
ce224.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000887c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  08008a20  08008a20  00018a20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ed0  08008ed0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008ed0  08008ed0  00018ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ed8  08008ed8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ed8  08008ed8  00018ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008edc  08008edc  00018edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008ee0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  200001dc  080090bc  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000038c  080090bc  0002038c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff46  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002322  00000000  00000000  00030152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  00032478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a10  00000000  00000000  00032f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017614  00000000  00000000  00033948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e64c  00000000  00000000  0004af5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a5b7  00000000  00000000  000595a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e3b5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dec  00000000  00000000  000e3bb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008a04 	.word	0x08008a04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008a04 	.word	0x08008a04

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <SimpleKalmanInit>:
 *  Created on: 11 thg 10, 2021
 *      Author: LENOVO-PC
 */
#include "kalman.h"
struct SimpleKalman SimpleKalmanInit(float mea_e, float est_e, float q)
{
 8000f50:	b4b0      	push	{r4, r5, r7}
 8000f52:	b08b      	sub	sp, #44	; 0x2c
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	ed87 0a02 	vstr	s0, [r7, #8]
 8000f5c:	edc7 0a01 	vstr	s1, [r7, #4]
 8000f60:	ed87 1a00 	vstr	s2, [r7]
struct SimpleKalman myFilter;

  myFilter._err_measure=mea_e;
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	613b      	str	r3, [r7, #16]
  myFilter._err_estimate=est_e;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	617b      	str	r3, [r7, #20]
  myFilter._q = q;
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	61bb      	str	r3, [r7, #24]
  return myFilter;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	461d      	mov	r5, r3
 8000f74:	f107 0410 	add.w	r4, r7, #16
 8000f78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f7c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000f80:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000f84:	68f8      	ldr	r0, [r7, #12]
 8000f86:	372c      	adds	r7, #44	; 0x2c
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bcb0      	pop	{r4, r5, r7}
 8000f8c:	4770      	bx	lr

08000f8e <KalmanInit>:

struct KalmanMPU	KalmanInit(float mea_e[6], float est_e[6], float q[6]){
 8000f8e:	b5b0      	push	{r4, r5, r7, lr}
 8000f90:	b0b0      	sub	sp, #192	; 0xc0
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6278      	str	r0, [r7, #36]	; 0x24
 8000f96:	6239      	str	r1, [r7, #32]
 8000f98:	61fa      	str	r2, [r7, #28]
 8000f9a:	61bb      	str	r3, [r7, #24]
	struct KalmanMPU myFilter;
	for(int i=0; i<6; i++){
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000fa2:	e036      	b.n	8001012 <KalmanInit+0x84>
		myFilter.ALL[i] = SimpleKalmanInit(mea_e[i], est_e[i], q[i]);
 8000fa4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	6a3a      	ldr	r2, [r7, #32]
 8000fac:	4413      	add	r3, r2
 8000fae:	edd3 7a00 	vldr	s15, [r3]
 8000fb2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	69fa      	ldr	r2, [r7, #28]
 8000fba:	4413      	add	r3, r2
 8000fbc:	ed93 7a00 	vldr	s14, [r3]
 8000fc0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4413      	add	r3, r2
 8000fca:	edd3 6a00 	vldr	s13, [r3]
 8000fce:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	4413      	add	r3, r2
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8000fde:	4413      	add	r3, r2
 8000fe0:	f1a3 0494 	sub.w	r4, r3, #148	; 0x94
 8000fe4:	463b      	mov	r3, r7
 8000fe6:	eeb0 1a66 	vmov.f32	s2, s13
 8000fea:	eef0 0a47 	vmov.f32	s1, s14
 8000fee:	eeb0 0a67 	vmov.f32	s0, s15
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ffac 	bl	8000f50 <SimpleKalmanInit>
 8000ff8:	4625      	mov	r5, r4
 8000ffa:	463c      	mov	r4, r7
 8000ffc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ffe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001000:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001004:	e885 0003 	stmia.w	r5, {r0, r1}
	for(int i=0; i<6; i++){
 8001008:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800100c:	3301      	adds	r3, #1
 800100e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001012:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001016:	2b05      	cmp	r3, #5
 8001018:	ddc4      	ble.n	8000fa4 <KalmanInit+0x16>
	}
	return myFilter;
 800101a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101c:	4618      	mov	r0, r3
 800101e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001022:	2290      	movs	r2, #144	; 0x90
 8001024:	4619      	mov	r1, r3
 8001026:	f004 fcaf 	bl	8005988 <memcpy>
}
 800102a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800102c:	37c0      	adds	r7, #192	; 0xc0
 800102e:	46bd      	mov	sp, r7
 8001030:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001034 <main>:


char s[40];

int main(void)
{
 8001034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001038:	b0c6      	sub	sp, #280	; 0x118
 800103a:	af0a      	add	r7, sp, #40	; 0x28
	uint8_t buflen;
	uint8_t buf[200];

  HAL_Init();
 800103c:	f000 fe26 	bl	8001c8c <HAL_Init>

  SystemClock_Config();
 8001040:	f000 f8ba 	bl	80011b8 <SystemClock_Config>

  MX_GPIO_Init();
 8001044:	f000 f97a 	bl	800133c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001048:	f000 f94e 	bl	80012e8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800104c:	f000 f91e 	bl	800128c <MX_I2C1_Init>

  MPU_Init();
 8001050:	f000 f9e8 	bl	8001424 <MPU_Init>


       int last1 = 0, last2=0;
 8001054:	2300      	movs	r3, #0
 8001056:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800105a:	2300      	movs	r3, #0
 800105c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
       Angle *angle = (Angle*)malloc(sizeof(Angle));
 8001060:	2008      	movs	r0, #8
 8001062:	f004 fc89 	bl	8005978 <malloc>
 8001066:	4603      	mov	r3, r0
 8001068:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
       float error = 0;
 800106c:	f04f 0300 	mov.w	r3, #0
 8001070:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    while (1)
    {

  	  	 //MAX30100_PlotBothToUART(&huart2, (float *)_max30100_red_sample, _max30100_red_meandiff, 16);
    	if(HAL_GetTick() - last1 > 100){
 8001074:	f000 fe70 	bl	8001d58 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	2b64      	cmp	r3, #100	; 0x64
 8001082:	d912      	bls.n	80010aa <main+0x76>
    		MPU_Read_Data(&Mpu_data);
 8001084:	4843      	ldr	r0, [pc, #268]	; (8001194 <main+0x160>)
 8001086:	f000 fa4f 	bl	8001528 <MPU_Read_Data>
    		CalculateAngle(&Mpu_data, angle);
 800108a:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 800108e:	4841      	ldr	r0, [pc, #260]	; (8001194 <main+0x160>)
 8001090:	f000 fb42 	bl	8001718 <CalculateAngle>
    		error = PID(angle);
 8001094:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 8001098:	f000 fb96 	bl	80017c8 <PID>
 800109c:	ed87 0a38 	vstr	s0, [r7, #224]	; 0xe0
    		//ConverErrorTo_PWMSignal(error);
    		last1 = HAL_GetTick();
 80010a0:	f000 fe5a 	bl	8001d58 <HAL_GetTick>
 80010a4:	4603      	mov	r3, r0
 80010a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    	}
  	  	 if(HAL_GetTick()-last2 > 500){
 80010aa:	f000 fe55 	bl	8001d58 <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80010ba:	d9db      	bls.n	8001074 <main+0x40>

  	  		 buflen = sprintf(buf, "%f - %f - %f - %f - %f - %f\r\n", Mpu_data.Accel_x, Mpu_data.Accel_y, Mpu_data.Accel_z, Mpu_data.Gyro_x, Mpu_data.Gyro_y, Mpu_data.Gyro_z);
 80010bc:	4b35      	ldr	r3, [pc, #212]	; (8001194 <main+0x160>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fa49 	bl	8000558 <__aeabi_f2d>
 80010c6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80010ca:	4b32      	ldr	r3, [pc, #200]	; (8001194 <main+0x160>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fa42 	bl	8000558 <__aeabi_f2d>
 80010d4:	4604      	mov	r4, r0
 80010d6:	460d      	mov	r5, r1
 80010d8:	4b2e      	ldr	r3, [pc, #184]	; (8001194 <main+0x160>)
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fa3b 	bl	8000558 <__aeabi_f2d>
 80010e2:	4680      	mov	r8, r0
 80010e4:	4689      	mov	r9, r1
 80010e6:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <main+0x160>)
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa34 	bl	8000558 <__aeabi_f2d>
 80010f0:	4682      	mov	sl, r0
 80010f2:	468b      	mov	fp, r1
 80010f4:	4b27      	ldr	r3, [pc, #156]	; (8001194 <main+0x160>)
 80010f6:	691b      	ldr	r3, [r3, #16]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fa2d 	bl	8000558 <__aeabi_f2d>
 80010fe:	e9c7 0100 	strd	r0, r1, [r7]
 8001102:	4b24      	ldr	r3, [pc, #144]	; (8001194 <main+0x160>)
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fa26 	bl	8000558 <__aeabi_f2d>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	f107 0014 	add.w	r0, r7, #20
 8001114:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001118:	ed97 7b00 	vldr	d7, [r7]
 800111c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001120:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001124:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001128:	e9cd 4500 	strd	r4, r5, [sp]
 800112c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001130:	4919      	ldr	r1, [pc, #100]	; (8001198 <main+0x164>)
 8001132:	f005 f963 	bl	80063fc <siprintf>
 8001136:	4603      	mov	r3, r0
 8001138:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  	  		 HAL_UART_Transmit(&huart2, buf, buflen, 100);
 800113c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8001140:	b29a      	uxth	r2, r3
 8001142:	f107 0114 	add.w	r1, r7, #20
 8001146:	2364      	movs	r3, #100	; 0x64
 8001148:	4814      	ldr	r0, [pc, #80]	; (800119c <main+0x168>)
 800114a:	f004 f922 	bl	8005392 <HAL_UART_Transmit>
  	  		 buflen = sprintf(buf, "%f - %d\r\n", angle->Angle, angle->Direction);
 800114e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff f9ff 	bl	8000558 <__aeabi_f2d>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	f8d7 10e4 	ldr.w	r1, [r7, #228]	; 0xe4
 8001162:	7909      	ldrb	r1, [r1, #4]
 8001164:	f107 0014 	add.w	r0, r7, #20
 8001168:	9100      	str	r1, [sp, #0]
 800116a:	490d      	ldr	r1, [pc, #52]	; (80011a0 <main+0x16c>)
 800116c:	f005 f946 	bl	80063fc <siprintf>
 8001170:	4603      	mov	r3, r0
 8001172:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  	  		 HAL_UART_Transmit(&huart2, buf, buflen, 100);
 8001176:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800117a:	b29a      	uxth	r2, r3
 800117c:	f107 0114 	add.w	r1, r7, #20
 8001180:	2364      	movs	r3, #100	; 0x64
 8001182:	4806      	ldr	r0, [pc, #24]	; (800119c <main+0x168>)
 8001184:	f004 f905 	bl	8005392 <HAL_UART_Transmit>
  	  		 last2 = HAL_GetTick();
 8001188:	f000 fde6 	bl	8001d58 <HAL_GetTick>
 800118c:	4603      	mov	r3, r0
 800118e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    	if(HAL_GetTick() - last1 > 100){
 8001192:	e76f      	b.n	8001074 <main+0x40>
 8001194:	20000360 	.word	0x20000360
 8001198:	08008a20 	.word	0x08008a20
 800119c:	2000031c 	.word	0x2000031c
 80011a0:	08008a40 	.word	0x08008a40

080011a4 <HAL_I2C_MemRxCpltCallback>:
  	  	 }

    }

}
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]

	return;
 80011ac:	bf00      	nop
}
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <SystemClock_Config>:
void SystemClock_Config(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b094      	sub	sp, #80	; 0x50
 80011bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011be:	f107 0320 	add.w	r3, r7, #32
 80011c2:	2230      	movs	r2, #48	; 0x30
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f004 fbec 	bl	80059a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011dc:	2300      	movs	r3, #0
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	4b28      	ldr	r3, [pc, #160]	; (8001284 <SystemClock_Config+0xcc>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	4a27      	ldr	r2, [pc, #156]	; (8001284 <SystemClock_Config+0xcc>)
 80011e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ea:	6413      	str	r3, [r2, #64]	; 0x40
 80011ec:	4b25      	ldr	r3, [pc, #148]	; (8001284 <SystemClock_Config+0xcc>)
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f4:	60bb      	str	r3, [r7, #8]
 80011f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	4b22      	ldr	r3, [pc, #136]	; (8001288 <SystemClock_Config+0xd0>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a21      	ldr	r2, [pc, #132]	; (8001288 <SystemClock_Config+0xd0>)
 8001202:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b1f      	ldr	r3, [pc, #124]	; (8001288 <SystemClock_Config+0xd0>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001210:	607b      	str	r3, [r7, #4]
 8001212:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001214:	2302      	movs	r3, #2
 8001216:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001218:	2301      	movs	r3, #1
 800121a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800121c:	2310      	movs	r3, #16
 800121e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001220:	2302      	movs	r3, #2
 8001222:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001224:	2300      	movs	r3, #0
 8001226:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001228:	2310      	movs	r3, #16
 800122a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800122c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001230:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001232:	2304      	movs	r3, #4
 8001234:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001236:	2304      	movs	r3, #4
 8001238:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123a:	f107 0320 	add.w	r3, r7, #32
 800123e:	4618      	mov	r0, r3
 8001240:	f003 fbe6 	bl	8004a10 <HAL_RCC_OscConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800124a:	f000 f8e5 	bl	8001418 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124e:	230f      	movs	r3, #15
 8001250:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001252:	2302      	movs	r3, #2
 8001254:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800125a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800125e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	2102      	movs	r1, #2
 800126a:	4618      	mov	r0, r3
 800126c:	f003 fe48 	bl	8004f00 <HAL_RCC_ClockConfig>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001276:	f000 f8cf 	bl	8001418 <Error_Handler>
  }
}
 800127a:	bf00      	nop
 800127c:	3750      	adds	r7, #80	; 0x50
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800
 8001288:	40007000 	.word	0x40007000

0800128c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <MX_I2C1_Init+0x50>)
 8001292:	4a13      	ldr	r2, [pc, #76]	; (80012e0 <MX_I2C1_Init+0x54>)
 8001294:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001296:	4b11      	ldr	r3, [pc, #68]	; (80012dc <MX_I2C1_Init+0x50>)
 8001298:	4a12      	ldr	r2, [pc, #72]	; (80012e4 <MX_I2C1_Init+0x58>)
 800129a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800129c:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <MX_I2C1_Init+0x50>)
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <MX_I2C1_Init+0x50>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <MX_I2C1_Init+0x50>)
 80012aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012b0:	4b0a      	ldr	r3, [pc, #40]	; (80012dc <MX_I2C1_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012b6:	4b09      	ldr	r3, [pc, #36]	; (80012dc <MX_I2C1_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012bc:	4b07      	ldr	r3, [pc, #28]	; (80012dc <MX_I2C1_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <MX_I2C1_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012c8:	4804      	ldr	r0, [pc, #16]	; (80012dc <MX_I2C1_Init+0x50>)
 80012ca:	f001 f831 	bl	8002330 <HAL_I2C_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012d4:	f000 f8a0 	bl	8001418 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	2000029c 	.word	0x2000029c
 80012e0:	40005400 	.word	0x40005400
 80012e4:	00061a80 	.word	0x00061a80

080012e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	; (8001338 <MX_USART2_UART_Init+0x50>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 80012f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b0c      	ldr	r3, [pc, #48]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001306:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 800130e:	220c      	movs	r2, #12
 8001310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b08      	ldr	r3, [pc, #32]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b06      	ldr	r3, [pc, #24]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800131e:	4805      	ldr	r0, [pc, #20]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 8001320:	f003 ffea 	bl	80052f8 <HAL_UART_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800132a:	f000 f875 	bl	8001418 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	2000031c 	.word	0x2000031c
 8001338:	40004400 	.word	0x40004400

0800133c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08a      	sub	sp, #40	; 0x28
 8001340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
 8001356:	4b2d      	ldr	r3, [pc, #180]	; (800140c <MX_GPIO_Init+0xd0>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a2c      	ldr	r2, [pc, #176]	; (800140c <MX_GPIO_Init+0xd0>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b2a      	ldr	r3, [pc, #168]	; (800140c <MX_GPIO_Init+0xd0>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0304 	and.w	r3, r3, #4
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	4b26      	ldr	r3, [pc, #152]	; (800140c <MX_GPIO_Init+0xd0>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	4a25      	ldr	r2, [pc, #148]	; (800140c <MX_GPIO_Init+0xd0>)
 8001378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800137c:	6313      	str	r3, [r2, #48]	; 0x30
 800137e:	4b23      	ldr	r3, [pc, #140]	; (800140c <MX_GPIO_Init+0xd0>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	4b1f      	ldr	r3, [pc, #124]	; (800140c <MX_GPIO_Init+0xd0>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4a1e      	ldr	r2, [pc, #120]	; (800140c <MX_GPIO_Init+0xd0>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4b1c      	ldr	r3, [pc, #112]	; (800140c <MX_GPIO_Init+0xd0>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	60bb      	str	r3, [r7, #8]
 80013a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <MX_GPIO_Init+0xd0>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a17      	ldr	r2, [pc, #92]	; (800140c <MX_GPIO_Init+0xd0>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b15      	ldr	r3, [pc, #84]	; (800140c <MX_GPIO_Init+0xd0>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013c2:	2200      	movs	r2, #0
 80013c4:	2120      	movs	r1, #32
 80013c6:	4812      	ldr	r0, [pc, #72]	; (8001410 <MX_GPIO_Init+0xd4>)
 80013c8:	f000 ff98 	bl	80022fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013d2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80013d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013dc:	f107 0314 	add.w	r3, r7, #20
 80013e0:	4619      	mov	r1, r3
 80013e2:	480c      	ldr	r0, [pc, #48]	; (8001414 <MX_GPIO_Init+0xd8>)
 80013e4:	f000 fe06 	bl	8001ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013e8:	2320      	movs	r3, #32
 80013ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ec:	2301      	movs	r3, #1
 80013ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	4619      	mov	r1, r3
 80013fe:	4804      	ldr	r0, [pc, #16]	; (8001410 <MX_GPIO_Init+0xd4>)
 8001400:	f000 fdf8 	bl	8001ff4 <HAL_GPIO_Init>

}
 8001404:	bf00      	nop
 8001406:	3728      	adds	r7, #40	; 0x28
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40023800 	.word	0x40023800
 8001410:	40020000 	.word	0x40020000
 8001414:	40020800 	.word	0x40020800

08001418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800141c:	b672      	cpsid	i
}
 800141e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001420:	e7fe      	b.n	8001420 <Error_Handler+0x8>
	...

08001424 <MPU_Init>:
#include "kalman.h"
#include "math.h"

static struct KalmanMPU myKalman = { 0 };

void MPU_Init(void) {
 8001424:	b5b0      	push	{r4, r5, r7, lr}
 8001426:	b0bc      	sub	sp, #240	; 0xf0
 8001428:	af04      	add	r7, sp, #16
	uint8_t data_sent = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	//KalmanInit(float mea_e[6], float est_e[6], float q[6]);
	float mea_e[6] = { 0.05, 0.05, 0.05, 0.02, 0.02, 0.02};
 8001430:	4b37      	ldr	r3, [pc, #220]	; (8001510 <MPU_Init+0xec>)
 8001432:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8001436:	461d      	mov	r5, r3
 8001438:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800143a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800143c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001440:	e884 0003 	stmia.w	r4, {r0, r1}
	float est_e[6] = { 0.01, 0.01, 0.01, 0.01, 0.01, 0.01 };
 8001444:	4b33      	ldr	r3, [pc, #204]	; (8001514 <MPU_Init+0xf0>)
 8001446:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 800144a:	461d      	mov	r5, r3
 800144c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800144e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001450:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001454:	e884 0003 	stmia.w	r4, {r0, r1}
	float q[6] = { 0.005, 0.005, 0.005, 0.002, 0.002, 0.002};
 8001458:	4b2f      	ldr	r3, [pc, #188]	; (8001518 <MPU_Init+0xf4>)
 800145a:	f107 0494 	add.w	r4, r7, #148	; 0x94
 800145e:	461d      	mov	r5, r3
 8001460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001464:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001468:	e884 0003 	stmia.w	r4, {r0, r1}
	myKalman = KalmanInit(mea_e, est_e, q);
 800146c:	4c2b      	ldr	r4, [pc, #172]	; (800151c <MPU_Init+0xf8>)
 800146e:	4638      	mov	r0, r7
 8001470:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001474:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001478:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 800147c:	f7ff fd87 	bl	8000f8e <KalmanInit>
 8001480:	4620      	mov	r0, r4
 8001482:	463b      	mov	r3, r7
 8001484:	2290      	movs	r2, #144	; 0x90
 8001486:	4619      	mov	r1, r3
 8001488:	f004 fa7e 	bl	8005988 <memcpy>
	HAL_I2C_Mem_Write(&hi2c1, MPU_ADDR << 1, PWR_MGMT_1_REG,
 800148c:	2364      	movs	r3, #100	; 0x64
 800148e:	9302      	str	r3, [sp, #8]
 8001490:	2301      	movs	r3, #1
 8001492:	9301      	str	r3, [sp, #4]
 8001494:	f107 03df 	add.w	r3, r7, #223	; 0xdf
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	2301      	movs	r3, #1
 800149c:	226b      	movs	r2, #107	; 0x6b
 800149e:	21d0      	movs	r1, #208	; 0xd0
 80014a0:	481f      	ldr	r0, [pc, #124]	; (8001520 <MPU_Init+0xfc>)
 80014a2:	f001 f889 	bl	80025b8 <HAL_I2C_Mem_Write>
	I2C_MEMADD_SIZE_8BIT, &data_sent, 1, 100);

	data_sent = 0x07;
 80014a6:	2307      	movs	r3, #7
 80014a8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	HAL_I2C_Mem_Write(&hi2c1, MPU_ADDR << 1, SMPLRT_DIV_REG,
 80014ac:	2364      	movs	r3, #100	; 0x64
 80014ae:	9302      	str	r3, [sp, #8]
 80014b0:	2301      	movs	r3, #1
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	f107 03df 	add.w	r3, r7, #223	; 0xdf
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	2301      	movs	r3, #1
 80014bc:	2219      	movs	r2, #25
 80014be:	21d0      	movs	r1, #208	; 0xd0
 80014c0:	4817      	ldr	r0, [pc, #92]	; (8001520 <MPU_Init+0xfc>)
 80014c2:	f001 f879 	bl	80025b8 <HAL_I2C_Mem_Write>
	I2C_MEMADD_SIZE_8BIT, &data_sent, 1, 100);

	data_sent = 3 << 3;
 80014c6:	2318      	movs	r3, #24
 80014c8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	HAL_I2C_Mem_Write(&hi2c1, MPU_ADDR << 1, ACCEL_CONFIG_REG,
 80014cc:	2364      	movs	r3, #100	; 0x64
 80014ce:	9302      	str	r3, [sp, #8]
 80014d0:	2301      	movs	r3, #1
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	f107 03df 	add.w	r3, r7, #223	; 0xdf
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2301      	movs	r3, #1
 80014dc:	221c      	movs	r2, #28
 80014de:	21d0      	movs	r1, #208	; 0xd0
 80014e0:	480f      	ldr	r0, [pc, #60]	; (8001520 <MPU_Init+0xfc>)
 80014e2:	f001 f869 	bl	80025b8 <HAL_I2C_Mem_Write>
	I2C_MEMADD_SIZE_8BIT, &data_sent, 1, 100);

	data_sent = 1 << 3;
 80014e6:	2308      	movs	r3, #8
 80014e8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	HAL_I2C_Mem_Write(&hi2c1, MPU_ADDR << 1, GYRO_CONFIG_REG,
 80014ec:	2364      	movs	r3, #100	; 0x64
 80014ee:	9302      	str	r3, [sp, #8]
 80014f0:	2301      	movs	r3, #1
 80014f2:	9301      	str	r3, [sp, #4]
 80014f4:	f107 03df 	add.w	r3, r7, #223	; 0xdf
 80014f8:	9300      	str	r3, [sp, #0]
 80014fa:	2301      	movs	r3, #1
 80014fc:	221b      	movs	r2, #27
 80014fe:	21d0      	movs	r1, #208	; 0xd0
 8001500:	4807      	ldr	r0, [pc, #28]	; (8001520 <MPU_Init+0xfc>)
 8001502:	f001 f859 	bl	80025b8 <HAL_I2C_Mem_Write>
	I2C_MEMADD_SIZE_8BIT, &data_sent, 1, 100);
}
 8001506:	bf00      	nop
 8001508:	37e0      	adds	r7, #224	; 0xe0
 800150a:	46bd      	mov	sp, r7
 800150c:	bdb0      	pop	{r4, r5, r7, pc}
 800150e:	bf00      	nop
 8001510:	08008a4c 	.word	0x08008a4c
 8001514:	08008a64 	.word	0x08008a64
 8001518:	08008a7c 	.word	0x08008a7c
 800151c:	200001f8 	.word	0x200001f8
 8001520:	2000029c 	.word	0x2000029c
 8001524:	00000000 	.word	0x00000000

08001528 <MPU_Read_Data>:

void MPU_Read_Data(MPU_DATA *Mpu_data) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b08e      	sub	sp, #56	; 0x38
 800152c:	af04      	add	r7, sp, #16
 800152e:	6078      	str	r0, [r7, #4]
	uint8_t Rec[14];
	HAL_I2C_Mem_Read(&hi2c1, MPU_ADDR << 1, ACCEL_XOUT_H_REG, I2C_MEMADD_SIZE_8BIT, Rec, 14, 1000);
 8001530:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001534:	9302      	str	r3, [sp, #8]
 8001536:	230e      	movs	r3, #14
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	2301      	movs	r3, #1
 8001542:	223b      	movs	r2, #59	; 0x3b
 8001544:	21d0      	movs	r1, #208	; 0xd0
 8001546:	4864      	ldr	r0, [pc, #400]	; (80016d8 <MPU_Read_Data+0x1b0>)
 8001548:	f001 f930 	bl	80027ac <HAL_I2C_Mem_Read>

	int16_t Accel_X_RAW = (int16_t) ((int16_t) Rec[0] << 8 | Rec[1]);
 800154c:	7b3b      	ldrb	r3, [r7, #12]
 800154e:	021b      	lsls	r3, r3, #8
 8001550:	b21a      	sxth	r2, r3
 8001552:	7b7b      	ldrb	r3, [r7, #13]
 8001554:	b21b      	sxth	r3, r3
 8001556:	4313      	orrs	r3, r2
 8001558:	84fb      	strh	r3, [r7, #38]	; 0x26
	int16_t Accel_Y_RAW = (int16_t) ((int16_t) Rec[2] << 8 | Rec[3]);
 800155a:	7bbb      	ldrb	r3, [r7, #14]
 800155c:	021b      	lsls	r3, r3, #8
 800155e:	b21a      	sxth	r2, r3
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	b21b      	sxth	r3, r3
 8001564:	4313      	orrs	r3, r2
 8001566:	84bb      	strh	r3, [r7, #36]	; 0x24
	int16_t Accel_Z_RAW = (int16_t) ((int16_t) Rec[4] << 8 | Rec[5]);
 8001568:	7c3b      	ldrb	r3, [r7, #16]
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	b21a      	sxth	r2, r3
 800156e:	7c7b      	ldrb	r3, [r7, #17]
 8001570:	b21b      	sxth	r3, r3
 8001572:	4313      	orrs	r3, r2
 8001574:	847b      	strh	r3, [r7, #34]	; 0x22

	int16_t Gyro_X_RAW = (int16_t) ((int16_t) Rec[8] << 8 | Rec[9]);
 8001576:	7d3b      	ldrb	r3, [r7, #20]
 8001578:	021b      	lsls	r3, r3, #8
 800157a:	b21a      	sxth	r2, r3
 800157c:	7d7b      	ldrb	r3, [r7, #21]
 800157e:	b21b      	sxth	r3, r3
 8001580:	4313      	orrs	r3, r2
 8001582:	843b      	strh	r3, [r7, #32]
	int16_t Gyro_Y_RAW = (int16_t) ((int16_t) Rec[10] << 8 | Rec[11]);
 8001584:	7dbb      	ldrb	r3, [r7, #22]
 8001586:	021b      	lsls	r3, r3, #8
 8001588:	b21a      	sxth	r2, r3
 800158a:	7dfb      	ldrb	r3, [r7, #23]
 800158c:	b21b      	sxth	r3, r3
 800158e:	4313      	orrs	r3, r2
 8001590:	83fb      	strh	r3, [r7, #30]
	int16_t Gyro_Z_RAW = (int16_t) ((int16_t) Rec[12] << 8 | Rec[13]);
 8001592:	7e3b      	ldrb	r3, [r7, #24]
 8001594:	021b      	lsls	r3, r3, #8
 8001596:	b21a      	sxth	r2, r3
 8001598:	7e7b      	ldrb	r3, [r7, #25]
 800159a:	b21b      	sxth	r3, r3
 800159c:	4313      	orrs	r3, r2
 800159e:	83bb      	strh	r3, [r7, #28]

	Mpu_data->Accel_x = Accel_X_RAW / 2048.0;
 80015a0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7fe ffc5 	bl	8000534 <__aeabi_i2d>
 80015aa:	f04f 0200 	mov.w	r2, #0
 80015ae:	4b4b      	ldr	r3, [pc, #300]	; (80016dc <MPU_Read_Data+0x1b4>)
 80015b0:	f7ff f954 	bl	800085c <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff fafc 	bl	8000bb8 <__aeabi_d2f>
 80015c0:	4602      	mov	r2, r0
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	601a      	str	r2, [r3, #0]
	Mpu_data->Accel_y = Accel_Y_RAW / 2048.0;
 80015c6:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ffb2 	bl	8000534 <__aeabi_i2d>
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	4b41      	ldr	r3, [pc, #260]	; (80016dc <MPU_Read_Data+0x1b4>)
 80015d6:	f7ff f941 	bl	800085c <__aeabi_ddiv>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4610      	mov	r0, r2
 80015e0:	4619      	mov	r1, r3
 80015e2:	f7ff fae9 	bl	8000bb8 <__aeabi_d2f>
 80015e6:	4602      	mov	r2, r0
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	605a      	str	r2, [r3, #4]
	Mpu_data->Accel_z = Accel_Z_RAW / 2048.0;
 80015ec:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7fe ff9f 	bl	8000534 <__aeabi_i2d>
 80015f6:	f04f 0200 	mov.w	r2, #0
 80015fa:	4b38      	ldr	r3, [pc, #224]	; (80016dc <MPU_Read_Data+0x1b4>)
 80015fc:	f7ff f92e 	bl	800085c <__aeabi_ddiv>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	4610      	mov	r0, r2
 8001606:	4619      	mov	r1, r3
 8001608:	f7ff fad6 	bl	8000bb8 <__aeabi_d2f>
 800160c:	4602      	mov	r2, r0
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	609a      	str	r2, [r3, #8]

	Mpu_data->Gyro_x = (Gyro_X_RAW / gyro_prescaler) * degtopi;
 8001612:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001616:	4618      	mov	r0, r3
 8001618:	f7fe ff8c 	bl	8000534 <__aeabi_i2d>
 800161c:	a32a      	add	r3, pc, #168	; (adr r3, 80016c8 <MPU_Read_Data+0x1a0>)
 800161e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001622:	f7ff f91b 	bl	800085c <__aeabi_ddiv>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4610      	mov	r0, r2
 800162c:	4619      	mov	r1, r3
 800162e:	a328      	add	r3, pc, #160	; (adr r3, 80016d0 <MPU_Read_Data+0x1a8>)
 8001630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001634:	f7fe ffe8 	bl	8000608 <__aeabi_dmul>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	4610      	mov	r0, r2
 800163e:	4619      	mov	r1, r3
 8001640:	f7ff faba 	bl	8000bb8 <__aeabi_d2f>
 8001644:	4602      	mov	r2, r0
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	60da      	str	r2, [r3, #12]
	Mpu_data->Gyro_y = (Gyro_Y_RAW / gyro_prescaler) * degtopi;
 800164a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe ff70 	bl	8000534 <__aeabi_i2d>
 8001654:	a31c      	add	r3, pc, #112	; (adr r3, 80016c8 <MPU_Read_Data+0x1a0>)
 8001656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165a:	f7ff f8ff 	bl	800085c <__aeabi_ddiv>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4610      	mov	r0, r2
 8001664:	4619      	mov	r1, r3
 8001666:	a31a      	add	r3, pc, #104	; (adr r3, 80016d0 <MPU_Read_Data+0x1a8>)
 8001668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166c:	f7fe ffcc 	bl	8000608 <__aeabi_dmul>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	f7ff fa9e 	bl	8000bb8 <__aeabi_d2f>
 800167c:	4602      	mov	r2, r0
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	611a      	str	r2, [r3, #16]
	Mpu_data->Gyro_z = (Gyro_Z_RAW / gyro_prescaler) * degtopi;
 8001682:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001686:	4618      	mov	r0, r3
 8001688:	f7fe ff54 	bl	8000534 <__aeabi_i2d>
 800168c:	a30e      	add	r3, pc, #56	; (adr r3, 80016c8 <MPU_Read_Data+0x1a0>)
 800168e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001692:	f7ff f8e3 	bl	800085c <__aeabi_ddiv>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	a30c      	add	r3, pc, #48	; (adr r3, 80016d0 <MPU_Read_Data+0x1a8>)
 80016a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a4:	f7fe ffb0 	bl	8000608 <__aeabi_dmul>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4610      	mov	r0, r2
 80016ae:	4619      	mov	r1, r3
 80016b0:	f7ff fa82 	bl	8000bb8 <__aeabi_d2f>
 80016b4:	4602      	mov	r2, r0
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	615a      	str	r2, [r3, #20]
	return;
 80016ba:	bf00      	nop
}
 80016bc:	3728      	adds	r7, #40	; 0x28
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	f3af 8000 	nop.w
 80016c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80016cc:	4050624d 	.word	0x4050624d
 80016d0:	a2529d39 	.word	0xa2529d39
 80016d4:	3f91df46 	.word	0x3f91df46
 80016d8:	2000029c 	.word	0x2000029c
 80016dc:	40a00000 	.word	0x40a00000

080016e0 <absolute>:
void MPU_Read_Kalman(MPU_DATA *Mpu_data) {
	MPU_Read_Data(Mpu_data);
	*Mpu_data = updateEstimateMPU(&myKalman, *Mpu_data);
	return;
}
float absolute(float a){
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	ed87 0a01 	vstr	s0, [r7, #4]
	return (a>0) ? a : -a;
 80016ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80016ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f6:	dd02      	ble.n	80016fe <absolute+0x1e>
 80016f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80016fc:	e003      	b.n	8001706 <absolute+0x26>
 80016fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001702:	eef1 7a67 	vneg.f32	s15, s15
}
 8001706:	eeb0 0a67 	vmov.f32	s0, s15
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	0000      	movs	r0, r0
	...

08001718 <CalculateAngle>:
void CalculateAngle(MPU_DATA *data, Angle *angle){
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
	float temp = atan(data->Accel_y/data->Accel_z);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	ed93 7a01 	vldr	s14, [r3, #4]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	edd3 7a02 	vldr	s15, [r3, #8]
 800172e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001732:	ee16 0a90 	vmov	r0, s13
 8001736:	f7fe ff0f 	bl	8000558 <__aeabi_f2d>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	ec43 2b10 	vmov	d0, r2, r3
 8001742:	f006 ffb5 	bl	80086b0 <atan>
 8001746:	ec53 2b10 	vmov	r2, r3, d0
 800174a:	4610      	mov	r0, r2
 800174c:	4619      	mov	r1, r3
 800174e:	f7ff fa33 	bl	8000bb8 <__aeabi_d2f>
 8001752:	4603      	mov	r3, r0
 8001754:	60fb      	str	r3, [r7, #12]
	angle->Angle = (absolute(temp)*180)/M_PI;
 8001756:	ed97 0a03 	vldr	s0, [r7, #12]
 800175a:	f7ff ffc1 	bl	80016e0 <absolute>
 800175e:	eef0 7a40 	vmov.f32	s15, s0
 8001762:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80017c0 <CalculateAngle+0xa8>
 8001766:	ee67 7a87 	vmul.f32	s15, s15, s14
 800176a:	ee17 0a90 	vmov	r0, s15
 800176e:	f7fe fef3 	bl	8000558 <__aeabi_f2d>
 8001772:	a311      	add	r3, pc, #68	; (adr r3, 80017b8 <CalculateAngle+0xa0>)
 8001774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001778:	f7ff f870 	bl	800085c <__aeabi_ddiv>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	4610      	mov	r0, r2
 8001782:	4619      	mov	r1, r3
 8001784:	f7ff fa18 	bl	8000bb8 <__aeabi_d2f>
 8001788:	4602      	mov	r2, r0
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	601a      	str	r2, [r3, #0]
	angle->Direction = temp > 0 ? FORWARD : BACKWARD;
 800178e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001792:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179a:	bfcc      	ite	gt
 800179c:	2301      	movgt	r3, #1
 800179e:	2300      	movle	r3, #0
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	f083 0301 	eor.w	r3, r3, #1
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	711a      	strb	r2, [r3, #4]
}
 80017ae:	bf00      	nop
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	54442d18 	.word	0x54442d18
 80017bc:	400921fb 	.word	0x400921fb
 80017c0:	43340000 	.word	0x43340000
 80017c4:	00000000 	.word	0x00000000

080017c8 <PID>:

#include "pid.h"



float PID(Angle *angle){
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	static float total_err = 0;
	static float last_err = 0;

	total_err += angle->Angle;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	ed93 7a00 	vldr	s14, [r3]
 80017d6:	4b30      	ldr	r3, [pc, #192]	; (8001898 <PID+0xd0>)
 80017d8:	edd3 7a00 	vldr	s15, [r3]
 80017dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e0:	4b2d      	ldr	r3, [pc, #180]	; (8001898 <PID+0xd0>)
 80017e2:	edc3 7a00 	vstr	s15, [r3]

	float error = K_P*angle->Angle +
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	edd3 7a00 	vldr	s15, [r3]
 80017ec:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80017f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017f4:	ee17 0a90 	vmov	r0, s15
 80017f8:	f7fe feae 	bl	8000558 <__aeabi_f2d>
 80017fc:	4604      	mov	r4, r0
 80017fe:	460d      	mov	r5, r1
			K_I*(absolute(angle->Angle-last_err)) +
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	ed93 7a00 	vldr	s14, [r3]
 8001806:	4b25      	ldr	r3, [pc, #148]	; (800189c <PID+0xd4>)
 8001808:	edd3 7a00 	vldr	s15, [r3]
 800180c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001810:	ee17 0a90 	vmov	r0, s15
 8001814:	f7fe fea0 	bl	8000558 <__aeabi_f2d>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	ec43 2b10 	vmov	d0, r2, r3
 8001820:	f7ff ff5e 	bl	80016e0 <absolute>
 8001824:	4603      	mov	r3, r0
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fe84 	bl	8000534 <__aeabi_i2d>
 800182c:	a318      	add	r3, pc, #96	; (adr r3, 8001890 <PID+0xc8>)
 800182e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001832:	f7fe fee9 	bl	8000608 <__aeabi_dmul>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
	float error = K_P*angle->Angle +
 800183a:	4620      	mov	r0, r4
 800183c:	4629      	mov	r1, r5
 800183e:	f7fe fd2d 	bl	800029c <__adddf3>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4614      	mov	r4, r2
 8001848:	461d      	mov	r5, r3
			K_D*total_err;
 800184a:	4b13      	ldr	r3, [pc, #76]	; (8001898 <PID+0xd0>)
 800184c:	edd3 7a00 	vldr	s15, [r3]
 8001850:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001854:	ee17 0a90 	vmov	r0, s15
 8001858:	f7fe fe7e 	bl	8000558 <__aeabi_f2d>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
			K_I*(absolute(angle->Angle-last_err)) +
 8001860:	4620      	mov	r0, r4
 8001862:	4629      	mov	r1, r5
 8001864:	f7fe fd1a 	bl	800029c <__adddf3>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
	float error = K_P*angle->Angle +
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	f7ff f9a2 	bl	8000bb8 <__aeabi_d2f>
 8001874:	4603      	mov	r3, r0
 8001876:	60fb      	str	r3, [r7, #12]

	last_err = angle->Angle;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a07      	ldr	r2, [pc, #28]	; (800189c <PID+0xd4>)
 800187e:	6013      	str	r3, [r2, #0]

	return error;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	ee07 3a90 	vmov	s15, r3
}
 8001886:	eeb0 0a67 	vmov.f32	s0, s15
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bdb0      	pop	{r4, r5, r7, pc}
 8001890:	88e368f1 	.word	0x88e368f1
 8001894:	3ef4f8b5 	.word	0x3ef4f8b5
 8001898:	20000288 	.word	0x20000288
 800189c:	2000028c 	.word	0x2000028c

080018a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	4b10      	ldr	r3, [pc, #64]	; (80018ec <HAL_MspInit+0x4c>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <HAL_MspInit+0x4c>)
 80018b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018b4:	6453      	str	r3, [r2, #68]	; 0x44
 80018b6:	4b0d      	ldr	r3, [pc, #52]	; (80018ec <HAL_MspInit+0x4c>)
 80018b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	603b      	str	r3, [r7, #0]
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <HAL_MspInit+0x4c>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	4a08      	ldr	r2, [pc, #32]	; (80018ec <HAL_MspInit+0x4c>)
 80018cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d0:	6413      	str	r3, [r2, #64]	; 0x40
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <HAL_MspInit+0x4c>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018da:	603b      	str	r3, [r7, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018de:	2007      	movs	r0, #7
 80018e0:	f000 fb16 	bl	8001f10 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40023800 	.word	0x40023800

080018f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08a      	sub	sp, #40	; 0x28
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a1d      	ldr	r2, [pc, #116]	; (8001984 <HAL_I2C_MspInit+0x94>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d133      	bne.n	800197a <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	4b1c      	ldr	r3, [pc, #112]	; (8001988 <HAL_I2C_MspInit+0x98>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a1b      	ldr	r2, [pc, #108]	; (8001988 <HAL_I2C_MspInit+0x98>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b19      	ldr	r3, [pc, #100]	; (8001988 <HAL_I2C_MspInit+0x98>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	613b      	str	r3, [r7, #16]
 800192c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800192e:	23c0      	movs	r3, #192	; 0xc0
 8001930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001932:	2312      	movs	r3, #18
 8001934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193a:	2303      	movs	r3, #3
 800193c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800193e:	2304      	movs	r3, #4
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	4810      	ldr	r0, [pc, #64]	; (800198c <HAL_I2C_MspInit+0x9c>)
 800194a:	f000 fb53 	bl	8001ff4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	4b0d      	ldr	r3, [pc, #52]	; (8001988 <HAL_I2C_MspInit+0x98>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001956:	4a0c      	ldr	r2, [pc, #48]	; (8001988 <HAL_I2C_MspInit+0x98>)
 8001958:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800195c:	6413      	str	r3, [r2, #64]	; 0x40
 800195e:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <HAL_I2C_MspInit+0x98>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800196a:	2200      	movs	r2, #0
 800196c:	2100      	movs	r1, #0
 800196e:	201f      	movs	r0, #31
 8001970:	f000 fad9 	bl	8001f26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001974:	201f      	movs	r0, #31
 8001976:	f000 faf2 	bl	8001f5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800197a:	bf00      	nop
 800197c:	3728      	adds	r7, #40	; 0x28
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40005400 	.word	0x40005400
 8001988:	40023800 	.word	0x40023800
 800198c:	40020400 	.word	0x40020400

08001990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08a      	sub	sp, #40	; 0x28
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a19      	ldr	r2, [pc, #100]	; (8001a14 <HAL_UART_MspInit+0x84>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d12b      	bne.n	8001a0a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	613b      	str	r3, [r7, #16]
 80019b6:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <HAL_UART_MspInit+0x88>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	4a17      	ldr	r2, [pc, #92]	; (8001a18 <HAL_UART_MspInit+0x88>)
 80019bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c0:	6413      	str	r3, [r2, #64]	; 0x40
 80019c2:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <HAL_UART_MspInit+0x88>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <HAL_UART_MspInit+0x88>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	4a10      	ldr	r2, [pc, #64]	; (8001a18 <HAL_UART_MspInit+0x88>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6313      	str	r3, [r2, #48]	; 0x30
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <HAL_UART_MspInit+0x88>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019ea:	230c      	movs	r3, #12
 80019ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f6:	2303      	movs	r3, #3
 80019f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019fa:	2307      	movs	r3, #7
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	4619      	mov	r1, r3
 8001a04:	4805      	ldr	r0, [pc, #20]	; (8001a1c <HAL_UART_MspInit+0x8c>)
 8001a06:	f000 faf5 	bl	8001ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a0a:	bf00      	nop
 8001a0c:	3728      	adds	r7, #40	; 0x28
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40004400 	.word	0x40004400
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	40020000 	.word	0x40020000

08001a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a24:	e7fe      	b.n	8001a24 <NMI_Handler+0x4>

08001a26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a26:	b480      	push	{r7}
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a2a:	e7fe      	b.n	8001a2a <HardFault_Handler+0x4>

08001a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a30:	e7fe      	b.n	8001a30 <MemManage_Handler+0x4>

08001a32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a32:	b480      	push	{r7}
 8001a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a36:	e7fe      	b.n	8001a36 <BusFault_Handler+0x4>

08001a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a3c:	e7fe      	b.n	8001a3c <UsageFault_Handler+0x4>

08001a3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a6c:	f000 f960 	bl	8001d30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001a78:	4802      	ldr	r0, [pc, #8]	; (8001a84 <I2C1_EV_IRQHandler+0x10>)
 8001a7a:	f001 f8bd 	bl	8002bf8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	2000029c 	.word	0x2000029c

08001a88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
	return 1;
 8001a8c:	2301      	movs	r3, #1
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_kill>:

int _kill(int pid, int sig)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001aa2:	f003 ff3f 	bl	8005924 <__errno>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2216      	movs	r2, #22
 8001aaa:	601a      	str	r2, [r3, #0]
	return -1;
 8001aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_exit>:

void _exit (int status)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ffe7 	bl	8001a98 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001aca:	e7fe      	b.n	8001aca <_exit+0x12>

08001acc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	e00a      	b.n	8001af4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ade:	f3af 8000 	nop.w
 8001ae2:	4601      	mov	r1, r0
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	60ba      	str	r2, [r7, #8]
 8001aea:	b2ca      	uxtb	r2, r1
 8001aec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dbf0      	blt.n	8001ade <_read+0x12>
	}

return len;
 8001afc:	687b      	ldr	r3, [r7, #4]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b086      	sub	sp, #24
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	e009      	b.n	8001b2c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	60ba      	str	r2, [r7, #8]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
 8001b2c:	697a      	ldr	r2, [r7, #20]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	dbf1      	blt.n	8001b18 <_write+0x12>
	}
	return len;
 8001b34:	687b      	ldr	r3, [r7, #4]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <_close>:

int _close(int file)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
	return -1;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b66:	605a      	str	r2, [r3, #4]
	return 0;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <_isatty>:

int _isatty(int file)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b083      	sub	sp, #12
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
	return 1;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
	return 0;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
	...

08001ba8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb0:	4a14      	ldr	r2, [pc, #80]	; (8001c04 <_sbrk+0x5c>)
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <_sbrk+0x60>)
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bbc:	4b13      	ldr	r3, [pc, #76]	; (8001c0c <_sbrk+0x64>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <_sbrk+0x64>)
 8001bc6:	4a12      	ldr	r2, [pc, #72]	; (8001c10 <_sbrk+0x68>)
 8001bc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bca:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <_sbrk+0x64>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d207      	bcs.n	8001be8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd8:	f003 fea4 	bl	8005924 <__errno>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	220c      	movs	r2, #12
 8001be0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	e009      	b.n	8001bfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be8:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <_sbrk+0x64>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bee:	4b07      	ldr	r3, [pc, #28]	; (8001c0c <_sbrk+0x64>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	4a05      	ldr	r2, [pc, #20]	; (8001c0c <_sbrk+0x64>)
 8001bf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20020000 	.word	0x20020000
 8001c08:	00000400 	.word	0x00000400
 8001c0c:	20000290 	.word	0x20000290
 8001c10:	20000390 	.word	0x20000390

08001c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <SystemInit+0x20>)
 8001c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c1e:	4a05      	ldr	r2, [pc, #20]	; (8001c34 <SystemInit+0x20>)
 8001c20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c3c:	480d      	ldr	r0, [pc, #52]	; (8001c74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c3e:	490e      	ldr	r1, [pc, #56]	; (8001c78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c40:	4a0e      	ldr	r2, [pc, #56]	; (8001c7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c44:	e002      	b.n	8001c4c <LoopCopyDataInit>

08001c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4a:	3304      	adds	r3, #4

08001c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c50:	d3f9      	bcc.n	8001c46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c52:	4a0b      	ldr	r2, [pc, #44]	; (8001c80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c54:	4c0b      	ldr	r4, [pc, #44]	; (8001c84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c58:	e001      	b.n	8001c5e <LoopFillZerobss>

08001c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c5c:	3204      	adds	r2, #4

08001c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c60:	d3fb      	bcc.n	8001c5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c62:	f7ff ffd7 	bl	8001c14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c66:	f003 fe63 	bl	8005930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c6a:	f7ff f9e3 	bl	8001034 <main>
  bx  lr    
 8001c6e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c78:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c7c:	08008ee0 	.word	0x08008ee0
  ldr r2, =_sbss
 8001c80:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c84:	2000038c 	.word	0x2000038c

08001c88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c88:	e7fe      	b.n	8001c88 <ADC_IRQHandler>
	...

08001c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c90:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <HAL_Init+0x40>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a0d      	ldr	r2, [pc, #52]	; (8001ccc <HAL_Init+0x40>)
 8001c96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_Init+0x40>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a0a      	ldr	r2, [pc, #40]	; (8001ccc <HAL_Init+0x40>)
 8001ca2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ca6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ca8:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a07      	ldr	r2, [pc, #28]	; (8001ccc <HAL_Init+0x40>)
 8001cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb4:	2003      	movs	r0, #3
 8001cb6:	f000 f92b 	bl	8001f10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cba:	2000      	movs	r0, #0
 8001cbc:	f000 f808 	bl	8001cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc0:	f7ff fdee 	bl	80018a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023c00 	.word	0x40023c00

08001cd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <HAL_InitTick+0x54>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <HAL_InitTick+0x58>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f943 	bl	8001f7a <HAL_SYSTICK_Config>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e00e      	b.n	8001d1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b0f      	cmp	r3, #15
 8001d02:	d80a      	bhi.n	8001d1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d04:	2200      	movs	r2, #0
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	f04f 30ff 	mov.w	r0, #4294967295
 8001d0c:	f000 f90b 	bl	8001f26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d10:	4a06      	ldr	r2, [pc, #24]	; (8001d2c <HAL_InitTick+0x5c>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
 8001d18:	e000      	b.n	8001d1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000000 	.word	0x20000000
 8001d28:	20000008 	.word	0x20000008
 8001d2c:	20000004 	.word	0x20000004

08001d30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <HAL_IncTick+0x20>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <HAL_IncTick+0x24>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4413      	add	r3, r2
 8001d40:	4a04      	ldr	r2, [pc, #16]	; (8001d54 <HAL_IncTick+0x24>)
 8001d42:	6013      	str	r3, [r2, #0]
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20000008 	.word	0x20000008
 8001d54:	20000378 	.word	0x20000378

08001d58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d5c:	4b03      	ldr	r3, [pc, #12]	; (8001d6c <HAL_GetTick+0x14>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	20000378 	.word	0x20000378

08001d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da2:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	60d3      	str	r3, [r2, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dbc:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	0a1b      	lsrs	r3, r3, #8
 8001dc2:	f003 0307 	and.w	r3, r3, #7
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	db0b      	blt.n	8001dfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	f003 021f 	and.w	r2, r3, #31
 8001dec:	4907      	ldr	r1, [pc, #28]	; (8001e0c <__NVIC_EnableIRQ+0x38>)
 8001dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df2:	095b      	lsrs	r3, r3, #5
 8001df4:	2001      	movs	r0, #1
 8001df6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	e000e100 	.word	0xe000e100

08001e10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	6039      	str	r1, [r7, #0]
 8001e1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	db0a      	blt.n	8001e3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	490c      	ldr	r1, [pc, #48]	; (8001e5c <__NVIC_SetPriority+0x4c>)
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	0112      	lsls	r2, r2, #4
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	440b      	add	r3, r1
 8001e34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e38:	e00a      	b.n	8001e50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	4908      	ldr	r1, [pc, #32]	; (8001e60 <__NVIC_SetPriority+0x50>)
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	f003 030f 	and.w	r3, r3, #15
 8001e46:	3b04      	subs	r3, #4
 8001e48:	0112      	lsls	r2, r2, #4
 8001e4a:	b2d2      	uxtb	r2, r2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	761a      	strb	r2, [r3, #24]
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000e100 	.word	0xe000e100
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b089      	sub	sp, #36	; 0x24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f1c3 0307 	rsb	r3, r3, #7
 8001e7e:	2b04      	cmp	r3, #4
 8001e80:	bf28      	it	cs
 8001e82:	2304      	movcs	r3, #4
 8001e84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	3304      	adds	r3, #4
 8001e8a:	2b06      	cmp	r3, #6
 8001e8c:	d902      	bls.n	8001e94 <NVIC_EncodePriority+0x30>
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	3b03      	subs	r3, #3
 8001e92:	e000      	b.n	8001e96 <NVIC_EncodePriority+0x32>
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e98:	f04f 32ff 	mov.w	r2, #4294967295
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43da      	mvns	r2, r3
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	401a      	ands	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eac:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb6:	43d9      	mvns	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ebc:	4313      	orrs	r3, r2
         );
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3724      	adds	r7, #36	; 0x24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
	...

08001ecc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001edc:	d301      	bcc.n	8001ee2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e00f      	b.n	8001f02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ee2:	4a0a      	ldr	r2, [pc, #40]	; (8001f0c <SysTick_Config+0x40>)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eea:	210f      	movs	r1, #15
 8001eec:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef0:	f7ff ff8e 	bl	8001e10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <SysTick_Config+0x40>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001efa:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <SysTick_Config+0x40>)
 8001efc:	2207      	movs	r2, #7
 8001efe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	e000e010 	.word	0xe000e010

08001f10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7ff ff29 	bl	8001d70 <__NVIC_SetPriorityGrouping>
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f26:	b580      	push	{r7, lr}
 8001f28:	b086      	sub	sp, #24
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	60b9      	str	r1, [r7, #8]
 8001f30:	607a      	str	r2, [r7, #4]
 8001f32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f38:	f7ff ff3e 	bl	8001db8 <__NVIC_GetPriorityGrouping>
 8001f3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	68b9      	ldr	r1, [r7, #8]
 8001f42:	6978      	ldr	r0, [r7, #20]
 8001f44:	f7ff ff8e 	bl	8001e64 <NVIC_EncodePriority>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f4e:	4611      	mov	r1, r2
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff ff5d 	bl	8001e10 <__NVIC_SetPriority>
}
 8001f56:	bf00      	nop
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	4603      	mov	r3, r0
 8001f66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff31 	bl	8001dd4 <__NVIC_EnableIRQ>
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7ff ffa2 	bl	8001ecc <SysTick_Config>
 8001f88:	4603      	mov	r3, r0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d004      	beq.n	8001fb0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2280      	movs	r2, #128	; 0x80
 8001faa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e00c      	b.n	8001fca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2205      	movs	r2, #5
 8001fb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 0201 	bic.w	r2, r2, #1
 8001fc6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fe4:	b2db      	uxtb	r3, r3
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
	...

08001ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b089      	sub	sp, #36	; 0x24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ffe:	2300      	movs	r3, #0
 8002000:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002002:	2300      	movs	r3, #0
 8002004:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002006:	2300      	movs	r3, #0
 8002008:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
 800200e:	e159      	b.n	80022c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002010:	2201      	movs	r2, #1
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	4013      	ands	r3, r2
 8002022:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	429a      	cmp	r2, r3
 800202a:	f040 8148 	bne.w	80022be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f003 0303 	and.w	r3, r3, #3
 8002036:	2b01      	cmp	r3, #1
 8002038:	d005      	beq.n	8002046 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002042:	2b02      	cmp	r3, #2
 8002044:	d130      	bne.n	80020a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	2203      	movs	r2, #3
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	4013      	ands	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4313      	orrs	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800207c:	2201      	movs	r2, #1
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4013      	ands	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	091b      	lsrs	r3, r3, #4
 8002092:	f003 0201 	and.w	r2, r3, #1
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 0303 	and.w	r3, r3, #3
 80020b0:	2b03      	cmp	r3, #3
 80020b2:	d017      	beq.n	80020e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	2203      	movs	r2, #3
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4013      	ands	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d123      	bne.n	8002138 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	08da      	lsrs	r2, r3, #3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3208      	adds	r2, #8
 80020f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	f003 0307 	and.w	r3, r3, #7
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	220f      	movs	r2, #15
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	691a      	ldr	r2, [r3, #16]
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4313      	orrs	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	08da      	lsrs	r2, r3, #3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3208      	adds	r2, #8
 8002132:	69b9      	ldr	r1, [r7, #24]
 8002134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	2203      	movs	r2, #3
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	43db      	mvns	r3, r3
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	4013      	ands	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f003 0203 	and.w	r2, r3, #3
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	4313      	orrs	r3, r2
 8002164:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002174:	2b00      	cmp	r3, #0
 8002176:	f000 80a2 	beq.w	80022be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	4b57      	ldr	r3, [pc, #348]	; (80022dc <HAL_GPIO_Init+0x2e8>)
 8002180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002182:	4a56      	ldr	r2, [pc, #344]	; (80022dc <HAL_GPIO_Init+0x2e8>)
 8002184:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002188:	6453      	str	r3, [r2, #68]	; 0x44
 800218a:	4b54      	ldr	r3, [pc, #336]	; (80022dc <HAL_GPIO_Init+0x2e8>)
 800218c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800218e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002196:	4a52      	ldr	r2, [pc, #328]	; (80022e0 <HAL_GPIO_Init+0x2ec>)
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	089b      	lsrs	r3, r3, #2
 800219c:	3302      	adds	r3, #2
 800219e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	f003 0303 	and.w	r3, r3, #3
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	220f      	movs	r2, #15
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43db      	mvns	r3, r3
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	4013      	ands	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a49      	ldr	r2, [pc, #292]	; (80022e4 <HAL_GPIO_Init+0x2f0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d019      	beq.n	80021f6 <HAL_GPIO_Init+0x202>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a48      	ldr	r2, [pc, #288]	; (80022e8 <HAL_GPIO_Init+0x2f4>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d013      	beq.n	80021f2 <HAL_GPIO_Init+0x1fe>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a47      	ldr	r2, [pc, #284]	; (80022ec <HAL_GPIO_Init+0x2f8>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d00d      	beq.n	80021ee <HAL_GPIO_Init+0x1fa>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a46      	ldr	r2, [pc, #280]	; (80022f0 <HAL_GPIO_Init+0x2fc>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d007      	beq.n	80021ea <HAL_GPIO_Init+0x1f6>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a45      	ldr	r2, [pc, #276]	; (80022f4 <HAL_GPIO_Init+0x300>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d101      	bne.n	80021e6 <HAL_GPIO_Init+0x1f2>
 80021e2:	2304      	movs	r3, #4
 80021e4:	e008      	b.n	80021f8 <HAL_GPIO_Init+0x204>
 80021e6:	2307      	movs	r3, #7
 80021e8:	e006      	b.n	80021f8 <HAL_GPIO_Init+0x204>
 80021ea:	2303      	movs	r3, #3
 80021ec:	e004      	b.n	80021f8 <HAL_GPIO_Init+0x204>
 80021ee:	2302      	movs	r3, #2
 80021f0:	e002      	b.n	80021f8 <HAL_GPIO_Init+0x204>
 80021f2:	2301      	movs	r3, #1
 80021f4:	e000      	b.n	80021f8 <HAL_GPIO_Init+0x204>
 80021f6:	2300      	movs	r3, #0
 80021f8:	69fa      	ldr	r2, [r7, #28]
 80021fa:	f002 0203 	and.w	r2, r2, #3
 80021fe:	0092      	lsls	r2, r2, #2
 8002200:	4093      	lsls	r3, r2
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4313      	orrs	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002208:	4935      	ldr	r1, [pc, #212]	; (80022e0 <HAL_GPIO_Init+0x2ec>)
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	089b      	lsrs	r3, r3, #2
 800220e:	3302      	adds	r3, #2
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002216:	4b38      	ldr	r3, [pc, #224]	; (80022f8 <HAL_GPIO_Init+0x304>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	43db      	mvns	r3, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4013      	ands	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d003      	beq.n	800223a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002232:	69ba      	ldr	r2, [r7, #24]
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	4313      	orrs	r3, r2
 8002238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800223a:	4a2f      	ldr	r2, [pc, #188]	; (80022f8 <HAL_GPIO_Init+0x304>)
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002240:	4b2d      	ldr	r3, [pc, #180]	; (80022f8 <HAL_GPIO_Init+0x304>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	4313      	orrs	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002264:	4a24      	ldr	r2, [pc, #144]	; (80022f8 <HAL_GPIO_Init+0x304>)
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800226a:	4b23      	ldr	r3, [pc, #140]	; (80022f8 <HAL_GPIO_Init+0x304>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	43db      	mvns	r3, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4013      	ands	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d003      	beq.n	800228e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	4313      	orrs	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800228e:	4a1a      	ldr	r2, [pc, #104]	; (80022f8 <HAL_GPIO_Init+0x304>)
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002294:	4b18      	ldr	r3, [pc, #96]	; (80022f8 <HAL_GPIO_Init+0x304>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	43db      	mvns	r3, r3
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	4013      	ands	r3, r2
 80022a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022b8:	4a0f      	ldr	r2, [pc, #60]	; (80022f8 <HAL_GPIO_Init+0x304>)
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	3301      	adds	r3, #1
 80022c2:	61fb      	str	r3, [r7, #28]
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	2b0f      	cmp	r3, #15
 80022c8:	f67f aea2 	bls.w	8002010 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022cc:	bf00      	nop
 80022ce:	bf00      	nop
 80022d0:	3724      	adds	r7, #36	; 0x24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40013800 	.word	0x40013800
 80022e4:	40020000 	.word	0x40020000
 80022e8:	40020400 	.word	0x40020400
 80022ec:	40020800 	.word	0x40020800
 80022f0:	40020c00 	.word	0x40020c00
 80022f4:	40021000 	.word	0x40021000
 80022f8:	40013c00 	.word	0x40013c00

080022fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	807b      	strh	r3, [r7, #2]
 8002308:	4613      	mov	r3, r2
 800230a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800230c:	787b      	ldrb	r3, [r7, #1]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002312:	887a      	ldrh	r2, [r7, #2]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002318:	e003      	b.n	8002322 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800231a:	887b      	ldrh	r3, [r7, #2]
 800231c:	041a      	lsls	r2, r3, #16
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	619a      	str	r2, [r3, #24]
}
 8002322:	bf00      	nop
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
	...

08002330 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e12b      	b.n	800259a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d106      	bne.n	800235c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7ff faca 	bl	80018f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2224      	movs	r2, #36	; 0x24
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0201 	bic.w	r2, r2, #1
 8002372:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002382:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002392:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002394:	f002 ff88 	bl	80052a8 <HAL_RCC_GetPCLK1Freq>
 8002398:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	4a81      	ldr	r2, [pc, #516]	; (80025a4 <HAL_I2C_Init+0x274>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d807      	bhi.n	80023b4 <HAL_I2C_Init+0x84>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4a80      	ldr	r2, [pc, #512]	; (80025a8 <HAL_I2C_Init+0x278>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	bf94      	ite	ls
 80023ac:	2301      	movls	r3, #1
 80023ae:	2300      	movhi	r3, #0
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	e006      	b.n	80023c2 <HAL_I2C_Init+0x92>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4a7d      	ldr	r2, [pc, #500]	; (80025ac <HAL_I2C_Init+0x27c>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	bf94      	ite	ls
 80023bc:	2301      	movls	r3, #1
 80023be:	2300      	movhi	r3, #0
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e0e7      	b.n	800259a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	4a78      	ldr	r2, [pc, #480]	; (80025b0 <HAL_I2C_Init+0x280>)
 80023ce:	fba2 2303 	umull	r2, r3, r2, r3
 80023d2:	0c9b      	lsrs	r3, r3, #18
 80023d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	4a6a      	ldr	r2, [pc, #424]	; (80025a4 <HAL_I2C_Init+0x274>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d802      	bhi.n	8002404 <HAL_I2C_Init+0xd4>
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	3301      	adds	r3, #1
 8002402:	e009      	b.n	8002418 <HAL_I2C_Init+0xe8>
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800240a:	fb02 f303 	mul.w	r3, r2, r3
 800240e:	4a69      	ldr	r2, [pc, #420]	; (80025b4 <HAL_I2C_Init+0x284>)
 8002410:	fba2 2303 	umull	r2, r3, r2, r3
 8002414:	099b      	lsrs	r3, r3, #6
 8002416:	3301      	adds	r3, #1
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	6812      	ldr	r2, [r2, #0]
 800241c:	430b      	orrs	r3, r1
 800241e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800242a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	495c      	ldr	r1, [pc, #368]	; (80025a4 <HAL_I2C_Init+0x274>)
 8002434:	428b      	cmp	r3, r1
 8002436:	d819      	bhi.n	800246c <HAL_I2C_Init+0x13c>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	1e59      	subs	r1, r3, #1
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	fbb1 f3f3 	udiv	r3, r1, r3
 8002446:	1c59      	adds	r1, r3, #1
 8002448:	f640 73fc 	movw	r3, #4092	; 0xffc
 800244c:	400b      	ands	r3, r1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_I2C_Init+0x138>
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	1e59      	subs	r1, r3, #1
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002460:	3301      	adds	r3, #1
 8002462:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002466:	e051      	b.n	800250c <HAL_I2C_Init+0x1dc>
 8002468:	2304      	movs	r3, #4
 800246a:	e04f      	b.n	800250c <HAL_I2C_Init+0x1dc>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d111      	bne.n	8002498 <HAL_I2C_Init+0x168>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	1e58      	subs	r0, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6859      	ldr	r1, [r3, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	440b      	add	r3, r1
 8002482:	fbb0 f3f3 	udiv	r3, r0, r3
 8002486:	3301      	adds	r3, #1
 8002488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800248c:	2b00      	cmp	r3, #0
 800248e:	bf0c      	ite	eq
 8002490:	2301      	moveq	r3, #1
 8002492:	2300      	movne	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	e012      	b.n	80024be <HAL_I2C_Init+0x18e>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	1e58      	subs	r0, r3, #1
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6859      	ldr	r1, [r3, #4]
 80024a0:	460b      	mov	r3, r1
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	440b      	add	r3, r1
 80024a6:	0099      	lsls	r1, r3, #2
 80024a8:	440b      	add	r3, r1
 80024aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ae:	3301      	adds	r3, #1
 80024b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	bf0c      	ite	eq
 80024b8:	2301      	moveq	r3, #1
 80024ba:	2300      	movne	r3, #0
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <HAL_I2C_Init+0x196>
 80024c2:	2301      	movs	r3, #1
 80024c4:	e022      	b.n	800250c <HAL_I2C_Init+0x1dc>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10e      	bne.n	80024ec <HAL_I2C_Init+0x1bc>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	1e58      	subs	r0, r3, #1
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6859      	ldr	r1, [r3, #4]
 80024d6:	460b      	mov	r3, r1
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	440b      	add	r3, r1
 80024dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80024e0:	3301      	adds	r3, #1
 80024e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024ea:	e00f      	b.n	800250c <HAL_I2C_Init+0x1dc>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	1e58      	subs	r0, r3, #1
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6859      	ldr	r1, [r3, #4]
 80024f4:	460b      	mov	r3, r1
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	440b      	add	r3, r1
 80024fa:	0099      	lsls	r1, r3, #2
 80024fc:	440b      	add	r3, r1
 80024fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002502:	3301      	adds	r3, #1
 8002504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002508:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	6809      	ldr	r1, [r1, #0]
 8002510:	4313      	orrs	r3, r2
 8002512:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69da      	ldr	r2, [r3, #28]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a1b      	ldr	r3, [r3, #32]
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800253a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	6911      	ldr	r1, [r2, #16]
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	68d2      	ldr	r2, [r2, #12]
 8002546:	4311      	orrs	r1, r2
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	6812      	ldr	r2, [r2, #0]
 800254c:	430b      	orrs	r3, r1
 800254e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695a      	ldr	r2, [r3, #20]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	431a      	orrs	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f042 0201 	orr.w	r2, r2, #1
 800257a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2220      	movs	r2, #32
 8002586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	000186a0 	.word	0x000186a0
 80025a8:	001e847f 	.word	0x001e847f
 80025ac:	003d08ff 	.word	0x003d08ff
 80025b0:	431bde83 	.word	0x431bde83
 80025b4:	10624dd3 	.word	0x10624dd3

080025b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b088      	sub	sp, #32
 80025bc:	af02      	add	r7, sp, #8
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	4608      	mov	r0, r1
 80025c2:	4611      	mov	r1, r2
 80025c4:	461a      	mov	r2, r3
 80025c6:	4603      	mov	r3, r0
 80025c8:	817b      	strh	r3, [r7, #10]
 80025ca:	460b      	mov	r3, r1
 80025cc:	813b      	strh	r3, [r7, #8]
 80025ce:	4613      	mov	r3, r2
 80025d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025d2:	f7ff fbc1 	bl	8001d58 <HAL_GetTick>
 80025d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b20      	cmp	r3, #32
 80025e2:	f040 80d9 	bne.w	8002798 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	2319      	movs	r3, #25
 80025ec:	2201      	movs	r2, #1
 80025ee:	496d      	ldr	r1, [pc, #436]	; (80027a4 <HAL_I2C_Mem_Write+0x1ec>)
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f001 ffe3 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80025fc:	2302      	movs	r3, #2
 80025fe:	e0cc      	b.n	800279a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002606:	2b01      	cmp	r3, #1
 8002608:	d101      	bne.n	800260e <HAL_I2C_Mem_Write+0x56>
 800260a:	2302      	movs	r3, #2
 800260c:	e0c5      	b.n	800279a <HAL_I2C_Mem_Write+0x1e2>
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2201      	movs	r2, #1
 8002612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	2b01      	cmp	r3, #1
 8002622:	d007      	beq.n	8002634 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f042 0201 	orr.w	r2, r2, #1
 8002632:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002642:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2221      	movs	r2, #33	; 0x21
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2240      	movs	r2, #64	; 0x40
 8002650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6a3a      	ldr	r2, [r7, #32]
 800265e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002664:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4a4d      	ldr	r2, [pc, #308]	; (80027a8 <HAL_I2C_Mem_Write+0x1f0>)
 8002674:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002676:	88f8      	ldrh	r0, [r7, #6]
 8002678:	893a      	ldrh	r2, [r7, #8]
 800267a:	8979      	ldrh	r1, [r7, #10]
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	9301      	str	r3, [sp, #4]
 8002680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	4603      	mov	r3, r0
 8002686:	68f8      	ldr	r0, [r7, #12]
 8002688:	f001 fd72 	bl	8004170 <I2C_RequestMemoryWrite>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d052      	beq.n	8002738 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e081      	b.n	800279a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f002 f864 	bl	8004768 <I2C_WaitOnTXEFlagUntilTimeout>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00d      	beq.n	80026c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	d107      	bne.n	80026be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e06b      	b.n	800279a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	1c5a      	adds	r2, r3, #1
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026dc:	3b01      	subs	r3, #1
 80026de:	b29a      	uxth	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	3b01      	subs	r3, #1
 80026ec:	b29a      	uxth	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	2b04      	cmp	r3, #4
 80026fe:	d11b      	bne.n	8002738 <HAL_I2C_Mem_Write+0x180>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002704:	2b00      	cmp	r3, #0
 8002706:	d017      	beq.n	8002738 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270c:	781a      	ldrb	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002718:	1c5a      	adds	r2, r3, #1
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002722:	3b01      	subs	r3, #1
 8002724:	b29a      	uxth	r2, r3
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800272e:	b29b      	uxth	r3, r3
 8002730:	3b01      	subs	r3, #1
 8002732:	b29a      	uxth	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1aa      	bne.n	8002696 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f002 f850 	bl	80047ea <I2C_WaitOnBTFFlagUntilTimeout>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00d      	beq.n	800276c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	2b04      	cmp	r3, #4
 8002756:	d107      	bne.n	8002768 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002766:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e016      	b.n	800279a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800277a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2220      	movs	r2, #32
 8002780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002794:	2300      	movs	r3, #0
 8002796:	e000      	b.n	800279a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002798:	2302      	movs	r3, #2
  }
}
 800279a:	4618      	mov	r0, r3
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	00100002 	.word	0x00100002
 80027a8:	ffff0000 	.word	0xffff0000

080027ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b08c      	sub	sp, #48	; 0x30
 80027b0:	af02      	add	r7, sp, #8
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	4608      	mov	r0, r1
 80027b6:	4611      	mov	r1, r2
 80027b8:	461a      	mov	r2, r3
 80027ba:	4603      	mov	r3, r0
 80027bc:	817b      	strh	r3, [r7, #10]
 80027be:	460b      	mov	r3, r1
 80027c0:	813b      	strh	r3, [r7, #8]
 80027c2:	4613      	mov	r3, r2
 80027c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027c6:	f7ff fac7 	bl	8001d58 <HAL_GetTick>
 80027ca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b20      	cmp	r3, #32
 80027d6:	f040 8208 	bne.w	8002bea <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	2319      	movs	r3, #25
 80027e0:	2201      	movs	r2, #1
 80027e2:	497b      	ldr	r1, [pc, #492]	; (80029d0 <HAL_I2C_Mem_Read+0x224>)
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f001 fee9 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80027f0:	2302      	movs	r3, #2
 80027f2:	e1fb      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d101      	bne.n	8002802 <HAL_I2C_Mem_Read+0x56>
 80027fe:	2302      	movs	r3, #2
 8002800:	e1f4      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b01      	cmp	r3, #1
 8002816:	d007      	beq.n	8002828 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0201 	orr.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002836:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2222      	movs	r2, #34	; 0x22
 800283c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2240      	movs	r2, #64	; 0x40
 8002844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2200      	movs	r2, #0
 800284c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002852:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002858:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800285e:	b29a      	uxth	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4a5b      	ldr	r2, [pc, #364]	; (80029d4 <HAL_I2C_Mem_Read+0x228>)
 8002868:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800286a:	88f8      	ldrh	r0, [r7, #6]
 800286c:	893a      	ldrh	r2, [r7, #8]
 800286e:	8979      	ldrh	r1, [r7, #10]
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	9301      	str	r3, [sp, #4]
 8002874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	4603      	mov	r3, r0
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f001 fd0e 	bl	800429c <I2C_RequestMemoryRead>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e1b0      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800288e:	2b00      	cmp	r3, #0
 8002890:	d113      	bne.n	80028ba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002892:	2300      	movs	r3, #0
 8002894:	623b      	str	r3, [r7, #32]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	623b      	str	r3, [r7, #32]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	623b      	str	r3, [r7, #32]
 80028a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	e184      	b.n	8002bc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d11b      	bne.n	80028fa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	695b      	ldr	r3, [r3, #20]
 80028dc:	61fb      	str	r3, [r7, #28]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	61fb      	str	r3, [r7, #28]
 80028e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	e164      	b.n	8002bc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d11b      	bne.n	800293a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002910:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002920:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	61bb      	str	r3, [r7, #24]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	e144      	b.n	8002bc4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800293a:	2300      	movs	r3, #0
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	617b      	str	r3, [r7, #20]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	617b      	str	r3, [r7, #20]
 800294e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002950:	e138      	b.n	8002bc4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002956:	2b03      	cmp	r3, #3
 8002958:	f200 80f1 	bhi.w	8002b3e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002960:	2b01      	cmp	r3, #1
 8002962:	d123      	bne.n	80029ac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002964:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002966:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f001 ffb1 	bl	80048d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e139      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	691a      	ldr	r2, [r3, #16]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	3b01      	subs	r3, #1
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029aa:	e10b      	b.n	8002bc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d14e      	bne.n	8002a52 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ba:	2200      	movs	r2, #0
 80029bc:	4906      	ldr	r1, [pc, #24]	; (80029d8 <HAL_I2C_Mem_Read+0x22c>)
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f001 fdfc 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d008      	beq.n	80029dc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e10e      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
 80029ce:	bf00      	nop
 80029d0:	00100002 	.word	0x00100002
 80029d4:	ffff0000 	.word	0xffff0000
 80029d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	691a      	ldr	r2, [r3, #16]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f6:	b2d2      	uxtb	r2, r2
 80029f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	3b01      	subs	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	691a      	ldr	r2, [r3, #16]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a50:	e0b8      	b.n	8002bc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a58:	2200      	movs	r2, #0
 8002a5a:	4966      	ldr	r1, [pc, #408]	; (8002bf4 <HAL_I2C_Mem_Read+0x448>)
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f001 fdad 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e0bf      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	691a      	ldr	r2, [r3, #16]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a86:	b2d2      	uxtb	r2, r2
 8002a88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	1c5a      	adds	r2, r3, #1
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	b29a      	uxth	r2, r3
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	b29a      	uxth	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	494f      	ldr	r1, [pc, #316]	; (8002bf4 <HAL_I2C_Mem_Read+0x448>)
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f001 fd7f 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e091      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ad6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	691a      	ldr	r2, [r3, #16]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	1c5a      	adds	r2, r3, #1
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af4:	3b01      	subs	r3, #1
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	3b01      	subs	r3, #1
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	691a      	ldr	r2, [r3, #16]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b14:	b2d2      	uxtb	r2, r2
 8002b16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1c:	1c5a      	adds	r2, r3, #1
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b26:	3b01      	subs	r3, #1
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	3b01      	subs	r3, #1
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b3c:	e042      	b.n	8002bc4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002b42:	68f8      	ldr	r0, [r7, #12]
 8002b44:	f001 fec4 	bl	80048d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e04c      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	691a      	ldr	r2, [r3, #16]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b64:	1c5a      	adds	r2, r3, #1
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	f003 0304 	and.w	r3, r3, #4
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	d118      	bne.n	8002bc4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	691a      	ldr	r2, [r3, #16]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9c:	b2d2      	uxtb	r2, r2
 8002b9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba4:	1c5a      	adds	r2, r3, #1
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f47f aec2 	bne.w	8002952 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002be6:	2300      	movs	r3, #0
 8002be8:	e000      	b.n	8002bec <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002bea:	2302      	movs	r3, #2
  }
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3728      	adds	r7, #40	; 0x28
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	00010004 	.word	0x00010004

08002bf8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b088      	sub	sp, #32
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002c00:	2300      	movs	r3, #0
 8002c02:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c10:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c18:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c20:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	2b10      	cmp	r3, #16
 8002c26:	d003      	beq.n	8002c30 <HAL_I2C_EV_IRQHandler+0x38>
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
 8002c2a:	2b40      	cmp	r3, #64	; 0x40
 8002c2c:	f040 80c1 	bne.w	8002db2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10d      	bne.n	8002c66 <HAL_I2C_EV_IRQHandler+0x6e>
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002c50:	d003      	beq.n	8002c5a <HAL_I2C_EV_IRQHandler+0x62>
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002c58:	d101      	bne.n	8002c5e <HAL_I2C_EV_IRQHandler+0x66>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <HAL_I2C_EV_IRQHandler+0x68>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	f000 8132 	beq.w	8002eca <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00c      	beq.n	8002c8a <HAL_I2C_EV_IRQHandler+0x92>
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	0a5b      	lsrs	r3, r3, #9
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d006      	beq.n	8002c8a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f001 feac 	bl	80049da <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 fcc8 	bl	8003618 <I2C_Master_SB>
 8002c88:	e092      	b.n	8002db0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	08db      	lsrs	r3, r3, #3
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d009      	beq.n	8002caa <HAL_I2C_EV_IRQHandler+0xb2>
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	0a5b      	lsrs	r3, r3, #9
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 fd3e 	bl	8003724 <I2C_Master_ADD10>
 8002ca8:	e082      	b.n	8002db0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	085b      	lsrs	r3, r3, #1
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d009      	beq.n	8002cca <HAL_I2C_EV_IRQHandler+0xd2>
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	0a5b      	lsrs	r3, r3, #9
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fd58 	bl	8003778 <I2C_Master_ADDR>
 8002cc8:	e072      	b.n	8002db0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	089b      	lsrs	r3, r3, #2
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d03b      	beq.n	8002d4e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ce0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ce4:	f000 80f3 	beq.w	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	09db      	lsrs	r3, r3, #7
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00f      	beq.n	8002d14 <HAL_I2C_EV_IRQHandler+0x11c>
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	0a9b      	lsrs	r3, r3, #10
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d009      	beq.n	8002d14 <HAL_I2C_EV_IRQHandler+0x11c>
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	089b      	lsrs	r3, r3, #2
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d103      	bne.n	8002d14 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f000 f942 	bl	8002f96 <I2C_MasterTransmit_TXE>
 8002d12:	e04d      	b.n	8002db0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	089b      	lsrs	r3, r3, #2
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80d6 	beq.w	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	0a5b      	lsrs	r3, r3, #9
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 80cf 	beq.w	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002d30:	7bbb      	ldrb	r3, [r7, #14]
 8002d32:	2b21      	cmp	r3, #33	; 0x21
 8002d34:	d103      	bne.n	8002d3e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f9c9 	bl	80030ce <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d3c:	e0c7      	b.n	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
 8002d40:	2b40      	cmp	r3, #64	; 0x40
 8002d42:	f040 80c4 	bne.w	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 fa37 	bl	80031ba <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d4c:	e0bf      	b.n	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d5c:	f000 80b7 	beq.w	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	099b      	lsrs	r3, r3, #6
 8002d64:	f003 0301 	and.w	r3, r3, #1
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00f      	beq.n	8002d8c <HAL_I2C_EV_IRQHandler+0x194>
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	0a9b      	lsrs	r3, r3, #10
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d009      	beq.n	8002d8c <HAL_I2C_EV_IRQHandler+0x194>
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	089b      	lsrs	r3, r3, #2
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d103      	bne.n	8002d8c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f000 faac 	bl	80032e2 <I2C_MasterReceive_RXNE>
 8002d8a:	e011      	b.n	8002db0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	089b      	lsrs	r3, r3, #2
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f000 809a 	beq.w	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	0a5b      	lsrs	r3, r3, #9
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	f000 8093 	beq.w	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 fb4b 	bl	8003444 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dae:	e08e      	b.n	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
 8002db0:	e08d      	b.n	8002ece <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d004      	beq.n	8002dc4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	61fb      	str	r3, [r7, #28]
 8002dc2:	e007      	b.n	8002dd4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	085b      	lsrs	r3, r3, #1
 8002dd8:	f003 0301 	and.w	r3, r3, #1
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d012      	beq.n	8002e06 <HAL_I2C_EV_IRQHandler+0x20e>
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	0a5b      	lsrs	r3, r3, #9
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00c      	beq.n	8002e06 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002dfc:	69b9      	ldr	r1, [r7, #24]
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 ff09 	bl	8003c16 <I2C_Slave_ADDR>
 8002e04:	e066      	b.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	091b      	lsrs	r3, r3, #4
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d009      	beq.n	8002e26 <HAL_I2C_EV_IRQHandler+0x22e>
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	0a5b      	lsrs	r3, r3, #9
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 ff44 	bl	8003cac <I2C_Slave_STOPF>
 8002e24:	e056      	b.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002e26:	7bbb      	ldrb	r3, [r7, #14]
 8002e28:	2b21      	cmp	r3, #33	; 0x21
 8002e2a:	d002      	beq.n	8002e32 <HAL_I2C_EV_IRQHandler+0x23a>
 8002e2c:	7bbb      	ldrb	r3, [r7, #14]
 8002e2e:	2b29      	cmp	r3, #41	; 0x29
 8002e30:	d125      	bne.n	8002e7e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	09db      	lsrs	r3, r3, #7
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00f      	beq.n	8002e5e <HAL_I2C_EV_IRQHandler+0x266>
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	0a9b      	lsrs	r3, r3, #10
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d009      	beq.n	8002e5e <HAL_I2C_EV_IRQHandler+0x266>
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	089b      	lsrs	r3, r3, #2
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d103      	bne.n	8002e5e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 fe1f 	bl	8003a9a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e5c:	e039      	b.n	8002ed2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	089b      	lsrs	r3, r3, #2
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d033      	beq.n	8002ed2 <HAL_I2C_EV_IRQHandler+0x2da>
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	0a5b      	lsrs	r3, r3, #9
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d02d      	beq.n	8002ed2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 fe4c 	bl	8003b14 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e7c:	e029      	b.n	8002ed2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	099b      	lsrs	r3, r3, #6
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00f      	beq.n	8002eaa <HAL_I2C_EV_IRQHandler+0x2b2>
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	0a9b      	lsrs	r3, r3, #10
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d009      	beq.n	8002eaa <HAL_I2C_EV_IRQHandler+0x2b2>
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	089b      	lsrs	r3, r3, #2
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d103      	bne.n	8002eaa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 fe57 	bl	8003b56 <I2C_SlaveReceive_RXNE>
 8002ea8:	e014      	b.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	089b      	lsrs	r3, r3, #2
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00e      	beq.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	0a5b      	lsrs	r3, r3, #9
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d008      	beq.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 fe85 	bl	8003bd2 <I2C_SlaveReceive_BTF>
 8002ec8:	e004      	b.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002eca:	bf00      	nop
 8002ecc:	e002      	b.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ece:	bf00      	nop
 8002ed0:	e000      	b.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ed2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002ed4:	3720      	adds	r7, #32
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr

08002eee <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	b083      	sub	sp, #12
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f02:	b480      	push	{r7}
 8002f04:	b083      	sub	sp, #12
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
 8002f32:	460b      	mov	r3, r1
 8002f34:	70fb      	strb	r3, [r7, #3]
 8002f36:	4613      	mov	r3, r2
 8002f38:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b083      	sub	sp, #12
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr

08002f5a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	b083      	sub	sp, #12
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002f62:	bf00      	nop
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b084      	sub	sp, #16
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fa4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fac:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d150      	bne.n	800305e <I2C_MasterTransmit_TXE+0xc8>
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	2b21      	cmp	r3, #33	; 0x21
 8002fc0:	d14d      	bne.n	800305e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2b08      	cmp	r3, #8
 8002fc6:	d01d      	beq.n	8003004 <I2C_MasterTransmit_TXE+0x6e>
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2b20      	cmp	r3, #32
 8002fcc:	d01a      	beq.n	8003004 <I2C_MasterTransmit_TXE+0x6e>
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002fd4:	d016      	beq.n	8003004 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	685a      	ldr	r2, [r3, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002fe4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2211      	movs	r2, #17
 8002fea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f7ff ff6c 	bl	8002eda <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003002:	e060      	b.n	80030c6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003012:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003022:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b40      	cmp	r3, #64	; 0x40
 800303c:	d107      	bne.n	800304e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7ff ff87 	bl	8002f5a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800304c:	e03b      	b.n	80030c6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f7ff ff3f 	bl	8002eda <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800305c:	e033      	b.n	80030c6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	2b21      	cmp	r3, #33	; 0x21
 8003062:	d005      	beq.n	8003070 <I2C_MasterTransmit_TXE+0xda>
 8003064:	7bbb      	ldrb	r3, [r7, #14]
 8003066:	2b40      	cmp	r3, #64	; 0x40
 8003068:	d12d      	bne.n	80030c6 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800306a:	7bfb      	ldrb	r3, [r7, #15]
 800306c:	2b22      	cmp	r3, #34	; 0x22
 800306e:	d12a      	bne.n	80030c6 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003074:	b29b      	uxth	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d108      	bne.n	800308c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003088:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800308a:	e01c      	b.n	80030c6 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b40      	cmp	r3, #64	; 0x40
 8003096:	d103      	bne.n	80030a0 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f88e 	bl	80031ba <I2C_MemoryTransmit_TXE_BTF>
}
 800309e:	e012      	b.n	80030c6 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a4:	781a      	ldrb	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b0:	1c5a      	adds	r2, r3, #1
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	3b01      	subs	r3, #1
 80030be:	b29a      	uxth	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80030c4:	e7ff      	b.n	80030c6 <I2C_MasterTransmit_TXE+0x130>
 80030c6:	bf00      	nop
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b084      	sub	sp, #16
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030da:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b21      	cmp	r3, #33	; 0x21
 80030e6:	d164      	bne.n	80031b2 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d012      	beq.n	8003118 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f6:	781a      	ldrb	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003102:	1c5a      	adds	r2, r3, #1
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310c:	b29b      	uxth	r3, r3
 800310e:	3b01      	subs	r3, #1
 8003110:	b29a      	uxth	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003116:	e04c      	b.n	80031b2 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2b08      	cmp	r3, #8
 800311c:	d01d      	beq.n	800315a <I2C_MasterTransmit_BTF+0x8c>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2b20      	cmp	r3, #32
 8003122:	d01a      	beq.n	800315a <I2C_MasterTransmit_BTF+0x8c>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800312a:	d016      	beq.n	800315a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800313a:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2211      	movs	r2, #17
 8003140:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2220      	movs	r2, #32
 800314e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f7ff fec1 	bl	8002eda <HAL_I2C_MasterTxCpltCallback>
}
 8003158:	e02b      	b.n	80031b2 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003168:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003178:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2220      	movs	r2, #32
 8003184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800318e:	b2db      	uxtb	r3, r3
 8003190:	2b40      	cmp	r3, #64	; 0x40
 8003192:	d107      	bne.n	80031a4 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7ff fedc 	bl	8002f5a <HAL_I2C_MemTxCpltCallback>
}
 80031a2:	e006      	b.n	80031b2 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff fe94 	bl	8002eda <HAL_I2C_MasterTxCpltCallback>
}
 80031b2:	bf00      	nop
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b084      	sub	sp, #16
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d11d      	bne.n	800320e <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d10b      	bne.n	80031f2 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ea:	1c9a      	adds	r2, r3, #2
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80031f0:	e073      	b.n	80032da <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	121b      	asrs	r3, r3, #8
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003206:	1c5a      	adds	r2, r3, #1
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800320c:	e065      	b.n	80032da <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003212:	2b01      	cmp	r3, #1
 8003214:	d10b      	bne.n	800322e <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800321a:	b2da      	uxtb	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800322c:	e055      	b.n	80032da <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003232:	2b02      	cmp	r3, #2
 8003234:	d151      	bne.n	80032da <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003236:	7bfb      	ldrb	r3, [r7, #15]
 8003238:	2b22      	cmp	r3, #34	; 0x22
 800323a:	d10d      	bne.n	8003258 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800324a:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003256:	e040      	b.n	80032da <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325c:	b29b      	uxth	r3, r3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d015      	beq.n	800328e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003262:	7bfb      	ldrb	r3, [r7, #15]
 8003264:	2b21      	cmp	r3, #33	; 0x21
 8003266:	d112      	bne.n	800328e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326c:	781a      	ldrb	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	1c5a      	adds	r2, r3, #1
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003282:	b29b      	uxth	r3, r3
 8003284:	3b01      	subs	r3, #1
 8003286:	b29a      	uxth	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800328c:	e025      	b.n	80032da <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003292:	b29b      	uxth	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	d120      	bne.n	80032da <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003298:	7bfb      	ldrb	r3, [r7, #15]
 800329a:	2b21      	cmp	r3, #33	; 0x21
 800329c:	d11d      	bne.n	80032da <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80032ac:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032bc:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2220      	movs	r2, #32
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f7ff fe40 	bl	8002f5a <HAL_I2C_MemTxCpltCallback>
}
 80032da:	bf00      	nop
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}

080032e2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b084      	sub	sp, #16
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b22      	cmp	r3, #34	; 0x22
 80032f4:	f040 80a2 	bne.w	800343c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2b03      	cmp	r3, #3
 8003304:	d921      	bls.n	800334a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	691a      	ldr	r2, [r3, #16]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	1c5a      	adds	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003322:	b29b      	uxth	r3, r3
 8003324:	3b01      	subs	r3, #1
 8003326:	b29a      	uxth	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003330:	b29b      	uxth	r3, r3
 8003332:	2b03      	cmp	r3, #3
 8003334:	f040 8082 	bne.w	800343c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003346:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003348:	e078      	b.n	800343c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334e:	2b02      	cmp	r3, #2
 8003350:	d074      	beq.n	800343c <I2C_MasterReceive_RXNE+0x15a>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d002      	beq.n	800335e <I2C_MasterReceive_RXNE+0x7c>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d16e      	bne.n	800343c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f001 fa84 	bl	800486c <I2C_WaitOnSTOPRequestThroughIT>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d142      	bne.n	80033f0 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003378:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003388:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	691a      	ldr	r2, [r3, #16]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	b2d2      	uxtb	r2, r2
 8003396:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2220      	movs	r2, #32
 80033b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b40      	cmp	r3, #64	; 0x40
 80033c2:	d10a      	bne.n	80033da <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7fd fee6 	bl	80011a4 <HAL_I2C_MemRxCpltCallback>
}
 80033d8:	e030      	b.n	800343c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2212      	movs	r2, #18
 80033e6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f7ff fd80 	bl	8002eee <HAL_I2C_MasterRxCpltCallback>
}
 80033ee:	e025      	b.n	800343c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033fe:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	691a      	ldr	r2, [r3, #16]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	b2d2      	uxtb	r2, r2
 800340c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003412:	1c5a      	adds	r2, r3, #1
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800341c:	b29b      	uxth	r3, r3
 800341e:	3b01      	subs	r3, #1
 8003420:	b29a      	uxth	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2220      	movs	r2, #32
 800342a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f7ff fd99 	bl	8002f6e <HAL_I2C_ErrorCallback>
}
 800343c:	bf00      	nop
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003450:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003456:	b29b      	uxth	r3, r3
 8003458:	2b04      	cmp	r3, #4
 800345a:	d11b      	bne.n	8003494 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800346a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	691a      	ldr	r2, [r3, #16]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003476:	b2d2      	uxtb	r2, r2
 8003478:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347e:	1c5a      	adds	r2, r3, #1
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003488:	b29b      	uxth	r3, r3
 800348a:	3b01      	subs	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003492:	e0bd      	b.n	8003610 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003498:	b29b      	uxth	r3, r3
 800349a:	2b03      	cmp	r3, #3
 800349c:	d129      	bne.n	80034f2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ac:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d00a      	beq.n	80034ca <I2C_MasterReceive_BTF+0x86>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d007      	beq.n	80034ca <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034c8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	691a      	ldr	r2, [r3, #16]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034dc:	1c5a      	adds	r2, r3, #1
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80034f0:	e08e      	b.n	8003610 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d176      	bne.n	80035ea <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d002      	beq.n	8003508 <I2C_MasterReceive_BTF+0xc4>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2b10      	cmp	r3, #16
 8003506:	d108      	bne.n	800351a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	e019      	b.n	800354e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2b04      	cmp	r3, #4
 800351e:	d002      	beq.n	8003526 <I2C_MasterReceive_BTF+0xe2>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2b02      	cmp	r3, #2
 8003524:	d108      	bne.n	8003538 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	e00a      	b.n	800354e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2b10      	cmp	r3, #16
 800353c:	d007      	beq.n	800354e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691a      	ldr	r2, [r3, #16]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003558:	b2d2      	uxtb	r2, r2
 800355a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356a:	b29b      	uxth	r3, r3
 800356c:	3b01      	subs	r3, #1
 800356e:	b29a      	uxth	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	b2d2      	uxtb	r2, r2
 8003580:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003586:	1c5a      	adds	r2, r3, #1
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003590:	b29b      	uxth	r3, r3
 8003592:	3b01      	subs	r3, #1
 8003594:	b29a      	uxth	r2, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685a      	ldr	r2, [r3, #4]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80035a8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2220      	movs	r2, #32
 80035ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b40      	cmp	r3, #64	; 0x40
 80035bc:	d10a      	bne.n	80035d4 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f7fd fde9 	bl	80011a4 <HAL_I2C_MemRxCpltCallback>
}
 80035d2:	e01d      	b.n	8003610 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2212      	movs	r2, #18
 80035e0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7ff fc83 	bl	8002eee <HAL_I2C_MasterRxCpltCallback>
}
 80035e8:	e012      	b.n	8003610 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	691a      	ldr	r2, [r3, #16]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	b2d2      	uxtb	r2, r2
 80035f6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	1c5a      	adds	r2, r3, #1
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003610:	bf00      	nop
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b40      	cmp	r3, #64	; 0x40
 800362a:	d117      	bne.n	800365c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003630:	2b00      	cmp	r3, #0
 8003632:	d109      	bne.n	8003648 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003638:	b2db      	uxtb	r3, r3
 800363a:	461a      	mov	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003644:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003646:	e067      	b.n	8003718 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364c:	b2db      	uxtb	r3, r3
 800364e:	f043 0301 	orr.w	r3, r3, #1
 8003652:	b2da      	uxtb	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	611a      	str	r2, [r3, #16]
}
 800365a:	e05d      	b.n	8003718 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003664:	d133      	bne.n	80036ce <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b21      	cmp	r3, #33	; 0x21
 8003670:	d109      	bne.n	8003686 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003676:	b2db      	uxtb	r3, r3
 8003678:	461a      	mov	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003682:	611a      	str	r2, [r3, #16]
 8003684:	e008      	b.n	8003698 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368a:	b2db      	uxtb	r3, r3
 800368c:	f043 0301 	orr.w	r3, r3, #1
 8003690:	b2da      	uxtb	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800369c:	2b00      	cmp	r3, #0
 800369e:	d004      	beq.n	80036aa <I2C_Master_SB+0x92>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d108      	bne.n	80036bc <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d032      	beq.n	8003718 <I2C_Master_SB+0x100>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d02d      	beq.n	8003718 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685a      	ldr	r2, [r3, #4]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036ca:	605a      	str	r2, [r3, #4]
}
 80036cc:	e024      	b.n	8003718 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10e      	bne.n	80036f4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036da:	b29b      	uxth	r3, r3
 80036dc:	11db      	asrs	r3, r3, #7
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	f003 0306 	and.w	r3, r3, #6
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	f063 030f 	orn	r3, r3, #15
 80036ea:	b2da      	uxtb	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	611a      	str	r2, [r3, #16]
}
 80036f2:	e011      	b.n	8003718 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d10d      	bne.n	8003718 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003700:	b29b      	uxth	r3, r3
 8003702:	11db      	asrs	r3, r3, #7
 8003704:	b2db      	uxtb	r3, r3
 8003706:	f003 0306 	and.w	r3, r3, #6
 800370a:	b2db      	uxtb	r3, r3
 800370c:	f063 030e 	orn	r3, r3, #14
 8003710:	b2da      	uxtb	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	611a      	str	r2, [r3, #16]
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003730:	b2da      	uxtb	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800373c:	2b00      	cmp	r3, #0
 800373e:	d004      	beq.n	800374a <I2C_Master_ADD10+0x26>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003746:	2b00      	cmp	r3, #0
 8003748:	d108      	bne.n	800375c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00c      	beq.n	800376c <I2C_Master_ADD10+0x48>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003758:	2b00      	cmp	r3, #0
 800375a:	d007      	beq.n	800376c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800376a:	605a      	str	r2, [r3, #4]
  }
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003778:	b480      	push	{r7}
 800377a:	b091      	sub	sp, #68	; 0x44
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003786:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003794:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b22      	cmp	r3, #34	; 0x22
 80037a0:	f040 8169 	bne.w	8003a76 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d10f      	bne.n	80037cc <I2C_Master_ADDR+0x54>
 80037ac:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80037b0:	2b40      	cmp	r3, #64	; 0x40
 80037b2:	d10b      	bne.n	80037cc <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037b4:	2300      	movs	r3, #0
 80037b6:	633b      	str	r3, [r7, #48]	; 0x30
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	633b      	str	r3, [r7, #48]	; 0x30
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	633b      	str	r3, [r7, #48]	; 0x30
 80037c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ca:	e160      	b.n	8003a8e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d11d      	bne.n	8003810 <I2C_Master_ADDR+0x98>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80037dc:	d118      	bne.n	8003810 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037de:	2300      	movs	r3, #0
 80037e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	695b      	ldr	r3, [r3, #20]
 80037e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003802:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003808:	1c5a      	adds	r2, r3, #1
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	651a      	str	r2, [r3, #80]	; 0x50
 800380e:	e13e      	b.n	8003a8e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003814:	b29b      	uxth	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d113      	bne.n	8003842 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800381a:	2300      	movs	r3, #0
 800381c:	62bb      	str	r3, [r7, #40]	; 0x28
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	62bb      	str	r3, [r7, #40]	; 0x28
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	62bb      	str	r3, [r7, #40]	; 0x28
 800382e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	e115      	b.n	8003a6e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003846:	b29b      	uxth	r3, r3
 8003848:	2b01      	cmp	r3, #1
 800384a:	f040 808a 	bne.w	8003962 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800384e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003850:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003854:	d137      	bne.n	80038c6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003864:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003870:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003874:	d113      	bne.n	800389e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003884:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003886:	2300      	movs	r3, #0
 8003888:	627b      	str	r3, [r7, #36]	; 0x24
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	627b      	str	r3, [r7, #36]	; 0x24
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	627b      	str	r3, [r7, #36]	; 0x24
 800389a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389c:	e0e7      	b.n	8003a6e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389e:	2300      	movs	r3, #0
 80038a0:	623b      	str	r3, [r7, #32]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	623b      	str	r3, [r7, #32]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	623b      	str	r3, [r7, #32]
 80038b2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	e0d3      	b.n	8003a6e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80038c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	d02e      	beq.n	800392a <I2C_Master_ADDR+0x1b2>
 80038cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ce:	2b20      	cmp	r3, #32
 80038d0:	d02b      	beq.n	800392a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80038d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038d4:	2b12      	cmp	r3, #18
 80038d6:	d102      	bne.n	80038de <I2C_Master_ADDR+0x166>
 80038d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d125      	bne.n	800392a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80038de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e0:	2b04      	cmp	r3, #4
 80038e2:	d00e      	beq.n	8003902 <I2C_Master_ADDR+0x18a>
 80038e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d00b      	beq.n	8003902 <I2C_Master_ADDR+0x18a>
 80038ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ec:	2b10      	cmp	r3, #16
 80038ee:	d008      	beq.n	8003902 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	e007      	b.n	8003912 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003910:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003912:	2300      	movs	r3, #0
 8003914:	61fb      	str	r3, [r7, #28]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	61fb      	str	r3, [r7, #28]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	61fb      	str	r3, [r7, #28]
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	e0a1      	b.n	8003a6e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003938:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800393a:	2300      	movs	r3, #0
 800393c:	61bb      	str	r3, [r7, #24]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	61bb      	str	r3, [r7, #24]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	61bb      	str	r3, [r7, #24]
 800394e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	e085      	b.n	8003a6e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d14d      	bne.n	8003a08 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800396c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800396e:	2b04      	cmp	r3, #4
 8003970:	d016      	beq.n	80039a0 <I2C_Master_ADDR+0x228>
 8003972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003974:	2b02      	cmp	r3, #2
 8003976:	d013      	beq.n	80039a0 <I2C_Master_ADDR+0x228>
 8003978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800397a:	2b10      	cmp	r3, #16
 800397c:	d010      	beq.n	80039a0 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800398c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	e007      	b.n	80039b0 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039ae:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039be:	d117      	bne.n	80039f0 <I2C_Master_ADDR+0x278>
 80039c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039c6:	d00b      	beq.n	80039e0 <I2C_Master_ADDR+0x268>
 80039c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d008      	beq.n	80039e0 <I2C_Master_ADDR+0x268>
 80039ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d005      	beq.n	80039e0 <I2C_Master_ADDR+0x268>
 80039d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d6:	2b10      	cmp	r3, #16
 80039d8:	d002      	beq.n	80039e0 <I2C_Master_ADDR+0x268>
 80039da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039dc:	2b20      	cmp	r3, #32
 80039de:	d107      	bne.n	80039f0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80039ee:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039f0:	2300      	movs	r3, #0
 80039f2:	617b      	str	r3, [r7, #20]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	617b      	str	r3, [r7, #20]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	e032      	b.n	8003a6e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a16:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a26:	d117      	bne.n	8003a58 <I2C_Master_ADDR+0x2e0>
 8003a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a2a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a2e:	d00b      	beq.n	8003a48 <I2C_Master_ADDR+0x2d0>
 8003a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d008      	beq.n	8003a48 <I2C_Master_ADDR+0x2d0>
 8003a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d005      	beq.n	8003a48 <I2C_Master_ADDR+0x2d0>
 8003a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a3e:	2b10      	cmp	r3, #16
 8003a40:	d002      	beq.n	8003a48 <I2C_Master_ADDR+0x2d0>
 8003a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a44:	2b20      	cmp	r3, #32
 8003a46:	d107      	bne.n	8003a58 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a56:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a58:	2300      	movs	r3, #0
 8003a5a:	613b      	str	r3, [r7, #16]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	613b      	str	r3, [r7, #16]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003a74:	e00b      	b.n	8003a8e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a76:	2300      	movs	r3, #0
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	699b      	ldr	r3, [r3, #24]
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
}
 8003a8c:	e7ff      	b.n	8003a8e <I2C_Master_ADDR+0x316>
 8003a8e:	bf00      	nop
 8003a90:	3744      	adds	r7, #68	; 0x44
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr

08003a9a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b084      	sub	sp, #16
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d02b      	beq.n	8003b0c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab8:	781a      	ldrb	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac4:	1c5a      	adds	r2, r3, #1
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d114      	bne.n	8003b0c <I2C_SlaveTransmit_TXE+0x72>
 8003ae2:	7bfb      	ldrb	r3, [r7, #15]
 8003ae4:	2b29      	cmp	r3, #41	; 0x29
 8003ae6:	d111      	bne.n	8003b0c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003af6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2221      	movs	r2, #33	; 0x21
 8003afc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2228      	movs	r2, #40	; 0x28
 8003b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7ff f9fb 	bl	8002f02 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b0c:	bf00      	nop
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d011      	beq.n	8003b4a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	781a      	ldrb	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	1c5a      	adds	r2, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	3b01      	subs	r3, #1
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003b4a:	bf00      	nop
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr

08003b56 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b084      	sub	sp, #16
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b64:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d02c      	beq.n	8003bca <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	691a      	ldr	r2, [r3, #16]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d114      	bne.n	8003bca <I2C_SlaveReceive_RXNE+0x74>
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
 8003ba2:	2b2a      	cmp	r3, #42	; 0x2a
 8003ba4:	d111      	bne.n	8003bca <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	685a      	ldr	r2, [r3, #4]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2222      	movs	r2, #34	; 0x22
 8003bba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2228      	movs	r2, #40	; 0x28
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff f9a6 	bl	8002f16 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003bca:	bf00      	nop
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d012      	beq.n	8003c0a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	691a      	ldr	r2, [r3, #16]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf6:	1c5a      	adds	r2, r3, #1
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	3b01      	subs	r3, #1
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b084      	sub	sp, #16
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
 8003c1e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003c20:	2300      	movs	r3, #0
 8003c22:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c30:	2b28      	cmp	r3, #40	; 0x28
 8003c32:	d127      	bne.n	8003c84 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c42:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	089b      	lsrs	r3, r3, #2
 8003c48:	f003 0301 	and.w	r3, r3, #1
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d101      	bne.n	8003c54 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	09db      	lsrs	r3, r3, #7
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d103      	bne.n	8003c68 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	81bb      	strh	r3, [r7, #12]
 8003c66:	e002      	b.n	8003c6e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003c76:	89ba      	ldrh	r2, [r7, #12]
 8003c78:	7bfb      	ldrb	r3, [r7, #15]
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f7ff f954 	bl	8002f2a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003c82:	e00e      	b.n	8003ca2 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c84:	2300      	movs	r3, #0
 8003c86:	60bb      	str	r3, [r7, #8]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	60bb      	str	r3, [r7, #8]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003ca2:	bf00      	nop
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
	...

08003cac <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cba:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003cca:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003ccc:	2300      	movs	r3, #0
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	60bb      	str	r3, [r7, #8]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0201 	orr.w	r2, r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cf8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d08:	d172      	bne.n	8003df0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	2b22      	cmp	r3, #34	; 0x22
 8003d0e:	d002      	beq.n	8003d16 <I2C_Slave_STOPF+0x6a>
 8003d10:	7bfb      	ldrb	r3, [r7, #15]
 8003d12:	2b2a      	cmp	r3, #42	; 0x2a
 8003d14:	d135      	bne.n	8003d82 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d005      	beq.n	8003d3a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	f043 0204 	orr.w	r2, r3, #4
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	685a      	ldr	r2, [r3, #4]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d48:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fe f941 	bl	8001fd6 <HAL_DMA_GetState>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d049      	beq.n	8003dee <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d5e:	4a69      	ldr	r2, [pc, #420]	; (8003f04 <I2C_Slave_STOPF+0x258>)
 8003d60:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7fe f913 	bl	8001f92 <HAL_DMA_Abort_IT>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d03d      	beq.n	8003dee <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d80:	e035      	b.n	8003dee <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9e:	f043 0204 	orr.w	r2, r3, #4
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003db4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fe f90b 	bl	8001fd6 <HAL_DMA_GetState>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d014      	beq.n	8003df0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dca:	4a4e      	ldr	r2, [pc, #312]	; (8003f04 <I2C_Slave_STOPF+0x258>)
 8003dcc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fe f8dd 	bl	8001f92 <HAL_DMA_Abort_IT>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d008      	beq.n	8003df0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003de8:	4610      	mov	r0, r2
 8003dea:	4798      	blx	r3
 8003dec:	e000      	b.n	8003df0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003dee:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d03e      	beq.n	8003e78 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	f003 0304 	and.w	r3, r3, #4
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d112      	bne.n	8003e2e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	691a      	ldr	r2, [r3, #16]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e12:	b2d2      	uxtb	r2, r2
 8003e14:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1a:	1c5a      	adds	r2, r3, #1
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e38:	2b40      	cmp	r3, #64	; 0x40
 8003e3a:	d112      	bne.n	8003e62 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4e:	1c5a      	adds	r2, r3, #1
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d005      	beq.n	8003e78 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e70:	f043 0204 	orr.w	r2, r3, #4
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d003      	beq.n	8003e88 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 f843 	bl	8003f0c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003e86:	e039      	b.n	8003efc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003e88:	7bfb      	ldrb	r3, [r7, #15]
 8003e8a:	2b2a      	cmp	r3, #42	; 0x2a
 8003e8c:	d109      	bne.n	8003ea2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2228      	movs	r2, #40	; 0x28
 8003e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff f83a 	bl	8002f16 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b28      	cmp	r3, #40	; 0x28
 8003eac:	d111      	bne.n	8003ed2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a15      	ldr	r2, [pc, #84]	; (8003f08 <I2C_Slave_STOPF+0x25c>)
 8003eb2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7ff f83b 	bl	8002f46 <HAL_I2C_ListenCpltCallback>
}
 8003ed0:	e014      	b.n	8003efc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	2b22      	cmp	r3, #34	; 0x22
 8003ed8:	d002      	beq.n	8003ee0 <I2C_Slave_STOPF+0x234>
 8003eda:	7bfb      	ldrb	r3, [r7, #15]
 8003edc:	2b22      	cmp	r3, #34	; 0x22
 8003ede:	d10d      	bne.n	8003efc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2220      	movs	r2, #32
 8003eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7ff f80d 	bl	8002f16 <HAL_I2C_SlaveRxCpltCallback>
}
 8003efc:	bf00      	nop
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	0800446d 	.word	0x0800446d
 8003f08:	ffff0000 	.word	0xffff0000

08003f0c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f1a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f22:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f24:	7bbb      	ldrb	r3, [r7, #14]
 8003f26:	2b10      	cmp	r3, #16
 8003f28:	d002      	beq.n	8003f30 <I2C_ITError+0x24>
 8003f2a:	7bbb      	ldrb	r3, [r7, #14]
 8003f2c:	2b40      	cmp	r3, #64	; 0x40
 8003f2e:	d10a      	bne.n	8003f46 <I2C_ITError+0x3a>
 8003f30:	7bfb      	ldrb	r3, [r7, #15]
 8003f32:	2b22      	cmp	r3, #34	; 0x22
 8003f34:	d107      	bne.n	8003f46 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f44:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f46:	7bfb      	ldrb	r3, [r7, #15]
 8003f48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f4c:	2b28      	cmp	r3, #40	; 0x28
 8003f4e:	d107      	bne.n	8003f60 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2228      	movs	r2, #40	; 0x28
 8003f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003f5e:	e015      	b.n	8003f8c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f6e:	d00a      	beq.n	8003f86 <I2C_ITError+0x7a>
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
 8003f72:	2b60      	cmp	r3, #96	; 0x60
 8003f74:	d007      	beq.n	8003f86 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f9a:	d162      	bne.n	8004062 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003faa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d020      	beq.n	8003ffc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fbe:	4a6a      	ldr	r2, [pc, #424]	; (8004168 <I2C_ITError+0x25c>)
 8003fc0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7fd ffe3 	bl	8001f92 <HAL_DMA_Abort_IT>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f000 8089 	beq.w	80040e6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f022 0201 	bic.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ff6:	4610      	mov	r0, r2
 8003ff8:	4798      	blx	r3
 8003ffa:	e074      	b.n	80040e6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004000:	4a59      	ldr	r2, [pc, #356]	; (8004168 <I2C_ITError+0x25c>)
 8004002:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004008:	4618      	mov	r0, r3
 800400a:	f7fd ffc2 	bl	8001f92 <HAL_DMA_Abort_IT>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d068      	beq.n	80040e6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800401e:	2b40      	cmp	r3, #64	; 0x40
 8004020:	d10b      	bne.n	800403a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	b2d2      	uxtb	r2, r2
 800402e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004034:	1c5a      	adds	r2, r3, #1
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 0201 	bic.w	r2, r2, #1
 8004048:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2220      	movs	r2, #32
 800404e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800405c:	4610      	mov	r0, r2
 800405e:	4798      	blx	r3
 8004060:	e041      	b.n	80040e6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b60      	cmp	r3, #96	; 0x60
 800406c:	d125      	bne.n	80040ba <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2220      	movs	r2, #32
 8004072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004086:	2b40      	cmp	r3, #64	; 0x40
 8004088:	d10b      	bne.n	80040a2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	691a      	ldr	r2, [r3, #16]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004094:	b2d2      	uxtb	r2, r2
 8004096:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 0201 	bic.w	r2, r2, #1
 80040b0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7fe ff65 	bl	8002f82 <HAL_I2C_AbortCpltCallback>
 80040b8:	e015      	b.n	80040e6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c4:	2b40      	cmp	r3, #64	; 0x40
 80040c6:	d10b      	bne.n	80040e0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	691a      	ldr	r2, [r3, #16]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d2:	b2d2      	uxtb	r2, r2
 80040d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7fe ff44 	bl	8002f6e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d10e      	bne.n	8004114 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d109      	bne.n	8004114 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004106:	2b00      	cmp	r3, #0
 8004108:	d104      	bne.n	8004114 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004110:	2b00      	cmp	r3, #0
 8004112:	d007      	beq.n	8004124 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004122:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800412a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b04      	cmp	r3, #4
 8004136:	d113      	bne.n	8004160 <I2C_ITError+0x254>
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	2b28      	cmp	r3, #40	; 0x28
 800413c:	d110      	bne.n	8004160 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a0a      	ldr	r2, [pc, #40]	; (800416c <I2C_ITError+0x260>)
 8004142:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2220      	movs	r2, #32
 800414e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7fe fef3 	bl	8002f46 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004160:	bf00      	nop
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	0800446d 	.word	0x0800446d
 800416c:	ffff0000 	.word	0xffff0000

08004170 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b088      	sub	sp, #32
 8004174:	af02      	add	r7, sp, #8
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	4608      	mov	r0, r1
 800417a:	4611      	mov	r1, r2
 800417c:	461a      	mov	r2, r3
 800417e:	4603      	mov	r3, r0
 8004180:	817b      	strh	r3, [r7, #10]
 8004182:	460b      	mov	r3, r1
 8004184:	813b      	strh	r3, [r7, #8]
 8004186:	4613      	mov	r3, r2
 8004188:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004198:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800419a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419c:	9300      	str	r3, [sp, #0]
 800419e:	6a3b      	ldr	r3, [r7, #32]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80041a6:	68f8      	ldr	r0, [r7, #12]
 80041a8:	f000 fa08 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00d      	beq.n	80041ce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041c0:	d103      	bne.n	80041ca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e05f      	b.n	800428e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041ce:	897b      	ldrh	r3, [r7, #10]
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	461a      	mov	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e0:	6a3a      	ldr	r2, [r7, #32]
 80041e2:	492d      	ldr	r1, [pc, #180]	; (8004298 <I2C_RequestMemoryWrite+0x128>)
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 fa40 	bl	800466a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d001      	beq.n	80041f4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e04c      	b.n	800428e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	617b      	str	r3, [r7, #20]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800420a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800420c:	6a39      	ldr	r1, [r7, #32]
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f000 faaa 	bl	8004768 <I2C_WaitOnTXEFlagUntilTimeout>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00d      	beq.n	8004236 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	2b04      	cmp	r3, #4
 8004220:	d107      	bne.n	8004232 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004230:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e02b      	b.n	800428e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004236:	88fb      	ldrh	r3, [r7, #6]
 8004238:	2b01      	cmp	r3, #1
 800423a:	d105      	bne.n	8004248 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800423c:	893b      	ldrh	r3, [r7, #8]
 800423e:	b2da      	uxtb	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	611a      	str	r2, [r3, #16]
 8004246:	e021      	b.n	800428c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004248:	893b      	ldrh	r3, [r7, #8]
 800424a:	0a1b      	lsrs	r3, r3, #8
 800424c:	b29b      	uxth	r3, r3
 800424e:	b2da      	uxtb	r2, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004256:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004258:	6a39      	ldr	r1, [r7, #32]
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	f000 fa84 	bl	8004768 <I2C_WaitOnTXEFlagUntilTimeout>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00d      	beq.n	8004282 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426a:	2b04      	cmp	r3, #4
 800426c:	d107      	bne.n	800427e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800427c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e005      	b.n	800428e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004282:	893b      	ldrh	r3, [r7, #8]
 8004284:	b2da      	uxtb	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3718      	adds	r7, #24
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	00010002 	.word	0x00010002

0800429c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b088      	sub	sp, #32
 80042a0:	af02      	add	r7, sp, #8
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	4608      	mov	r0, r1
 80042a6:	4611      	mov	r1, r2
 80042a8:	461a      	mov	r2, r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	817b      	strh	r3, [r7, #10]
 80042ae:	460b      	mov	r3, r1
 80042b0:	813b      	strh	r3, [r7, #8]
 80042b2:	4613      	mov	r3, r2
 80042b4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042c4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	2200      	movs	r2, #0
 80042de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f000 f96a 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00d      	beq.n	800430a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042fc:	d103      	bne.n	8004306 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004304:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e0aa      	b.n	8004460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800430a:	897b      	ldrh	r3, [r7, #10]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	461a      	mov	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004318:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800431a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431c:	6a3a      	ldr	r2, [r7, #32]
 800431e:	4952      	ldr	r1, [pc, #328]	; (8004468 <I2C_RequestMemoryRead+0x1cc>)
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 f9a2 	bl	800466a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e097      	b.n	8004460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	617b      	str	r3, [r7, #20]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	617b      	str	r3, [r7, #20]
 8004344:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004348:	6a39      	ldr	r1, [r7, #32]
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 fa0c 	bl	8004768 <I2C_WaitOnTXEFlagUntilTimeout>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00d      	beq.n	8004372 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	2b04      	cmp	r3, #4
 800435c:	d107      	bne.n	800436e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800436c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e076      	b.n	8004460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004372:	88fb      	ldrh	r3, [r7, #6]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d105      	bne.n	8004384 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004378:	893b      	ldrh	r3, [r7, #8]
 800437a:	b2da      	uxtb	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	611a      	str	r2, [r3, #16]
 8004382:	e021      	b.n	80043c8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004384:	893b      	ldrh	r3, [r7, #8]
 8004386:	0a1b      	lsrs	r3, r3, #8
 8004388:	b29b      	uxth	r3, r3
 800438a:	b2da      	uxtb	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004394:	6a39      	ldr	r1, [r7, #32]
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 f9e6 	bl	8004768 <I2C_WaitOnTXEFlagUntilTimeout>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00d      	beq.n	80043be <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d107      	bne.n	80043ba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e050      	b.n	8004460 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043be:	893b      	ldrh	r3, [r7, #8]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ca:	6a39      	ldr	r1, [r7, #32]
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 f9cb 	bl	8004768 <I2C_WaitOnTXEFlagUntilTimeout>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00d      	beq.n	80043f4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043dc:	2b04      	cmp	r3, #4
 80043de:	d107      	bne.n	80043f0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e035      	b.n	8004460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004402:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	6a3b      	ldr	r3, [r7, #32]
 800440a:	2200      	movs	r2, #0
 800440c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004410:	68f8      	ldr	r0, [r7, #12]
 8004412:	f000 f8d3 	bl	80045bc <I2C_WaitOnFlagUntilTimeout>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00d      	beq.n	8004438 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004426:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800442a:	d103      	bne.n	8004434 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004432:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e013      	b.n	8004460 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004438:	897b      	ldrh	r3, [r7, #10]
 800443a:	b2db      	uxtb	r3, r3
 800443c:	f043 0301 	orr.w	r3, r3, #1
 8004440:	b2da      	uxtb	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	6a3a      	ldr	r2, [r7, #32]
 800444c:	4906      	ldr	r1, [pc, #24]	; (8004468 <I2C_RequestMemoryRead+0x1cc>)
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 f90b 	bl	800466a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d001      	beq.n	800445e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e000      	b.n	8004460 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	3718      	adds	r7, #24
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	00010002 	.word	0x00010002

0800446c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004484:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004486:	4b4b      	ldr	r3, [pc, #300]	; (80045b4 <I2C_DMAAbort+0x148>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	08db      	lsrs	r3, r3, #3
 800448c:	4a4a      	ldr	r2, [pc, #296]	; (80045b8 <I2C_DMAAbort+0x14c>)
 800448e:	fba2 2303 	umull	r2, r3, r2, r3
 8004492:	0a1a      	lsrs	r2, r3, #8
 8004494:	4613      	mov	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	00da      	lsls	r2, r3, #3
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d106      	bne.n	80044b4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044aa:	f043 0220 	orr.w	r2, r3, #32
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80044b2:	e00a      	b.n	80044ca <I2C_DMAAbort+0x5e>
    }
    count--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044c8:	d0ea      	beq.n	80044a0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044d6:	2200      	movs	r2, #0
 80044d8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e6:	2200      	movs	r2, #0
 80044e8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044f8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	2200      	movs	r2, #0
 80044fe:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800450c:	2200      	movs	r2, #0
 800450e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004514:	2b00      	cmp	r3, #0
 8004516:	d003      	beq.n	8004520 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800451c:	2200      	movs	r2, #0
 800451e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0201 	bic.w	r2, r2, #1
 800452e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004536:	b2db      	uxtb	r3, r3
 8004538:	2b60      	cmp	r3, #96	; 0x60
 800453a:	d10e      	bne.n	800455a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	2220      	movs	r2, #32
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2200      	movs	r2, #0
 8004550:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004552:	6978      	ldr	r0, [r7, #20]
 8004554:	f7fe fd15 	bl	8002f82 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004558:	e027      	b.n	80045aa <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800455a:	7cfb      	ldrb	r3, [r7, #19]
 800455c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004560:	2b28      	cmp	r3, #40	; 0x28
 8004562:	d117      	bne.n	8004594 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0201 	orr.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004582:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	2200      	movs	r2, #0
 8004588:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2228      	movs	r2, #40	; 0x28
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004592:	e007      	b.n	80045a4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2220      	movs	r2, #32
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80045a4:	6978      	ldr	r0, [r7, #20]
 80045a6:	f7fe fce2 	bl	8002f6e <HAL_I2C_ErrorCallback>
}
 80045aa:	bf00      	nop
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	20000000 	.word	0x20000000
 80045b8:	14f8b589 	.word	0x14f8b589

080045bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	603b      	str	r3, [r7, #0]
 80045c8:	4613      	mov	r3, r2
 80045ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045cc:	e025      	b.n	800461a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d4:	d021      	beq.n	800461a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045d6:	f7fd fbbf 	bl	8001d58 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d302      	bcc.n	80045ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d116      	bne.n	800461a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2220      	movs	r2, #32
 80045f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004606:	f043 0220 	orr.w	r2, r3, #32
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e023      	b.n	8004662 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	0c1b      	lsrs	r3, r3, #16
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b01      	cmp	r3, #1
 8004622:	d10d      	bne.n	8004640 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	43da      	mvns	r2, r3
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	4013      	ands	r3, r2
 8004630:	b29b      	uxth	r3, r3
 8004632:	2b00      	cmp	r3, #0
 8004634:	bf0c      	ite	eq
 8004636:	2301      	moveq	r3, #1
 8004638:	2300      	movne	r3, #0
 800463a:	b2db      	uxtb	r3, r3
 800463c:	461a      	mov	r2, r3
 800463e:	e00c      	b.n	800465a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	43da      	mvns	r2, r3
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	4013      	ands	r3, r2
 800464c:	b29b      	uxth	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	bf0c      	ite	eq
 8004652:	2301      	moveq	r3, #1
 8004654:	2300      	movne	r3, #0
 8004656:	b2db      	uxtb	r3, r3
 8004658:	461a      	mov	r2, r3
 800465a:	79fb      	ldrb	r3, [r7, #7]
 800465c:	429a      	cmp	r2, r3
 800465e:	d0b6      	beq.n	80045ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	60f8      	str	r0, [r7, #12]
 8004672:	60b9      	str	r1, [r7, #8]
 8004674:	607a      	str	r2, [r7, #4]
 8004676:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004678:	e051      	b.n	800471e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	695b      	ldr	r3, [r3, #20]
 8004680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004684:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004688:	d123      	bne.n	80046d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004698:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046a2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f043 0204 	orr.w	r2, r3, #4
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e046      	b.n	8004760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d8:	d021      	beq.n	800471e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046da:	f7fd fb3d 	bl	8001d58 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d302      	bcc.n	80046f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d116      	bne.n	800471e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2220      	movs	r2, #32
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470a:	f043 0220 	orr.w	r2, r3, #32
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e020      	b.n	8004760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	0c1b      	lsrs	r3, r3, #16
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b01      	cmp	r3, #1
 8004726:	d10c      	bne.n	8004742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	43da      	mvns	r2, r3
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	4013      	ands	r3, r2
 8004734:	b29b      	uxth	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	bf14      	ite	ne
 800473a:	2301      	movne	r3, #1
 800473c:	2300      	moveq	r3, #0
 800473e:	b2db      	uxtb	r3, r3
 8004740:	e00b      	b.n	800475a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	43da      	mvns	r2, r3
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	4013      	ands	r3, r2
 800474e:	b29b      	uxth	r3, r3
 8004750:	2b00      	cmp	r3, #0
 8004752:	bf14      	ite	ne
 8004754:	2301      	movne	r3, #1
 8004756:	2300      	moveq	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d18d      	bne.n	800467a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004774:	e02d      	b.n	80047d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 f900 	bl	800497c <I2C_IsAcknowledgeFailed>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e02d      	b.n	80047e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478c:	d021      	beq.n	80047d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800478e:	f7fd fae3 	bl	8001d58 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	429a      	cmp	r2, r3
 800479c:	d302      	bcc.n	80047a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d116      	bne.n	80047d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2220      	movs	r2, #32
 80047ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047be:	f043 0220 	orr.w	r2, r3, #32
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e007      	b.n	80047e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047dc:	2b80      	cmp	r3, #128	; 0x80
 80047de:	d1ca      	bne.n	8004776 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b084      	sub	sp, #16
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047f6:	e02d      	b.n	8004854 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 f8bf 	bl	800497c <I2C_IsAcknowledgeFailed>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e02d      	b.n	8004864 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800480e:	d021      	beq.n	8004854 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004810:	f7fd faa2 	bl	8001d58 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	429a      	cmp	r2, r3
 800481e:	d302      	bcc.n	8004826 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d116      	bne.n	8004854 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2220      	movs	r2, #32
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004840:	f043 0220 	orr.w	r2, r3, #32
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e007      	b.n	8004864 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	f003 0304 	and.w	r3, r3, #4
 800485e:	2b04      	cmp	r3, #4
 8004860:	d1ca      	bne.n	80047f8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3710      	adds	r7, #16
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004874:	2300      	movs	r3, #0
 8004876:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004878:	4b13      	ldr	r3, [pc, #76]	; (80048c8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	08db      	lsrs	r3, r3, #3
 800487e:	4a13      	ldr	r2, [pc, #76]	; (80048cc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004880:	fba2 2303 	umull	r2, r3, r2, r3
 8004884:	0a1a      	lsrs	r2, r3, #8
 8004886:	4613      	mov	r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4413      	add	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	3b01      	subs	r3, #1
 8004892:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d107      	bne.n	80048aa <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489e:	f043 0220 	orr.w	r2, r3, #32
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e008      	b.n	80048bc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048b8:	d0e9      	beq.n	800488e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr
 80048c8:	20000000 	.word	0x20000000
 80048cc:	14f8b589 	.word	0x14f8b589

080048d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048dc:	e042      	b.n	8004964 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	f003 0310 	and.w	r3, r3, #16
 80048e8:	2b10      	cmp	r3, #16
 80048ea:	d119      	bne.n	8004920 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f06f 0210 	mvn.w	r2, #16
 80048f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2220      	movs	r2, #32
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e029      	b.n	8004974 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004920:	f7fd fa1a 	bl	8001d58 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	429a      	cmp	r2, r3
 800492e:	d302      	bcc.n	8004936 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d116      	bne.n	8004964 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2200      	movs	r2, #0
 800493a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2220      	movs	r2, #32
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	f043 0220 	orr.w	r2, r3, #32
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e007      	b.n	8004974 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800496e:	2b40      	cmp	r3, #64	; 0x40
 8004970:	d1b5      	bne.n	80048de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800498e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004992:	d11b      	bne.n	80049cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800499c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2220      	movs	r2, #32
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b8:	f043 0204 	orr.w	r2, r3, #4
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e000      	b.n	80049ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80049ea:	d103      	bne.n	80049f4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80049f2:	e007      	b.n	8004a04 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80049fc:	d102      	bne.n	8004a04 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2208      	movs	r2, #8
 8004a02:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e264      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d075      	beq.n	8004b1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a2e:	4ba3      	ldr	r3, [pc, #652]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 030c 	and.w	r3, r3, #12
 8004a36:	2b04      	cmp	r3, #4
 8004a38:	d00c      	beq.n	8004a54 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a3a:	4ba0      	ldr	r3, [pc, #640]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a42:	2b08      	cmp	r3, #8
 8004a44:	d112      	bne.n	8004a6c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a46:	4b9d      	ldr	r3, [pc, #628]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a52:	d10b      	bne.n	8004a6c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a54:	4b99      	ldr	r3, [pc, #612]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d05b      	beq.n	8004b18 <HAL_RCC_OscConfig+0x108>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d157      	bne.n	8004b18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e23f      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a74:	d106      	bne.n	8004a84 <HAL_RCC_OscConfig+0x74>
 8004a76:	4b91      	ldr	r3, [pc, #580]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a90      	ldr	r2, [pc, #576]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	e01d      	b.n	8004ac0 <HAL_RCC_OscConfig+0xb0>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a8c:	d10c      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x98>
 8004a8e:	4b8b      	ldr	r3, [pc, #556]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a8a      	ldr	r2, [pc, #552]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	4b88      	ldr	r3, [pc, #544]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a87      	ldr	r2, [pc, #540]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	e00b      	b.n	8004ac0 <HAL_RCC_OscConfig+0xb0>
 8004aa8:	4b84      	ldr	r3, [pc, #528]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a83      	ldr	r2, [pc, #524]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004aae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ab2:	6013      	str	r3, [r2, #0]
 8004ab4:	4b81      	ldr	r3, [pc, #516]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a80      	ldr	r2, [pc, #512]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004aba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004abe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d013      	beq.n	8004af0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac8:	f7fd f946 	bl	8001d58 <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ad0:	f7fd f942 	bl	8001d58 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b64      	cmp	r3, #100	; 0x64
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e204      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ae2:	4b76      	ldr	r3, [pc, #472]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0f0      	beq.n	8004ad0 <HAL_RCC_OscConfig+0xc0>
 8004aee:	e014      	b.n	8004b1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004af0:	f7fd f932 	bl	8001d58 <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004af6:	e008      	b.n	8004b0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004af8:	f7fd f92e 	bl	8001d58 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b64      	cmp	r3, #100	; 0x64
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e1f0      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b0a:	4b6c      	ldr	r3, [pc, #432]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1f0      	bne.n	8004af8 <HAL_RCC_OscConfig+0xe8>
 8004b16:	e000      	b.n	8004b1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d063      	beq.n	8004bee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b26:	4b65      	ldr	r3, [pc, #404]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 030c 	and.w	r3, r3, #12
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00b      	beq.n	8004b4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b32:	4b62      	ldr	r3, [pc, #392]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d11c      	bne.n	8004b78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b3e:	4b5f      	ldr	r3, [pc, #380]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d116      	bne.n	8004b78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b4a:	4b5c      	ldr	r3, [pc, #368]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d005      	beq.n	8004b62 <HAL_RCC_OscConfig+0x152>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d001      	beq.n	8004b62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e1c4      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b62:	4b56      	ldr	r3, [pc, #344]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	4952      	ldr	r1, [pc, #328]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b76:	e03a      	b.n	8004bee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d020      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b80:	4b4f      	ldr	r3, [pc, #316]	; (8004cc0 <HAL_RCC_OscConfig+0x2b0>)
 8004b82:	2201      	movs	r2, #1
 8004b84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b86:	f7fd f8e7 	bl	8001d58 <HAL_GetTick>
 8004b8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b8c:	e008      	b.n	8004ba0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b8e:	f7fd f8e3 	bl	8001d58 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e1a5      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba0:	4b46      	ldr	r3, [pc, #280]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0f0      	beq.n	8004b8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bac:	4b43      	ldr	r3, [pc, #268]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	00db      	lsls	r3, r3, #3
 8004bba:	4940      	ldr	r1, [pc, #256]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	600b      	str	r3, [r1, #0]
 8004bc0:	e015      	b.n	8004bee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bc2:	4b3f      	ldr	r3, [pc, #252]	; (8004cc0 <HAL_RCC_OscConfig+0x2b0>)
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc8:	f7fd f8c6 	bl	8001d58 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bd0:	f7fd f8c2 	bl	8001d58 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e184      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004be2:	4b36      	ldr	r3, [pc, #216]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1f0      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0308 	and.w	r3, r3, #8
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d030      	beq.n	8004c5c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d016      	beq.n	8004c30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c02:	4b30      	ldr	r3, [pc, #192]	; (8004cc4 <HAL_RCC_OscConfig+0x2b4>)
 8004c04:	2201      	movs	r2, #1
 8004c06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c08:	f7fd f8a6 	bl	8001d58 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c0e:	e008      	b.n	8004c22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c10:	f7fd f8a2 	bl	8001d58 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e164      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c22:	4b26      	ldr	r3, [pc, #152]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004c24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d0f0      	beq.n	8004c10 <HAL_RCC_OscConfig+0x200>
 8004c2e:	e015      	b.n	8004c5c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c30:	4b24      	ldr	r3, [pc, #144]	; (8004cc4 <HAL_RCC_OscConfig+0x2b4>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c36:	f7fd f88f 	bl	8001d58 <HAL_GetTick>
 8004c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c3c:	e008      	b.n	8004c50 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c3e:	f7fd f88b 	bl	8001d58 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e14d      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c50:	4b1a      	ldr	r3, [pc, #104]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004c52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1f0      	bne.n	8004c3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f000 80a0 	beq.w	8004daa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c6e:	4b13      	ldr	r3, [pc, #76]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10f      	bne.n	8004c9a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60bb      	str	r3, [r7, #8]
 8004c7e:	4b0f      	ldr	r3, [pc, #60]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	4a0e      	ldr	r2, [pc, #56]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c88:	6413      	str	r3, [r2, #64]	; 0x40
 8004c8a:	4b0c      	ldr	r3, [pc, #48]	; (8004cbc <HAL_RCC_OscConfig+0x2ac>)
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c92:	60bb      	str	r3, [r7, #8]
 8004c94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c96:	2301      	movs	r3, #1
 8004c98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c9a:	4b0b      	ldr	r3, [pc, #44]	; (8004cc8 <HAL_RCC_OscConfig+0x2b8>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d121      	bne.n	8004cea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ca6:	4b08      	ldr	r3, [pc, #32]	; (8004cc8 <HAL_RCC_OscConfig+0x2b8>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a07      	ldr	r2, [pc, #28]	; (8004cc8 <HAL_RCC_OscConfig+0x2b8>)
 8004cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cb2:	f7fd f851 	bl	8001d58 <HAL_GetTick>
 8004cb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb8:	e011      	b.n	8004cde <HAL_RCC_OscConfig+0x2ce>
 8004cba:	bf00      	nop
 8004cbc:	40023800 	.word	0x40023800
 8004cc0:	42470000 	.word	0x42470000
 8004cc4:	42470e80 	.word	0x42470e80
 8004cc8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ccc:	f7fd f844 	bl	8001d58 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d901      	bls.n	8004cde <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e106      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cde:	4b85      	ldr	r3, [pc, #532]	; (8004ef4 <HAL_RCC_OscConfig+0x4e4>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d0f0      	beq.n	8004ccc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d106      	bne.n	8004d00 <HAL_RCC_OscConfig+0x2f0>
 8004cf2:	4b81      	ldr	r3, [pc, #516]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf6:	4a80      	ldr	r2, [pc, #512]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004cf8:	f043 0301 	orr.w	r3, r3, #1
 8004cfc:	6713      	str	r3, [r2, #112]	; 0x70
 8004cfe:	e01c      	b.n	8004d3a <HAL_RCC_OscConfig+0x32a>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b05      	cmp	r3, #5
 8004d06:	d10c      	bne.n	8004d22 <HAL_RCC_OscConfig+0x312>
 8004d08:	4b7b      	ldr	r3, [pc, #492]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d0c:	4a7a      	ldr	r2, [pc, #488]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d0e:	f043 0304 	orr.w	r3, r3, #4
 8004d12:	6713      	str	r3, [r2, #112]	; 0x70
 8004d14:	4b78      	ldr	r3, [pc, #480]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d18:	4a77      	ldr	r2, [pc, #476]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d1a:	f043 0301 	orr.w	r3, r3, #1
 8004d1e:	6713      	str	r3, [r2, #112]	; 0x70
 8004d20:	e00b      	b.n	8004d3a <HAL_RCC_OscConfig+0x32a>
 8004d22:	4b75      	ldr	r3, [pc, #468]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d26:	4a74      	ldr	r2, [pc, #464]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d28:	f023 0301 	bic.w	r3, r3, #1
 8004d2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d2e:	4b72      	ldr	r3, [pc, #456]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d32:	4a71      	ldr	r2, [pc, #452]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d34:	f023 0304 	bic.w	r3, r3, #4
 8004d38:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d015      	beq.n	8004d6e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d42:	f7fd f809 	bl	8001d58 <HAL_GetTick>
 8004d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d48:	e00a      	b.n	8004d60 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d4a:	f7fd f805 	bl	8001d58 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e0c5      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d60:	4b65      	ldr	r3, [pc, #404]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d64:	f003 0302 	and.w	r3, r3, #2
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d0ee      	beq.n	8004d4a <HAL_RCC_OscConfig+0x33a>
 8004d6c:	e014      	b.n	8004d98 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d6e:	f7fc fff3 	bl	8001d58 <HAL_GetTick>
 8004d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d74:	e00a      	b.n	8004d8c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d76:	f7fc ffef 	bl	8001d58 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d901      	bls.n	8004d8c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	e0af      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d8c:	4b5a      	ldr	r3, [pc, #360]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d90:	f003 0302 	and.w	r3, r3, #2
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d1ee      	bne.n	8004d76 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d98:	7dfb      	ldrb	r3, [r7, #23]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d105      	bne.n	8004daa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d9e:	4b56      	ldr	r3, [pc, #344]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da2:	4a55      	ldr	r2, [pc, #340]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004da4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004da8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	f000 809b 	beq.w	8004eea <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004db4:	4b50      	ldr	r3, [pc, #320]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f003 030c 	and.w	r3, r3, #12
 8004dbc:	2b08      	cmp	r3, #8
 8004dbe:	d05c      	beq.n	8004e7a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d141      	bne.n	8004e4c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dc8:	4b4c      	ldr	r3, [pc, #304]	; (8004efc <HAL_RCC_OscConfig+0x4ec>)
 8004dca:	2200      	movs	r2, #0
 8004dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dce:	f7fc ffc3 	bl	8001d58 <HAL_GetTick>
 8004dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd4:	e008      	b.n	8004de8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dd6:	f7fc ffbf 	bl	8001d58 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d901      	bls.n	8004de8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e081      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004de8:	4b43      	ldr	r3, [pc, #268]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1f0      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	69da      	ldr	r2, [r3, #28]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a1b      	ldr	r3, [r3, #32]
 8004dfc:	431a      	orrs	r2, r3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e02:	019b      	lsls	r3, r3, #6
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0a:	085b      	lsrs	r3, r3, #1
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	041b      	lsls	r3, r3, #16
 8004e10:	431a      	orrs	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e16:	061b      	lsls	r3, r3, #24
 8004e18:	4937      	ldr	r1, [pc, #220]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e1e:	4b37      	ldr	r3, [pc, #220]	; (8004efc <HAL_RCC_OscConfig+0x4ec>)
 8004e20:	2201      	movs	r2, #1
 8004e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e24:	f7fc ff98 	bl	8001d58 <HAL_GetTick>
 8004e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e2c:	f7fc ff94 	bl	8001d58 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e056      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e3e:	4b2e      	ldr	r3, [pc, #184]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0f0      	beq.n	8004e2c <HAL_RCC_OscConfig+0x41c>
 8004e4a:	e04e      	b.n	8004eea <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4c:	4b2b      	ldr	r3, [pc, #172]	; (8004efc <HAL_RCC_OscConfig+0x4ec>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e52:	f7fc ff81 	bl	8001d58 <HAL_GetTick>
 8004e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e58:	e008      	b.n	8004e6c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e5a:	f7fc ff7d 	bl	8001d58 <HAL_GetTick>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d901      	bls.n	8004e6c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e03f      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e6c:	4b22      	ldr	r3, [pc, #136]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1f0      	bne.n	8004e5a <HAL_RCC_OscConfig+0x44a>
 8004e78:	e037      	b.n	8004eea <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e032      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e86:	4b1c      	ldr	r3, [pc, #112]	; (8004ef8 <HAL_RCC_OscConfig+0x4e8>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d028      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d121      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d11a      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ebc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d111      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ecc:	085b      	lsrs	r3, r3, #1
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d107      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d001      	beq.n	8004eea <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e000      	b.n	8004eec <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	40007000 	.word	0x40007000
 8004ef8:	40023800 	.word	0x40023800
 8004efc:	42470060 	.word	0x42470060

08004f00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e0cc      	b.n	80050ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f14:	4b68      	ldr	r3, [pc, #416]	; (80050b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d90c      	bls.n	8004f3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f22:	4b65      	ldr	r3, [pc, #404]	; (80050b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	b2d2      	uxtb	r2, r2
 8004f28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f2a:	4b63      	ldr	r3, [pc, #396]	; (80050b8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0307 	and.w	r3, r3, #7
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d001      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e0b8      	b.n	80050ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d020      	beq.n	8004f8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d005      	beq.n	8004f60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f54:	4b59      	ldr	r3, [pc, #356]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	4a58      	ldr	r2, [pc, #352]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004f5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0308 	and.w	r3, r3, #8
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d005      	beq.n	8004f78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f6c:	4b53      	ldr	r3, [pc, #332]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	4a52      	ldr	r2, [pc, #328]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004f72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f78:	4b50      	ldr	r3, [pc, #320]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	494d      	ldr	r1, [pc, #308]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d044      	beq.n	8005020 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d107      	bne.n	8004fae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f9e:	4b47      	ldr	r3, [pc, #284]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d119      	bne.n	8004fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e07f      	b.n	80050ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d003      	beq.n	8004fbe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fba:	2b03      	cmp	r3, #3
 8004fbc:	d107      	bne.n	8004fce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fbe:	4b3f      	ldr	r3, [pc, #252]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d109      	bne.n	8004fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e06f      	b.n	80050ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fce:	4b3b      	ldr	r3, [pc, #236]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e067      	b.n	80050ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fde:	4b37      	ldr	r3, [pc, #220]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f023 0203 	bic.w	r2, r3, #3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	4934      	ldr	r1, [pc, #208]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ff0:	f7fc feb2 	bl	8001d58 <HAL_GetTick>
 8004ff4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ff6:	e00a      	b.n	800500e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ff8:	f7fc feae 	bl	8001d58 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	f241 3288 	movw	r2, #5000	; 0x1388
 8005006:	4293      	cmp	r3, r2
 8005008:	d901      	bls.n	800500e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e04f      	b.n	80050ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800500e:	4b2b      	ldr	r3, [pc, #172]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f003 020c 	and.w	r2, r3, #12
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	429a      	cmp	r2, r3
 800501e:	d1eb      	bne.n	8004ff8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005020:	4b25      	ldr	r3, [pc, #148]	; (80050b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	429a      	cmp	r2, r3
 800502c:	d20c      	bcs.n	8005048 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800502e:	4b22      	ldr	r3, [pc, #136]	; (80050b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	b2d2      	uxtb	r2, r2
 8005034:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005036:	4b20      	ldr	r3, [pc, #128]	; (80050b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0307 	and.w	r3, r3, #7
 800503e:	683a      	ldr	r2, [r7, #0]
 8005040:	429a      	cmp	r2, r3
 8005042:	d001      	beq.n	8005048 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e032      	b.n	80050ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0304 	and.w	r3, r3, #4
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005054:	4b19      	ldr	r3, [pc, #100]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	4916      	ldr	r1, [pc, #88]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8005062:	4313      	orrs	r3, r2
 8005064:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0308 	and.w	r3, r3, #8
 800506e:	2b00      	cmp	r3, #0
 8005070:	d009      	beq.n	8005086 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005072:	4b12      	ldr	r3, [pc, #72]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	490e      	ldr	r1, [pc, #56]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 8005082:	4313      	orrs	r3, r2
 8005084:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005086:	f000 f821 	bl	80050cc <HAL_RCC_GetSysClockFreq>
 800508a:	4602      	mov	r2, r0
 800508c:	4b0b      	ldr	r3, [pc, #44]	; (80050bc <HAL_RCC_ClockConfig+0x1bc>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	091b      	lsrs	r3, r3, #4
 8005092:	f003 030f 	and.w	r3, r3, #15
 8005096:	490a      	ldr	r1, [pc, #40]	; (80050c0 <HAL_RCC_ClockConfig+0x1c0>)
 8005098:	5ccb      	ldrb	r3, [r1, r3]
 800509a:	fa22 f303 	lsr.w	r3, r2, r3
 800509e:	4a09      	ldr	r2, [pc, #36]	; (80050c4 <HAL_RCC_ClockConfig+0x1c4>)
 80050a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80050a2:	4b09      	ldr	r3, [pc, #36]	; (80050c8 <HAL_RCC_ClockConfig+0x1c8>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7fc fe12 	bl	8001cd0 <HAL_InitTick>

  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	40023c00 	.word	0x40023c00
 80050bc:	40023800 	.word	0x40023800
 80050c0:	08008a94 	.word	0x08008a94
 80050c4:	20000000 	.word	0x20000000
 80050c8:	20000004 	.word	0x20000004

080050cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80050d0:	b084      	sub	sp, #16
 80050d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	607b      	str	r3, [r7, #4]
 80050d8:	2300      	movs	r3, #0
 80050da:	60fb      	str	r3, [r7, #12]
 80050dc:	2300      	movs	r3, #0
 80050de:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050e4:	4b67      	ldr	r3, [pc, #412]	; (8005284 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f003 030c 	and.w	r3, r3, #12
 80050ec:	2b08      	cmp	r3, #8
 80050ee:	d00d      	beq.n	800510c <HAL_RCC_GetSysClockFreq+0x40>
 80050f0:	2b08      	cmp	r3, #8
 80050f2:	f200 80bd 	bhi.w	8005270 <HAL_RCC_GetSysClockFreq+0x1a4>
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_RCC_GetSysClockFreq+0x34>
 80050fa:	2b04      	cmp	r3, #4
 80050fc:	d003      	beq.n	8005106 <HAL_RCC_GetSysClockFreq+0x3a>
 80050fe:	e0b7      	b.n	8005270 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005100:	4b61      	ldr	r3, [pc, #388]	; (8005288 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005102:	60bb      	str	r3, [r7, #8]
       break;
 8005104:	e0b7      	b.n	8005276 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005106:	4b61      	ldr	r3, [pc, #388]	; (800528c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005108:	60bb      	str	r3, [r7, #8]
      break;
 800510a:	e0b4      	b.n	8005276 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800510c:	4b5d      	ldr	r3, [pc, #372]	; (8005284 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005114:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005116:	4b5b      	ldr	r3, [pc, #364]	; (8005284 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d04d      	beq.n	80051be <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005122:	4b58      	ldr	r3, [pc, #352]	; (8005284 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	099b      	lsrs	r3, r3, #6
 8005128:	461a      	mov	r2, r3
 800512a:	f04f 0300 	mov.w	r3, #0
 800512e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005132:	f04f 0100 	mov.w	r1, #0
 8005136:	ea02 0800 	and.w	r8, r2, r0
 800513a:	ea03 0901 	and.w	r9, r3, r1
 800513e:	4640      	mov	r0, r8
 8005140:	4649      	mov	r1, r9
 8005142:	f04f 0200 	mov.w	r2, #0
 8005146:	f04f 0300 	mov.w	r3, #0
 800514a:	014b      	lsls	r3, r1, #5
 800514c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005150:	0142      	lsls	r2, r0, #5
 8005152:	4610      	mov	r0, r2
 8005154:	4619      	mov	r1, r3
 8005156:	ebb0 0008 	subs.w	r0, r0, r8
 800515a:	eb61 0109 	sbc.w	r1, r1, r9
 800515e:	f04f 0200 	mov.w	r2, #0
 8005162:	f04f 0300 	mov.w	r3, #0
 8005166:	018b      	lsls	r3, r1, #6
 8005168:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800516c:	0182      	lsls	r2, r0, #6
 800516e:	1a12      	subs	r2, r2, r0
 8005170:	eb63 0301 	sbc.w	r3, r3, r1
 8005174:	f04f 0000 	mov.w	r0, #0
 8005178:	f04f 0100 	mov.w	r1, #0
 800517c:	00d9      	lsls	r1, r3, #3
 800517e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005182:	00d0      	lsls	r0, r2, #3
 8005184:	4602      	mov	r2, r0
 8005186:	460b      	mov	r3, r1
 8005188:	eb12 0208 	adds.w	r2, r2, r8
 800518c:	eb43 0309 	adc.w	r3, r3, r9
 8005190:	f04f 0000 	mov.w	r0, #0
 8005194:	f04f 0100 	mov.w	r1, #0
 8005198:	0259      	lsls	r1, r3, #9
 800519a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800519e:	0250      	lsls	r0, r2, #9
 80051a0:	4602      	mov	r2, r0
 80051a2:	460b      	mov	r3, r1
 80051a4:	4610      	mov	r0, r2
 80051a6:	4619      	mov	r1, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	461a      	mov	r2, r3
 80051ac:	f04f 0300 	mov.w	r3, #0
 80051b0:	f7fb fd52 	bl	8000c58 <__aeabi_uldivmod>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4613      	mov	r3, r2
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	e04a      	b.n	8005254 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051be:	4b31      	ldr	r3, [pc, #196]	; (8005284 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	099b      	lsrs	r3, r3, #6
 80051c4:	461a      	mov	r2, r3
 80051c6:	f04f 0300 	mov.w	r3, #0
 80051ca:	f240 10ff 	movw	r0, #511	; 0x1ff
 80051ce:	f04f 0100 	mov.w	r1, #0
 80051d2:	ea02 0400 	and.w	r4, r2, r0
 80051d6:	ea03 0501 	and.w	r5, r3, r1
 80051da:	4620      	mov	r0, r4
 80051dc:	4629      	mov	r1, r5
 80051de:	f04f 0200 	mov.w	r2, #0
 80051e2:	f04f 0300 	mov.w	r3, #0
 80051e6:	014b      	lsls	r3, r1, #5
 80051e8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80051ec:	0142      	lsls	r2, r0, #5
 80051ee:	4610      	mov	r0, r2
 80051f0:	4619      	mov	r1, r3
 80051f2:	1b00      	subs	r0, r0, r4
 80051f4:	eb61 0105 	sbc.w	r1, r1, r5
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	018b      	lsls	r3, r1, #6
 8005202:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005206:	0182      	lsls	r2, r0, #6
 8005208:	1a12      	subs	r2, r2, r0
 800520a:	eb63 0301 	sbc.w	r3, r3, r1
 800520e:	f04f 0000 	mov.w	r0, #0
 8005212:	f04f 0100 	mov.w	r1, #0
 8005216:	00d9      	lsls	r1, r3, #3
 8005218:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800521c:	00d0      	lsls	r0, r2, #3
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	1912      	adds	r2, r2, r4
 8005224:	eb45 0303 	adc.w	r3, r5, r3
 8005228:	f04f 0000 	mov.w	r0, #0
 800522c:	f04f 0100 	mov.w	r1, #0
 8005230:	0299      	lsls	r1, r3, #10
 8005232:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005236:	0290      	lsls	r0, r2, #10
 8005238:	4602      	mov	r2, r0
 800523a:	460b      	mov	r3, r1
 800523c:	4610      	mov	r0, r2
 800523e:	4619      	mov	r1, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	461a      	mov	r2, r3
 8005244:	f04f 0300 	mov.w	r3, #0
 8005248:	f7fb fd06 	bl	8000c58 <__aeabi_uldivmod>
 800524c:	4602      	mov	r2, r0
 800524e:	460b      	mov	r3, r1
 8005250:	4613      	mov	r3, r2
 8005252:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005254:	4b0b      	ldr	r3, [pc, #44]	; (8005284 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	0c1b      	lsrs	r3, r3, #16
 800525a:	f003 0303 	and.w	r3, r3, #3
 800525e:	3301      	adds	r3, #1
 8005260:	005b      	lsls	r3, r3, #1
 8005262:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	fbb2 f3f3 	udiv	r3, r2, r3
 800526c:	60bb      	str	r3, [r7, #8]
      break;
 800526e:	e002      	b.n	8005276 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005270:	4b05      	ldr	r3, [pc, #20]	; (8005288 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005272:	60bb      	str	r3, [r7, #8]
      break;
 8005274:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005276:	68bb      	ldr	r3, [r7, #8]
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005282:	bf00      	nop
 8005284:	40023800 	.word	0x40023800
 8005288:	00f42400 	.word	0x00f42400
 800528c:	007a1200 	.word	0x007a1200

08005290 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005290:	b480      	push	{r7}
 8005292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005294:	4b03      	ldr	r3, [pc, #12]	; (80052a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005296:	681b      	ldr	r3, [r3, #0]
}
 8005298:	4618      	mov	r0, r3
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	20000000 	.word	0x20000000

080052a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80052ac:	f7ff fff0 	bl	8005290 <HAL_RCC_GetHCLKFreq>
 80052b0:	4602      	mov	r2, r0
 80052b2:	4b05      	ldr	r3, [pc, #20]	; (80052c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	0a9b      	lsrs	r3, r3, #10
 80052b8:	f003 0307 	and.w	r3, r3, #7
 80052bc:	4903      	ldr	r1, [pc, #12]	; (80052cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80052be:	5ccb      	ldrb	r3, [r1, r3]
 80052c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	40023800 	.word	0x40023800
 80052cc:	08008aa4 	.word	0x08008aa4

080052d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80052d4:	f7ff ffdc 	bl	8005290 <HAL_RCC_GetHCLKFreq>
 80052d8:	4602      	mov	r2, r0
 80052da:	4b05      	ldr	r3, [pc, #20]	; (80052f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	0b5b      	lsrs	r3, r3, #13
 80052e0:	f003 0307 	and.w	r3, r3, #7
 80052e4:	4903      	ldr	r1, [pc, #12]	; (80052f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052e6:	5ccb      	ldrb	r3, [r1, r3]
 80052e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	40023800 	.word	0x40023800
 80052f4:	08008aa4 	.word	0x08008aa4

080052f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e03f      	b.n	800538a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d106      	bne.n	8005324 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7fc fb36 	bl	8001990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2224      	movs	r2, #36	; 0x24
 8005328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68da      	ldr	r2, [r3, #12]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800533a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f929 	bl	8005594 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	691a      	ldr	r2, [r3, #16]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005350:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	695a      	ldr	r2, [r3, #20]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005360:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68da      	ldr	r2, [r3, #12]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005370:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2220      	movs	r2, #32
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2220      	movs	r2, #32
 8005384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}

08005392 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b08a      	sub	sp, #40	; 0x28
 8005396:	af02      	add	r7, sp, #8
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	603b      	str	r3, [r7, #0]
 800539e:	4613      	mov	r3, r2
 80053a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053a2:	2300      	movs	r3, #0
 80053a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b20      	cmp	r3, #32
 80053b0:	d17c      	bne.n	80054ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d002      	beq.n	80053be <HAL_UART_Transmit+0x2c>
 80053b8:	88fb      	ldrh	r3, [r7, #6]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e075      	b.n	80054ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d101      	bne.n	80053d0 <HAL_UART_Transmit+0x3e>
 80053cc:	2302      	movs	r3, #2
 80053ce:	e06e      	b.n	80054ae <HAL_UART_Transmit+0x11c>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2221      	movs	r2, #33	; 0x21
 80053e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053e6:	f7fc fcb7 	bl	8001d58 <HAL_GetTick>
 80053ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	88fa      	ldrh	r2, [r7, #6]
 80053f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	88fa      	ldrh	r2, [r7, #6]
 80053f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005400:	d108      	bne.n	8005414 <HAL_UART_Transmit+0x82>
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d104      	bne.n	8005414 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800540a:	2300      	movs	r3, #0
 800540c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	61bb      	str	r3, [r7, #24]
 8005412:	e003      	b.n	800541c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005418:	2300      	movs	r3, #0
 800541a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005424:	e02a      	b.n	800547c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	9300      	str	r3, [sp, #0]
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2200      	movs	r2, #0
 800542e:	2180      	movs	r1, #128	; 0x80
 8005430:	68f8      	ldr	r0, [r7, #12]
 8005432:	f000 f840 	bl	80054b6 <UART_WaitOnFlagUntilTimeout>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d001      	beq.n	8005440 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800543c:	2303      	movs	r3, #3
 800543e:	e036      	b.n	80054ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10b      	bne.n	800545e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	881b      	ldrh	r3, [r3, #0]
 800544a:	461a      	mov	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005454:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	3302      	adds	r3, #2
 800545a:	61bb      	str	r3, [r7, #24]
 800545c:	e007      	b.n	800546e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	781a      	ldrb	r2, [r3, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	3301      	adds	r3, #1
 800546c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005472:	b29b      	uxth	r3, r3
 8005474:	3b01      	subs	r3, #1
 8005476:	b29a      	uxth	r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005480:	b29b      	uxth	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1cf      	bne.n	8005426 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	9300      	str	r3, [sp, #0]
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	2200      	movs	r2, #0
 800548e:	2140      	movs	r1, #64	; 0x40
 8005490:	68f8      	ldr	r0, [r7, #12]
 8005492:	f000 f810 	bl	80054b6 <UART_WaitOnFlagUntilTimeout>
 8005496:	4603      	mov	r3, r0
 8005498:	2b00      	cmp	r3, #0
 800549a:	d001      	beq.n	80054a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e006      	b.n	80054ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80054a8:	2300      	movs	r3, #0
 80054aa:	e000      	b.n	80054ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80054ac:	2302      	movs	r3, #2
  }
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3720      	adds	r7, #32
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b090      	sub	sp, #64	; 0x40
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	60f8      	str	r0, [r7, #12]
 80054be:	60b9      	str	r1, [r7, #8]
 80054c0:	603b      	str	r3, [r7, #0]
 80054c2:	4613      	mov	r3, r2
 80054c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054c6:	e050      	b.n	800556a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ce:	d04c      	beq.n	800556a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d007      	beq.n	80054e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80054d6:	f7fc fc3f 	bl	8001d58 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d241      	bcs.n	800556a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	330c      	adds	r3, #12
 80054ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f0:	e853 3f00 	ldrex	r3, [r3]
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80054fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	330c      	adds	r3, #12
 8005504:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005506:	637a      	str	r2, [r7, #52]	; 0x34
 8005508:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800550c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800550e:	e841 2300 	strex	r3, r2, [r1]
 8005512:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1e5      	bne.n	80054e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	3314      	adds	r3, #20
 8005520:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	e853 3f00 	ldrex	r3, [r3]
 8005528:	613b      	str	r3, [r7, #16]
   return(result);
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f023 0301 	bic.w	r3, r3, #1
 8005530:	63bb      	str	r3, [r7, #56]	; 0x38
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3314      	adds	r3, #20
 8005538:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800553a:	623a      	str	r2, [r7, #32]
 800553c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553e:	69f9      	ldr	r1, [r7, #28]
 8005540:	6a3a      	ldr	r2, [r7, #32]
 8005542:	e841 2300 	strex	r3, r2, [r1]
 8005546:	61bb      	str	r3, [r7, #24]
   return(result);
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1e5      	bne.n	800551a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2220      	movs	r2, #32
 8005552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2220      	movs	r2, #32
 800555a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e00f      	b.n	800558a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	4013      	ands	r3, r2
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	429a      	cmp	r2, r3
 8005578:	bf0c      	ite	eq
 800557a:	2301      	moveq	r3, #1
 800557c:	2300      	movne	r3, #0
 800557e:	b2db      	uxtb	r3, r3
 8005580:	461a      	mov	r2, r3
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	429a      	cmp	r2, r3
 8005586:	d09f      	beq.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3740      	adds	r7, #64	; 0x40
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
	...

08005594 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005598:	b09f      	sub	sp, #124	; 0x7c
 800559a:	af00      	add	r7, sp, #0
 800559c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800559e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80055a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055aa:	68d9      	ldr	r1, [r3, #12]
 80055ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	ea40 0301 	orr.w	r3, r0, r1
 80055b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055b8:	689a      	ldr	r2, [r3, #8]
 80055ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	431a      	orrs	r2, r3
 80055c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	431a      	orrs	r2, r3
 80055c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80055ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80055d8:	f021 010c 	bic.w	r1, r1, #12
 80055dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055e2:	430b      	orrs	r3, r1
 80055e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80055f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f2:	6999      	ldr	r1, [r3, #24]
 80055f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	ea40 0301 	orr.w	r3, r0, r1
 80055fc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	4bc5      	ldr	r3, [pc, #788]	; (8005918 <UART_SetConfig+0x384>)
 8005604:	429a      	cmp	r2, r3
 8005606:	d004      	beq.n	8005612 <UART_SetConfig+0x7e>
 8005608:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	4bc3      	ldr	r3, [pc, #780]	; (800591c <UART_SetConfig+0x388>)
 800560e:	429a      	cmp	r2, r3
 8005610:	d103      	bne.n	800561a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005612:	f7ff fe5d 	bl	80052d0 <HAL_RCC_GetPCLK2Freq>
 8005616:	6778      	str	r0, [r7, #116]	; 0x74
 8005618:	e002      	b.n	8005620 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800561a:	f7ff fe45 	bl	80052a8 <HAL_RCC_GetPCLK1Freq>
 800561e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005620:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005622:	69db      	ldr	r3, [r3, #28]
 8005624:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005628:	f040 80b6 	bne.w	8005798 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800562c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800562e:	461c      	mov	r4, r3
 8005630:	f04f 0500 	mov.w	r5, #0
 8005634:	4622      	mov	r2, r4
 8005636:	462b      	mov	r3, r5
 8005638:	1891      	adds	r1, r2, r2
 800563a:	6439      	str	r1, [r7, #64]	; 0x40
 800563c:	415b      	adcs	r3, r3
 800563e:	647b      	str	r3, [r7, #68]	; 0x44
 8005640:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005644:	1912      	adds	r2, r2, r4
 8005646:	eb45 0303 	adc.w	r3, r5, r3
 800564a:	f04f 0000 	mov.w	r0, #0
 800564e:	f04f 0100 	mov.w	r1, #0
 8005652:	00d9      	lsls	r1, r3, #3
 8005654:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005658:	00d0      	lsls	r0, r2, #3
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	1911      	adds	r1, r2, r4
 8005660:	6639      	str	r1, [r7, #96]	; 0x60
 8005662:	416b      	adcs	r3, r5
 8005664:	667b      	str	r3, [r7, #100]	; 0x64
 8005666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	461a      	mov	r2, r3
 800566c:	f04f 0300 	mov.w	r3, #0
 8005670:	1891      	adds	r1, r2, r2
 8005672:	63b9      	str	r1, [r7, #56]	; 0x38
 8005674:	415b      	adcs	r3, r3
 8005676:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005678:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800567c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005680:	f7fb faea 	bl	8000c58 <__aeabi_uldivmod>
 8005684:	4602      	mov	r2, r0
 8005686:	460b      	mov	r3, r1
 8005688:	4ba5      	ldr	r3, [pc, #660]	; (8005920 <UART_SetConfig+0x38c>)
 800568a:	fba3 2302 	umull	r2, r3, r3, r2
 800568e:	095b      	lsrs	r3, r3, #5
 8005690:	011e      	lsls	r6, r3, #4
 8005692:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005694:	461c      	mov	r4, r3
 8005696:	f04f 0500 	mov.w	r5, #0
 800569a:	4622      	mov	r2, r4
 800569c:	462b      	mov	r3, r5
 800569e:	1891      	adds	r1, r2, r2
 80056a0:	6339      	str	r1, [r7, #48]	; 0x30
 80056a2:	415b      	adcs	r3, r3
 80056a4:	637b      	str	r3, [r7, #52]	; 0x34
 80056a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80056aa:	1912      	adds	r2, r2, r4
 80056ac:	eb45 0303 	adc.w	r3, r5, r3
 80056b0:	f04f 0000 	mov.w	r0, #0
 80056b4:	f04f 0100 	mov.w	r1, #0
 80056b8:	00d9      	lsls	r1, r3, #3
 80056ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80056be:	00d0      	lsls	r0, r2, #3
 80056c0:	4602      	mov	r2, r0
 80056c2:	460b      	mov	r3, r1
 80056c4:	1911      	adds	r1, r2, r4
 80056c6:	65b9      	str	r1, [r7, #88]	; 0x58
 80056c8:	416b      	adcs	r3, r5
 80056ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80056cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	461a      	mov	r2, r3
 80056d2:	f04f 0300 	mov.w	r3, #0
 80056d6:	1891      	adds	r1, r2, r2
 80056d8:	62b9      	str	r1, [r7, #40]	; 0x28
 80056da:	415b      	adcs	r3, r3
 80056dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80056e2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80056e6:	f7fb fab7 	bl	8000c58 <__aeabi_uldivmod>
 80056ea:	4602      	mov	r2, r0
 80056ec:	460b      	mov	r3, r1
 80056ee:	4b8c      	ldr	r3, [pc, #560]	; (8005920 <UART_SetConfig+0x38c>)
 80056f0:	fba3 1302 	umull	r1, r3, r3, r2
 80056f4:	095b      	lsrs	r3, r3, #5
 80056f6:	2164      	movs	r1, #100	; 0x64
 80056f8:	fb01 f303 	mul.w	r3, r1, r3
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	3332      	adds	r3, #50	; 0x32
 8005702:	4a87      	ldr	r2, [pc, #540]	; (8005920 <UART_SetConfig+0x38c>)
 8005704:	fba2 2303 	umull	r2, r3, r2, r3
 8005708:	095b      	lsrs	r3, r3, #5
 800570a:	005b      	lsls	r3, r3, #1
 800570c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005710:	441e      	add	r6, r3
 8005712:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005714:	4618      	mov	r0, r3
 8005716:	f04f 0100 	mov.w	r1, #0
 800571a:	4602      	mov	r2, r0
 800571c:	460b      	mov	r3, r1
 800571e:	1894      	adds	r4, r2, r2
 8005720:	623c      	str	r4, [r7, #32]
 8005722:	415b      	adcs	r3, r3
 8005724:	627b      	str	r3, [r7, #36]	; 0x24
 8005726:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800572a:	1812      	adds	r2, r2, r0
 800572c:	eb41 0303 	adc.w	r3, r1, r3
 8005730:	f04f 0400 	mov.w	r4, #0
 8005734:	f04f 0500 	mov.w	r5, #0
 8005738:	00dd      	lsls	r5, r3, #3
 800573a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800573e:	00d4      	lsls	r4, r2, #3
 8005740:	4622      	mov	r2, r4
 8005742:	462b      	mov	r3, r5
 8005744:	1814      	adds	r4, r2, r0
 8005746:	653c      	str	r4, [r7, #80]	; 0x50
 8005748:	414b      	adcs	r3, r1
 800574a:	657b      	str	r3, [r7, #84]	; 0x54
 800574c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	461a      	mov	r2, r3
 8005752:	f04f 0300 	mov.w	r3, #0
 8005756:	1891      	adds	r1, r2, r2
 8005758:	61b9      	str	r1, [r7, #24]
 800575a:	415b      	adcs	r3, r3
 800575c:	61fb      	str	r3, [r7, #28]
 800575e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005762:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005766:	f7fb fa77 	bl	8000c58 <__aeabi_uldivmod>
 800576a:	4602      	mov	r2, r0
 800576c:	460b      	mov	r3, r1
 800576e:	4b6c      	ldr	r3, [pc, #432]	; (8005920 <UART_SetConfig+0x38c>)
 8005770:	fba3 1302 	umull	r1, r3, r3, r2
 8005774:	095b      	lsrs	r3, r3, #5
 8005776:	2164      	movs	r1, #100	; 0x64
 8005778:	fb01 f303 	mul.w	r3, r1, r3
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	00db      	lsls	r3, r3, #3
 8005780:	3332      	adds	r3, #50	; 0x32
 8005782:	4a67      	ldr	r2, [pc, #412]	; (8005920 <UART_SetConfig+0x38c>)
 8005784:	fba2 2303 	umull	r2, r3, r2, r3
 8005788:	095b      	lsrs	r3, r3, #5
 800578a:	f003 0207 	and.w	r2, r3, #7
 800578e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4432      	add	r2, r6
 8005794:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005796:	e0b9      	b.n	800590c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005798:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800579a:	461c      	mov	r4, r3
 800579c:	f04f 0500 	mov.w	r5, #0
 80057a0:	4622      	mov	r2, r4
 80057a2:	462b      	mov	r3, r5
 80057a4:	1891      	adds	r1, r2, r2
 80057a6:	6139      	str	r1, [r7, #16]
 80057a8:	415b      	adcs	r3, r3
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80057b0:	1912      	adds	r2, r2, r4
 80057b2:	eb45 0303 	adc.w	r3, r5, r3
 80057b6:	f04f 0000 	mov.w	r0, #0
 80057ba:	f04f 0100 	mov.w	r1, #0
 80057be:	00d9      	lsls	r1, r3, #3
 80057c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057c4:	00d0      	lsls	r0, r2, #3
 80057c6:	4602      	mov	r2, r0
 80057c8:	460b      	mov	r3, r1
 80057ca:	eb12 0804 	adds.w	r8, r2, r4
 80057ce:	eb43 0905 	adc.w	r9, r3, r5
 80057d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f04f 0100 	mov.w	r1, #0
 80057dc:	f04f 0200 	mov.w	r2, #0
 80057e0:	f04f 0300 	mov.w	r3, #0
 80057e4:	008b      	lsls	r3, r1, #2
 80057e6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80057ea:	0082      	lsls	r2, r0, #2
 80057ec:	4640      	mov	r0, r8
 80057ee:	4649      	mov	r1, r9
 80057f0:	f7fb fa32 	bl	8000c58 <__aeabi_uldivmod>
 80057f4:	4602      	mov	r2, r0
 80057f6:	460b      	mov	r3, r1
 80057f8:	4b49      	ldr	r3, [pc, #292]	; (8005920 <UART_SetConfig+0x38c>)
 80057fa:	fba3 2302 	umull	r2, r3, r3, r2
 80057fe:	095b      	lsrs	r3, r3, #5
 8005800:	011e      	lsls	r6, r3, #4
 8005802:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005804:	4618      	mov	r0, r3
 8005806:	f04f 0100 	mov.w	r1, #0
 800580a:	4602      	mov	r2, r0
 800580c:	460b      	mov	r3, r1
 800580e:	1894      	adds	r4, r2, r2
 8005810:	60bc      	str	r4, [r7, #8]
 8005812:	415b      	adcs	r3, r3
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800581a:	1812      	adds	r2, r2, r0
 800581c:	eb41 0303 	adc.w	r3, r1, r3
 8005820:	f04f 0400 	mov.w	r4, #0
 8005824:	f04f 0500 	mov.w	r5, #0
 8005828:	00dd      	lsls	r5, r3, #3
 800582a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800582e:	00d4      	lsls	r4, r2, #3
 8005830:	4622      	mov	r2, r4
 8005832:	462b      	mov	r3, r5
 8005834:	1814      	adds	r4, r2, r0
 8005836:	64bc      	str	r4, [r7, #72]	; 0x48
 8005838:	414b      	adcs	r3, r1
 800583a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800583c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	4618      	mov	r0, r3
 8005842:	f04f 0100 	mov.w	r1, #0
 8005846:	f04f 0200 	mov.w	r2, #0
 800584a:	f04f 0300 	mov.w	r3, #0
 800584e:	008b      	lsls	r3, r1, #2
 8005850:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005854:	0082      	lsls	r2, r0, #2
 8005856:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800585a:	f7fb f9fd 	bl	8000c58 <__aeabi_uldivmod>
 800585e:	4602      	mov	r2, r0
 8005860:	460b      	mov	r3, r1
 8005862:	4b2f      	ldr	r3, [pc, #188]	; (8005920 <UART_SetConfig+0x38c>)
 8005864:	fba3 1302 	umull	r1, r3, r3, r2
 8005868:	095b      	lsrs	r3, r3, #5
 800586a:	2164      	movs	r1, #100	; 0x64
 800586c:	fb01 f303 	mul.w	r3, r1, r3
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	011b      	lsls	r3, r3, #4
 8005874:	3332      	adds	r3, #50	; 0x32
 8005876:	4a2a      	ldr	r2, [pc, #168]	; (8005920 <UART_SetConfig+0x38c>)
 8005878:	fba2 2303 	umull	r2, r3, r2, r3
 800587c:	095b      	lsrs	r3, r3, #5
 800587e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005882:	441e      	add	r6, r3
 8005884:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005886:	4618      	mov	r0, r3
 8005888:	f04f 0100 	mov.w	r1, #0
 800588c:	4602      	mov	r2, r0
 800588e:	460b      	mov	r3, r1
 8005890:	1894      	adds	r4, r2, r2
 8005892:	603c      	str	r4, [r7, #0]
 8005894:	415b      	adcs	r3, r3
 8005896:	607b      	str	r3, [r7, #4]
 8005898:	e9d7 2300 	ldrd	r2, r3, [r7]
 800589c:	1812      	adds	r2, r2, r0
 800589e:	eb41 0303 	adc.w	r3, r1, r3
 80058a2:	f04f 0400 	mov.w	r4, #0
 80058a6:	f04f 0500 	mov.w	r5, #0
 80058aa:	00dd      	lsls	r5, r3, #3
 80058ac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80058b0:	00d4      	lsls	r4, r2, #3
 80058b2:	4622      	mov	r2, r4
 80058b4:	462b      	mov	r3, r5
 80058b6:	eb12 0a00 	adds.w	sl, r2, r0
 80058ba:	eb43 0b01 	adc.w	fp, r3, r1
 80058be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f04f 0100 	mov.w	r1, #0
 80058c8:	f04f 0200 	mov.w	r2, #0
 80058cc:	f04f 0300 	mov.w	r3, #0
 80058d0:	008b      	lsls	r3, r1, #2
 80058d2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80058d6:	0082      	lsls	r2, r0, #2
 80058d8:	4650      	mov	r0, sl
 80058da:	4659      	mov	r1, fp
 80058dc:	f7fb f9bc 	bl	8000c58 <__aeabi_uldivmod>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4b0e      	ldr	r3, [pc, #56]	; (8005920 <UART_SetConfig+0x38c>)
 80058e6:	fba3 1302 	umull	r1, r3, r3, r2
 80058ea:	095b      	lsrs	r3, r3, #5
 80058ec:	2164      	movs	r1, #100	; 0x64
 80058ee:	fb01 f303 	mul.w	r3, r1, r3
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	3332      	adds	r3, #50	; 0x32
 80058f8:	4a09      	ldr	r2, [pc, #36]	; (8005920 <UART_SetConfig+0x38c>)
 80058fa:	fba2 2303 	umull	r2, r3, r2, r3
 80058fe:	095b      	lsrs	r3, r3, #5
 8005900:	f003 020f 	and.w	r2, r3, #15
 8005904:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4432      	add	r2, r6
 800590a:	609a      	str	r2, [r3, #8]
}
 800590c:	bf00      	nop
 800590e:	377c      	adds	r7, #124	; 0x7c
 8005910:	46bd      	mov	sp, r7
 8005912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005916:	bf00      	nop
 8005918:	40011000 	.word	0x40011000
 800591c:	40011400 	.word	0x40011400
 8005920:	51eb851f 	.word	0x51eb851f

08005924 <__errno>:
 8005924:	4b01      	ldr	r3, [pc, #4]	; (800592c <__errno+0x8>)
 8005926:	6818      	ldr	r0, [r3, #0]
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	2000000c 	.word	0x2000000c

08005930 <__libc_init_array>:
 8005930:	b570      	push	{r4, r5, r6, lr}
 8005932:	4d0d      	ldr	r5, [pc, #52]	; (8005968 <__libc_init_array+0x38>)
 8005934:	4c0d      	ldr	r4, [pc, #52]	; (800596c <__libc_init_array+0x3c>)
 8005936:	1b64      	subs	r4, r4, r5
 8005938:	10a4      	asrs	r4, r4, #2
 800593a:	2600      	movs	r6, #0
 800593c:	42a6      	cmp	r6, r4
 800593e:	d109      	bne.n	8005954 <__libc_init_array+0x24>
 8005940:	4d0b      	ldr	r5, [pc, #44]	; (8005970 <__libc_init_array+0x40>)
 8005942:	4c0c      	ldr	r4, [pc, #48]	; (8005974 <__libc_init_array+0x44>)
 8005944:	f003 f85e 	bl	8008a04 <_init>
 8005948:	1b64      	subs	r4, r4, r5
 800594a:	10a4      	asrs	r4, r4, #2
 800594c:	2600      	movs	r6, #0
 800594e:	42a6      	cmp	r6, r4
 8005950:	d105      	bne.n	800595e <__libc_init_array+0x2e>
 8005952:	bd70      	pop	{r4, r5, r6, pc}
 8005954:	f855 3b04 	ldr.w	r3, [r5], #4
 8005958:	4798      	blx	r3
 800595a:	3601      	adds	r6, #1
 800595c:	e7ee      	b.n	800593c <__libc_init_array+0xc>
 800595e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005962:	4798      	blx	r3
 8005964:	3601      	adds	r6, #1
 8005966:	e7f2      	b.n	800594e <__libc_init_array+0x1e>
 8005968:	08008ed8 	.word	0x08008ed8
 800596c:	08008ed8 	.word	0x08008ed8
 8005970:	08008ed8 	.word	0x08008ed8
 8005974:	08008edc 	.word	0x08008edc

08005978 <malloc>:
 8005978:	4b02      	ldr	r3, [pc, #8]	; (8005984 <malloc+0xc>)
 800597a:	4601      	mov	r1, r0
 800597c:	6818      	ldr	r0, [r3, #0]
 800597e:	f000 b869 	b.w	8005a54 <_malloc_r>
 8005982:	bf00      	nop
 8005984:	2000000c 	.word	0x2000000c

08005988 <memcpy>:
 8005988:	440a      	add	r2, r1
 800598a:	4291      	cmp	r1, r2
 800598c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005990:	d100      	bne.n	8005994 <memcpy+0xc>
 8005992:	4770      	bx	lr
 8005994:	b510      	push	{r4, lr}
 8005996:	f811 4b01 	ldrb.w	r4, [r1], #1
 800599a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800599e:	4291      	cmp	r1, r2
 80059a0:	d1f9      	bne.n	8005996 <memcpy+0xe>
 80059a2:	bd10      	pop	{r4, pc}

080059a4 <memset>:
 80059a4:	4402      	add	r2, r0
 80059a6:	4603      	mov	r3, r0
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d100      	bne.n	80059ae <memset+0xa>
 80059ac:	4770      	bx	lr
 80059ae:	f803 1b01 	strb.w	r1, [r3], #1
 80059b2:	e7f9      	b.n	80059a8 <memset+0x4>

080059b4 <_free_r>:
 80059b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059b6:	2900      	cmp	r1, #0
 80059b8:	d048      	beq.n	8005a4c <_free_r+0x98>
 80059ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059be:	9001      	str	r0, [sp, #4]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f1a1 0404 	sub.w	r4, r1, #4
 80059c6:	bfb8      	it	lt
 80059c8:	18e4      	addlt	r4, r4, r3
 80059ca:	f001 fbb5 	bl	8007138 <__malloc_lock>
 80059ce:	4a20      	ldr	r2, [pc, #128]	; (8005a50 <_free_r+0x9c>)
 80059d0:	9801      	ldr	r0, [sp, #4]
 80059d2:	6813      	ldr	r3, [r2, #0]
 80059d4:	4615      	mov	r5, r2
 80059d6:	b933      	cbnz	r3, 80059e6 <_free_r+0x32>
 80059d8:	6063      	str	r3, [r4, #4]
 80059da:	6014      	str	r4, [r2, #0]
 80059dc:	b003      	add	sp, #12
 80059de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059e2:	f001 bbaf 	b.w	8007144 <__malloc_unlock>
 80059e6:	42a3      	cmp	r3, r4
 80059e8:	d90b      	bls.n	8005a02 <_free_r+0x4e>
 80059ea:	6821      	ldr	r1, [r4, #0]
 80059ec:	1862      	adds	r2, r4, r1
 80059ee:	4293      	cmp	r3, r2
 80059f0:	bf04      	itt	eq
 80059f2:	681a      	ldreq	r2, [r3, #0]
 80059f4:	685b      	ldreq	r3, [r3, #4]
 80059f6:	6063      	str	r3, [r4, #4]
 80059f8:	bf04      	itt	eq
 80059fa:	1852      	addeq	r2, r2, r1
 80059fc:	6022      	streq	r2, [r4, #0]
 80059fe:	602c      	str	r4, [r5, #0]
 8005a00:	e7ec      	b.n	80059dc <_free_r+0x28>
 8005a02:	461a      	mov	r2, r3
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	b10b      	cbz	r3, 8005a0c <_free_r+0x58>
 8005a08:	42a3      	cmp	r3, r4
 8005a0a:	d9fa      	bls.n	8005a02 <_free_r+0x4e>
 8005a0c:	6811      	ldr	r1, [r2, #0]
 8005a0e:	1855      	adds	r5, r2, r1
 8005a10:	42a5      	cmp	r5, r4
 8005a12:	d10b      	bne.n	8005a2c <_free_r+0x78>
 8005a14:	6824      	ldr	r4, [r4, #0]
 8005a16:	4421      	add	r1, r4
 8005a18:	1854      	adds	r4, r2, r1
 8005a1a:	42a3      	cmp	r3, r4
 8005a1c:	6011      	str	r1, [r2, #0]
 8005a1e:	d1dd      	bne.n	80059dc <_free_r+0x28>
 8005a20:	681c      	ldr	r4, [r3, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	6053      	str	r3, [r2, #4]
 8005a26:	4421      	add	r1, r4
 8005a28:	6011      	str	r1, [r2, #0]
 8005a2a:	e7d7      	b.n	80059dc <_free_r+0x28>
 8005a2c:	d902      	bls.n	8005a34 <_free_r+0x80>
 8005a2e:	230c      	movs	r3, #12
 8005a30:	6003      	str	r3, [r0, #0]
 8005a32:	e7d3      	b.n	80059dc <_free_r+0x28>
 8005a34:	6825      	ldr	r5, [r4, #0]
 8005a36:	1961      	adds	r1, r4, r5
 8005a38:	428b      	cmp	r3, r1
 8005a3a:	bf04      	itt	eq
 8005a3c:	6819      	ldreq	r1, [r3, #0]
 8005a3e:	685b      	ldreq	r3, [r3, #4]
 8005a40:	6063      	str	r3, [r4, #4]
 8005a42:	bf04      	itt	eq
 8005a44:	1949      	addeq	r1, r1, r5
 8005a46:	6021      	streq	r1, [r4, #0]
 8005a48:	6054      	str	r4, [r2, #4]
 8005a4a:	e7c7      	b.n	80059dc <_free_r+0x28>
 8005a4c:	b003      	add	sp, #12
 8005a4e:	bd30      	pop	{r4, r5, pc}
 8005a50:	20000294 	.word	0x20000294

08005a54 <_malloc_r>:
 8005a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a56:	1ccd      	adds	r5, r1, #3
 8005a58:	f025 0503 	bic.w	r5, r5, #3
 8005a5c:	3508      	adds	r5, #8
 8005a5e:	2d0c      	cmp	r5, #12
 8005a60:	bf38      	it	cc
 8005a62:	250c      	movcc	r5, #12
 8005a64:	2d00      	cmp	r5, #0
 8005a66:	4606      	mov	r6, r0
 8005a68:	db01      	blt.n	8005a6e <_malloc_r+0x1a>
 8005a6a:	42a9      	cmp	r1, r5
 8005a6c:	d903      	bls.n	8005a76 <_malloc_r+0x22>
 8005a6e:	230c      	movs	r3, #12
 8005a70:	6033      	str	r3, [r6, #0]
 8005a72:	2000      	movs	r0, #0
 8005a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a76:	f001 fb5f 	bl	8007138 <__malloc_lock>
 8005a7a:	4921      	ldr	r1, [pc, #132]	; (8005b00 <_malloc_r+0xac>)
 8005a7c:	680a      	ldr	r2, [r1, #0]
 8005a7e:	4614      	mov	r4, r2
 8005a80:	b99c      	cbnz	r4, 8005aaa <_malloc_r+0x56>
 8005a82:	4f20      	ldr	r7, [pc, #128]	; (8005b04 <_malloc_r+0xb0>)
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	b923      	cbnz	r3, 8005a92 <_malloc_r+0x3e>
 8005a88:	4621      	mov	r1, r4
 8005a8a:	4630      	mov	r0, r6
 8005a8c:	f000 fca6 	bl	80063dc <_sbrk_r>
 8005a90:	6038      	str	r0, [r7, #0]
 8005a92:	4629      	mov	r1, r5
 8005a94:	4630      	mov	r0, r6
 8005a96:	f000 fca1 	bl	80063dc <_sbrk_r>
 8005a9a:	1c43      	adds	r3, r0, #1
 8005a9c:	d123      	bne.n	8005ae6 <_malloc_r+0x92>
 8005a9e:	230c      	movs	r3, #12
 8005aa0:	6033      	str	r3, [r6, #0]
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f001 fb4e 	bl	8007144 <__malloc_unlock>
 8005aa8:	e7e3      	b.n	8005a72 <_malloc_r+0x1e>
 8005aaa:	6823      	ldr	r3, [r4, #0]
 8005aac:	1b5b      	subs	r3, r3, r5
 8005aae:	d417      	bmi.n	8005ae0 <_malloc_r+0x8c>
 8005ab0:	2b0b      	cmp	r3, #11
 8005ab2:	d903      	bls.n	8005abc <_malloc_r+0x68>
 8005ab4:	6023      	str	r3, [r4, #0]
 8005ab6:	441c      	add	r4, r3
 8005ab8:	6025      	str	r5, [r4, #0]
 8005aba:	e004      	b.n	8005ac6 <_malloc_r+0x72>
 8005abc:	6863      	ldr	r3, [r4, #4]
 8005abe:	42a2      	cmp	r2, r4
 8005ac0:	bf0c      	ite	eq
 8005ac2:	600b      	streq	r3, [r1, #0]
 8005ac4:	6053      	strne	r3, [r2, #4]
 8005ac6:	4630      	mov	r0, r6
 8005ac8:	f001 fb3c 	bl	8007144 <__malloc_unlock>
 8005acc:	f104 000b 	add.w	r0, r4, #11
 8005ad0:	1d23      	adds	r3, r4, #4
 8005ad2:	f020 0007 	bic.w	r0, r0, #7
 8005ad6:	1ac2      	subs	r2, r0, r3
 8005ad8:	d0cc      	beq.n	8005a74 <_malloc_r+0x20>
 8005ada:	1a1b      	subs	r3, r3, r0
 8005adc:	50a3      	str	r3, [r4, r2]
 8005ade:	e7c9      	b.n	8005a74 <_malloc_r+0x20>
 8005ae0:	4622      	mov	r2, r4
 8005ae2:	6864      	ldr	r4, [r4, #4]
 8005ae4:	e7cc      	b.n	8005a80 <_malloc_r+0x2c>
 8005ae6:	1cc4      	adds	r4, r0, #3
 8005ae8:	f024 0403 	bic.w	r4, r4, #3
 8005aec:	42a0      	cmp	r0, r4
 8005aee:	d0e3      	beq.n	8005ab8 <_malloc_r+0x64>
 8005af0:	1a21      	subs	r1, r4, r0
 8005af2:	4630      	mov	r0, r6
 8005af4:	f000 fc72 	bl	80063dc <_sbrk_r>
 8005af8:	3001      	adds	r0, #1
 8005afa:	d1dd      	bne.n	8005ab8 <_malloc_r+0x64>
 8005afc:	e7cf      	b.n	8005a9e <_malloc_r+0x4a>
 8005afe:	bf00      	nop
 8005b00:	20000294 	.word	0x20000294
 8005b04:	20000298 	.word	0x20000298

08005b08 <__cvt>:
 8005b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b0c:	ec55 4b10 	vmov	r4, r5, d0
 8005b10:	2d00      	cmp	r5, #0
 8005b12:	460e      	mov	r6, r1
 8005b14:	4619      	mov	r1, r3
 8005b16:	462b      	mov	r3, r5
 8005b18:	bfbb      	ittet	lt
 8005b1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005b1e:	461d      	movlt	r5, r3
 8005b20:	2300      	movge	r3, #0
 8005b22:	232d      	movlt	r3, #45	; 0x2d
 8005b24:	700b      	strb	r3, [r1, #0]
 8005b26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b2c:	4691      	mov	r9, r2
 8005b2e:	f023 0820 	bic.w	r8, r3, #32
 8005b32:	bfbc      	itt	lt
 8005b34:	4622      	movlt	r2, r4
 8005b36:	4614      	movlt	r4, r2
 8005b38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b3c:	d005      	beq.n	8005b4a <__cvt+0x42>
 8005b3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005b42:	d100      	bne.n	8005b46 <__cvt+0x3e>
 8005b44:	3601      	adds	r6, #1
 8005b46:	2102      	movs	r1, #2
 8005b48:	e000      	b.n	8005b4c <__cvt+0x44>
 8005b4a:	2103      	movs	r1, #3
 8005b4c:	ab03      	add	r3, sp, #12
 8005b4e:	9301      	str	r3, [sp, #4]
 8005b50:	ab02      	add	r3, sp, #8
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	ec45 4b10 	vmov	d0, r4, r5
 8005b58:	4653      	mov	r3, sl
 8005b5a:	4632      	mov	r2, r6
 8005b5c:	f000 fcfc 	bl	8006558 <_dtoa_r>
 8005b60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005b64:	4607      	mov	r7, r0
 8005b66:	d102      	bne.n	8005b6e <__cvt+0x66>
 8005b68:	f019 0f01 	tst.w	r9, #1
 8005b6c:	d022      	beq.n	8005bb4 <__cvt+0xac>
 8005b6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b72:	eb07 0906 	add.w	r9, r7, r6
 8005b76:	d110      	bne.n	8005b9a <__cvt+0x92>
 8005b78:	783b      	ldrb	r3, [r7, #0]
 8005b7a:	2b30      	cmp	r3, #48	; 0x30
 8005b7c:	d10a      	bne.n	8005b94 <__cvt+0x8c>
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2300      	movs	r3, #0
 8005b82:	4620      	mov	r0, r4
 8005b84:	4629      	mov	r1, r5
 8005b86:	f7fa ffa7 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b8a:	b918      	cbnz	r0, 8005b94 <__cvt+0x8c>
 8005b8c:	f1c6 0601 	rsb	r6, r6, #1
 8005b90:	f8ca 6000 	str.w	r6, [sl]
 8005b94:	f8da 3000 	ldr.w	r3, [sl]
 8005b98:	4499      	add	r9, r3
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	4629      	mov	r1, r5
 8005ba2:	f7fa ff99 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ba6:	b108      	cbz	r0, 8005bac <__cvt+0xa4>
 8005ba8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bac:	2230      	movs	r2, #48	; 0x30
 8005bae:	9b03      	ldr	r3, [sp, #12]
 8005bb0:	454b      	cmp	r3, r9
 8005bb2:	d307      	bcc.n	8005bc4 <__cvt+0xbc>
 8005bb4:	9b03      	ldr	r3, [sp, #12]
 8005bb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005bb8:	1bdb      	subs	r3, r3, r7
 8005bba:	4638      	mov	r0, r7
 8005bbc:	6013      	str	r3, [r2, #0]
 8005bbe:	b004      	add	sp, #16
 8005bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bc4:	1c59      	adds	r1, r3, #1
 8005bc6:	9103      	str	r1, [sp, #12]
 8005bc8:	701a      	strb	r2, [r3, #0]
 8005bca:	e7f0      	b.n	8005bae <__cvt+0xa6>

08005bcc <__exponent>:
 8005bcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2900      	cmp	r1, #0
 8005bd2:	bfb8      	it	lt
 8005bd4:	4249      	neglt	r1, r1
 8005bd6:	f803 2b02 	strb.w	r2, [r3], #2
 8005bda:	bfb4      	ite	lt
 8005bdc:	222d      	movlt	r2, #45	; 0x2d
 8005bde:	222b      	movge	r2, #43	; 0x2b
 8005be0:	2909      	cmp	r1, #9
 8005be2:	7042      	strb	r2, [r0, #1]
 8005be4:	dd2a      	ble.n	8005c3c <__exponent+0x70>
 8005be6:	f10d 0407 	add.w	r4, sp, #7
 8005bea:	46a4      	mov	ip, r4
 8005bec:	270a      	movs	r7, #10
 8005bee:	46a6      	mov	lr, r4
 8005bf0:	460a      	mov	r2, r1
 8005bf2:	fb91 f6f7 	sdiv	r6, r1, r7
 8005bf6:	fb07 1516 	mls	r5, r7, r6, r1
 8005bfa:	3530      	adds	r5, #48	; 0x30
 8005bfc:	2a63      	cmp	r2, #99	; 0x63
 8005bfe:	f104 34ff 	add.w	r4, r4, #4294967295
 8005c02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005c06:	4631      	mov	r1, r6
 8005c08:	dcf1      	bgt.n	8005bee <__exponent+0x22>
 8005c0a:	3130      	adds	r1, #48	; 0x30
 8005c0c:	f1ae 0502 	sub.w	r5, lr, #2
 8005c10:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005c14:	1c44      	adds	r4, r0, #1
 8005c16:	4629      	mov	r1, r5
 8005c18:	4561      	cmp	r1, ip
 8005c1a:	d30a      	bcc.n	8005c32 <__exponent+0x66>
 8005c1c:	f10d 0209 	add.w	r2, sp, #9
 8005c20:	eba2 020e 	sub.w	r2, r2, lr
 8005c24:	4565      	cmp	r5, ip
 8005c26:	bf88      	it	hi
 8005c28:	2200      	movhi	r2, #0
 8005c2a:	4413      	add	r3, r2
 8005c2c:	1a18      	subs	r0, r3, r0
 8005c2e:	b003      	add	sp, #12
 8005c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c36:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005c3a:	e7ed      	b.n	8005c18 <__exponent+0x4c>
 8005c3c:	2330      	movs	r3, #48	; 0x30
 8005c3e:	3130      	adds	r1, #48	; 0x30
 8005c40:	7083      	strb	r3, [r0, #2]
 8005c42:	70c1      	strb	r1, [r0, #3]
 8005c44:	1d03      	adds	r3, r0, #4
 8005c46:	e7f1      	b.n	8005c2c <__exponent+0x60>

08005c48 <_printf_float>:
 8005c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c4c:	ed2d 8b02 	vpush	{d8}
 8005c50:	b08d      	sub	sp, #52	; 0x34
 8005c52:	460c      	mov	r4, r1
 8005c54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005c58:	4616      	mov	r6, r2
 8005c5a:	461f      	mov	r7, r3
 8005c5c:	4605      	mov	r5, r0
 8005c5e:	f001 fa67 	bl	8007130 <_localeconv_r>
 8005c62:	f8d0 a000 	ldr.w	sl, [r0]
 8005c66:	4650      	mov	r0, sl
 8005c68:	f7fa faba 	bl	80001e0 <strlen>
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	930a      	str	r3, [sp, #40]	; 0x28
 8005c70:	6823      	ldr	r3, [r4, #0]
 8005c72:	9305      	str	r3, [sp, #20]
 8005c74:	f8d8 3000 	ldr.w	r3, [r8]
 8005c78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005c7c:	3307      	adds	r3, #7
 8005c7e:	f023 0307 	bic.w	r3, r3, #7
 8005c82:	f103 0208 	add.w	r2, r3, #8
 8005c86:	f8c8 2000 	str.w	r2, [r8]
 8005c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c8e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005c92:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005c96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c9a:	9307      	str	r3, [sp, #28]
 8005c9c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ca0:	ee08 0a10 	vmov	s16, r0
 8005ca4:	4b9f      	ldr	r3, [pc, #636]	; (8005f24 <_printf_float+0x2dc>)
 8005ca6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005caa:	f04f 32ff 	mov.w	r2, #4294967295
 8005cae:	f7fa ff45 	bl	8000b3c <__aeabi_dcmpun>
 8005cb2:	bb88      	cbnz	r0, 8005d18 <_printf_float+0xd0>
 8005cb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cb8:	4b9a      	ldr	r3, [pc, #616]	; (8005f24 <_printf_float+0x2dc>)
 8005cba:	f04f 32ff 	mov.w	r2, #4294967295
 8005cbe:	f7fa ff1f 	bl	8000b00 <__aeabi_dcmple>
 8005cc2:	bb48      	cbnz	r0, 8005d18 <_printf_float+0xd0>
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	4640      	mov	r0, r8
 8005cca:	4649      	mov	r1, r9
 8005ccc:	f7fa ff0e 	bl	8000aec <__aeabi_dcmplt>
 8005cd0:	b110      	cbz	r0, 8005cd8 <_printf_float+0x90>
 8005cd2:	232d      	movs	r3, #45	; 0x2d
 8005cd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cd8:	4b93      	ldr	r3, [pc, #588]	; (8005f28 <_printf_float+0x2e0>)
 8005cda:	4894      	ldr	r0, [pc, #592]	; (8005f2c <_printf_float+0x2e4>)
 8005cdc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005ce0:	bf94      	ite	ls
 8005ce2:	4698      	movls	r8, r3
 8005ce4:	4680      	movhi	r8, r0
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	6123      	str	r3, [r4, #16]
 8005cea:	9b05      	ldr	r3, [sp, #20]
 8005cec:	f023 0204 	bic.w	r2, r3, #4
 8005cf0:	6022      	str	r2, [r4, #0]
 8005cf2:	f04f 0900 	mov.w	r9, #0
 8005cf6:	9700      	str	r7, [sp, #0]
 8005cf8:	4633      	mov	r3, r6
 8005cfa:	aa0b      	add	r2, sp, #44	; 0x2c
 8005cfc:	4621      	mov	r1, r4
 8005cfe:	4628      	mov	r0, r5
 8005d00:	f000 f9d8 	bl	80060b4 <_printf_common>
 8005d04:	3001      	adds	r0, #1
 8005d06:	f040 8090 	bne.w	8005e2a <_printf_float+0x1e2>
 8005d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0e:	b00d      	add	sp, #52	; 0x34
 8005d10:	ecbd 8b02 	vpop	{d8}
 8005d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d18:	4642      	mov	r2, r8
 8005d1a:	464b      	mov	r3, r9
 8005d1c:	4640      	mov	r0, r8
 8005d1e:	4649      	mov	r1, r9
 8005d20:	f7fa ff0c 	bl	8000b3c <__aeabi_dcmpun>
 8005d24:	b140      	cbz	r0, 8005d38 <_printf_float+0xf0>
 8005d26:	464b      	mov	r3, r9
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	bfbc      	itt	lt
 8005d2c:	232d      	movlt	r3, #45	; 0x2d
 8005d2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005d32:	487f      	ldr	r0, [pc, #508]	; (8005f30 <_printf_float+0x2e8>)
 8005d34:	4b7f      	ldr	r3, [pc, #508]	; (8005f34 <_printf_float+0x2ec>)
 8005d36:	e7d1      	b.n	8005cdc <_printf_float+0x94>
 8005d38:	6863      	ldr	r3, [r4, #4]
 8005d3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005d3e:	9206      	str	r2, [sp, #24]
 8005d40:	1c5a      	adds	r2, r3, #1
 8005d42:	d13f      	bne.n	8005dc4 <_printf_float+0x17c>
 8005d44:	2306      	movs	r3, #6
 8005d46:	6063      	str	r3, [r4, #4]
 8005d48:	9b05      	ldr	r3, [sp, #20]
 8005d4a:	6861      	ldr	r1, [r4, #4]
 8005d4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d50:	2300      	movs	r3, #0
 8005d52:	9303      	str	r3, [sp, #12]
 8005d54:	ab0a      	add	r3, sp, #40	; 0x28
 8005d56:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005d5a:	ab09      	add	r3, sp, #36	; 0x24
 8005d5c:	ec49 8b10 	vmov	d0, r8, r9
 8005d60:	9300      	str	r3, [sp, #0]
 8005d62:	6022      	str	r2, [r4, #0]
 8005d64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005d68:	4628      	mov	r0, r5
 8005d6a:	f7ff fecd 	bl	8005b08 <__cvt>
 8005d6e:	9b06      	ldr	r3, [sp, #24]
 8005d70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d72:	2b47      	cmp	r3, #71	; 0x47
 8005d74:	4680      	mov	r8, r0
 8005d76:	d108      	bne.n	8005d8a <_printf_float+0x142>
 8005d78:	1cc8      	adds	r0, r1, #3
 8005d7a:	db02      	blt.n	8005d82 <_printf_float+0x13a>
 8005d7c:	6863      	ldr	r3, [r4, #4]
 8005d7e:	4299      	cmp	r1, r3
 8005d80:	dd41      	ble.n	8005e06 <_printf_float+0x1be>
 8005d82:	f1ab 0b02 	sub.w	fp, fp, #2
 8005d86:	fa5f fb8b 	uxtb.w	fp, fp
 8005d8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d8e:	d820      	bhi.n	8005dd2 <_printf_float+0x18a>
 8005d90:	3901      	subs	r1, #1
 8005d92:	465a      	mov	r2, fp
 8005d94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d98:	9109      	str	r1, [sp, #36]	; 0x24
 8005d9a:	f7ff ff17 	bl	8005bcc <__exponent>
 8005d9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005da0:	1813      	adds	r3, r2, r0
 8005da2:	2a01      	cmp	r2, #1
 8005da4:	4681      	mov	r9, r0
 8005da6:	6123      	str	r3, [r4, #16]
 8005da8:	dc02      	bgt.n	8005db0 <_printf_float+0x168>
 8005daa:	6822      	ldr	r2, [r4, #0]
 8005dac:	07d2      	lsls	r2, r2, #31
 8005dae:	d501      	bpl.n	8005db4 <_printf_float+0x16c>
 8005db0:	3301      	adds	r3, #1
 8005db2:	6123      	str	r3, [r4, #16]
 8005db4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d09c      	beq.n	8005cf6 <_printf_float+0xae>
 8005dbc:	232d      	movs	r3, #45	; 0x2d
 8005dbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dc2:	e798      	b.n	8005cf6 <_printf_float+0xae>
 8005dc4:	9a06      	ldr	r2, [sp, #24]
 8005dc6:	2a47      	cmp	r2, #71	; 0x47
 8005dc8:	d1be      	bne.n	8005d48 <_printf_float+0x100>
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d1bc      	bne.n	8005d48 <_printf_float+0x100>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e7b9      	b.n	8005d46 <_printf_float+0xfe>
 8005dd2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005dd6:	d118      	bne.n	8005e0a <_printf_float+0x1c2>
 8005dd8:	2900      	cmp	r1, #0
 8005dda:	6863      	ldr	r3, [r4, #4]
 8005ddc:	dd0b      	ble.n	8005df6 <_printf_float+0x1ae>
 8005dde:	6121      	str	r1, [r4, #16]
 8005de0:	b913      	cbnz	r3, 8005de8 <_printf_float+0x1a0>
 8005de2:	6822      	ldr	r2, [r4, #0]
 8005de4:	07d0      	lsls	r0, r2, #31
 8005de6:	d502      	bpl.n	8005dee <_printf_float+0x1a6>
 8005de8:	3301      	adds	r3, #1
 8005dea:	440b      	add	r3, r1
 8005dec:	6123      	str	r3, [r4, #16]
 8005dee:	65a1      	str	r1, [r4, #88]	; 0x58
 8005df0:	f04f 0900 	mov.w	r9, #0
 8005df4:	e7de      	b.n	8005db4 <_printf_float+0x16c>
 8005df6:	b913      	cbnz	r3, 8005dfe <_printf_float+0x1b6>
 8005df8:	6822      	ldr	r2, [r4, #0]
 8005dfa:	07d2      	lsls	r2, r2, #31
 8005dfc:	d501      	bpl.n	8005e02 <_printf_float+0x1ba>
 8005dfe:	3302      	adds	r3, #2
 8005e00:	e7f4      	b.n	8005dec <_printf_float+0x1a4>
 8005e02:	2301      	movs	r3, #1
 8005e04:	e7f2      	b.n	8005dec <_printf_float+0x1a4>
 8005e06:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e0c:	4299      	cmp	r1, r3
 8005e0e:	db05      	blt.n	8005e1c <_printf_float+0x1d4>
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	6121      	str	r1, [r4, #16]
 8005e14:	07d8      	lsls	r0, r3, #31
 8005e16:	d5ea      	bpl.n	8005dee <_printf_float+0x1a6>
 8005e18:	1c4b      	adds	r3, r1, #1
 8005e1a:	e7e7      	b.n	8005dec <_printf_float+0x1a4>
 8005e1c:	2900      	cmp	r1, #0
 8005e1e:	bfd4      	ite	le
 8005e20:	f1c1 0202 	rsble	r2, r1, #2
 8005e24:	2201      	movgt	r2, #1
 8005e26:	4413      	add	r3, r2
 8005e28:	e7e0      	b.n	8005dec <_printf_float+0x1a4>
 8005e2a:	6823      	ldr	r3, [r4, #0]
 8005e2c:	055a      	lsls	r2, r3, #21
 8005e2e:	d407      	bmi.n	8005e40 <_printf_float+0x1f8>
 8005e30:	6923      	ldr	r3, [r4, #16]
 8005e32:	4642      	mov	r2, r8
 8005e34:	4631      	mov	r1, r6
 8005e36:	4628      	mov	r0, r5
 8005e38:	47b8      	blx	r7
 8005e3a:	3001      	adds	r0, #1
 8005e3c:	d12c      	bne.n	8005e98 <_printf_float+0x250>
 8005e3e:	e764      	b.n	8005d0a <_printf_float+0xc2>
 8005e40:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e44:	f240 80e0 	bls.w	8006008 <_printf_float+0x3c0>
 8005e48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	2300      	movs	r3, #0
 8005e50:	f7fa fe42 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e54:	2800      	cmp	r0, #0
 8005e56:	d034      	beq.n	8005ec2 <_printf_float+0x27a>
 8005e58:	4a37      	ldr	r2, [pc, #220]	; (8005f38 <_printf_float+0x2f0>)
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	4631      	mov	r1, r6
 8005e5e:	4628      	mov	r0, r5
 8005e60:	47b8      	blx	r7
 8005e62:	3001      	adds	r0, #1
 8005e64:	f43f af51 	beq.w	8005d0a <_printf_float+0xc2>
 8005e68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	db02      	blt.n	8005e76 <_printf_float+0x22e>
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	07d8      	lsls	r0, r3, #31
 8005e74:	d510      	bpl.n	8005e98 <_printf_float+0x250>
 8005e76:	ee18 3a10 	vmov	r3, s16
 8005e7a:	4652      	mov	r2, sl
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	4628      	mov	r0, r5
 8005e80:	47b8      	blx	r7
 8005e82:	3001      	adds	r0, #1
 8005e84:	f43f af41 	beq.w	8005d0a <_printf_float+0xc2>
 8005e88:	f04f 0800 	mov.w	r8, #0
 8005e8c:	f104 091a 	add.w	r9, r4, #26
 8005e90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e92:	3b01      	subs	r3, #1
 8005e94:	4543      	cmp	r3, r8
 8005e96:	dc09      	bgt.n	8005eac <_printf_float+0x264>
 8005e98:	6823      	ldr	r3, [r4, #0]
 8005e9a:	079b      	lsls	r3, r3, #30
 8005e9c:	f100 8105 	bmi.w	80060aa <_printf_float+0x462>
 8005ea0:	68e0      	ldr	r0, [r4, #12]
 8005ea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ea4:	4298      	cmp	r0, r3
 8005ea6:	bfb8      	it	lt
 8005ea8:	4618      	movlt	r0, r3
 8005eaa:	e730      	b.n	8005d0e <_printf_float+0xc6>
 8005eac:	2301      	movs	r3, #1
 8005eae:	464a      	mov	r2, r9
 8005eb0:	4631      	mov	r1, r6
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	47b8      	blx	r7
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	f43f af27 	beq.w	8005d0a <_printf_float+0xc2>
 8005ebc:	f108 0801 	add.w	r8, r8, #1
 8005ec0:	e7e6      	b.n	8005e90 <_printf_float+0x248>
 8005ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	dc39      	bgt.n	8005f3c <_printf_float+0x2f4>
 8005ec8:	4a1b      	ldr	r2, [pc, #108]	; (8005f38 <_printf_float+0x2f0>)
 8005eca:	2301      	movs	r3, #1
 8005ecc:	4631      	mov	r1, r6
 8005ece:	4628      	mov	r0, r5
 8005ed0:	47b8      	blx	r7
 8005ed2:	3001      	adds	r0, #1
 8005ed4:	f43f af19 	beq.w	8005d0a <_printf_float+0xc2>
 8005ed8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005edc:	4313      	orrs	r3, r2
 8005ede:	d102      	bne.n	8005ee6 <_printf_float+0x29e>
 8005ee0:	6823      	ldr	r3, [r4, #0]
 8005ee2:	07d9      	lsls	r1, r3, #31
 8005ee4:	d5d8      	bpl.n	8005e98 <_printf_float+0x250>
 8005ee6:	ee18 3a10 	vmov	r3, s16
 8005eea:	4652      	mov	r2, sl
 8005eec:	4631      	mov	r1, r6
 8005eee:	4628      	mov	r0, r5
 8005ef0:	47b8      	blx	r7
 8005ef2:	3001      	adds	r0, #1
 8005ef4:	f43f af09 	beq.w	8005d0a <_printf_float+0xc2>
 8005ef8:	f04f 0900 	mov.w	r9, #0
 8005efc:	f104 0a1a 	add.w	sl, r4, #26
 8005f00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f02:	425b      	negs	r3, r3
 8005f04:	454b      	cmp	r3, r9
 8005f06:	dc01      	bgt.n	8005f0c <_printf_float+0x2c4>
 8005f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f0a:	e792      	b.n	8005e32 <_printf_float+0x1ea>
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	4652      	mov	r2, sl
 8005f10:	4631      	mov	r1, r6
 8005f12:	4628      	mov	r0, r5
 8005f14:	47b8      	blx	r7
 8005f16:	3001      	adds	r0, #1
 8005f18:	f43f aef7 	beq.w	8005d0a <_printf_float+0xc2>
 8005f1c:	f109 0901 	add.w	r9, r9, #1
 8005f20:	e7ee      	b.n	8005f00 <_printf_float+0x2b8>
 8005f22:	bf00      	nop
 8005f24:	7fefffff 	.word	0x7fefffff
 8005f28:	08008ab0 	.word	0x08008ab0
 8005f2c:	08008ab4 	.word	0x08008ab4
 8005f30:	08008abc 	.word	0x08008abc
 8005f34:	08008ab8 	.word	0x08008ab8
 8005f38:	08008ac0 	.word	0x08008ac0
 8005f3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f40:	429a      	cmp	r2, r3
 8005f42:	bfa8      	it	ge
 8005f44:	461a      	movge	r2, r3
 8005f46:	2a00      	cmp	r2, #0
 8005f48:	4691      	mov	r9, r2
 8005f4a:	dc37      	bgt.n	8005fbc <_printf_float+0x374>
 8005f4c:	f04f 0b00 	mov.w	fp, #0
 8005f50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f54:	f104 021a 	add.w	r2, r4, #26
 8005f58:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f5a:	9305      	str	r3, [sp, #20]
 8005f5c:	eba3 0309 	sub.w	r3, r3, r9
 8005f60:	455b      	cmp	r3, fp
 8005f62:	dc33      	bgt.n	8005fcc <_printf_float+0x384>
 8005f64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	db3b      	blt.n	8005fe4 <_printf_float+0x39c>
 8005f6c:	6823      	ldr	r3, [r4, #0]
 8005f6e:	07da      	lsls	r2, r3, #31
 8005f70:	d438      	bmi.n	8005fe4 <_printf_float+0x39c>
 8005f72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f74:	9b05      	ldr	r3, [sp, #20]
 8005f76:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	eba2 0901 	sub.w	r9, r2, r1
 8005f7e:	4599      	cmp	r9, r3
 8005f80:	bfa8      	it	ge
 8005f82:	4699      	movge	r9, r3
 8005f84:	f1b9 0f00 	cmp.w	r9, #0
 8005f88:	dc35      	bgt.n	8005ff6 <_printf_float+0x3ae>
 8005f8a:	f04f 0800 	mov.w	r8, #0
 8005f8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f92:	f104 0a1a 	add.w	sl, r4, #26
 8005f96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f9a:	1a9b      	subs	r3, r3, r2
 8005f9c:	eba3 0309 	sub.w	r3, r3, r9
 8005fa0:	4543      	cmp	r3, r8
 8005fa2:	f77f af79 	ble.w	8005e98 <_printf_float+0x250>
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	4652      	mov	r2, sl
 8005faa:	4631      	mov	r1, r6
 8005fac:	4628      	mov	r0, r5
 8005fae:	47b8      	blx	r7
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	f43f aeaa 	beq.w	8005d0a <_printf_float+0xc2>
 8005fb6:	f108 0801 	add.w	r8, r8, #1
 8005fba:	e7ec      	b.n	8005f96 <_printf_float+0x34e>
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	4631      	mov	r1, r6
 8005fc0:	4642      	mov	r2, r8
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	47b8      	blx	r7
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	d1c0      	bne.n	8005f4c <_printf_float+0x304>
 8005fca:	e69e      	b.n	8005d0a <_printf_float+0xc2>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	4631      	mov	r1, r6
 8005fd0:	4628      	mov	r0, r5
 8005fd2:	9205      	str	r2, [sp, #20]
 8005fd4:	47b8      	blx	r7
 8005fd6:	3001      	adds	r0, #1
 8005fd8:	f43f ae97 	beq.w	8005d0a <_printf_float+0xc2>
 8005fdc:	9a05      	ldr	r2, [sp, #20]
 8005fde:	f10b 0b01 	add.w	fp, fp, #1
 8005fe2:	e7b9      	b.n	8005f58 <_printf_float+0x310>
 8005fe4:	ee18 3a10 	vmov	r3, s16
 8005fe8:	4652      	mov	r2, sl
 8005fea:	4631      	mov	r1, r6
 8005fec:	4628      	mov	r0, r5
 8005fee:	47b8      	blx	r7
 8005ff0:	3001      	adds	r0, #1
 8005ff2:	d1be      	bne.n	8005f72 <_printf_float+0x32a>
 8005ff4:	e689      	b.n	8005d0a <_printf_float+0xc2>
 8005ff6:	9a05      	ldr	r2, [sp, #20]
 8005ff8:	464b      	mov	r3, r9
 8005ffa:	4442      	add	r2, r8
 8005ffc:	4631      	mov	r1, r6
 8005ffe:	4628      	mov	r0, r5
 8006000:	47b8      	blx	r7
 8006002:	3001      	adds	r0, #1
 8006004:	d1c1      	bne.n	8005f8a <_printf_float+0x342>
 8006006:	e680      	b.n	8005d0a <_printf_float+0xc2>
 8006008:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800600a:	2a01      	cmp	r2, #1
 800600c:	dc01      	bgt.n	8006012 <_printf_float+0x3ca>
 800600e:	07db      	lsls	r3, r3, #31
 8006010:	d538      	bpl.n	8006084 <_printf_float+0x43c>
 8006012:	2301      	movs	r3, #1
 8006014:	4642      	mov	r2, r8
 8006016:	4631      	mov	r1, r6
 8006018:	4628      	mov	r0, r5
 800601a:	47b8      	blx	r7
 800601c:	3001      	adds	r0, #1
 800601e:	f43f ae74 	beq.w	8005d0a <_printf_float+0xc2>
 8006022:	ee18 3a10 	vmov	r3, s16
 8006026:	4652      	mov	r2, sl
 8006028:	4631      	mov	r1, r6
 800602a:	4628      	mov	r0, r5
 800602c:	47b8      	blx	r7
 800602e:	3001      	adds	r0, #1
 8006030:	f43f ae6b 	beq.w	8005d0a <_printf_float+0xc2>
 8006034:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006038:	2200      	movs	r2, #0
 800603a:	2300      	movs	r3, #0
 800603c:	f7fa fd4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006040:	b9d8      	cbnz	r0, 800607a <_printf_float+0x432>
 8006042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006044:	f108 0201 	add.w	r2, r8, #1
 8006048:	3b01      	subs	r3, #1
 800604a:	4631      	mov	r1, r6
 800604c:	4628      	mov	r0, r5
 800604e:	47b8      	blx	r7
 8006050:	3001      	adds	r0, #1
 8006052:	d10e      	bne.n	8006072 <_printf_float+0x42a>
 8006054:	e659      	b.n	8005d0a <_printf_float+0xc2>
 8006056:	2301      	movs	r3, #1
 8006058:	4652      	mov	r2, sl
 800605a:	4631      	mov	r1, r6
 800605c:	4628      	mov	r0, r5
 800605e:	47b8      	blx	r7
 8006060:	3001      	adds	r0, #1
 8006062:	f43f ae52 	beq.w	8005d0a <_printf_float+0xc2>
 8006066:	f108 0801 	add.w	r8, r8, #1
 800606a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800606c:	3b01      	subs	r3, #1
 800606e:	4543      	cmp	r3, r8
 8006070:	dcf1      	bgt.n	8006056 <_printf_float+0x40e>
 8006072:	464b      	mov	r3, r9
 8006074:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006078:	e6dc      	b.n	8005e34 <_printf_float+0x1ec>
 800607a:	f04f 0800 	mov.w	r8, #0
 800607e:	f104 0a1a 	add.w	sl, r4, #26
 8006082:	e7f2      	b.n	800606a <_printf_float+0x422>
 8006084:	2301      	movs	r3, #1
 8006086:	4642      	mov	r2, r8
 8006088:	e7df      	b.n	800604a <_printf_float+0x402>
 800608a:	2301      	movs	r3, #1
 800608c:	464a      	mov	r2, r9
 800608e:	4631      	mov	r1, r6
 8006090:	4628      	mov	r0, r5
 8006092:	47b8      	blx	r7
 8006094:	3001      	adds	r0, #1
 8006096:	f43f ae38 	beq.w	8005d0a <_printf_float+0xc2>
 800609a:	f108 0801 	add.w	r8, r8, #1
 800609e:	68e3      	ldr	r3, [r4, #12]
 80060a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060a2:	1a5b      	subs	r3, r3, r1
 80060a4:	4543      	cmp	r3, r8
 80060a6:	dcf0      	bgt.n	800608a <_printf_float+0x442>
 80060a8:	e6fa      	b.n	8005ea0 <_printf_float+0x258>
 80060aa:	f04f 0800 	mov.w	r8, #0
 80060ae:	f104 0919 	add.w	r9, r4, #25
 80060b2:	e7f4      	b.n	800609e <_printf_float+0x456>

080060b4 <_printf_common>:
 80060b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060b8:	4616      	mov	r6, r2
 80060ba:	4699      	mov	r9, r3
 80060bc:	688a      	ldr	r2, [r1, #8]
 80060be:	690b      	ldr	r3, [r1, #16]
 80060c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060c4:	4293      	cmp	r3, r2
 80060c6:	bfb8      	it	lt
 80060c8:	4613      	movlt	r3, r2
 80060ca:	6033      	str	r3, [r6, #0]
 80060cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80060d0:	4607      	mov	r7, r0
 80060d2:	460c      	mov	r4, r1
 80060d4:	b10a      	cbz	r2, 80060da <_printf_common+0x26>
 80060d6:	3301      	adds	r3, #1
 80060d8:	6033      	str	r3, [r6, #0]
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	0699      	lsls	r1, r3, #26
 80060de:	bf42      	ittt	mi
 80060e0:	6833      	ldrmi	r3, [r6, #0]
 80060e2:	3302      	addmi	r3, #2
 80060e4:	6033      	strmi	r3, [r6, #0]
 80060e6:	6825      	ldr	r5, [r4, #0]
 80060e8:	f015 0506 	ands.w	r5, r5, #6
 80060ec:	d106      	bne.n	80060fc <_printf_common+0x48>
 80060ee:	f104 0a19 	add.w	sl, r4, #25
 80060f2:	68e3      	ldr	r3, [r4, #12]
 80060f4:	6832      	ldr	r2, [r6, #0]
 80060f6:	1a9b      	subs	r3, r3, r2
 80060f8:	42ab      	cmp	r3, r5
 80060fa:	dc26      	bgt.n	800614a <_printf_common+0x96>
 80060fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006100:	1e13      	subs	r3, r2, #0
 8006102:	6822      	ldr	r2, [r4, #0]
 8006104:	bf18      	it	ne
 8006106:	2301      	movne	r3, #1
 8006108:	0692      	lsls	r2, r2, #26
 800610a:	d42b      	bmi.n	8006164 <_printf_common+0xb0>
 800610c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006110:	4649      	mov	r1, r9
 8006112:	4638      	mov	r0, r7
 8006114:	47c0      	blx	r8
 8006116:	3001      	adds	r0, #1
 8006118:	d01e      	beq.n	8006158 <_printf_common+0xa4>
 800611a:	6823      	ldr	r3, [r4, #0]
 800611c:	68e5      	ldr	r5, [r4, #12]
 800611e:	6832      	ldr	r2, [r6, #0]
 8006120:	f003 0306 	and.w	r3, r3, #6
 8006124:	2b04      	cmp	r3, #4
 8006126:	bf08      	it	eq
 8006128:	1aad      	subeq	r5, r5, r2
 800612a:	68a3      	ldr	r3, [r4, #8]
 800612c:	6922      	ldr	r2, [r4, #16]
 800612e:	bf0c      	ite	eq
 8006130:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006134:	2500      	movne	r5, #0
 8006136:	4293      	cmp	r3, r2
 8006138:	bfc4      	itt	gt
 800613a:	1a9b      	subgt	r3, r3, r2
 800613c:	18ed      	addgt	r5, r5, r3
 800613e:	2600      	movs	r6, #0
 8006140:	341a      	adds	r4, #26
 8006142:	42b5      	cmp	r5, r6
 8006144:	d11a      	bne.n	800617c <_printf_common+0xc8>
 8006146:	2000      	movs	r0, #0
 8006148:	e008      	b.n	800615c <_printf_common+0xa8>
 800614a:	2301      	movs	r3, #1
 800614c:	4652      	mov	r2, sl
 800614e:	4649      	mov	r1, r9
 8006150:	4638      	mov	r0, r7
 8006152:	47c0      	blx	r8
 8006154:	3001      	adds	r0, #1
 8006156:	d103      	bne.n	8006160 <_printf_common+0xac>
 8006158:	f04f 30ff 	mov.w	r0, #4294967295
 800615c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006160:	3501      	adds	r5, #1
 8006162:	e7c6      	b.n	80060f2 <_printf_common+0x3e>
 8006164:	18e1      	adds	r1, r4, r3
 8006166:	1c5a      	adds	r2, r3, #1
 8006168:	2030      	movs	r0, #48	; 0x30
 800616a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800616e:	4422      	add	r2, r4
 8006170:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006174:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006178:	3302      	adds	r3, #2
 800617a:	e7c7      	b.n	800610c <_printf_common+0x58>
 800617c:	2301      	movs	r3, #1
 800617e:	4622      	mov	r2, r4
 8006180:	4649      	mov	r1, r9
 8006182:	4638      	mov	r0, r7
 8006184:	47c0      	blx	r8
 8006186:	3001      	adds	r0, #1
 8006188:	d0e6      	beq.n	8006158 <_printf_common+0xa4>
 800618a:	3601      	adds	r6, #1
 800618c:	e7d9      	b.n	8006142 <_printf_common+0x8e>
	...

08006190 <_printf_i>:
 8006190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006194:	460c      	mov	r4, r1
 8006196:	4691      	mov	r9, r2
 8006198:	7e27      	ldrb	r7, [r4, #24]
 800619a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800619c:	2f78      	cmp	r7, #120	; 0x78
 800619e:	4680      	mov	r8, r0
 80061a0:	469a      	mov	sl, r3
 80061a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061a6:	d807      	bhi.n	80061b8 <_printf_i+0x28>
 80061a8:	2f62      	cmp	r7, #98	; 0x62
 80061aa:	d80a      	bhi.n	80061c2 <_printf_i+0x32>
 80061ac:	2f00      	cmp	r7, #0
 80061ae:	f000 80d8 	beq.w	8006362 <_printf_i+0x1d2>
 80061b2:	2f58      	cmp	r7, #88	; 0x58
 80061b4:	f000 80a3 	beq.w	80062fe <_printf_i+0x16e>
 80061b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80061bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80061c0:	e03a      	b.n	8006238 <_printf_i+0xa8>
 80061c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80061c6:	2b15      	cmp	r3, #21
 80061c8:	d8f6      	bhi.n	80061b8 <_printf_i+0x28>
 80061ca:	a001      	add	r0, pc, #4	; (adr r0, 80061d0 <_printf_i+0x40>)
 80061cc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80061d0:	08006229 	.word	0x08006229
 80061d4:	0800623d 	.word	0x0800623d
 80061d8:	080061b9 	.word	0x080061b9
 80061dc:	080061b9 	.word	0x080061b9
 80061e0:	080061b9 	.word	0x080061b9
 80061e4:	080061b9 	.word	0x080061b9
 80061e8:	0800623d 	.word	0x0800623d
 80061ec:	080061b9 	.word	0x080061b9
 80061f0:	080061b9 	.word	0x080061b9
 80061f4:	080061b9 	.word	0x080061b9
 80061f8:	080061b9 	.word	0x080061b9
 80061fc:	08006349 	.word	0x08006349
 8006200:	0800626d 	.word	0x0800626d
 8006204:	0800632b 	.word	0x0800632b
 8006208:	080061b9 	.word	0x080061b9
 800620c:	080061b9 	.word	0x080061b9
 8006210:	0800636b 	.word	0x0800636b
 8006214:	080061b9 	.word	0x080061b9
 8006218:	0800626d 	.word	0x0800626d
 800621c:	080061b9 	.word	0x080061b9
 8006220:	080061b9 	.word	0x080061b9
 8006224:	08006333 	.word	0x08006333
 8006228:	680b      	ldr	r3, [r1, #0]
 800622a:	1d1a      	adds	r2, r3, #4
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	600a      	str	r2, [r1, #0]
 8006230:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006234:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006238:	2301      	movs	r3, #1
 800623a:	e0a3      	b.n	8006384 <_printf_i+0x1f4>
 800623c:	6825      	ldr	r5, [r4, #0]
 800623e:	6808      	ldr	r0, [r1, #0]
 8006240:	062e      	lsls	r6, r5, #24
 8006242:	f100 0304 	add.w	r3, r0, #4
 8006246:	d50a      	bpl.n	800625e <_printf_i+0xce>
 8006248:	6805      	ldr	r5, [r0, #0]
 800624a:	600b      	str	r3, [r1, #0]
 800624c:	2d00      	cmp	r5, #0
 800624e:	da03      	bge.n	8006258 <_printf_i+0xc8>
 8006250:	232d      	movs	r3, #45	; 0x2d
 8006252:	426d      	negs	r5, r5
 8006254:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006258:	485e      	ldr	r0, [pc, #376]	; (80063d4 <_printf_i+0x244>)
 800625a:	230a      	movs	r3, #10
 800625c:	e019      	b.n	8006292 <_printf_i+0x102>
 800625e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006262:	6805      	ldr	r5, [r0, #0]
 8006264:	600b      	str	r3, [r1, #0]
 8006266:	bf18      	it	ne
 8006268:	b22d      	sxthne	r5, r5
 800626a:	e7ef      	b.n	800624c <_printf_i+0xbc>
 800626c:	680b      	ldr	r3, [r1, #0]
 800626e:	6825      	ldr	r5, [r4, #0]
 8006270:	1d18      	adds	r0, r3, #4
 8006272:	6008      	str	r0, [r1, #0]
 8006274:	0628      	lsls	r0, r5, #24
 8006276:	d501      	bpl.n	800627c <_printf_i+0xec>
 8006278:	681d      	ldr	r5, [r3, #0]
 800627a:	e002      	b.n	8006282 <_printf_i+0xf2>
 800627c:	0669      	lsls	r1, r5, #25
 800627e:	d5fb      	bpl.n	8006278 <_printf_i+0xe8>
 8006280:	881d      	ldrh	r5, [r3, #0]
 8006282:	4854      	ldr	r0, [pc, #336]	; (80063d4 <_printf_i+0x244>)
 8006284:	2f6f      	cmp	r7, #111	; 0x6f
 8006286:	bf0c      	ite	eq
 8006288:	2308      	moveq	r3, #8
 800628a:	230a      	movne	r3, #10
 800628c:	2100      	movs	r1, #0
 800628e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006292:	6866      	ldr	r6, [r4, #4]
 8006294:	60a6      	str	r6, [r4, #8]
 8006296:	2e00      	cmp	r6, #0
 8006298:	bfa2      	ittt	ge
 800629a:	6821      	ldrge	r1, [r4, #0]
 800629c:	f021 0104 	bicge.w	r1, r1, #4
 80062a0:	6021      	strge	r1, [r4, #0]
 80062a2:	b90d      	cbnz	r5, 80062a8 <_printf_i+0x118>
 80062a4:	2e00      	cmp	r6, #0
 80062a6:	d04d      	beq.n	8006344 <_printf_i+0x1b4>
 80062a8:	4616      	mov	r6, r2
 80062aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80062ae:	fb03 5711 	mls	r7, r3, r1, r5
 80062b2:	5dc7      	ldrb	r7, [r0, r7]
 80062b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062b8:	462f      	mov	r7, r5
 80062ba:	42bb      	cmp	r3, r7
 80062bc:	460d      	mov	r5, r1
 80062be:	d9f4      	bls.n	80062aa <_printf_i+0x11a>
 80062c0:	2b08      	cmp	r3, #8
 80062c2:	d10b      	bne.n	80062dc <_printf_i+0x14c>
 80062c4:	6823      	ldr	r3, [r4, #0]
 80062c6:	07df      	lsls	r7, r3, #31
 80062c8:	d508      	bpl.n	80062dc <_printf_i+0x14c>
 80062ca:	6923      	ldr	r3, [r4, #16]
 80062cc:	6861      	ldr	r1, [r4, #4]
 80062ce:	4299      	cmp	r1, r3
 80062d0:	bfde      	ittt	le
 80062d2:	2330      	movle	r3, #48	; 0x30
 80062d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062dc:	1b92      	subs	r2, r2, r6
 80062de:	6122      	str	r2, [r4, #16]
 80062e0:	f8cd a000 	str.w	sl, [sp]
 80062e4:	464b      	mov	r3, r9
 80062e6:	aa03      	add	r2, sp, #12
 80062e8:	4621      	mov	r1, r4
 80062ea:	4640      	mov	r0, r8
 80062ec:	f7ff fee2 	bl	80060b4 <_printf_common>
 80062f0:	3001      	adds	r0, #1
 80062f2:	d14c      	bne.n	800638e <_printf_i+0x1fe>
 80062f4:	f04f 30ff 	mov.w	r0, #4294967295
 80062f8:	b004      	add	sp, #16
 80062fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062fe:	4835      	ldr	r0, [pc, #212]	; (80063d4 <_printf_i+0x244>)
 8006300:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006304:	6823      	ldr	r3, [r4, #0]
 8006306:	680e      	ldr	r6, [r1, #0]
 8006308:	061f      	lsls	r7, r3, #24
 800630a:	f856 5b04 	ldr.w	r5, [r6], #4
 800630e:	600e      	str	r6, [r1, #0]
 8006310:	d514      	bpl.n	800633c <_printf_i+0x1ac>
 8006312:	07d9      	lsls	r1, r3, #31
 8006314:	bf44      	itt	mi
 8006316:	f043 0320 	orrmi.w	r3, r3, #32
 800631a:	6023      	strmi	r3, [r4, #0]
 800631c:	b91d      	cbnz	r5, 8006326 <_printf_i+0x196>
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	f023 0320 	bic.w	r3, r3, #32
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	2310      	movs	r3, #16
 8006328:	e7b0      	b.n	800628c <_printf_i+0xfc>
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	f043 0320 	orr.w	r3, r3, #32
 8006330:	6023      	str	r3, [r4, #0]
 8006332:	2378      	movs	r3, #120	; 0x78
 8006334:	4828      	ldr	r0, [pc, #160]	; (80063d8 <_printf_i+0x248>)
 8006336:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800633a:	e7e3      	b.n	8006304 <_printf_i+0x174>
 800633c:	065e      	lsls	r6, r3, #25
 800633e:	bf48      	it	mi
 8006340:	b2ad      	uxthmi	r5, r5
 8006342:	e7e6      	b.n	8006312 <_printf_i+0x182>
 8006344:	4616      	mov	r6, r2
 8006346:	e7bb      	b.n	80062c0 <_printf_i+0x130>
 8006348:	680b      	ldr	r3, [r1, #0]
 800634a:	6826      	ldr	r6, [r4, #0]
 800634c:	6960      	ldr	r0, [r4, #20]
 800634e:	1d1d      	adds	r5, r3, #4
 8006350:	600d      	str	r5, [r1, #0]
 8006352:	0635      	lsls	r5, r6, #24
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	d501      	bpl.n	800635c <_printf_i+0x1cc>
 8006358:	6018      	str	r0, [r3, #0]
 800635a:	e002      	b.n	8006362 <_printf_i+0x1d2>
 800635c:	0671      	lsls	r1, r6, #25
 800635e:	d5fb      	bpl.n	8006358 <_printf_i+0x1c8>
 8006360:	8018      	strh	r0, [r3, #0]
 8006362:	2300      	movs	r3, #0
 8006364:	6123      	str	r3, [r4, #16]
 8006366:	4616      	mov	r6, r2
 8006368:	e7ba      	b.n	80062e0 <_printf_i+0x150>
 800636a:	680b      	ldr	r3, [r1, #0]
 800636c:	1d1a      	adds	r2, r3, #4
 800636e:	600a      	str	r2, [r1, #0]
 8006370:	681e      	ldr	r6, [r3, #0]
 8006372:	6862      	ldr	r2, [r4, #4]
 8006374:	2100      	movs	r1, #0
 8006376:	4630      	mov	r0, r6
 8006378:	f7f9 ff3a 	bl	80001f0 <memchr>
 800637c:	b108      	cbz	r0, 8006382 <_printf_i+0x1f2>
 800637e:	1b80      	subs	r0, r0, r6
 8006380:	6060      	str	r0, [r4, #4]
 8006382:	6863      	ldr	r3, [r4, #4]
 8006384:	6123      	str	r3, [r4, #16]
 8006386:	2300      	movs	r3, #0
 8006388:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800638c:	e7a8      	b.n	80062e0 <_printf_i+0x150>
 800638e:	6923      	ldr	r3, [r4, #16]
 8006390:	4632      	mov	r2, r6
 8006392:	4649      	mov	r1, r9
 8006394:	4640      	mov	r0, r8
 8006396:	47d0      	blx	sl
 8006398:	3001      	adds	r0, #1
 800639a:	d0ab      	beq.n	80062f4 <_printf_i+0x164>
 800639c:	6823      	ldr	r3, [r4, #0]
 800639e:	079b      	lsls	r3, r3, #30
 80063a0:	d413      	bmi.n	80063ca <_printf_i+0x23a>
 80063a2:	68e0      	ldr	r0, [r4, #12]
 80063a4:	9b03      	ldr	r3, [sp, #12]
 80063a6:	4298      	cmp	r0, r3
 80063a8:	bfb8      	it	lt
 80063aa:	4618      	movlt	r0, r3
 80063ac:	e7a4      	b.n	80062f8 <_printf_i+0x168>
 80063ae:	2301      	movs	r3, #1
 80063b0:	4632      	mov	r2, r6
 80063b2:	4649      	mov	r1, r9
 80063b4:	4640      	mov	r0, r8
 80063b6:	47d0      	blx	sl
 80063b8:	3001      	adds	r0, #1
 80063ba:	d09b      	beq.n	80062f4 <_printf_i+0x164>
 80063bc:	3501      	adds	r5, #1
 80063be:	68e3      	ldr	r3, [r4, #12]
 80063c0:	9903      	ldr	r1, [sp, #12]
 80063c2:	1a5b      	subs	r3, r3, r1
 80063c4:	42ab      	cmp	r3, r5
 80063c6:	dcf2      	bgt.n	80063ae <_printf_i+0x21e>
 80063c8:	e7eb      	b.n	80063a2 <_printf_i+0x212>
 80063ca:	2500      	movs	r5, #0
 80063cc:	f104 0619 	add.w	r6, r4, #25
 80063d0:	e7f5      	b.n	80063be <_printf_i+0x22e>
 80063d2:	bf00      	nop
 80063d4:	08008ac2 	.word	0x08008ac2
 80063d8:	08008ad3 	.word	0x08008ad3

080063dc <_sbrk_r>:
 80063dc:	b538      	push	{r3, r4, r5, lr}
 80063de:	4d06      	ldr	r5, [pc, #24]	; (80063f8 <_sbrk_r+0x1c>)
 80063e0:	2300      	movs	r3, #0
 80063e2:	4604      	mov	r4, r0
 80063e4:	4608      	mov	r0, r1
 80063e6:	602b      	str	r3, [r5, #0]
 80063e8:	f7fb fbde 	bl	8001ba8 <_sbrk>
 80063ec:	1c43      	adds	r3, r0, #1
 80063ee:	d102      	bne.n	80063f6 <_sbrk_r+0x1a>
 80063f0:	682b      	ldr	r3, [r5, #0]
 80063f2:	b103      	cbz	r3, 80063f6 <_sbrk_r+0x1a>
 80063f4:	6023      	str	r3, [r4, #0]
 80063f6:	bd38      	pop	{r3, r4, r5, pc}
 80063f8:	2000037c 	.word	0x2000037c

080063fc <siprintf>:
 80063fc:	b40e      	push	{r1, r2, r3}
 80063fe:	b500      	push	{lr}
 8006400:	b09c      	sub	sp, #112	; 0x70
 8006402:	ab1d      	add	r3, sp, #116	; 0x74
 8006404:	9002      	str	r0, [sp, #8]
 8006406:	9006      	str	r0, [sp, #24]
 8006408:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800640c:	4809      	ldr	r0, [pc, #36]	; (8006434 <siprintf+0x38>)
 800640e:	9107      	str	r1, [sp, #28]
 8006410:	9104      	str	r1, [sp, #16]
 8006412:	4909      	ldr	r1, [pc, #36]	; (8006438 <siprintf+0x3c>)
 8006414:	f853 2b04 	ldr.w	r2, [r3], #4
 8006418:	9105      	str	r1, [sp, #20]
 800641a:	6800      	ldr	r0, [r0, #0]
 800641c:	9301      	str	r3, [sp, #4]
 800641e:	a902      	add	r1, sp, #8
 8006420:	f001 fa7e 	bl	8007920 <_svfiprintf_r>
 8006424:	9b02      	ldr	r3, [sp, #8]
 8006426:	2200      	movs	r2, #0
 8006428:	701a      	strb	r2, [r3, #0]
 800642a:	b01c      	add	sp, #112	; 0x70
 800642c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006430:	b003      	add	sp, #12
 8006432:	4770      	bx	lr
 8006434:	2000000c 	.word	0x2000000c
 8006438:	ffff0208 	.word	0xffff0208

0800643c <quorem>:
 800643c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006440:	6903      	ldr	r3, [r0, #16]
 8006442:	690c      	ldr	r4, [r1, #16]
 8006444:	42a3      	cmp	r3, r4
 8006446:	4607      	mov	r7, r0
 8006448:	f2c0 8081 	blt.w	800654e <quorem+0x112>
 800644c:	3c01      	subs	r4, #1
 800644e:	f101 0814 	add.w	r8, r1, #20
 8006452:	f100 0514 	add.w	r5, r0, #20
 8006456:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800645a:	9301      	str	r3, [sp, #4]
 800645c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006460:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006464:	3301      	adds	r3, #1
 8006466:	429a      	cmp	r2, r3
 8006468:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800646c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006470:	fbb2 f6f3 	udiv	r6, r2, r3
 8006474:	d331      	bcc.n	80064da <quorem+0x9e>
 8006476:	f04f 0e00 	mov.w	lr, #0
 800647a:	4640      	mov	r0, r8
 800647c:	46ac      	mov	ip, r5
 800647e:	46f2      	mov	sl, lr
 8006480:	f850 2b04 	ldr.w	r2, [r0], #4
 8006484:	b293      	uxth	r3, r2
 8006486:	fb06 e303 	mla	r3, r6, r3, lr
 800648a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800648e:	b29b      	uxth	r3, r3
 8006490:	ebaa 0303 	sub.w	r3, sl, r3
 8006494:	0c12      	lsrs	r2, r2, #16
 8006496:	f8dc a000 	ldr.w	sl, [ip]
 800649a:	fb06 e202 	mla	r2, r6, r2, lr
 800649e:	fa13 f38a 	uxtah	r3, r3, sl
 80064a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80064a6:	fa1f fa82 	uxth.w	sl, r2
 80064aa:	f8dc 2000 	ldr.w	r2, [ip]
 80064ae:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80064b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064bc:	4581      	cmp	r9, r0
 80064be:	f84c 3b04 	str.w	r3, [ip], #4
 80064c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80064c6:	d2db      	bcs.n	8006480 <quorem+0x44>
 80064c8:	f855 300b 	ldr.w	r3, [r5, fp]
 80064cc:	b92b      	cbnz	r3, 80064da <quorem+0x9e>
 80064ce:	9b01      	ldr	r3, [sp, #4]
 80064d0:	3b04      	subs	r3, #4
 80064d2:	429d      	cmp	r5, r3
 80064d4:	461a      	mov	r2, r3
 80064d6:	d32e      	bcc.n	8006536 <quorem+0xfa>
 80064d8:	613c      	str	r4, [r7, #16]
 80064da:	4638      	mov	r0, r7
 80064dc:	f001 f8b6 	bl	800764c <__mcmp>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	db24      	blt.n	800652e <quorem+0xf2>
 80064e4:	3601      	adds	r6, #1
 80064e6:	4628      	mov	r0, r5
 80064e8:	f04f 0c00 	mov.w	ip, #0
 80064ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80064f0:	f8d0 e000 	ldr.w	lr, [r0]
 80064f4:	b293      	uxth	r3, r2
 80064f6:	ebac 0303 	sub.w	r3, ip, r3
 80064fa:	0c12      	lsrs	r2, r2, #16
 80064fc:	fa13 f38e 	uxtah	r3, r3, lr
 8006500:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006504:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006508:	b29b      	uxth	r3, r3
 800650a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800650e:	45c1      	cmp	r9, r8
 8006510:	f840 3b04 	str.w	r3, [r0], #4
 8006514:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006518:	d2e8      	bcs.n	80064ec <quorem+0xb0>
 800651a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800651e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006522:	b922      	cbnz	r2, 800652e <quorem+0xf2>
 8006524:	3b04      	subs	r3, #4
 8006526:	429d      	cmp	r5, r3
 8006528:	461a      	mov	r2, r3
 800652a:	d30a      	bcc.n	8006542 <quorem+0x106>
 800652c:	613c      	str	r4, [r7, #16]
 800652e:	4630      	mov	r0, r6
 8006530:	b003      	add	sp, #12
 8006532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006536:	6812      	ldr	r2, [r2, #0]
 8006538:	3b04      	subs	r3, #4
 800653a:	2a00      	cmp	r2, #0
 800653c:	d1cc      	bne.n	80064d8 <quorem+0x9c>
 800653e:	3c01      	subs	r4, #1
 8006540:	e7c7      	b.n	80064d2 <quorem+0x96>
 8006542:	6812      	ldr	r2, [r2, #0]
 8006544:	3b04      	subs	r3, #4
 8006546:	2a00      	cmp	r2, #0
 8006548:	d1f0      	bne.n	800652c <quorem+0xf0>
 800654a:	3c01      	subs	r4, #1
 800654c:	e7eb      	b.n	8006526 <quorem+0xea>
 800654e:	2000      	movs	r0, #0
 8006550:	e7ee      	b.n	8006530 <quorem+0xf4>
 8006552:	0000      	movs	r0, r0
 8006554:	0000      	movs	r0, r0
	...

08006558 <_dtoa_r>:
 8006558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800655c:	ed2d 8b02 	vpush	{d8}
 8006560:	ec57 6b10 	vmov	r6, r7, d0
 8006564:	b095      	sub	sp, #84	; 0x54
 8006566:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006568:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800656c:	9105      	str	r1, [sp, #20]
 800656e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006572:	4604      	mov	r4, r0
 8006574:	9209      	str	r2, [sp, #36]	; 0x24
 8006576:	930f      	str	r3, [sp, #60]	; 0x3c
 8006578:	b975      	cbnz	r5, 8006598 <_dtoa_r+0x40>
 800657a:	2010      	movs	r0, #16
 800657c:	f7ff f9fc 	bl	8005978 <malloc>
 8006580:	4602      	mov	r2, r0
 8006582:	6260      	str	r0, [r4, #36]	; 0x24
 8006584:	b920      	cbnz	r0, 8006590 <_dtoa_r+0x38>
 8006586:	4bb2      	ldr	r3, [pc, #712]	; (8006850 <_dtoa_r+0x2f8>)
 8006588:	21ea      	movs	r1, #234	; 0xea
 800658a:	48b2      	ldr	r0, [pc, #712]	; (8006854 <_dtoa_r+0x2fc>)
 800658c:	f001 fac8 	bl	8007b20 <__assert_func>
 8006590:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006594:	6005      	str	r5, [r0, #0]
 8006596:	60c5      	str	r5, [r0, #12]
 8006598:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800659a:	6819      	ldr	r1, [r3, #0]
 800659c:	b151      	cbz	r1, 80065b4 <_dtoa_r+0x5c>
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	604a      	str	r2, [r1, #4]
 80065a2:	2301      	movs	r3, #1
 80065a4:	4093      	lsls	r3, r2
 80065a6:	608b      	str	r3, [r1, #8]
 80065a8:	4620      	mov	r0, r4
 80065aa:	f000 fe11 	bl	80071d0 <_Bfree>
 80065ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065b0:	2200      	movs	r2, #0
 80065b2:	601a      	str	r2, [r3, #0]
 80065b4:	1e3b      	subs	r3, r7, #0
 80065b6:	bfb9      	ittee	lt
 80065b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80065bc:	9303      	strlt	r3, [sp, #12]
 80065be:	2300      	movge	r3, #0
 80065c0:	f8c8 3000 	strge.w	r3, [r8]
 80065c4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80065c8:	4ba3      	ldr	r3, [pc, #652]	; (8006858 <_dtoa_r+0x300>)
 80065ca:	bfbc      	itt	lt
 80065cc:	2201      	movlt	r2, #1
 80065ce:	f8c8 2000 	strlt.w	r2, [r8]
 80065d2:	ea33 0309 	bics.w	r3, r3, r9
 80065d6:	d11b      	bne.n	8006610 <_dtoa_r+0xb8>
 80065d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80065da:	f242 730f 	movw	r3, #9999	; 0x270f
 80065de:	6013      	str	r3, [r2, #0]
 80065e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80065e4:	4333      	orrs	r3, r6
 80065e6:	f000 857a 	beq.w	80070de <_dtoa_r+0xb86>
 80065ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065ec:	b963      	cbnz	r3, 8006608 <_dtoa_r+0xb0>
 80065ee:	4b9b      	ldr	r3, [pc, #620]	; (800685c <_dtoa_r+0x304>)
 80065f0:	e024      	b.n	800663c <_dtoa_r+0xe4>
 80065f2:	4b9b      	ldr	r3, [pc, #620]	; (8006860 <_dtoa_r+0x308>)
 80065f4:	9300      	str	r3, [sp, #0]
 80065f6:	3308      	adds	r3, #8
 80065f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80065fa:	6013      	str	r3, [r2, #0]
 80065fc:	9800      	ldr	r0, [sp, #0]
 80065fe:	b015      	add	sp, #84	; 0x54
 8006600:	ecbd 8b02 	vpop	{d8}
 8006604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006608:	4b94      	ldr	r3, [pc, #592]	; (800685c <_dtoa_r+0x304>)
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	3303      	adds	r3, #3
 800660e:	e7f3      	b.n	80065f8 <_dtoa_r+0xa0>
 8006610:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006614:	2200      	movs	r2, #0
 8006616:	ec51 0b17 	vmov	r0, r1, d7
 800661a:	2300      	movs	r3, #0
 800661c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006620:	f7fa fa5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006624:	4680      	mov	r8, r0
 8006626:	b158      	cbz	r0, 8006640 <_dtoa_r+0xe8>
 8006628:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800662a:	2301      	movs	r3, #1
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006630:	2b00      	cmp	r3, #0
 8006632:	f000 8551 	beq.w	80070d8 <_dtoa_r+0xb80>
 8006636:	488b      	ldr	r0, [pc, #556]	; (8006864 <_dtoa_r+0x30c>)
 8006638:	6018      	str	r0, [r3, #0]
 800663a:	1e43      	subs	r3, r0, #1
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	e7dd      	b.n	80065fc <_dtoa_r+0xa4>
 8006640:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006644:	aa12      	add	r2, sp, #72	; 0x48
 8006646:	a913      	add	r1, sp, #76	; 0x4c
 8006648:	4620      	mov	r0, r4
 800664a:	f001 f8a3 	bl	8007794 <__d2b>
 800664e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006652:	4683      	mov	fp, r0
 8006654:	2d00      	cmp	r5, #0
 8006656:	d07c      	beq.n	8006752 <_dtoa_r+0x1fa>
 8006658:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800665a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800665e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006662:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006666:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800666a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800666e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006672:	4b7d      	ldr	r3, [pc, #500]	; (8006868 <_dtoa_r+0x310>)
 8006674:	2200      	movs	r2, #0
 8006676:	4630      	mov	r0, r6
 8006678:	4639      	mov	r1, r7
 800667a:	f7f9 fe0d 	bl	8000298 <__aeabi_dsub>
 800667e:	a36e      	add	r3, pc, #440	; (adr r3, 8006838 <_dtoa_r+0x2e0>)
 8006680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006684:	f7f9 ffc0 	bl	8000608 <__aeabi_dmul>
 8006688:	a36d      	add	r3, pc, #436	; (adr r3, 8006840 <_dtoa_r+0x2e8>)
 800668a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668e:	f7f9 fe05 	bl	800029c <__adddf3>
 8006692:	4606      	mov	r6, r0
 8006694:	4628      	mov	r0, r5
 8006696:	460f      	mov	r7, r1
 8006698:	f7f9 ff4c 	bl	8000534 <__aeabi_i2d>
 800669c:	a36a      	add	r3, pc, #424	; (adr r3, 8006848 <_dtoa_r+0x2f0>)
 800669e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a2:	f7f9 ffb1 	bl	8000608 <__aeabi_dmul>
 80066a6:	4602      	mov	r2, r0
 80066a8:	460b      	mov	r3, r1
 80066aa:	4630      	mov	r0, r6
 80066ac:	4639      	mov	r1, r7
 80066ae:	f7f9 fdf5 	bl	800029c <__adddf3>
 80066b2:	4606      	mov	r6, r0
 80066b4:	460f      	mov	r7, r1
 80066b6:	f7fa fa57 	bl	8000b68 <__aeabi_d2iz>
 80066ba:	2200      	movs	r2, #0
 80066bc:	4682      	mov	sl, r0
 80066be:	2300      	movs	r3, #0
 80066c0:	4630      	mov	r0, r6
 80066c2:	4639      	mov	r1, r7
 80066c4:	f7fa fa12 	bl	8000aec <__aeabi_dcmplt>
 80066c8:	b148      	cbz	r0, 80066de <_dtoa_r+0x186>
 80066ca:	4650      	mov	r0, sl
 80066cc:	f7f9 ff32 	bl	8000534 <__aeabi_i2d>
 80066d0:	4632      	mov	r2, r6
 80066d2:	463b      	mov	r3, r7
 80066d4:	f7fa fa00 	bl	8000ad8 <__aeabi_dcmpeq>
 80066d8:	b908      	cbnz	r0, 80066de <_dtoa_r+0x186>
 80066da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80066de:	f1ba 0f16 	cmp.w	sl, #22
 80066e2:	d854      	bhi.n	800678e <_dtoa_r+0x236>
 80066e4:	4b61      	ldr	r3, [pc, #388]	; (800686c <_dtoa_r+0x314>)
 80066e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80066ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80066f2:	f7fa f9fb 	bl	8000aec <__aeabi_dcmplt>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d04b      	beq.n	8006792 <_dtoa_r+0x23a>
 80066fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80066fe:	2300      	movs	r3, #0
 8006700:	930e      	str	r3, [sp, #56]	; 0x38
 8006702:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006704:	1b5d      	subs	r5, r3, r5
 8006706:	1e6b      	subs	r3, r5, #1
 8006708:	9304      	str	r3, [sp, #16]
 800670a:	bf43      	ittte	mi
 800670c:	2300      	movmi	r3, #0
 800670e:	f1c5 0801 	rsbmi	r8, r5, #1
 8006712:	9304      	strmi	r3, [sp, #16]
 8006714:	f04f 0800 	movpl.w	r8, #0
 8006718:	f1ba 0f00 	cmp.w	sl, #0
 800671c:	db3b      	blt.n	8006796 <_dtoa_r+0x23e>
 800671e:	9b04      	ldr	r3, [sp, #16]
 8006720:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006724:	4453      	add	r3, sl
 8006726:	9304      	str	r3, [sp, #16]
 8006728:	2300      	movs	r3, #0
 800672a:	9306      	str	r3, [sp, #24]
 800672c:	9b05      	ldr	r3, [sp, #20]
 800672e:	2b09      	cmp	r3, #9
 8006730:	d869      	bhi.n	8006806 <_dtoa_r+0x2ae>
 8006732:	2b05      	cmp	r3, #5
 8006734:	bfc4      	itt	gt
 8006736:	3b04      	subgt	r3, #4
 8006738:	9305      	strgt	r3, [sp, #20]
 800673a:	9b05      	ldr	r3, [sp, #20]
 800673c:	f1a3 0302 	sub.w	r3, r3, #2
 8006740:	bfcc      	ite	gt
 8006742:	2500      	movgt	r5, #0
 8006744:	2501      	movle	r5, #1
 8006746:	2b03      	cmp	r3, #3
 8006748:	d869      	bhi.n	800681e <_dtoa_r+0x2c6>
 800674a:	e8df f003 	tbb	[pc, r3]
 800674e:	4e2c      	.short	0x4e2c
 8006750:	5a4c      	.short	0x5a4c
 8006752:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006756:	441d      	add	r5, r3
 8006758:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800675c:	2b20      	cmp	r3, #32
 800675e:	bfc1      	itttt	gt
 8006760:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006764:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006768:	fa09 f303 	lslgt.w	r3, r9, r3
 800676c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006770:	bfda      	itte	le
 8006772:	f1c3 0320 	rsble	r3, r3, #32
 8006776:	fa06 f003 	lslle.w	r0, r6, r3
 800677a:	4318      	orrgt	r0, r3
 800677c:	f7f9 feca 	bl	8000514 <__aeabi_ui2d>
 8006780:	2301      	movs	r3, #1
 8006782:	4606      	mov	r6, r0
 8006784:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006788:	3d01      	subs	r5, #1
 800678a:	9310      	str	r3, [sp, #64]	; 0x40
 800678c:	e771      	b.n	8006672 <_dtoa_r+0x11a>
 800678e:	2301      	movs	r3, #1
 8006790:	e7b6      	b.n	8006700 <_dtoa_r+0x1a8>
 8006792:	900e      	str	r0, [sp, #56]	; 0x38
 8006794:	e7b5      	b.n	8006702 <_dtoa_r+0x1aa>
 8006796:	f1ca 0300 	rsb	r3, sl, #0
 800679a:	9306      	str	r3, [sp, #24]
 800679c:	2300      	movs	r3, #0
 800679e:	eba8 080a 	sub.w	r8, r8, sl
 80067a2:	930d      	str	r3, [sp, #52]	; 0x34
 80067a4:	e7c2      	b.n	800672c <_dtoa_r+0x1d4>
 80067a6:	2300      	movs	r3, #0
 80067a8:	9308      	str	r3, [sp, #32]
 80067aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	dc39      	bgt.n	8006824 <_dtoa_r+0x2cc>
 80067b0:	f04f 0901 	mov.w	r9, #1
 80067b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80067b8:	464b      	mov	r3, r9
 80067ba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80067be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80067c0:	2200      	movs	r2, #0
 80067c2:	6042      	str	r2, [r0, #4]
 80067c4:	2204      	movs	r2, #4
 80067c6:	f102 0614 	add.w	r6, r2, #20
 80067ca:	429e      	cmp	r6, r3
 80067cc:	6841      	ldr	r1, [r0, #4]
 80067ce:	d92f      	bls.n	8006830 <_dtoa_r+0x2d8>
 80067d0:	4620      	mov	r0, r4
 80067d2:	f000 fcbd 	bl	8007150 <_Balloc>
 80067d6:	9000      	str	r0, [sp, #0]
 80067d8:	2800      	cmp	r0, #0
 80067da:	d14b      	bne.n	8006874 <_dtoa_r+0x31c>
 80067dc:	4b24      	ldr	r3, [pc, #144]	; (8006870 <_dtoa_r+0x318>)
 80067de:	4602      	mov	r2, r0
 80067e0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80067e4:	e6d1      	b.n	800658a <_dtoa_r+0x32>
 80067e6:	2301      	movs	r3, #1
 80067e8:	e7de      	b.n	80067a8 <_dtoa_r+0x250>
 80067ea:	2300      	movs	r3, #0
 80067ec:	9308      	str	r3, [sp, #32]
 80067ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067f0:	eb0a 0903 	add.w	r9, sl, r3
 80067f4:	f109 0301 	add.w	r3, r9, #1
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	9301      	str	r3, [sp, #4]
 80067fc:	bfb8      	it	lt
 80067fe:	2301      	movlt	r3, #1
 8006800:	e7dd      	b.n	80067be <_dtoa_r+0x266>
 8006802:	2301      	movs	r3, #1
 8006804:	e7f2      	b.n	80067ec <_dtoa_r+0x294>
 8006806:	2501      	movs	r5, #1
 8006808:	2300      	movs	r3, #0
 800680a:	9305      	str	r3, [sp, #20]
 800680c:	9508      	str	r5, [sp, #32]
 800680e:	f04f 39ff 	mov.w	r9, #4294967295
 8006812:	2200      	movs	r2, #0
 8006814:	f8cd 9004 	str.w	r9, [sp, #4]
 8006818:	2312      	movs	r3, #18
 800681a:	9209      	str	r2, [sp, #36]	; 0x24
 800681c:	e7cf      	b.n	80067be <_dtoa_r+0x266>
 800681e:	2301      	movs	r3, #1
 8006820:	9308      	str	r3, [sp, #32]
 8006822:	e7f4      	b.n	800680e <_dtoa_r+0x2b6>
 8006824:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006828:	f8cd 9004 	str.w	r9, [sp, #4]
 800682c:	464b      	mov	r3, r9
 800682e:	e7c6      	b.n	80067be <_dtoa_r+0x266>
 8006830:	3101      	adds	r1, #1
 8006832:	6041      	str	r1, [r0, #4]
 8006834:	0052      	lsls	r2, r2, #1
 8006836:	e7c6      	b.n	80067c6 <_dtoa_r+0x26e>
 8006838:	636f4361 	.word	0x636f4361
 800683c:	3fd287a7 	.word	0x3fd287a7
 8006840:	8b60c8b3 	.word	0x8b60c8b3
 8006844:	3fc68a28 	.word	0x3fc68a28
 8006848:	509f79fb 	.word	0x509f79fb
 800684c:	3fd34413 	.word	0x3fd34413
 8006850:	08008af1 	.word	0x08008af1
 8006854:	08008b08 	.word	0x08008b08
 8006858:	7ff00000 	.word	0x7ff00000
 800685c:	08008aed 	.word	0x08008aed
 8006860:	08008ae4 	.word	0x08008ae4
 8006864:	08008ac1 	.word	0x08008ac1
 8006868:	3ff80000 	.word	0x3ff80000
 800686c:	08008c00 	.word	0x08008c00
 8006870:	08008b67 	.word	0x08008b67
 8006874:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006876:	9a00      	ldr	r2, [sp, #0]
 8006878:	601a      	str	r2, [r3, #0]
 800687a:	9b01      	ldr	r3, [sp, #4]
 800687c:	2b0e      	cmp	r3, #14
 800687e:	f200 80ad 	bhi.w	80069dc <_dtoa_r+0x484>
 8006882:	2d00      	cmp	r5, #0
 8006884:	f000 80aa 	beq.w	80069dc <_dtoa_r+0x484>
 8006888:	f1ba 0f00 	cmp.w	sl, #0
 800688c:	dd36      	ble.n	80068fc <_dtoa_r+0x3a4>
 800688e:	4ac3      	ldr	r2, [pc, #780]	; (8006b9c <_dtoa_r+0x644>)
 8006890:	f00a 030f 	and.w	r3, sl, #15
 8006894:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006898:	ed93 7b00 	vldr	d7, [r3]
 800689c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80068a0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80068a4:	eeb0 8a47 	vmov.f32	s16, s14
 80068a8:	eef0 8a67 	vmov.f32	s17, s15
 80068ac:	d016      	beq.n	80068dc <_dtoa_r+0x384>
 80068ae:	4bbc      	ldr	r3, [pc, #752]	; (8006ba0 <_dtoa_r+0x648>)
 80068b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80068b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80068b8:	f7f9 ffd0 	bl	800085c <__aeabi_ddiv>
 80068bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068c0:	f007 070f 	and.w	r7, r7, #15
 80068c4:	2503      	movs	r5, #3
 80068c6:	4eb6      	ldr	r6, [pc, #728]	; (8006ba0 <_dtoa_r+0x648>)
 80068c8:	b957      	cbnz	r7, 80068e0 <_dtoa_r+0x388>
 80068ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068ce:	ec53 2b18 	vmov	r2, r3, d8
 80068d2:	f7f9 ffc3 	bl	800085c <__aeabi_ddiv>
 80068d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068da:	e029      	b.n	8006930 <_dtoa_r+0x3d8>
 80068dc:	2502      	movs	r5, #2
 80068de:	e7f2      	b.n	80068c6 <_dtoa_r+0x36e>
 80068e0:	07f9      	lsls	r1, r7, #31
 80068e2:	d508      	bpl.n	80068f6 <_dtoa_r+0x39e>
 80068e4:	ec51 0b18 	vmov	r0, r1, d8
 80068e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80068ec:	f7f9 fe8c 	bl	8000608 <__aeabi_dmul>
 80068f0:	ec41 0b18 	vmov	d8, r0, r1
 80068f4:	3501      	adds	r5, #1
 80068f6:	107f      	asrs	r7, r7, #1
 80068f8:	3608      	adds	r6, #8
 80068fa:	e7e5      	b.n	80068c8 <_dtoa_r+0x370>
 80068fc:	f000 80a6 	beq.w	8006a4c <_dtoa_r+0x4f4>
 8006900:	f1ca 0600 	rsb	r6, sl, #0
 8006904:	4ba5      	ldr	r3, [pc, #660]	; (8006b9c <_dtoa_r+0x644>)
 8006906:	4fa6      	ldr	r7, [pc, #664]	; (8006ba0 <_dtoa_r+0x648>)
 8006908:	f006 020f 	and.w	r2, r6, #15
 800690c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006914:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006918:	f7f9 fe76 	bl	8000608 <__aeabi_dmul>
 800691c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006920:	1136      	asrs	r6, r6, #4
 8006922:	2300      	movs	r3, #0
 8006924:	2502      	movs	r5, #2
 8006926:	2e00      	cmp	r6, #0
 8006928:	f040 8085 	bne.w	8006a36 <_dtoa_r+0x4de>
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1d2      	bne.n	80068d6 <_dtoa_r+0x37e>
 8006930:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006932:	2b00      	cmp	r3, #0
 8006934:	f000 808c 	beq.w	8006a50 <_dtoa_r+0x4f8>
 8006938:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800693c:	4b99      	ldr	r3, [pc, #612]	; (8006ba4 <_dtoa_r+0x64c>)
 800693e:	2200      	movs	r2, #0
 8006940:	4630      	mov	r0, r6
 8006942:	4639      	mov	r1, r7
 8006944:	f7fa f8d2 	bl	8000aec <__aeabi_dcmplt>
 8006948:	2800      	cmp	r0, #0
 800694a:	f000 8081 	beq.w	8006a50 <_dtoa_r+0x4f8>
 800694e:	9b01      	ldr	r3, [sp, #4]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d07d      	beq.n	8006a50 <_dtoa_r+0x4f8>
 8006954:	f1b9 0f00 	cmp.w	r9, #0
 8006958:	dd3c      	ble.n	80069d4 <_dtoa_r+0x47c>
 800695a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800695e:	9307      	str	r3, [sp, #28]
 8006960:	2200      	movs	r2, #0
 8006962:	4b91      	ldr	r3, [pc, #580]	; (8006ba8 <_dtoa_r+0x650>)
 8006964:	4630      	mov	r0, r6
 8006966:	4639      	mov	r1, r7
 8006968:	f7f9 fe4e 	bl	8000608 <__aeabi_dmul>
 800696c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006970:	3501      	adds	r5, #1
 8006972:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006976:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800697a:	4628      	mov	r0, r5
 800697c:	f7f9 fdda 	bl	8000534 <__aeabi_i2d>
 8006980:	4632      	mov	r2, r6
 8006982:	463b      	mov	r3, r7
 8006984:	f7f9 fe40 	bl	8000608 <__aeabi_dmul>
 8006988:	4b88      	ldr	r3, [pc, #544]	; (8006bac <_dtoa_r+0x654>)
 800698a:	2200      	movs	r2, #0
 800698c:	f7f9 fc86 	bl	800029c <__adddf3>
 8006990:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006994:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006998:	9303      	str	r3, [sp, #12]
 800699a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800699c:	2b00      	cmp	r3, #0
 800699e:	d15c      	bne.n	8006a5a <_dtoa_r+0x502>
 80069a0:	4b83      	ldr	r3, [pc, #524]	; (8006bb0 <_dtoa_r+0x658>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	4630      	mov	r0, r6
 80069a6:	4639      	mov	r1, r7
 80069a8:	f7f9 fc76 	bl	8000298 <__aeabi_dsub>
 80069ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069b0:	4606      	mov	r6, r0
 80069b2:	460f      	mov	r7, r1
 80069b4:	f7fa f8b8 	bl	8000b28 <__aeabi_dcmpgt>
 80069b8:	2800      	cmp	r0, #0
 80069ba:	f040 8296 	bne.w	8006eea <_dtoa_r+0x992>
 80069be:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80069c2:	4630      	mov	r0, r6
 80069c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80069c8:	4639      	mov	r1, r7
 80069ca:	f7fa f88f 	bl	8000aec <__aeabi_dcmplt>
 80069ce:	2800      	cmp	r0, #0
 80069d0:	f040 8288 	bne.w	8006ee4 <_dtoa_r+0x98c>
 80069d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80069d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80069dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f2c0 8158 	blt.w	8006c94 <_dtoa_r+0x73c>
 80069e4:	f1ba 0f0e 	cmp.w	sl, #14
 80069e8:	f300 8154 	bgt.w	8006c94 <_dtoa_r+0x73c>
 80069ec:	4b6b      	ldr	r3, [pc, #428]	; (8006b9c <_dtoa_r+0x644>)
 80069ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80069f2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	f280 80e3 	bge.w	8006bc4 <_dtoa_r+0x66c>
 80069fe:	9b01      	ldr	r3, [sp, #4]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	f300 80df 	bgt.w	8006bc4 <_dtoa_r+0x66c>
 8006a06:	f040 826d 	bne.w	8006ee4 <_dtoa_r+0x98c>
 8006a0a:	4b69      	ldr	r3, [pc, #420]	; (8006bb0 <_dtoa_r+0x658>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	4640      	mov	r0, r8
 8006a10:	4649      	mov	r1, r9
 8006a12:	f7f9 fdf9 	bl	8000608 <__aeabi_dmul>
 8006a16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a1a:	f7fa f87b 	bl	8000b14 <__aeabi_dcmpge>
 8006a1e:	9e01      	ldr	r6, [sp, #4]
 8006a20:	4637      	mov	r7, r6
 8006a22:	2800      	cmp	r0, #0
 8006a24:	f040 8243 	bne.w	8006eae <_dtoa_r+0x956>
 8006a28:	9d00      	ldr	r5, [sp, #0]
 8006a2a:	2331      	movs	r3, #49	; 0x31
 8006a2c:	f805 3b01 	strb.w	r3, [r5], #1
 8006a30:	f10a 0a01 	add.w	sl, sl, #1
 8006a34:	e23f      	b.n	8006eb6 <_dtoa_r+0x95e>
 8006a36:	07f2      	lsls	r2, r6, #31
 8006a38:	d505      	bpl.n	8006a46 <_dtoa_r+0x4ee>
 8006a3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a3e:	f7f9 fde3 	bl	8000608 <__aeabi_dmul>
 8006a42:	3501      	adds	r5, #1
 8006a44:	2301      	movs	r3, #1
 8006a46:	1076      	asrs	r6, r6, #1
 8006a48:	3708      	adds	r7, #8
 8006a4a:	e76c      	b.n	8006926 <_dtoa_r+0x3ce>
 8006a4c:	2502      	movs	r5, #2
 8006a4e:	e76f      	b.n	8006930 <_dtoa_r+0x3d8>
 8006a50:	9b01      	ldr	r3, [sp, #4]
 8006a52:	f8cd a01c 	str.w	sl, [sp, #28]
 8006a56:	930c      	str	r3, [sp, #48]	; 0x30
 8006a58:	e78d      	b.n	8006976 <_dtoa_r+0x41e>
 8006a5a:	9900      	ldr	r1, [sp, #0]
 8006a5c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006a5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a60:	4b4e      	ldr	r3, [pc, #312]	; (8006b9c <_dtoa_r+0x644>)
 8006a62:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a66:	4401      	add	r1, r0
 8006a68:	9102      	str	r1, [sp, #8]
 8006a6a:	9908      	ldr	r1, [sp, #32]
 8006a6c:	eeb0 8a47 	vmov.f32	s16, s14
 8006a70:	eef0 8a67 	vmov.f32	s17, s15
 8006a74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a7c:	2900      	cmp	r1, #0
 8006a7e:	d045      	beq.n	8006b0c <_dtoa_r+0x5b4>
 8006a80:	494c      	ldr	r1, [pc, #304]	; (8006bb4 <_dtoa_r+0x65c>)
 8006a82:	2000      	movs	r0, #0
 8006a84:	f7f9 feea 	bl	800085c <__aeabi_ddiv>
 8006a88:	ec53 2b18 	vmov	r2, r3, d8
 8006a8c:	f7f9 fc04 	bl	8000298 <__aeabi_dsub>
 8006a90:	9d00      	ldr	r5, [sp, #0]
 8006a92:	ec41 0b18 	vmov	d8, r0, r1
 8006a96:	4639      	mov	r1, r7
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f7fa f865 	bl	8000b68 <__aeabi_d2iz>
 8006a9e:	900c      	str	r0, [sp, #48]	; 0x30
 8006aa0:	f7f9 fd48 	bl	8000534 <__aeabi_i2d>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	4639      	mov	r1, r7
 8006aac:	f7f9 fbf4 	bl	8000298 <__aeabi_dsub>
 8006ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ab2:	3330      	adds	r3, #48	; 0x30
 8006ab4:	f805 3b01 	strb.w	r3, [r5], #1
 8006ab8:	ec53 2b18 	vmov	r2, r3, d8
 8006abc:	4606      	mov	r6, r0
 8006abe:	460f      	mov	r7, r1
 8006ac0:	f7fa f814 	bl	8000aec <__aeabi_dcmplt>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	d165      	bne.n	8006b94 <_dtoa_r+0x63c>
 8006ac8:	4632      	mov	r2, r6
 8006aca:	463b      	mov	r3, r7
 8006acc:	4935      	ldr	r1, [pc, #212]	; (8006ba4 <_dtoa_r+0x64c>)
 8006ace:	2000      	movs	r0, #0
 8006ad0:	f7f9 fbe2 	bl	8000298 <__aeabi_dsub>
 8006ad4:	ec53 2b18 	vmov	r2, r3, d8
 8006ad8:	f7fa f808 	bl	8000aec <__aeabi_dcmplt>
 8006adc:	2800      	cmp	r0, #0
 8006ade:	f040 80b9 	bne.w	8006c54 <_dtoa_r+0x6fc>
 8006ae2:	9b02      	ldr	r3, [sp, #8]
 8006ae4:	429d      	cmp	r5, r3
 8006ae6:	f43f af75 	beq.w	80069d4 <_dtoa_r+0x47c>
 8006aea:	4b2f      	ldr	r3, [pc, #188]	; (8006ba8 <_dtoa_r+0x650>)
 8006aec:	ec51 0b18 	vmov	r0, r1, d8
 8006af0:	2200      	movs	r2, #0
 8006af2:	f7f9 fd89 	bl	8000608 <__aeabi_dmul>
 8006af6:	4b2c      	ldr	r3, [pc, #176]	; (8006ba8 <_dtoa_r+0x650>)
 8006af8:	ec41 0b18 	vmov	d8, r0, r1
 8006afc:	2200      	movs	r2, #0
 8006afe:	4630      	mov	r0, r6
 8006b00:	4639      	mov	r1, r7
 8006b02:	f7f9 fd81 	bl	8000608 <__aeabi_dmul>
 8006b06:	4606      	mov	r6, r0
 8006b08:	460f      	mov	r7, r1
 8006b0a:	e7c4      	b.n	8006a96 <_dtoa_r+0x53e>
 8006b0c:	ec51 0b17 	vmov	r0, r1, d7
 8006b10:	f7f9 fd7a 	bl	8000608 <__aeabi_dmul>
 8006b14:	9b02      	ldr	r3, [sp, #8]
 8006b16:	9d00      	ldr	r5, [sp, #0]
 8006b18:	930c      	str	r3, [sp, #48]	; 0x30
 8006b1a:	ec41 0b18 	vmov	d8, r0, r1
 8006b1e:	4639      	mov	r1, r7
 8006b20:	4630      	mov	r0, r6
 8006b22:	f7fa f821 	bl	8000b68 <__aeabi_d2iz>
 8006b26:	9011      	str	r0, [sp, #68]	; 0x44
 8006b28:	f7f9 fd04 	bl	8000534 <__aeabi_i2d>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	460b      	mov	r3, r1
 8006b30:	4630      	mov	r0, r6
 8006b32:	4639      	mov	r1, r7
 8006b34:	f7f9 fbb0 	bl	8000298 <__aeabi_dsub>
 8006b38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b3a:	3330      	adds	r3, #48	; 0x30
 8006b3c:	f805 3b01 	strb.w	r3, [r5], #1
 8006b40:	9b02      	ldr	r3, [sp, #8]
 8006b42:	429d      	cmp	r5, r3
 8006b44:	4606      	mov	r6, r0
 8006b46:	460f      	mov	r7, r1
 8006b48:	f04f 0200 	mov.w	r2, #0
 8006b4c:	d134      	bne.n	8006bb8 <_dtoa_r+0x660>
 8006b4e:	4b19      	ldr	r3, [pc, #100]	; (8006bb4 <_dtoa_r+0x65c>)
 8006b50:	ec51 0b18 	vmov	r0, r1, d8
 8006b54:	f7f9 fba2 	bl	800029c <__adddf3>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	4630      	mov	r0, r6
 8006b5e:	4639      	mov	r1, r7
 8006b60:	f7f9 ffe2 	bl	8000b28 <__aeabi_dcmpgt>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	d175      	bne.n	8006c54 <_dtoa_r+0x6fc>
 8006b68:	ec53 2b18 	vmov	r2, r3, d8
 8006b6c:	4911      	ldr	r1, [pc, #68]	; (8006bb4 <_dtoa_r+0x65c>)
 8006b6e:	2000      	movs	r0, #0
 8006b70:	f7f9 fb92 	bl	8000298 <__aeabi_dsub>
 8006b74:	4602      	mov	r2, r0
 8006b76:	460b      	mov	r3, r1
 8006b78:	4630      	mov	r0, r6
 8006b7a:	4639      	mov	r1, r7
 8006b7c:	f7f9 ffb6 	bl	8000aec <__aeabi_dcmplt>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	f43f af27 	beq.w	80069d4 <_dtoa_r+0x47c>
 8006b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b88:	1e6b      	subs	r3, r5, #1
 8006b8a:	930c      	str	r3, [sp, #48]	; 0x30
 8006b8c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006b90:	2b30      	cmp	r3, #48	; 0x30
 8006b92:	d0f8      	beq.n	8006b86 <_dtoa_r+0x62e>
 8006b94:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006b98:	e04a      	b.n	8006c30 <_dtoa_r+0x6d8>
 8006b9a:	bf00      	nop
 8006b9c:	08008c00 	.word	0x08008c00
 8006ba0:	08008bd8 	.word	0x08008bd8
 8006ba4:	3ff00000 	.word	0x3ff00000
 8006ba8:	40240000 	.word	0x40240000
 8006bac:	401c0000 	.word	0x401c0000
 8006bb0:	40140000 	.word	0x40140000
 8006bb4:	3fe00000 	.word	0x3fe00000
 8006bb8:	4baf      	ldr	r3, [pc, #700]	; (8006e78 <_dtoa_r+0x920>)
 8006bba:	f7f9 fd25 	bl	8000608 <__aeabi_dmul>
 8006bbe:	4606      	mov	r6, r0
 8006bc0:	460f      	mov	r7, r1
 8006bc2:	e7ac      	b.n	8006b1e <_dtoa_r+0x5c6>
 8006bc4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006bc8:	9d00      	ldr	r5, [sp, #0]
 8006bca:	4642      	mov	r2, r8
 8006bcc:	464b      	mov	r3, r9
 8006bce:	4630      	mov	r0, r6
 8006bd0:	4639      	mov	r1, r7
 8006bd2:	f7f9 fe43 	bl	800085c <__aeabi_ddiv>
 8006bd6:	f7f9 ffc7 	bl	8000b68 <__aeabi_d2iz>
 8006bda:	9002      	str	r0, [sp, #8]
 8006bdc:	f7f9 fcaa 	bl	8000534 <__aeabi_i2d>
 8006be0:	4642      	mov	r2, r8
 8006be2:	464b      	mov	r3, r9
 8006be4:	f7f9 fd10 	bl	8000608 <__aeabi_dmul>
 8006be8:	4602      	mov	r2, r0
 8006bea:	460b      	mov	r3, r1
 8006bec:	4630      	mov	r0, r6
 8006bee:	4639      	mov	r1, r7
 8006bf0:	f7f9 fb52 	bl	8000298 <__aeabi_dsub>
 8006bf4:	9e02      	ldr	r6, [sp, #8]
 8006bf6:	9f01      	ldr	r7, [sp, #4]
 8006bf8:	3630      	adds	r6, #48	; 0x30
 8006bfa:	f805 6b01 	strb.w	r6, [r5], #1
 8006bfe:	9e00      	ldr	r6, [sp, #0]
 8006c00:	1bae      	subs	r6, r5, r6
 8006c02:	42b7      	cmp	r7, r6
 8006c04:	4602      	mov	r2, r0
 8006c06:	460b      	mov	r3, r1
 8006c08:	d137      	bne.n	8006c7a <_dtoa_r+0x722>
 8006c0a:	f7f9 fb47 	bl	800029c <__adddf3>
 8006c0e:	4642      	mov	r2, r8
 8006c10:	464b      	mov	r3, r9
 8006c12:	4606      	mov	r6, r0
 8006c14:	460f      	mov	r7, r1
 8006c16:	f7f9 ff87 	bl	8000b28 <__aeabi_dcmpgt>
 8006c1a:	b9c8      	cbnz	r0, 8006c50 <_dtoa_r+0x6f8>
 8006c1c:	4642      	mov	r2, r8
 8006c1e:	464b      	mov	r3, r9
 8006c20:	4630      	mov	r0, r6
 8006c22:	4639      	mov	r1, r7
 8006c24:	f7f9 ff58 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c28:	b110      	cbz	r0, 8006c30 <_dtoa_r+0x6d8>
 8006c2a:	9b02      	ldr	r3, [sp, #8]
 8006c2c:	07d9      	lsls	r1, r3, #31
 8006c2e:	d40f      	bmi.n	8006c50 <_dtoa_r+0x6f8>
 8006c30:	4620      	mov	r0, r4
 8006c32:	4659      	mov	r1, fp
 8006c34:	f000 facc 	bl	80071d0 <_Bfree>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	702b      	strb	r3, [r5, #0]
 8006c3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c3e:	f10a 0001 	add.w	r0, sl, #1
 8006c42:	6018      	str	r0, [r3, #0]
 8006c44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f43f acd8 	beq.w	80065fc <_dtoa_r+0xa4>
 8006c4c:	601d      	str	r5, [r3, #0]
 8006c4e:	e4d5      	b.n	80065fc <_dtoa_r+0xa4>
 8006c50:	f8cd a01c 	str.w	sl, [sp, #28]
 8006c54:	462b      	mov	r3, r5
 8006c56:	461d      	mov	r5, r3
 8006c58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c5c:	2a39      	cmp	r2, #57	; 0x39
 8006c5e:	d108      	bne.n	8006c72 <_dtoa_r+0x71a>
 8006c60:	9a00      	ldr	r2, [sp, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d1f7      	bne.n	8006c56 <_dtoa_r+0x6fe>
 8006c66:	9a07      	ldr	r2, [sp, #28]
 8006c68:	9900      	ldr	r1, [sp, #0]
 8006c6a:	3201      	adds	r2, #1
 8006c6c:	9207      	str	r2, [sp, #28]
 8006c6e:	2230      	movs	r2, #48	; 0x30
 8006c70:	700a      	strb	r2, [r1, #0]
 8006c72:	781a      	ldrb	r2, [r3, #0]
 8006c74:	3201      	adds	r2, #1
 8006c76:	701a      	strb	r2, [r3, #0]
 8006c78:	e78c      	b.n	8006b94 <_dtoa_r+0x63c>
 8006c7a:	4b7f      	ldr	r3, [pc, #508]	; (8006e78 <_dtoa_r+0x920>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f7f9 fcc3 	bl	8000608 <__aeabi_dmul>
 8006c82:	2200      	movs	r2, #0
 8006c84:	2300      	movs	r3, #0
 8006c86:	4606      	mov	r6, r0
 8006c88:	460f      	mov	r7, r1
 8006c8a:	f7f9 ff25 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	d09b      	beq.n	8006bca <_dtoa_r+0x672>
 8006c92:	e7cd      	b.n	8006c30 <_dtoa_r+0x6d8>
 8006c94:	9a08      	ldr	r2, [sp, #32]
 8006c96:	2a00      	cmp	r2, #0
 8006c98:	f000 80c4 	beq.w	8006e24 <_dtoa_r+0x8cc>
 8006c9c:	9a05      	ldr	r2, [sp, #20]
 8006c9e:	2a01      	cmp	r2, #1
 8006ca0:	f300 80a8 	bgt.w	8006df4 <_dtoa_r+0x89c>
 8006ca4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006ca6:	2a00      	cmp	r2, #0
 8006ca8:	f000 80a0 	beq.w	8006dec <_dtoa_r+0x894>
 8006cac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006cb0:	9e06      	ldr	r6, [sp, #24]
 8006cb2:	4645      	mov	r5, r8
 8006cb4:	9a04      	ldr	r2, [sp, #16]
 8006cb6:	2101      	movs	r1, #1
 8006cb8:	441a      	add	r2, r3
 8006cba:	4620      	mov	r0, r4
 8006cbc:	4498      	add	r8, r3
 8006cbe:	9204      	str	r2, [sp, #16]
 8006cc0:	f000 fb42 	bl	8007348 <__i2b>
 8006cc4:	4607      	mov	r7, r0
 8006cc6:	2d00      	cmp	r5, #0
 8006cc8:	dd0b      	ble.n	8006ce2 <_dtoa_r+0x78a>
 8006cca:	9b04      	ldr	r3, [sp, #16]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	dd08      	ble.n	8006ce2 <_dtoa_r+0x78a>
 8006cd0:	42ab      	cmp	r3, r5
 8006cd2:	9a04      	ldr	r2, [sp, #16]
 8006cd4:	bfa8      	it	ge
 8006cd6:	462b      	movge	r3, r5
 8006cd8:	eba8 0803 	sub.w	r8, r8, r3
 8006cdc:	1aed      	subs	r5, r5, r3
 8006cde:	1ad3      	subs	r3, r2, r3
 8006ce0:	9304      	str	r3, [sp, #16]
 8006ce2:	9b06      	ldr	r3, [sp, #24]
 8006ce4:	b1fb      	cbz	r3, 8006d26 <_dtoa_r+0x7ce>
 8006ce6:	9b08      	ldr	r3, [sp, #32]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	f000 809f 	beq.w	8006e2c <_dtoa_r+0x8d4>
 8006cee:	2e00      	cmp	r6, #0
 8006cf0:	dd11      	ble.n	8006d16 <_dtoa_r+0x7be>
 8006cf2:	4639      	mov	r1, r7
 8006cf4:	4632      	mov	r2, r6
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	f000 fbe2 	bl	80074c0 <__pow5mult>
 8006cfc:	465a      	mov	r2, fp
 8006cfe:	4601      	mov	r1, r0
 8006d00:	4607      	mov	r7, r0
 8006d02:	4620      	mov	r0, r4
 8006d04:	f000 fb36 	bl	8007374 <__multiply>
 8006d08:	4659      	mov	r1, fp
 8006d0a:	9007      	str	r0, [sp, #28]
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	f000 fa5f 	bl	80071d0 <_Bfree>
 8006d12:	9b07      	ldr	r3, [sp, #28]
 8006d14:	469b      	mov	fp, r3
 8006d16:	9b06      	ldr	r3, [sp, #24]
 8006d18:	1b9a      	subs	r2, r3, r6
 8006d1a:	d004      	beq.n	8006d26 <_dtoa_r+0x7ce>
 8006d1c:	4659      	mov	r1, fp
 8006d1e:	4620      	mov	r0, r4
 8006d20:	f000 fbce 	bl	80074c0 <__pow5mult>
 8006d24:	4683      	mov	fp, r0
 8006d26:	2101      	movs	r1, #1
 8006d28:	4620      	mov	r0, r4
 8006d2a:	f000 fb0d 	bl	8007348 <__i2b>
 8006d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	4606      	mov	r6, r0
 8006d34:	dd7c      	ble.n	8006e30 <_dtoa_r+0x8d8>
 8006d36:	461a      	mov	r2, r3
 8006d38:	4601      	mov	r1, r0
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	f000 fbc0 	bl	80074c0 <__pow5mult>
 8006d40:	9b05      	ldr	r3, [sp, #20]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	4606      	mov	r6, r0
 8006d46:	dd76      	ble.n	8006e36 <_dtoa_r+0x8de>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	9306      	str	r3, [sp, #24]
 8006d4c:	6933      	ldr	r3, [r6, #16]
 8006d4e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006d52:	6918      	ldr	r0, [r3, #16]
 8006d54:	f000 faa8 	bl	80072a8 <__hi0bits>
 8006d58:	f1c0 0020 	rsb	r0, r0, #32
 8006d5c:	9b04      	ldr	r3, [sp, #16]
 8006d5e:	4418      	add	r0, r3
 8006d60:	f010 001f 	ands.w	r0, r0, #31
 8006d64:	f000 8086 	beq.w	8006e74 <_dtoa_r+0x91c>
 8006d68:	f1c0 0320 	rsb	r3, r0, #32
 8006d6c:	2b04      	cmp	r3, #4
 8006d6e:	dd7f      	ble.n	8006e70 <_dtoa_r+0x918>
 8006d70:	f1c0 001c 	rsb	r0, r0, #28
 8006d74:	9b04      	ldr	r3, [sp, #16]
 8006d76:	4403      	add	r3, r0
 8006d78:	4480      	add	r8, r0
 8006d7a:	4405      	add	r5, r0
 8006d7c:	9304      	str	r3, [sp, #16]
 8006d7e:	f1b8 0f00 	cmp.w	r8, #0
 8006d82:	dd05      	ble.n	8006d90 <_dtoa_r+0x838>
 8006d84:	4659      	mov	r1, fp
 8006d86:	4642      	mov	r2, r8
 8006d88:	4620      	mov	r0, r4
 8006d8a:	f000 fbf3 	bl	8007574 <__lshift>
 8006d8e:	4683      	mov	fp, r0
 8006d90:	9b04      	ldr	r3, [sp, #16]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	dd05      	ble.n	8006da2 <_dtoa_r+0x84a>
 8006d96:	4631      	mov	r1, r6
 8006d98:	461a      	mov	r2, r3
 8006d9a:	4620      	mov	r0, r4
 8006d9c:	f000 fbea 	bl	8007574 <__lshift>
 8006da0:	4606      	mov	r6, r0
 8006da2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d069      	beq.n	8006e7c <_dtoa_r+0x924>
 8006da8:	4631      	mov	r1, r6
 8006daa:	4658      	mov	r0, fp
 8006dac:	f000 fc4e 	bl	800764c <__mcmp>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	da63      	bge.n	8006e7c <_dtoa_r+0x924>
 8006db4:	2300      	movs	r3, #0
 8006db6:	4659      	mov	r1, fp
 8006db8:	220a      	movs	r2, #10
 8006dba:	4620      	mov	r0, r4
 8006dbc:	f000 fa2a 	bl	8007214 <__multadd>
 8006dc0:	9b08      	ldr	r3, [sp, #32]
 8006dc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dc6:	4683      	mov	fp, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 818f 	beq.w	80070ec <_dtoa_r+0xb94>
 8006dce:	4639      	mov	r1, r7
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	220a      	movs	r2, #10
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	f000 fa1d 	bl	8007214 <__multadd>
 8006dda:	f1b9 0f00 	cmp.w	r9, #0
 8006dde:	4607      	mov	r7, r0
 8006de0:	f300 808e 	bgt.w	8006f00 <_dtoa_r+0x9a8>
 8006de4:	9b05      	ldr	r3, [sp, #20]
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	dc50      	bgt.n	8006e8c <_dtoa_r+0x934>
 8006dea:	e089      	b.n	8006f00 <_dtoa_r+0x9a8>
 8006dec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006dee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006df2:	e75d      	b.n	8006cb0 <_dtoa_r+0x758>
 8006df4:	9b01      	ldr	r3, [sp, #4]
 8006df6:	1e5e      	subs	r6, r3, #1
 8006df8:	9b06      	ldr	r3, [sp, #24]
 8006dfa:	42b3      	cmp	r3, r6
 8006dfc:	bfbf      	itttt	lt
 8006dfe:	9b06      	ldrlt	r3, [sp, #24]
 8006e00:	9606      	strlt	r6, [sp, #24]
 8006e02:	1af2      	sublt	r2, r6, r3
 8006e04:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006e06:	bfb6      	itet	lt
 8006e08:	189b      	addlt	r3, r3, r2
 8006e0a:	1b9e      	subge	r6, r3, r6
 8006e0c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006e0e:	9b01      	ldr	r3, [sp, #4]
 8006e10:	bfb8      	it	lt
 8006e12:	2600      	movlt	r6, #0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	bfb5      	itete	lt
 8006e18:	eba8 0503 	sublt.w	r5, r8, r3
 8006e1c:	9b01      	ldrge	r3, [sp, #4]
 8006e1e:	2300      	movlt	r3, #0
 8006e20:	4645      	movge	r5, r8
 8006e22:	e747      	b.n	8006cb4 <_dtoa_r+0x75c>
 8006e24:	9e06      	ldr	r6, [sp, #24]
 8006e26:	9f08      	ldr	r7, [sp, #32]
 8006e28:	4645      	mov	r5, r8
 8006e2a:	e74c      	b.n	8006cc6 <_dtoa_r+0x76e>
 8006e2c:	9a06      	ldr	r2, [sp, #24]
 8006e2e:	e775      	b.n	8006d1c <_dtoa_r+0x7c4>
 8006e30:	9b05      	ldr	r3, [sp, #20]
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	dc18      	bgt.n	8006e68 <_dtoa_r+0x910>
 8006e36:	9b02      	ldr	r3, [sp, #8]
 8006e38:	b9b3      	cbnz	r3, 8006e68 <_dtoa_r+0x910>
 8006e3a:	9b03      	ldr	r3, [sp, #12]
 8006e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e40:	b9a3      	cbnz	r3, 8006e6c <_dtoa_r+0x914>
 8006e42:	9b03      	ldr	r3, [sp, #12]
 8006e44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e48:	0d1b      	lsrs	r3, r3, #20
 8006e4a:	051b      	lsls	r3, r3, #20
 8006e4c:	b12b      	cbz	r3, 8006e5a <_dtoa_r+0x902>
 8006e4e:	9b04      	ldr	r3, [sp, #16]
 8006e50:	3301      	adds	r3, #1
 8006e52:	9304      	str	r3, [sp, #16]
 8006e54:	f108 0801 	add.w	r8, r8, #1
 8006e58:	2301      	movs	r3, #1
 8006e5a:	9306      	str	r3, [sp, #24]
 8006e5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f47f af74 	bne.w	8006d4c <_dtoa_r+0x7f4>
 8006e64:	2001      	movs	r0, #1
 8006e66:	e779      	b.n	8006d5c <_dtoa_r+0x804>
 8006e68:	2300      	movs	r3, #0
 8006e6a:	e7f6      	b.n	8006e5a <_dtoa_r+0x902>
 8006e6c:	9b02      	ldr	r3, [sp, #8]
 8006e6e:	e7f4      	b.n	8006e5a <_dtoa_r+0x902>
 8006e70:	d085      	beq.n	8006d7e <_dtoa_r+0x826>
 8006e72:	4618      	mov	r0, r3
 8006e74:	301c      	adds	r0, #28
 8006e76:	e77d      	b.n	8006d74 <_dtoa_r+0x81c>
 8006e78:	40240000 	.word	0x40240000
 8006e7c:	9b01      	ldr	r3, [sp, #4]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	dc38      	bgt.n	8006ef4 <_dtoa_r+0x99c>
 8006e82:	9b05      	ldr	r3, [sp, #20]
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	dd35      	ble.n	8006ef4 <_dtoa_r+0x99c>
 8006e88:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006e8c:	f1b9 0f00 	cmp.w	r9, #0
 8006e90:	d10d      	bne.n	8006eae <_dtoa_r+0x956>
 8006e92:	4631      	mov	r1, r6
 8006e94:	464b      	mov	r3, r9
 8006e96:	2205      	movs	r2, #5
 8006e98:	4620      	mov	r0, r4
 8006e9a:	f000 f9bb 	bl	8007214 <__multadd>
 8006e9e:	4601      	mov	r1, r0
 8006ea0:	4606      	mov	r6, r0
 8006ea2:	4658      	mov	r0, fp
 8006ea4:	f000 fbd2 	bl	800764c <__mcmp>
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	f73f adbd 	bgt.w	8006a28 <_dtoa_r+0x4d0>
 8006eae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eb0:	9d00      	ldr	r5, [sp, #0]
 8006eb2:	ea6f 0a03 	mvn.w	sl, r3
 8006eb6:	f04f 0800 	mov.w	r8, #0
 8006eba:	4631      	mov	r1, r6
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	f000 f987 	bl	80071d0 <_Bfree>
 8006ec2:	2f00      	cmp	r7, #0
 8006ec4:	f43f aeb4 	beq.w	8006c30 <_dtoa_r+0x6d8>
 8006ec8:	f1b8 0f00 	cmp.w	r8, #0
 8006ecc:	d005      	beq.n	8006eda <_dtoa_r+0x982>
 8006ece:	45b8      	cmp	r8, r7
 8006ed0:	d003      	beq.n	8006eda <_dtoa_r+0x982>
 8006ed2:	4641      	mov	r1, r8
 8006ed4:	4620      	mov	r0, r4
 8006ed6:	f000 f97b 	bl	80071d0 <_Bfree>
 8006eda:	4639      	mov	r1, r7
 8006edc:	4620      	mov	r0, r4
 8006ede:	f000 f977 	bl	80071d0 <_Bfree>
 8006ee2:	e6a5      	b.n	8006c30 <_dtoa_r+0x6d8>
 8006ee4:	2600      	movs	r6, #0
 8006ee6:	4637      	mov	r7, r6
 8006ee8:	e7e1      	b.n	8006eae <_dtoa_r+0x956>
 8006eea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006eec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006ef0:	4637      	mov	r7, r6
 8006ef2:	e599      	b.n	8006a28 <_dtoa_r+0x4d0>
 8006ef4:	9b08      	ldr	r3, [sp, #32]
 8006ef6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	f000 80fd 	beq.w	80070fa <_dtoa_r+0xba2>
 8006f00:	2d00      	cmp	r5, #0
 8006f02:	dd05      	ble.n	8006f10 <_dtoa_r+0x9b8>
 8006f04:	4639      	mov	r1, r7
 8006f06:	462a      	mov	r2, r5
 8006f08:	4620      	mov	r0, r4
 8006f0a:	f000 fb33 	bl	8007574 <__lshift>
 8006f0e:	4607      	mov	r7, r0
 8006f10:	9b06      	ldr	r3, [sp, #24]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d05c      	beq.n	8006fd0 <_dtoa_r+0xa78>
 8006f16:	6879      	ldr	r1, [r7, #4]
 8006f18:	4620      	mov	r0, r4
 8006f1a:	f000 f919 	bl	8007150 <_Balloc>
 8006f1e:	4605      	mov	r5, r0
 8006f20:	b928      	cbnz	r0, 8006f2e <_dtoa_r+0x9d6>
 8006f22:	4b80      	ldr	r3, [pc, #512]	; (8007124 <_dtoa_r+0xbcc>)
 8006f24:	4602      	mov	r2, r0
 8006f26:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006f2a:	f7ff bb2e 	b.w	800658a <_dtoa_r+0x32>
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	3202      	adds	r2, #2
 8006f32:	0092      	lsls	r2, r2, #2
 8006f34:	f107 010c 	add.w	r1, r7, #12
 8006f38:	300c      	adds	r0, #12
 8006f3a:	f7fe fd25 	bl	8005988 <memcpy>
 8006f3e:	2201      	movs	r2, #1
 8006f40:	4629      	mov	r1, r5
 8006f42:	4620      	mov	r0, r4
 8006f44:	f000 fb16 	bl	8007574 <__lshift>
 8006f48:	9b00      	ldr	r3, [sp, #0]
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	9301      	str	r3, [sp, #4]
 8006f4e:	9b00      	ldr	r3, [sp, #0]
 8006f50:	444b      	add	r3, r9
 8006f52:	9307      	str	r3, [sp, #28]
 8006f54:	9b02      	ldr	r3, [sp, #8]
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	46b8      	mov	r8, r7
 8006f5c:	9306      	str	r3, [sp, #24]
 8006f5e:	4607      	mov	r7, r0
 8006f60:	9b01      	ldr	r3, [sp, #4]
 8006f62:	4631      	mov	r1, r6
 8006f64:	3b01      	subs	r3, #1
 8006f66:	4658      	mov	r0, fp
 8006f68:	9302      	str	r3, [sp, #8]
 8006f6a:	f7ff fa67 	bl	800643c <quorem>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	3330      	adds	r3, #48	; 0x30
 8006f72:	9004      	str	r0, [sp, #16]
 8006f74:	4641      	mov	r1, r8
 8006f76:	4658      	mov	r0, fp
 8006f78:	9308      	str	r3, [sp, #32]
 8006f7a:	f000 fb67 	bl	800764c <__mcmp>
 8006f7e:	463a      	mov	r2, r7
 8006f80:	4681      	mov	r9, r0
 8006f82:	4631      	mov	r1, r6
 8006f84:	4620      	mov	r0, r4
 8006f86:	f000 fb7d 	bl	8007684 <__mdiff>
 8006f8a:	68c2      	ldr	r2, [r0, #12]
 8006f8c:	9b08      	ldr	r3, [sp, #32]
 8006f8e:	4605      	mov	r5, r0
 8006f90:	bb02      	cbnz	r2, 8006fd4 <_dtoa_r+0xa7c>
 8006f92:	4601      	mov	r1, r0
 8006f94:	4658      	mov	r0, fp
 8006f96:	f000 fb59 	bl	800764c <__mcmp>
 8006f9a:	9b08      	ldr	r3, [sp, #32]
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	4620      	mov	r0, r4
 8006fa2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006fa6:	f000 f913 	bl	80071d0 <_Bfree>
 8006faa:	9b05      	ldr	r3, [sp, #20]
 8006fac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fae:	9d01      	ldr	r5, [sp, #4]
 8006fb0:	ea43 0102 	orr.w	r1, r3, r2
 8006fb4:	9b06      	ldr	r3, [sp, #24]
 8006fb6:	430b      	orrs	r3, r1
 8006fb8:	9b08      	ldr	r3, [sp, #32]
 8006fba:	d10d      	bne.n	8006fd8 <_dtoa_r+0xa80>
 8006fbc:	2b39      	cmp	r3, #57	; 0x39
 8006fbe:	d029      	beq.n	8007014 <_dtoa_r+0xabc>
 8006fc0:	f1b9 0f00 	cmp.w	r9, #0
 8006fc4:	dd01      	ble.n	8006fca <_dtoa_r+0xa72>
 8006fc6:	9b04      	ldr	r3, [sp, #16]
 8006fc8:	3331      	adds	r3, #49	; 0x31
 8006fca:	9a02      	ldr	r2, [sp, #8]
 8006fcc:	7013      	strb	r3, [r2, #0]
 8006fce:	e774      	b.n	8006eba <_dtoa_r+0x962>
 8006fd0:	4638      	mov	r0, r7
 8006fd2:	e7b9      	b.n	8006f48 <_dtoa_r+0x9f0>
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	e7e2      	b.n	8006f9e <_dtoa_r+0xa46>
 8006fd8:	f1b9 0f00 	cmp.w	r9, #0
 8006fdc:	db06      	blt.n	8006fec <_dtoa_r+0xa94>
 8006fde:	9905      	ldr	r1, [sp, #20]
 8006fe0:	ea41 0909 	orr.w	r9, r1, r9
 8006fe4:	9906      	ldr	r1, [sp, #24]
 8006fe6:	ea59 0101 	orrs.w	r1, r9, r1
 8006fea:	d120      	bne.n	800702e <_dtoa_r+0xad6>
 8006fec:	2a00      	cmp	r2, #0
 8006fee:	ddec      	ble.n	8006fca <_dtoa_r+0xa72>
 8006ff0:	4659      	mov	r1, fp
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	9301      	str	r3, [sp, #4]
 8006ff8:	f000 fabc 	bl	8007574 <__lshift>
 8006ffc:	4631      	mov	r1, r6
 8006ffe:	4683      	mov	fp, r0
 8007000:	f000 fb24 	bl	800764c <__mcmp>
 8007004:	2800      	cmp	r0, #0
 8007006:	9b01      	ldr	r3, [sp, #4]
 8007008:	dc02      	bgt.n	8007010 <_dtoa_r+0xab8>
 800700a:	d1de      	bne.n	8006fca <_dtoa_r+0xa72>
 800700c:	07da      	lsls	r2, r3, #31
 800700e:	d5dc      	bpl.n	8006fca <_dtoa_r+0xa72>
 8007010:	2b39      	cmp	r3, #57	; 0x39
 8007012:	d1d8      	bne.n	8006fc6 <_dtoa_r+0xa6e>
 8007014:	9a02      	ldr	r2, [sp, #8]
 8007016:	2339      	movs	r3, #57	; 0x39
 8007018:	7013      	strb	r3, [r2, #0]
 800701a:	462b      	mov	r3, r5
 800701c:	461d      	mov	r5, r3
 800701e:	3b01      	subs	r3, #1
 8007020:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007024:	2a39      	cmp	r2, #57	; 0x39
 8007026:	d050      	beq.n	80070ca <_dtoa_r+0xb72>
 8007028:	3201      	adds	r2, #1
 800702a:	701a      	strb	r2, [r3, #0]
 800702c:	e745      	b.n	8006eba <_dtoa_r+0x962>
 800702e:	2a00      	cmp	r2, #0
 8007030:	dd03      	ble.n	800703a <_dtoa_r+0xae2>
 8007032:	2b39      	cmp	r3, #57	; 0x39
 8007034:	d0ee      	beq.n	8007014 <_dtoa_r+0xabc>
 8007036:	3301      	adds	r3, #1
 8007038:	e7c7      	b.n	8006fca <_dtoa_r+0xa72>
 800703a:	9a01      	ldr	r2, [sp, #4]
 800703c:	9907      	ldr	r1, [sp, #28]
 800703e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007042:	428a      	cmp	r2, r1
 8007044:	d02a      	beq.n	800709c <_dtoa_r+0xb44>
 8007046:	4659      	mov	r1, fp
 8007048:	2300      	movs	r3, #0
 800704a:	220a      	movs	r2, #10
 800704c:	4620      	mov	r0, r4
 800704e:	f000 f8e1 	bl	8007214 <__multadd>
 8007052:	45b8      	cmp	r8, r7
 8007054:	4683      	mov	fp, r0
 8007056:	f04f 0300 	mov.w	r3, #0
 800705a:	f04f 020a 	mov.w	r2, #10
 800705e:	4641      	mov	r1, r8
 8007060:	4620      	mov	r0, r4
 8007062:	d107      	bne.n	8007074 <_dtoa_r+0xb1c>
 8007064:	f000 f8d6 	bl	8007214 <__multadd>
 8007068:	4680      	mov	r8, r0
 800706a:	4607      	mov	r7, r0
 800706c:	9b01      	ldr	r3, [sp, #4]
 800706e:	3301      	adds	r3, #1
 8007070:	9301      	str	r3, [sp, #4]
 8007072:	e775      	b.n	8006f60 <_dtoa_r+0xa08>
 8007074:	f000 f8ce 	bl	8007214 <__multadd>
 8007078:	4639      	mov	r1, r7
 800707a:	4680      	mov	r8, r0
 800707c:	2300      	movs	r3, #0
 800707e:	220a      	movs	r2, #10
 8007080:	4620      	mov	r0, r4
 8007082:	f000 f8c7 	bl	8007214 <__multadd>
 8007086:	4607      	mov	r7, r0
 8007088:	e7f0      	b.n	800706c <_dtoa_r+0xb14>
 800708a:	f1b9 0f00 	cmp.w	r9, #0
 800708e:	9a00      	ldr	r2, [sp, #0]
 8007090:	bfcc      	ite	gt
 8007092:	464d      	movgt	r5, r9
 8007094:	2501      	movle	r5, #1
 8007096:	4415      	add	r5, r2
 8007098:	f04f 0800 	mov.w	r8, #0
 800709c:	4659      	mov	r1, fp
 800709e:	2201      	movs	r2, #1
 80070a0:	4620      	mov	r0, r4
 80070a2:	9301      	str	r3, [sp, #4]
 80070a4:	f000 fa66 	bl	8007574 <__lshift>
 80070a8:	4631      	mov	r1, r6
 80070aa:	4683      	mov	fp, r0
 80070ac:	f000 face 	bl	800764c <__mcmp>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	dcb2      	bgt.n	800701a <_dtoa_r+0xac2>
 80070b4:	d102      	bne.n	80070bc <_dtoa_r+0xb64>
 80070b6:	9b01      	ldr	r3, [sp, #4]
 80070b8:	07db      	lsls	r3, r3, #31
 80070ba:	d4ae      	bmi.n	800701a <_dtoa_r+0xac2>
 80070bc:	462b      	mov	r3, r5
 80070be:	461d      	mov	r5, r3
 80070c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80070c4:	2a30      	cmp	r2, #48	; 0x30
 80070c6:	d0fa      	beq.n	80070be <_dtoa_r+0xb66>
 80070c8:	e6f7      	b.n	8006eba <_dtoa_r+0x962>
 80070ca:	9a00      	ldr	r2, [sp, #0]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d1a5      	bne.n	800701c <_dtoa_r+0xac4>
 80070d0:	f10a 0a01 	add.w	sl, sl, #1
 80070d4:	2331      	movs	r3, #49	; 0x31
 80070d6:	e779      	b.n	8006fcc <_dtoa_r+0xa74>
 80070d8:	4b13      	ldr	r3, [pc, #76]	; (8007128 <_dtoa_r+0xbd0>)
 80070da:	f7ff baaf 	b.w	800663c <_dtoa_r+0xe4>
 80070de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f47f aa86 	bne.w	80065f2 <_dtoa_r+0x9a>
 80070e6:	4b11      	ldr	r3, [pc, #68]	; (800712c <_dtoa_r+0xbd4>)
 80070e8:	f7ff baa8 	b.w	800663c <_dtoa_r+0xe4>
 80070ec:	f1b9 0f00 	cmp.w	r9, #0
 80070f0:	dc03      	bgt.n	80070fa <_dtoa_r+0xba2>
 80070f2:	9b05      	ldr	r3, [sp, #20]
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	f73f aec9 	bgt.w	8006e8c <_dtoa_r+0x934>
 80070fa:	9d00      	ldr	r5, [sp, #0]
 80070fc:	4631      	mov	r1, r6
 80070fe:	4658      	mov	r0, fp
 8007100:	f7ff f99c 	bl	800643c <quorem>
 8007104:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007108:	f805 3b01 	strb.w	r3, [r5], #1
 800710c:	9a00      	ldr	r2, [sp, #0]
 800710e:	1aaa      	subs	r2, r5, r2
 8007110:	4591      	cmp	r9, r2
 8007112:	ddba      	ble.n	800708a <_dtoa_r+0xb32>
 8007114:	4659      	mov	r1, fp
 8007116:	2300      	movs	r3, #0
 8007118:	220a      	movs	r2, #10
 800711a:	4620      	mov	r0, r4
 800711c:	f000 f87a 	bl	8007214 <__multadd>
 8007120:	4683      	mov	fp, r0
 8007122:	e7eb      	b.n	80070fc <_dtoa_r+0xba4>
 8007124:	08008b67 	.word	0x08008b67
 8007128:	08008ac0 	.word	0x08008ac0
 800712c:	08008ae4 	.word	0x08008ae4

08007130 <_localeconv_r>:
 8007130:	4800      	ldr	r0, [pc, #0]	; (8007134 <_localeconv_r+0x4>)
 8007132:	4770      	bx	lr
 8007134:	20000160 	.word	0x20000160

08007138 <__malloc_lock>:
 8007138:	4801      	ldr	r0, [pc, #4]	; (8007140 <__malloc_lock+0x8>)
 800713a:	f000 bd22 	b.w	8007b82 <__retarget_lock_acquire_recursive>
 800713e:	bf00      	nop
 8007140:	20000384 	.word	0x20000384

08007144 <__malloc_unlock>:
 8007144:	4801      	ldr	r0, [pc, #4]	; (800714c <__malloc_unlock+0x8>)
 8007146:	f000 bd1d 	b.w	8007b84 <__retarget_lock_release_recursive>
 800714a:	bf00      	nop
 800714c:	20000384 	.word	0x20000384

08007150 <_Balloc>:
 8007150:	b570      	push	{r4, r5, r6, lr}
 8007152:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007154:	4604      	mov	r4, r0
 8007156:	460d      	mov	r5, r1
 8007158:	b976      	cbnz	r6, 8007178 <_Balloc+0x28>
 800715a:	2010      	movs	r0, #16
 800715c:	f7fe fc0c 	bl	8005978 <malloc>
 8007160:	4602      	mov	r2, r0
 8007162:	6260      	str	r0, [r4, #36]	; 0x24
 8007164:	b920      	cbnz	r0, 8007170 <_Balloc+0x20>
 8007166:	4b18      	ldr	r3, [pc, #96]	; (80071c8 <_Balloc+0x78>)
 8007168:	4818      	ldr	r0, [pc, #96]	; (80071cc <_Balloc+0x7c>)
 800716a:	2166      	movs	r1, #102	; 0x66
 800716c:	f000 fcd8 	bl	8007b20 <__assert_func>
 8007170:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007174:	6006      	str	r6, [r0, #0]
 8007176:	60c6      	str	r6, [r0, #12]
 8007178:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800717a:	68f3      	ldr	r3, [r6, #12]
 800717c:	b183      	cbz	r3, 80071a0 <_Balloc+0x50>
 800717e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007186:	b9b8      	cbnz	r0, 80071b8 <_Balloc+0x68>
 8007188:	2101      	movs	r1, #1
 800718a:	fa01 f605 	lsl.w	r6, r1, r5
 800718e:	1d72      	adds	r2, r6, #5
 8007190:	0092      	lsls	r2, r2, #2
 8007192:	4620      	mov	r0, r4
 8007194:	f000 fb5a 	bl	800784c <_calloc_r>
 8007198:	b160      	cbz	r0, 80071b4 <_Balloc+0x64>
 800719a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800719e:	e00e      	b.n	80071be <_Balloc+0x6e>
 80071a0:	2221      	movs	r2, #33	; 0x21
 80071a2:	2104      	movs	r1, #4
 80071a4:	4620      	mov	r0, r4
 80071a6:	f000 fb51 	bl	800784c <_calloc_r>
 80071aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071ac:	60f0      	str	r0, [r6, #12]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d1e4      	bne.n	800717e <_Balloc+0x2e>
 80071b4:	2000      	movs	r0, #0
 80071b6:	bd70      	pop	{r4, r5, r6, pc}
 80071b8:	6802      	ldr	r2, [r0, #0]
 80071ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071be:	2300      	movs	r3, #0
 80071c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071c4:	e7f7      	b.n	80071b6 <_Balloc+0x66>
 80071c6:	bf00      	nop
 80071c8:	08008af1 	.word	0x08008af1
 80071cc:	08008b78 	.word	0x08008b78

080071d0 <_Bfree>:
 80071d0:	b570      	push	{r4, r5, r6, lr}
 80071d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80071d4:	4605      	mov	r5, r0
 80071d6:	460c      	mov	r4, r1
 80071d8:	b976      	cbnz	r6, 80071f8 <_Bfree+0x28>
 80071da:	2010      	movs	r0, #16
 80071dc:	f7fe fbcc 	bl	8005978 <malloc>
 80071e0:	4602      	mov	r2, r0
 80071e2:	6268      	str	r0, [r5, #36]	; 0x24
 80071e4:	b920      	cbnz	r0, 80071f0 <_Bfree+0x20>
 80071e6:	4b09      	ldr	r3, [pc, #36]	; (800720c <_Bfree+0x3c>)
 80071e8:	4809      	ldr	r0, [pc, #36]	; (8007210 <_Bfree+0x40>)
 80071ea:	218a      	movs	r1, #138	; 0x8a
 80071ec:	f000 fc98 	bl	8007b20 <__assert_func>
 80071f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071f4:	6006      	str	r6, [r0, #0]
 80071f6:	60c6      	str	r6, [r0, #12]
 80071f8:	b13c      	cbz	r4, 800720a <_Bfree+0x3a>
 80071fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80071fc:	6862      	ldr	r2, [r4, #4]
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007204:	6021      	str	r1, [r4, #0]
 8007206:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800720a:	bd70      	pop	{r4, r5, r6, pc}
 800720c:	08008af1 	.word	0x08008af1
 8007210:	08008b78 	.word	0x08008b78

08007214 <__multadd>:
 8007214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007218:	690e      	ldr	r6, [r1, #16]
 800721a:	4607      	mov	r7, r0
 800721c:	4698      	mov	r8, r3
 800721e:	460c      	mov	r4, r1
 8007220:	f101 0014 	add.w	r0, r1, #20
 8007224:	2300      	movs	r3, #0
 8007226:	6805      	ldr	r5, [r0, #0]
 8007228:	b2a9      	uxth	r1, r5
 800722a:	fb02 8101 	mla	r1, r2, r1, r8
 800722e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007232:	0c2d      	lsrs	r5, r5, #16
 8007234:	fb02 c505 	mla	r5, r2, r5, ip
 8007238:	b289      	uxth	r1, r1
 800723a:	3301      	adds	r3, #1
 800723c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007240:	429e      	cmp	r6, r3
 8007242:	f840 1b04 	str.w	r1, [r0], #4
 8007246:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800724a:	dcec      	bgt.n	8007226 <__multadd+0x12>
 800724c:	f1b8 0f00 	cmp.w	r8, #0
 8007250:	d022      	beq.n	8007298 <__multadd+0x84>
 8007252:	68a3      	ldr	r3, [r4, #8]
 8007254:	42b3      	cmp	r3, r6
 8007256:	dc19      	bgt.n	800728c <__multadd+0x78>
 8007258:	6861      	ldr	r1, [r4, #4]
 800725a:	4638      	mov	r0, r7
 800725c:	3101      	adds	r1, #1
 800725e:	f7ff ff77 	bl	8007150 <_Balloc>
 8007262:	4605      	mov	r5, r0
 8007264:	b928      	cbnz	r0, 8007272 <__multadd+0x5e>
 8007266:	4602      	mov	r2, r0
 8007268:	4b0d      	ldr	r3, [pc, #52]	; (80072a0 <__multadd+0x8c>)
 800726a:	480e      	ldr	r0, [pc, #56]	; (80072a4 <__multadd+0x90>)
 800726c:	21b5      	movs	r1, #181	; 0xb5
 800726e:	f000 fc57 	bl	8007b20 <__assert_func>
 8007272:	6922      	ldr	r2, [r4, #16]
 8007274:	3202      	adds	r2, #2
 8007276:	f104 010c 	add.w	r1, r4, #12
 800727a:	0092      	lsls	r2, r2, #2
 800727c:	300c      	adds	r0, #12
 800727e:	f7fe fb83 	bl	8005988 <memcpy>
 8007282:	4621      	mov	r1, r4
 8007284:	4638      	mov	r0, r7
 8007286:	f7ff ffa3 	bl	80071d0 <_Bfree>
 800728a:	462c      	mov	r4, r5
 800728c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007290:	3601      	adds	r6, #1
 8007292:	f8c3 8014 	str.w	r8, [r3, #20]
 8007296:	6126      	str	r6, [r4, #16]
 8007298:	4620      	mov	r0, r4
 800729a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800729e:	bf00      	nop
 80072a0:	08008b67 	.word	0x08008b67
 80072a4:	08008b78 	.word	0x08008b78

080072a8 <__hi0bits>:
 80072a8:	0c03      	lsrs	r3, r0, #16
 80072aa:	041b      	lsls	r3, r3, #16
 80072ac:	b9d3      	cbnz	r3, 80072e4 <__hi0bits+0x3c>
 80072ae:	0400      	lsls	r0, r0, #16
 80072b0:	2310      	movs	r3, #16
 80072b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80072b6:	bf04      	itt	eq
 80072b8:	0200      	lsleq	r0, r0, #8
 80072ba:	3308      	addeq	r3, #8
 80072bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80072c0:	bf04      	itt	eq
 80072c2:	0100      	lsleq	r0, r0, #4
 80072c4:	3304      	addeq	r3, #4
 80072c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80072ca:	bf04      	itt	eq
 80072cc:	0080      	lsleq	r0, r0, #2
 80072ce:	3302      	addeq	r3, #2
 80072d0:	2800      	cmp	r0, #0
 80072d2:	db05      	blt.n	80072e0 <__hi0bits+0x38>
 80072d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80072d8:	f103 0301 	add.w	r3, r3, #1
 80072dc:	bf08      	it	eq
 80072de:	2320      	moveq	r3, #32
 80072e0:	4618      	mov	r0, r3
 80072e2:	4770      	bx	lr
 80072e4:	2300      	movs	r3, #0
 80072e6:	e7e4      	b.n	80072b2 <__hi0bits+0xa>

080072e8 <__lo0bits>:
 80072e8:	6803      	ldr	r3, [r0, #0]
 80072ea:	f013 0207 	ands.w	r2, r3, #7
 80072ee:	4601      	mov	r1, r0
 80072f0:	d00b      	beq.n	800730a <__lo0bits+0x22>
 80072f2:	07da      	lsls	r2, r3, #31
 80072f4:	d424      	bmi.n	8007340 <__lo0bits+0x58>
 80072f6:	0798      	lsls	r0, r3, #30
 80072f8:	bf49      	itett	mi
 80072fa:	085b      	lsrmi	r3, r3, #1
 80072fc:	089b      	lsrpl	r3, r3, #2
 80072fe:	2001      	movmi	r0, #1
 8007300:	600b      	strmi	r3, [r1, #0]
 8007302:	bf5c      	itt	pl
 8007304:	600b      	strpl	r3, [r1, #0]
 8007306:	2002      	movpl	r0, #2
 8007308:	4770      	bx	lr
 800730a:	b298      	uxth	r0, r3
 800730c:	b9b0      	cbnz	r0, 800733c <__lo0bits+0x54>
 800730e:	0c1b      	lsrs	r3, r3, #16
 8007310:	2010      	movs	r0, #16
 8007312:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007316:	bf04      	itt	eq
 8007318:	0a1b      	lsreq	r3, r3, #8
 800731a:	3008      	addeq	r0, #8
 800731c:	071a      	lsls	r2, r3, #28
 800731e:	bf04      	itt	eq
 8007320:	091b      	lsreq	r3, r3, #4
 8007322:	3004      	addeq	r0, #4
 8007324:	079a      	lsls	r2, r3, #30
 8007326:	bf04      	itt	eq
 8007328:	089b      	lsreq	r3, r3, #2
 800732a:	3002      	addeq	r0, #2
 800732c:	07da      	lsls	r2, r3, #31
 800732e:	d403      	bmi.n	8007338 <__lo0bits+0x50>
 8007330:	085b      	lsrs	r3, r3, #1
 8007332:	f100 0001 	add.w	r0, r0, #1
 8007336:	d005      	beq.n	8007344 <__lo0bits+0x5c>
 8007338:	600b      	str	r3, [r1, #0]
 800733a:	4770      	bx	lr
 800733c:	4610      	mov	r0, r2
 800733e:	e7e8      	b.n	8007312 <__lo0bits+0x2a>
 8007340:	2000      	movs	r0, #0
 8007342:	4770      	bx	lr
 8007344:	2020      	movs	r0, #32
 8007346:	4770      	bx	lr

08007348 <__i2b>:
 8007348:	b510      	push	{r4, lr}
 800734a:	460c      	mov	r4, r1
 800734c:	2101      	movs	r1, #1
 800734e:	f7ff feff 	bl	8007150 <_Balloc>
 8007352:	4602      	mov	r2, r0
 8007354:	b928      	cbnz	r0, 8007362 <__i2b+0x1a>
 8007356:	4b05      	ldr	r3, [pc, #20]	; (800736c <__i2b+0x24>)
 8007358:	4805      	ldr	r0, [pc, #20]	; (8007370 <__i2b+0x28>)
 800735a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800735e:	f000 fbdf 	bl	8007b20 <__assert_func>
 8007362:	2301      	movs	r3, #1
 8007364:	6144      	str	r4, [r0, #20]
 8007366:	6103      	str	r3, [r0, #16]
 8007368:	bd10      	pop	{r4, pc}
 800736a:	bf00      	nop
 800736c:	08008b67 	.word	0x08008b67
 8007370:	08008b78 	.word	0x08008b78

08007374 <__multiply>:
 8007374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007378:	4614      	mov	r4, r2
 800737a:	690a      	ldr	r2, [r1, #16]
 800737c:	6923      	ldr	r3, [r4, #16]
 800737e:	429a      	cmp	r2, r3
 8007380:	bfb8      	it	lt
 8007382:	460b      	movlt	r3, r1
 8007384:	460d      	mov	r5, r1
 8007386:	bfbc      	itt	lt
 8007388:	4625      	movlt	r5, r4
 800738a:	461c      	movlt	r4, r3
 800738c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007390:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007394:	68ab      	ldr	r3, [r5, #8]
 8007396:	6869      	ldr	r1, [r5, #4]
 8007398:	eb0a 0709 	add.w	r7, sl, r9
 800739c:	42bb      	cmp	r3, r7
 800739e:	b085      	sub	sp, #20
 80073a0:	bfb8      	it	lt
 80073a2:	3101      	addlt	r1, #1
 80073a4:	f7ff fed4 	bl	8007150 <_Balloc>
 80073a8:	b930      	cbnz	r0, 80073b8 <__multiply+0x44>
 80073aa:	4602      	mov	r2, r0
 80073ac:	4b42      	ldr	r3, [pc, #264]	; (80074b8 <__multiply+0x144>)
 80073ae:	4843      	ldr	r0, [pc, #268]	; (80074bc <__multiply+0x148>)
 80073b0:	f240 115d 	movw	r1, #349	; 0x15d
 80073b4:	f000 fbb4 	bl	8007b20 <__assert_func>
 80073b8:	f100 0614 	add.w	r6, r0, #20
 80073bc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80073c0:	4633      	mov	r3, r6
 80073c2:	2200      	movs	r2, #0
 80073c4:	4543      	cmp	r3, r8
 80073c6:	d31e      	bcc.n	8007406 <__multiply+0x92>
 80073c8:	f105 0c14 	add.w	ip, r5, #20
 80073cc:	f104 0314 	add.w	r3, r4, #20
 80073d0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80073d4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80073d8:	9202      	str	r2, [sp, #8]
 80073da:	ebac 0205 	sub.w	r2, ip, r5
 80073de:	3a15      	subs	r2, #21
 80073e0:	f022 0203 	bic.w	r2, r2, #3
 80073e4:	3204      	adds	r2, #4
 80073e6:	f105 0115 	add.w	r1, r5, #21
 80073ea:	458c      	cmp	ip, r1
 80073ec:	bf38      	it	cc
 80073ee:	2204      	movcc	r2, #4
 80073f0:	9201      	str	r2, [sp, #4]
 80073f2:	9a02      	ldr	r2, [sp, #8]
 80073f4:	9303      	str	r3, [sp, #12]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d808      	bhi.n	800740c <__multiply+0x98>
 80073fa:	2f00      	cmp	r7, #0
 80073fc:	dc55      	bgt.n	80074aa <__multiply+0x136>
 80073fe:	6107      	str	r7, [r0, #16]
 8007400:	b005      	add	sp, #20
 8007402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007406:	f843 2b04 	str.w	r2, [r3], #4
 800740a:	e7db      	b.n	80073c4 <__multiply+0x50>
 800740c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007410:	f1ba 0f00 	cmp.w	sl, #0
 8007414:	d020      	beq.n	8007458 <__multiply+0xe4>
 8007416:	f105 0e14 	add.w	lr, r5, #20
 800741a:	46b1      	mov	r9, r6
 800741c:	2200      	movs	r2, #0
 800741e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007422:	f8d9 b000 	ldr.w	fp, [r9]
 8007426:	b2a1      	uxth	r1, r4
 8007428:	fa1f fb8b 	uxth.w	fp, fp
 800742c:	fb0a b101 	mla	r1, sl, r1, fp
 8007430:	4411      	add	r1, r2
 8007432:	f8d9 2000 	ldr.w	r2, [r9]
 8007436:	0c24      	lsrs	r4, r4, #16
 8007438:	0c12      	lsrs	r2, r2, #16
 800743a:	fb0a 2404 	mla	r4, sl, r4, r2
 800743e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007442:	b289      	uxth	r1, r1
 8007444:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007448:	45f4      	cmp	ip, lr
 800744a:	f849 1b04 	str.w	r1, [r9], #4
 800744e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007452:	d8e4      	bhi.n	800741e <__multiply+0xaa>
 8007454:	9901      	ldr	r1, [sp, #4]
 8007456:	5072      	str	r2, [r6, r1]
 8007458:	9a03      	ldr	r2, [sp, #12]
 800745a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800745e:	3304      	adds	r3, #4
 8007460:	f1b9 0f00 	cmp.w	r9, #0
 8007464:	d01f      	beq.n	80074a6 <__multiply+0x132>
 8007466:	6834      	ldr	r4, [r6, #0]
 8007468:	f105 0114 	add.w	r1, r5, #20
 800746c:	46b6      	mov	lr, r6
 800746e:	f04f 0a00 	mov.w	sl, #0
 8007472:	880a      	ldrh	r2, [r1, #0]
 8007474:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007478:	fb09 b202 	mla	r2, r9, r2, fp
 800747c:	4492      	add	sl, r2
 800747e:	b2a4      	uxth	r4, r4
 8007480:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007484:	f84e 4b04 	str.w	r4, [lr], #4
 8007488:	f851 4b04 	ldr.w	r4, [r1], #4
 800748c:	f8be 2000 	ldrh.w	r2, [lr]
 8007490:	0c24      	lsrs	r4, r4, #16
 8007492:	fb09 2404 	mla	r4, r9, r4, r2
 8007496:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800749a:	458c      	cmp	ip, r1
 800749c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80074a0:	d8e7      	bhi.n	8007472 <__multiply+0xfe>
 80074a2:	9a01      	ldr	r2, [sp, #4]
 80074a4:	50b4      	str	r4, [r6, r2]
 80074a6:	3604      	adds	r6, #4
 80074a8:	e7a3      	b.n	80073f2 <__multiply+0x7e>
 80074aa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1a5      	bne.n	80073fe <__multiply+0x8a>
 80074b2:	3f01      	subs	r7, #1
 80074b4:	e7a1      	b.n	80073fa <__multiply+0x86>
 80074b6:	bf00      	nop
 80074b8:	08008b67 	.word	0x08008b67
 80074bc:	08008b78 	.word	0x08008b78

080074c0 <__pow5mult>:
 80074c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074c4:	4615      	mov	r5, r2
 80074c6:	f012 0203 	ands.w	r2, r2, #3
 80074ca:	4606      	mov	r6, r0
 80074cc:	460f      	mov	r7, r1
 80074ce:	d007      	beq.n	80074e0 <__pow5mult+0x20>
 80074d0:	4c25      	ldr	r4, [pc, #148]	; (8007568 <__pow5mult+0xa8>)
 80074d2:	3a01      	subs	r2, #1
 80074d4:	2300      	movs	r3, #0
 80074d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074da:	f7ff fe9b 	bl	8007214 <__multadd>
 80074de:	4607      	mov	r7, r0
 80074e0:	10ad      	asrs	r5, r5, #2
 80074e2:	d03d      	beq.n	8007560 <__pow5mult+0xa0>
 80074e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80074e6:	b97c      	cbnz	r4, 8007508 <__pow5mult+0x48>
 80074e8:	2010      	movs	r0, #16
 80074ea:	f7fe fa45 	bl	8005978 <malloc>
 80074ee:	4602      	mov	r2, r0
 80074f0:	6270      	str	r0, [r6, #36]	; 0x24
 80074f2:	b928      	cbnz	r0, 8007500 <__pow5mult+0x40>
 80074f4:	4b1d      	ldr	r3, [pc, #116]	; (800756c <__pow5mult+0xac>)
 80074f6:	481e      	ldr	r0, [pc, #120]	; (8007570 <__pow5mult+0xb0>)
 80074f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80074fc:	f000 fb10 	bl	8007b20 <__assert_func>
 8007500:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007504:	6004      	str	r4, [r0, #0]
 8007506:	60c4      	str	r4, [r0, #12]
 8007508:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800750c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007510:	b94c      	cbnz	r4, 8007526 <__pow5mult+0x66>
 8007512:	f240 2171 	movw	r1, #625	; 0x271
 8007516:	4630      	mov	r0, r6
 8007518:	f7ff ff16 	bl	8007348 <__i2b>
 800751c:	2300      	movs	r3, #0
 800751e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007522:	4604      	mov	r4, r0
 8007524:	6003      	str	r3, [r0, #0]
 8007526:	f04f 0900 	mov.w	r9, #0
 800752a:	07eb      	lsls	r3, r5, #31
 800752c:	d50a      	bpl.n	8007544 <__pow5mult+0x84>
 800752e:	4639      	mov	r1, r7
 8007530:	4622      	mov	r2, r4
 8007532:	4630      	mov	r0, r6
 8007534:	f7ff ff1e 	bl	8007374 <__multiply>
 8007538:	4639      	mov	r1, r7
 800753a:	4680      	mov	r8, r0
 800753c:	4630      	mov	r0, r6
 800753e:	f7ff fe47 	bl	80071d0 <_Bfree>
 8007542:	4647      	mov	r7, r8
 8007544:	106d      	asrs	r5, r5, #1
 8007546:	d00b      	beq.n	8007560 <__pow5mult+0xa0>
 8007548:	6820      	ldr	r0, [r4, #0]
 800754a:	b938      	cbnz	r0, 800755c <__pow5mult+0x9c>
 800754c:	4622      	mov	r2, r4
 800754e:	4621      	mov	r1, r4
 8007550:	4630      	mov	r0, r6
 8007552:	f7ff ff0f 	bl	8007374 <__multiply>
 8007556:	6020      	str	r0, [r4, #0]
 8007558:	f8c0 9000 	str.w	r9, [r0]
 800755c:	4604      	mov	r4, r0
 800755e:	e7e4      	b.n	800752a <__pow5mult+0x6a>
 8007560:	4638      	mov	r0, r7
 8007562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007566:	bf00      	nop
 8007568:	08008cc8 	.word	0x08008cc8
 800756c:	08008af1 	.word	0x08008af1
 8007570:	08008b78 	.word	0x08008b78

08007574 <__lshift>:
 8007574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007578:	460c      	mov	r4, r1
 800757a:	6849      	ldr	r1, [r1, #4]
 800757c:	6923      	ldr	r3, [r4, #16]
 800757e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007582:	68a3      	ldr	r3, [r4, #8]
 8007584:	4607      	mov	r7, r0
 8007586:	4691      	mov	r9, r2
 8007588:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800758c:	f108 0601 	add.w	r6, r8, #1
 8007590:	42b3      	cmp	r3, r6
 8007592:	db0b      	blt.n	80075ac <__lshift+0x38>
 8007594:	4638      	mov	r0, r7
 8007596:	f7ff fddb 	bl	8007150 <_Balloc>
 800759a:	4605      	mov	r5, r0
 800759c:	b948      	cbnz	r0, 80075b2 <__lshift+0x3e>
 800759e:	4602      	mov	r2, r0
 80075a0:	4b28      	ldr	r3, [pc, #160]	; (8007644 <__lshift+0xd0>)
 80075a2:	4829      	ldr	r0, [pc, #164]	; (8007648 <__lshift+0xd4>)
 80075a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80075a8:	f000 faba 	bl	8007b20 <__assert_func>
 80075ac:	3101      	adds	r1, #1
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	e7ee      	b.n	8007590 <__lshift+0x1c>
 80075b2:	2300      	movs	r3, #0
 80075b4:	f100 0114 	add.w	r1, r0, #20
 80075b8:	f100 0210 	add.w	r2, r0, #16
 80075bc:	4618      	mov	r0, r3
 80075be:	4553      	cmp	r3, sl
 80075c0:	db33      	blt.n	800762a <__lshift+0xb6>
 80075c2:	6920      	ldr	r0, [r4, #16]
 80075c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075c8:	f104 0314 	add.w	r3, r4, #20
 80075cc:	f019 091f 	ands.w	r9, r9, #31
 80075d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075d8:	d02b      	beq.n	8007632 <__lshift+0xbe>
 80075da:	f1c9 0e20 	rsb	lr, r9, #32
 80075de:	468a      	mov	sl, r1
 80075e0:	2200      	movs	r2, #0
 80075e2:	6818      	ldr	r0, [r3, #0]
 80075e4:	fa00 f009 	lsl.w	r0, r0, r9
 80075e8:	4302      	orrs	r2, r0
 80075ea:	f84a 2b04 	str.w	r2, [sl], #4
 80075ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80075f2:	459c      	cmp	ip, r3
 80075f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80075f8:	d8f3      	bhi.n	80075e2 <__lshift+0x6e>
 80075fa:	ebac 0304 	sub.w	r3, ip, r4
 80075fe:	3b15      	subs	r3, #21
 8007600:	f023 0303 	bic.w	r3, r3, #3
 8007604:	3304      	adds	r3, #4
 8007606:	f104 0015 	add.w	r0, r4, #21
 800760a:	4584      	cmp	ip, r0
 800760c:	bf38      	it	cc
 800760e:	2304      	movcc	r3, #4
 8007610:	50ca      	str	r2, [r1, r3]
 8007612:	b10a      	cbz	r2, 8007618 <__lshift+0xa4>
 8007614:	f108 0602 	add.w	r6, r8, #2
 8007618:	3e01      	subs	r6, #1
 800761a:	4638      	mov	r0, r7
 800761c:	612e      	str	r6, [r5, #16]
 800761e:	4621      	mov	r1, r4
 8007620:	f7ff fdd6 	bl	80071d0 <_Bfree>
 8007624:	4628      	mov	r0, r5
 8007626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762a:	f842 0f04 	str.w	r0, [r2, #4]!
 800762e:	3301      	adds	r3, #1
 8007630:	e7c5      	b.n	80075be <__lshift+0x4a>
 8007632:	3904      	subs	r1, #4
 8007634:	f853 2b04 	ldr.w	r2, [r3], #4
 8007638:	f841 2f04 	str.w	r2, [r1, #4]!
 800763c:	459c      	cmp	ip, r3
 800763e:	d8f9      	bhi.n	8007634 <__lshift+0xc0>
 8007640:	e7ea      	b.n	8007618 <__lshift+0xa4>
 8007642:	bf00      	nop
 8007644:	08008b67 	.word	0x08008b67
 8007648:	08008b78 	.word	0x08008b78

0800764c <__mcmp>:
 800764c:	b530      	push	{r4, r5, lr}
 800764e:	6902      	ldr	r2, [r0, #16]
 8007650:	690c      	ldr	r4, [r1, #16]
 8007652:	1b12      	subs	r2, r2, r4
 8007654:	d10e      	bne.n	8007674 <__mcmp+0x28>
 8007656:	f100 0314 	add.w	r3, r0, #20
 800765a:	3114      	adds	r1, #20
 800765c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007660:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007664:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007668:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800766c:	42a5      	cmp	r5, r4
 800766e:	d003      	beq.n	8007678 <__mcmp+0x2c>
 8007670:	d305      	bcc.n	800767e <__mcmp+0x32>
 8007672:	2201      	movs	r2, #1
 8007674:	4610      	mov	r0, r2
 8007676:	bd30      	pop	{r4, r5, pc}
 8007678:	4283      	cmp	r3, r0
 800767a:	d3f3      	bcc.n	8007664 <__mcmp+0x18>
 800767c:	e7fa      	b.n	8007674 <__mcmp+0x28>
 800767e:	f04f 32ff 	mov.w	r2, #4294967295
 8007682:	e7f7      	b.n	8007674 <__mcmp+0x28>

08007684 <__mdiff>:
 8007684:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007688:	460c      	mov	r4, r1
 800768a:	4606      	mov	r6, r0
 800768c:	4611      	mov	r1, r2
 800768e:	4620      	mov	r0, r4
 8007690:	4617      	mov	r7, r2
 8007692:	f7ff ffdb 	bl	800764c <__mcmp>
 8007696:	1e05      	subs	r5, r0, #0
 8007698:	d110      	bne.n	80076bc <__mdiff+0x38>
 800769a:	4629      	mov	r1, r5
 800769c:	4630      	mov	r0, r6
 800769e:	f7ff fd57 	bl	8007150 <_Balloc>
 80076a2:	b930      	cbnz	r0, 80076b2 <__mdiff+0x2e>
 80076a4:	4b39      	ldr	r3, [pc, #228]	; (800778c <__mdiff+0x108>)
 80076a6:	4602      	mov	r2, r0
 80076a8:	f240 2132 	movw	r1, #562	; 0x232
 80076ac:	4838      	ldr	r0, [pc, #224]	; (8007790 <__mdiff+0x10c>)
 80076ae:	f000 fa37 	bl	8007b20 <__assert_func>
 80076b2:	2301      	movs	r3, #1
 80076b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80076b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076bc:	bfa4      	itt	ge
 80076be:	463b      	movge	r3, r7
 80076c0:	4627      	movge	r7, r4
 80076c2:	4630      	mov	r0, r6
 80076c4:	6879      	ldr	r1, [r7, #4]
 80076c6:	bfa6      	itte	ge
 80076c8:	461c      	movge	r4, r3
 80076ca:	2500      	movge	r5, #0
 80076cc:	2501      	movlt	r5, #1
 80076ce:	f7ff fd3f 	bl	8007150 <_Balloc>
 80076d2:	b920      	cbnz	r0, 80076de <__mdiff+0x5a>
 80076d4:	4b2d      	ldr	r3, [pc, #180]	; (800778c <__mdiff+0x108>)
 80076d6:	4602      	mov	r2, r0
 80076d8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80076dc:	e7e6      	b.n	80076ac <__mdiff+0x28>
 80076de:	693e      	ldr	r6, [r7, #16]
 80076e0:	60c5      	str	r5, [r0, #12]
 80076e2:	6925      	ldr	r5, [r4, #16]
 80076e4:	f107 0114 	add.w	r1, r7, #20
 80076e8:	f104 0914 	add.w	r9, r4, #20
 80076ec:	f100 0e14 	add.w	lr, r0, #20
 80076f0:	f107 0210 	add.w	r2, r7, #16
 80076f4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80076f8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80076fc:	46f2      	mov	sl, lr
 80076fe:	2700      	movs	r7, #0
 8007700:	f859 3b04 	ldr.w	r3, [r9], #4
 8007704:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007708:	fa1f f883 	uxth.w	r8, r3
 800770c:	fa17 f78b 	uxtah	r7, r7, fp
 8007710:	0c1b      	lsrs	r3, r3, #16
 8007712:	eba7 0808 	sub.w	r8, r7, r8
 8007716:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800771a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800771e:	fa1f f888 	uxth.w	r8, r8
 8007722:	141f      	asrs	r7, r3, #16
 8007724:	454d      	cmp	r5, r9
 8007726:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800772a:	f84a 3b04 	str.w	r3, [sl], #4
 800772e:	d8e7      	bhi.n	8007700 <__mdiff+0x7c>
 8007730:	1b2b      	subs	r3, r5, r4
 8007732:	3b15      	subs	r3, #21
 8007734:	f023 0303 	bic.w	r3, r3, #3
 8007738:	3304      	adds	r3, #4
 800773a:	3415      	adds	r4, #21
 800773c:	42a5      	cmp	r5, r4
 800773e:	bf38      	it	cc
 8007740:	2304      	movcc	r3, #4
 8007742:	4419      	add	r1, r3
 8007744:	4473      	add	r3, lr
 8007746:	469e      	mov	lr, r3
 8007748:	460d      	mov	r5, r1
 800774a:	4565      	cmp	r5, ip
 800774c:	d30e      	bcc.n	800776c <__mdiff+0xe8>
 800774e:	f10c 0203 	add.w	r2, ip, #3
 8007752:	1a52      	subs	r2, r2, r1
 8007754:	f022 0203 	bic.w	r2, r2, #3
 8007758:	3903      	subs	r1, #3
 800775a:	458c      	cmp	ip, r1
 800775c:	bf38      	it	cc
 800775e:	2200      	movcc	r2, #0
 8007760:	441a      	add	r2, r3
 8007762:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007766:	b17b      	cbz	r3, 8007788 <__mdiff+0x104>
 8007768:	6106      	str	r6, [r0, #16]
 800776a:	e7a5      	b.n	80076b8 <__mdiff+0x34>
 800776c:	f855 8b04 	ldr.w	r8, [r5], #4
 8007770:	fa17 f488 	uxtah	r4, r7, r8
 8007774:	1422      	asrs	r2, r4, #16
 8007776:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800777a:	b2a4      	uxth	r4, r4
 800777c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007780:	f84e 4b04 	str.w	r4, [lr], #4
 8007784:	1417      	asrs	r7, r2, #16
 8007786:	e7e0      	b.n	800774a <__mdiff+0xc6>
 8007788:	3e01      	subs	r6, #1
 800778a:	e7ea      	b.n	8007762 <__mdiff+0xde>
 800778c:	08008b67 	.word	0x08008b67
 8007790:	08008b78 	.word	0x08008b78

08007794 <__d2b>:
 8007794:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007798:	4689      	mov	r9, r1
 800779a:	2101      	movs	r1, #1
 800779c:	ec57 6b10 	vmov	r6, r7, d0
 80077a0:	4690      	mov	r8, r2
 80077a2:	f7ff fcd5 	bl	8007150 <_Balloc>
 80077a6:	4604      	mov	r4, r0
 80077a8:	b930      	cbnz	r0, 80077b8 <__d2b+0x24>
 80077aa:	4602      	mov	r2, r0
 80077ac:	4b25      	ldr	r3, [pc, #148]	; (8007844 <__d2b+0xb0>)
 80077ae:	4826      	ldr	r0, [pc, #152]	; (8007848 <__d2b+0xb4>)
 80077b0:	f240 310a 	movw	r1, #778	; 0x30a
 80077b4:	f000 f9b4 	bl	8007b20 <__assert_func>
 80077b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80077bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80077c0:	bb35      	cbnz	r5, 8007810 <__d2b+0x7c>
 80077c2:	2e00      	cmp	r6, #0
 80077c4:	9301      	str	r3, [sp, #4]
 80077c6:	d028      	beq.n	800781a <__d2b+0x86>
 80077c8:	4668      	mov	r0, sp
 80077ca:	9600      	str	r6, [sp, #0]
 80077cc:	f7ff fd8c 	bl	80072e8 <__lo0bits>
 80077d0:	9900      	ldr	r1, [sp, #0]
 80077d2:	b300      	cbz	r0, 8007816 <__d2b+0x82>
 80077d4:	9a01      	ldr	r2, [sp, #4]
 80077d6:	f1c0 0320 	rsb	r3, r0, #32
 80077da:	fa02 f303 	lsl.w	r3, r2, r3
 80077de:	430b      	orrs	r3, r1
 80077e0:	40c2      	lsrs	r2, r0
 80077e2:	6163      	str	r3, [r4, #20]
 80077e4:	9201      	str	r2, [sp, #4]
 80077e6:	9b01      	ldr	r3, [sp, #4]
 80077e8:	61a3      	str	r3, [r4, #24]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	bf14      	ite	ne
 80077ee:	2202      	movne	r2, #2
 80077f0:	2201      	moveq	r2, #1
 80077f2:	6122      	str	r2, [r4, #16]
 80077f4:	b1d5      	cbz	r5, 800782c <__d2b+0x98>
 80077f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80077fa:	4405      	add	r5, r0
 80077fc:	f8c9 5000 	str.w	r5, [r9]
 8007800:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007804:	f8c8 0000 	str.w	r0, [r8]
 8007808:	4620      	mov	r0, r4
 800780a:	b003      	add	sp, #12
 800780c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007810:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007814:	e7d5      	b.n	80077c2 <__d2b+0x2e>
 8007816:	6161      	str	r1, [r4, #20]
 8007818:	e7e5      	b.n	80077e6 <__d2b+0x52>
 800781a:	a801      	add	r0, sp, #4
 800781c:	f7ff fd64 	bl	80072e8 <__lo0bits>
 8007820:	9b01      	ldr	r3, [sp, #4]
 8007822:	6163      	str	r3, [r4, #20]
 8007824:	2201      	movs	r2, #1
 8007826:	6122      	str	r2, [r4, #16]
 8007828:	3020      	adds	r0, #32
 800782a:	e7e3      	b.n	80077f4 <__d2b+0x60>
 800782c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007830:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007834:	f8c9 0000 	str.w	r0, [r9]
 8007838:	6918      	ldr	r0, [r3, #16]
 800783a:	f7ff fd35 	bl	80072a8 <__hi0bits>
 800783e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007842:	e7df      	b.n	8007804 <__d2b+0x70>
 8007844:	08008b67 	.word	0x08008b67
 8007848:	08008b78 	.word	0x08008b78

0800784c <_calloc_r>:
 800784c:	b513      	push	{r0, r1, r4, lr}
 800784e:	434a      	muls	r2, r1
 8007850:	4611      	mov	r1, r2
 8007852:	9201      	str	r2, [sp, #4]
 8007854:	f7fe f8fe 	bl	8005a54 <_malloc_r>
 8007858:	4604      	mov	r4, r0
 800785a:	b118      	cbz	r0, 8007864 <_calloc_r+0x18>
 800785c:	9a01      	ldr	r2, [sp, #4]
 800785e:	2100      	movs	r1, #0
 8007860:	f7fe f8a0 	bl	80059a4 <memset>
 8007864:	4620      	mov	r0, r4
 8007866:	b002      	add	sp, #8
 8007868:	bd10      	pop	{r4, pc}

0800786a <__ssputs_r>:
 800786a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800786e:	688e      	ldr	r6, [r1, #8]
 8007870:	429e      	cmp	r6, r3
 8007872:	4682      	mov	sl, r0
 8007874:	460c      	mov	r4, r1
 8007876:	4690      	mov	r8, r2
 8007878:	461f      	mov	r7, r3
 800787a:	d838      	bhi.n	80078ee <__ssputs_r+0x84>
 800787c:	898a      	ldrh	r2, [r1, #12]
 800787e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007882:	d032      	beq.n	80078ea <__ssputs_r+0x80>
 8007884:	6825      	ldr	r5, [r4, #0]
 8007886:	6909      	ldr	r1, [r1, #16]
 8007888:	eba5 0901 	sub.w	r9, r5, r1
 800788c:	6965      	ldr	r5, [r4, #20]
 800788e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007892:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007896:	3301      	adds	r3, #1
 8007898:	444b      	add	r3, r9
 800789a:	106d      	asrs	r5, r5, #1
 800789c:	429d      	cmp	r5, r3
 800789e:	bf38      	it	cc
 80078a0:	461d      	movcc	r5, r3
 80078a2:	0553      	lsls	r3, r2, #21
 80078a4:	d531      	bpl.n	800790a <__ssputs_r+0xa0>
 80078a6:	4629      	mov	r1, r5
 80078a8:	f7fe f8d4 	bl	8005a54 <_malloc_r>
 80078ac:	4606      	mov	r6, r0
 80078ae:	b950      	cbnz	r0, 80078c6 <__ssputs_r+0x5c>
 80078b0:	230c      	movs	r3, #12
 80078b2:	f8ca 3000 	str.w	r3, [sl]
 80078b6:	89a3      	ldrh	r3, [r4, #12]
 80078b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078bc:	81a3      	strh	r3, [r4, #12]
 80078be:	f04f 30ff 	mov.w	r0, #4294967295
 80078c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078c6:	6921      	ldr	r1, [r4, #16]
 80078c8:	464a      	mov	r2, r9
 80078ca:	f7fe f85d 	bl	8005988 <memcpy>
 80078ce:	89a3      	ldrh	r3, [r4, #12]
 80078d0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80078d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078d8:	81a3      	strh	r3, [r4, #12]
 80078da:	6126      	str	r6, [r4, #16]
 80078dc:	6165      	str	r5, [r4, #20]
 80078de:	444e      	add	r6, r9
 80078e0:	eba5 0509 	sub.w	r5, r5, r9
 80078e4:	6026      	str	r6, [r4, #0]
 80078e6:	60a5      	str	r5, [r4, #8]
 80078e8:	463e      	mov	r6, r7
 80078ea:	42be      	cmp	r6, r7
 80078ec:	d900      	bls.n	80078f0 <__ssputs_r+0x86>
 80078ee:	463e      	mov	r6, r7
 80078f0:	4632      	mov	r2, r6
 80078f2:	6820      	ldr	r0, [r4, #0]
 80078f4:	4641      	mov	r1, r8
 80078f6:	f000 f958 	bl	8007baa <memmove>
 80078fa:	68a3      	ldr	r3, [r4, #8]
 80078fc:	6822      	ldr	r2, [r4, #0]
 80078fe:	1b9b      	subs	r3, r3, r6
 8007900:	4432      	add	r2, r6
 8007902:	60a3      	str	r3, [r4, #8]
 8007904:	6022      	str	r2, [r4, #0]
 8007906:	2000      	movs	r0, #0
 8007908:	e7db      	b.n	80078c2 <__ssputs_r+0x58>
 800790a:	462a      	mov	r2, r5
 800790c:	f000 f967 	bl	8007bde <_realloc_r>
 8007910:	4606      	mov	r6, r0
 8007912:	2800      	cmp	r0, #0
 8007914:	d1e1      	bne.n	80078da <__ssputs_r+0x70>
 8007916:	6921      	ldr	r1, [r4, #16]
 8007918:	4650      	mov	r0, sl
 800791a:	f7fe f84b 	bl	80059b4 <_free_r>
 800791e:	e7c7      	b.n	80078b0 <__ssputs_r+0x46>

08007920 <_svfiprintf_r>:
 8007920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007924:	4698      	mov	r8, r3
 8007926:	898b      	ldrh	r3, [r1, #12]
 8007928:	061b      	lsls	r3, r3, #24
 800792a:	b09d      	sub	sp, #116	; 0x74
 800792c:	4607      	mov	r7, r0
 800792e:	460d      	mov	r5, r1
 8007930:	4614      	mov	r4, r2
 8007932:	d50e      	bpl.n	8007952 <_svfiprintf_r+0x32>
 8007934:	690b      	ldr	r3, [r1, #16]
 8007936:	b963      	cbnz	r3, 8007952 <_svfiprintf_r+0x32>
 8007938:	2140      	movs	r1, #64	; 0x40
 800793a:	f7fe f88b 	bl	8005a54 <_malloc_r>
 800793e:	6028      	str	r0, [r5, #0]
 8007940:	6128      	str	r0, [r5, #16]
 8007942:	b920      	cbnz	r0, 800794e <_svfiprintf_r+0x2e>
 8007944:	230c      	movs	r3, #12
 8007946:	603b      	str	r3, [r7, #0]
 8007948:	f04f 30ff 	mov.w	r0, #4294967295
 800794c:	e0d1      	b.n	8007af2 <_svfiprintf_r+0x1d2>
 800794e:	2340      	movs	r3, #64	; 0x40
 8007950:	616b      	str	r3, [r5, #20]
 8007952:	2300      	movs	r3, #0
 8007954:	9309      	str	r3, [sp, #36]	; 0x24
 8007956:	2320      	movs	r3, #32
 8007958:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800795c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007960:	2330      	movs	r3, #48	; 0x30
 8007962:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007b0c <_svfiprintf_r+0x1ec>
 8007966:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800796a:	f04f 0901 	mov.w	r9, #1
 800796e:	4623      	mov	r3, r4
 8007970:	469a      	mov	sl, r3
 8007972:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007976:	b10a      	cbz	r2, 800797c <_svfiprintf_r+0x5c>
 8007978:	2a25      	cmp	r2, #37	; 0x25
 800797a:	d1f9      	bne.n	8007970 <_svfiprintf_r+0x50>
 800797c:	ebba 0b04 	subs.w	fp, sl, r4
 8007980:	d00b      	beq.n	800799a <_svfiprintf_r+0x7a>
 8007982:	465b      	mov	r3, fp
 8007984:	4622      	mov	r2, r4
 8007986:	4629      	mov	r1, r5
 8007988:	4638      	mov	r0, r7
 800798a:	f7ff ff6e 	bl	800786a <__ssputs_r>
 800798e:	3001      	adds	r0, #1
 8007990:	f000 80aa 	beq.w	8007ae8 <_svfiprintf_r+0x1c8>
 8007994:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007996:	445a      	add	r2, fp
 8007998:	9209      	str	r2, [sp, #36]	; 0x24
 800799a:	f89a 3000 	ldrb.w	r3, [sl]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f000 80a2 	beq.w	8007ae8 <_svfiprintf_r+0x1c8>
 80079a4:	2300      	movs	r3, #0
 80079a6:	f04f 32ff 	mov.w	r2, #4294967295
 80079aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079ae:	f10a 0a01 	add.w	sl, sl, #1
 80079b2:	9304      	str	r3, [sp, #16]
 80079b4:	9307      	str	r3, [sp, #28]
 80079b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80079ba:	931a      	str	r3, [sp, #104]	; 0x68
 80079bc:	4654      	mov	r4, sl
 80079be:	2205      	movs	r2, #5
 80079c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079c4:	4851      	ldr	r0, [pc, #324]	; (8007b0c <_svfiprintf_r+0x1ec>)
 80079c6:	f7f8 fc13 	bl	80001f0 <memchr>
 80079ca:	9a04      	ldr	r2, [sp, #16]
 80079cc:	b9d8      	cbnz	r0, 8007a06 <_svfiprintf_r+0xe6>
 80079ce:	06d0      	lsls	r0, r2, #27
 80079d0:	bf44      	itt	mi
 80079d2:	2320      	movmi	r3, #32
 80079d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079d8:	0711      	lsls	r1, r2, #28
 80079da:	bf44      	itt	mi
 80079dc:	232b      	movmi	r3, #43	; 0x2b
 80079de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079e2:	f89a 3000 	ldrb.w	r3, [sl]
 80079e6:	2b2a      	cmp	r3, #42	; 0x2a
 80079e8:	d015      	beq.n	8007a16 <_svfiprintf_r+0xf6>
 80079ea:	9a07      	ldr	r2, [sp, #28]
 80079ec:	4654      	mov	r4, sl
 80079ee:	2000      	movs	r0, #0
 80079f0:	f04f 0c0a 	mov.w	ip, #10
 80079f4:	4621      	mov	r1, r4
 80079f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079fa:	3b30      	subs	r3, #48	; 0x30
 80079fc:	2b09      	cmp	r3, #9
 80079fe:	d94e      	bls.n	8007a9e <_svfiprintf_r+0x17e>
 8007a00:	b1b0      	cbz	r0, 8007a30 <_svfiprintf_r+0x110>
 8007a02:	9207      	str	r2, [sp, #28]
 8007a04:	e014      	b.n	8007a30 <_svfiprintf_r+0x110>
 8007a06:	eba0 0308 	sub.w	r3, r0, r8
 8007a0a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	9304      	str	r3, [sp, #16]
 8007a12:	46a2      	mov	sl, r4
 8007a14:	e7d2      	b.n	80079bc <_svfiprintf_r+0x9c>
 8007a16:	9b03      	ldr	r3, [sp, #12]
 8007a18:	1d19      	adds	r1, r3, #4
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	9103      	str	r1, [sp, #12]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	bfbb      	ittet	lt
 8007a22:	425b      	neglt	r3, r3
 8007a24:	f042 0202 	orrlt.w	r2, r2, #2
 8007a28:	9307      	strge	r3, [sp, #28]
 8007a2a:	9307      	strlt	r3, [sp, #28]
 8007a2c:	bfb8      	it	lt
 8007a2e:	9204      	strlt	r2, [sp, #16]
 8007a30:	7823      	ldrb	r3, [r4, #0]
 8007a32:	2b2e      	cmp	r3, #46	; 0x2e
 8007a34:	d10c      	bne.n	8007a50 <_svfiprintf_r+0x130>
 8007a36:	7863      	ldrb	r3, [r4, #1]
 8007a38:	2b2a      	cmp	r3, #42	; 0x2a
 8007a3a:	d135      	bne.n	8007aa8 <_svfiprintf_r+0x188>
 8007a3c:	9b03      	ldr	r3, [sp, #12]
 8007a3e:	1d1a      	adds	r2, r3, #4
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	9203      	str	r2, [sp, #12]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	bfb8      	it	lt
 8007a48:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a4c:	3402      	adds	r4, #2
 8007a4e:	9305      	str	r3, [sp, #20]
 8007a50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007b1c <_svfiprintf_r+0x1fc>
 8007a54:	7821      	ldrb	r1, [r4, #0]
 8007a56:	2203      	movs	r2, #3
 8007a58:	4650      	mov	r0, sl
 8007a5a:	f7f8 fbc9 	bl	80001f0 <memchr>
 8007a5e:	b140      	cbz	r0, 8007a72 <_svfiprintf_r+0x152>
 8007a60:	2340      	movs	r3, #64	; 0x40
 8007a62:	eba0 000a 	sub.w	r0, r0, sl
 8007a66:	fa03 f000 	lsl.w	r0, r3, r0
 8007a6a:	9b04      	ldr	r3, [sp, #16]
 8007a6c:	4303      	orrs	r3, r0
 8007a6e:	3401      	adds	r4, #1
 8007a70:	9304      	str	r3, [sp, #16]
 8007a72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a76:	4826      	ldr	r0, [pc, #152]	; (8007b10 <_svfiprintf_r+0x1f0>)
 8007a78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a7c:	2206      	movs	r2, #6
 8007a7e:	f7f8 fbb7 	bl	80001f0 <memchr>
 8007a82:	2800      	cmp	r0, #0
 8007a84:	d038      	beq.n	8007af8 <_svfiprintf_r+0x1d8>
 8007a86:	4b23      	ldr	r3, [pc, #140]	; (8007b14 <_svfiprintf_r+0x1f4>)
 8007a88:	bb1b      	cbnz	r3, 8007ad2 <_svfiprintf_r+0x1b2>
 8007a8a:	9b03      	ldr	r3, [sp, #12]
 8007a8c:	3307      	adds	r3, #7
 8007a8e:	f023 0307 	bic.w	r3, r3, #7
 8007a92:	3308      	adds	r3, #8
 8007a94:	9303      	str	r3, [sp, #12]
 8007a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a98:	4433      	add	r3, r6
 8007a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a9c:	e767      	b.n	800796e <_svfiprintf_r+0x4e>
 8007a9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aa2:	460c      	mov	r4, r1
 8007aa4:	2001      	movs	r0, #1
 8007aa6:	e7a5      	b.n	80079f4 <_svfiprintf_r+0xd4>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	3401      	adds	r4, #1
 8007aac:	9305      	str	r3, [sp, #20]
 8007aae:	4619      	mov	r1, r3
 8007ab0:	f04f 0c0a 	mov.w	ip, #10
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aba:	3a30      	subs	r2, #48	; 0x30
 8007abc:	2a09      	cmp	r2, #9
 8007abe:	d903      	bls.n	8007ac8 <_svfiprintf_r+0x1a8>
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d0c5      	beq.n	8007a50 <_svfiprintf_r+0x130>
 8007ac4:	9105      	str	r1, [sp, #20]
 8007ac6:	e7c3      	b.n	8007a50 <_svfiprintf_r+0x130>
 8007ac8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007acc:	4604      	mov	r4, r0
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e7f0      	b.n	8007ab4 <_svfiprintf_r+0x194>
 8007ad2:	ab03      	add	r3, sp, #12
 8007ad4:	9300      	str	r3, [sp, #0]
 8007ad6:	462a      	mov	r2, r5
 8007ad8:	4b0f      	ldr	r3, [pc, #60]	; (8007b18 <_svfiprintf_r+0x1f8>)
 8007ada:	a904      	add	r1, sp, #16
 8007adc:	4638      	mov	r0, r7
 8007ade:	f7fe f8b3 	bl	8005c48 <_printf_float>
 8007ae2:	1c42      	adds	r2, r0, #1
 8007ae4:	4606      	mov	r6, r0
 8007ae6:	d1d6      	bne.n	8007a96 <_svfiprintf_r+0x176>
 8007ae8:	89ab      	ldrh	r3, [r5, #12]
 8007aea:	065b      	lsls	r3, r3, #25
 8007aec:	f53f af2c 	bmi.w	8007948 <_svfiprintf_r+0x28>
 8007af0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007af2:	b01d      	add	sp, #116	; 0x74
 8007af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af8:	ab03      	add	r3, sp, #12
 8007afa:	9300      	str	r3, [sp, #0]
 8007afc:	462a      	mov	r2, r5
 8007afe:	4b06      	ldr	r3, [pc, #24]	; (8007b18 <_svfiprintf_r+0x1f8>)
 8007b00:	a904      	add	r1, sp, #16
 8007b02:	4638      	mov	r0, r7
 8007b04:	f7fe fb44 	bl	8006190 <_printf_i>
 8007b08:	e7eb      	b.n	8007ae2 <_svfiprintf_r+0x1c2>
 8007b0a:	bf00      	nop
 8007b0c:	08008cd4 	.word	0x08008cd4
 8007b10:	08008cde 	.word	0x08008cde
 8007b14:	08005c49 	.word	0x08005c49
 8007b18:	0800786b 	.word	0x0800786b
 8007b1c:	08008cda 	.word	0x08008cda

08007b20 <__assert_func>:
 8007b20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b22:	4614      	mov	r4, r2
 8007b24:	461a      	mov	r2, r3
 8007b26:	4b09      	ldr	r3, [pc, #36]	; (8007b4c <__assert_func+0x2c>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4605      	mov	r5, r0
 8007b2c:	68d8      	ldr	r0, [r3, #12]
 8007b2e:	b14c      	cbz	r4, 8007b44 <__assert_func+0x24>
 8007b30:	4b07      	ldr	r3, [pc, #28]	; (8007b50 <__assert_func+0x30>)
 8007b32:	9100      	str	r1, [sp, #0]
 8007b34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b38:	4906      	ldr	r1, [pc, #24]	; (8007b54 <__assert_func+0x34>)
 8007b3a:	462b      	mov	r3, r5
 8007b3c:	f000 f80e 	bl	8007b5c <fiprintf>
 8007b40:	f000 fa9a 	bl	8008078 <abort>
 8007b44:	4b04      	ldr	r3, [pc, #16]	; (8007b58 <__assert_func+0x38>)
 8007b46:	461c      	mov	r4, r3
 8007b48:	e7f3      	b.n	8007b32 <__assert_func+0x12>
 8007b4a:	bf00      	nop
 8007b4c:	2000000c 	.word	0x2000000c
 8007b50:	08008ce5 	.word	0x08008ce5
 8007b54:	08008cf2 	.word	0x08008cf2
 8007b58:	08008d20 	.word	0x08008d20

08007b5c <fiprintf>:
 8007b5c:	b40e      	push	{r1, r2, r3}
 8007b5e:	b503      	push	{r0, r1, lr}
 8007b60:	4601      	mov	r1, r0
 8007b62:	ab03      	add	r3, sp, #12
 8007b64:	4805      	ldr	r0, [pc, #20]	; (8007b7c <fiprintf+0x20>)
 8007b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b6a:	6800      	ldr	r0, [r0, #0]
 8007b6c:	9301      	str	r3, [sp, #4]
 8007b6e:	f000 f885 	bl	8007c7c <_vfiprintf_r>
 8007b72:	b002      	add	sp, #8
 8007b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b78:	b003      	add	sp, #12
 8007b7a:	4770      	bx	lr
 8007b7c:	2000000c 	.word	0x2000000c

08007b80 <__retarget_lock_init_recursive>:
 8007b80:	4770      	bx	lr

08007b82 <__retarget_lock_acquire_recursive>:
 8007b82:	4770      	bx	lr

08007b84 <__retarget_lock_release_recursive>:
 8007b84:	4770      	bx	lr

08007b86 <__ascii_mbtowc>:
 8007b86:	b082      	sub	sp, #8
 8007b88:	b901      	cbnz	r1, 8007b8c <__ascii_mbtowc+0x6>
 8007b8a:	a901      	add	r1, sp, #4
 8007b8c:	b142      	cbz	r2, 8007ba0 <__ascii_mbtowc+0x1a>
 8007b8e:	b14b      	cbz	r3, 8007ba4 <__ascii_mbtowc+0x1e>
 8007b90:	7813      	ldrb	r3, [r2, #0]
 8007b92:	600b      	str	r3, [r1, #0]
 8007b94:	7812      	ldrb	r2, [r2, #0]
 8007b96:	1e10      	subs	r0, r2, #0
 8007b98:	bf18      	it	ne
 8007b9a:	2001      	movne	r0, #1
 8007b9c:	b002      	add	sp, #8
 8007b9e:	4770      	bx	lr
 8007ba0:	4610      	mov	r0, r2
 8007ba2:	e7fb      	b.n	8007b9c <__ascii_mbtowc+0x16>
 8007ba4:	f06f 0001 	mvn.w	r0, #1
 8007ba8:	e7f8      	b.n	8007b9c <__ascii_mbtowc+0x16>

08007baa <memmove>:
 8007baa:	4288      	cmp	r0, r1
 8007bac:	b510      	push	{r4, lr}
 8007bae:	eb01 0402 	add.w	r4, r1, r2
 8007bb2:	d902      	bls.n	8007bba <memmove+0x10>
 8007bb4:	4284      	cmp	r4, r0
 8007bb6:	4623      	mov	r3, r4
 8007bb8:	d807      	bhi.n	8007bca <memmove+0x20>
 8007bba:	1e43      	subs	r3, r0, #1
 8007bbc:	42a1      	cmp	r1, r4
 8007bbe:	d008      	beq.n	8007bd2 <memmove+0x28>
 8007bc0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bc4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007bc8:	e7f8      	b.n	8007bbc <memmove+0x12>
 8007bca:	4402      	add	r2, r0
 8007bcc:	4601      	mov	r1, r0
 8007bce:	428a      	cmp	r2, r1
 8007bd0:	d100      	bne.n	8007bd4 <memmove+0x2a>
 8007bd2:	bd10      	pop	{r4, pc}
 8007bd4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bd8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bdc:	e7f7      	b.n	8007bce <memmove+0x24>

08007bde <_realloc_r>:
 8007bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007be0:	4607      	mov	r7, r0
 8007be2:	4614      	mov	r4, r2
 8007be4:	460e      	mov	r6, r1
 8007be6:	b921      	cbnz	r1, 8007bf2 <_realloc_r+0x14>
 8007be8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007bec:	4611      	mov	r1, r2
 8007bee:	f7fd bf31 	b.w	8005a54 <_malloc_r>
 8007bf2:	b922      	cbnz	r2, 8007bfe <_realloc_r+0x20>
 8007bf4:	f7fd fede 	bl	80059b4 <_free_r>
 8007bf8:	4625      	mov	r5, r4
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bfe:	f000 fc5f 	bl	80084c0 <_malloc_usable_size_r>
 8007c02:	42a0      	cmp	r0, r4
 8007c04:	d20f      	bcs.n	8007c26 <_realloc_r+0x48>
 8007c06:	4621      	mov	r1, r4
 8007c08:	4638      	mov	r0, r7
 8007c0a:	f7fd ff23 	bl	8005a54 <_malloc_r>
 8007c0e:	4605      	mov	r5, r0
 8007c10:	2800      	cmp	r0, #0
 8007c12:	d0f2      	beq.n	8007bfa <_realloc_r+0x1c>
 8007c14:	4631      	mov	r1, r6
 8007c16:	4622      	mov	r2, r4
 8007c18:	f7fd feb6 	bl	8005988 <memcpy>
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	4638      	mov	r0, r7
 8007c20:	f7fd fec8 	bl	80059b4 <_free_r>
 8007c24:	e7e9      	b.n	8007bfa <_realloc_r+0x1c>
 8007c26:	4635      	mov	r5, r6
 8007c28:	e7e7      	b.n	8007bfa <_realloc_r+0x1c>

08007c2a <__sfputc_r>:
 8007c2a:	6893      	ldr	r3, [r2, #8]
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	b410      	push	{r4}
 8007c32:	6093      	str	r3, [r2, #8]
 8007c34:	da08      	bge.n	8007c48 <__sfputc_r+0x1e>
 8007c36:	6994      	ldr	r4, [r2, #24]
 8007c38:	42a3      	cmp	r3, r4
 8007c3a:	db01      	blt.n	8007c40 <__sfputc_r+0x16>
 8007c3c:	290a      	cmp	r1, #10
 8007c3e:	d103      	bne.n	8007c48 <__sfputc_r+0x1e>
 8007c40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c44:	f000 b94a 	b.w	8007edc <__swbuf_r>
 8007c48:	6813      	ldr	r3, [r2, #0]
 8007c4a:	1c58      	adds	r0, r3, #1
 8007c4c:	6010      	str	r0, [r2, #0]
 8007c4e:	7019      	strb	r1, [r3, #0]
 8007c50:	4608      	mov	r0, r1
 8007c52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <__sfputs_r>:
 8007c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5a:	4606      	mov	r6, r0
 8007c5c:	460f      	mov	r7, r1
 8007c5e:	4614      	mov	r4, r2
 8007c60:	18d5      	adds	r5, r2, r3
 8007c62:	42ac      	cmp	r4, r5
 8007c64:	d101      	bne.n	8007c6a <__sfputs_r+0x12>
 8007c66:	2000      	movs	r0, #0
 8007c68:	e007      	b.n	8007c7a <__sfputs_r+0x22>
 8007c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c6e:	463a      	mov	r2, r7
 8007c70:	4630      	mov	r0, r6
 8007c72:	f7ff ffda 	bl	8007c2a <__sfputc_r>
 8007c76:	1c43      	adds	r3, r0, #1
 8007c78:	d1f3      	bne.n	8007c62 <__sfputs_r+0xa>
 8007c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007c7c <_vfiprintf_r>:
 8007c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c80:	460d      	mov	r5, r1
 8007c82:	b09d      	sub	sp, #116	; 0x74
 8007c84:	4614      	mov	r4, r2
 8007c86:	4698      	mov	r8, r3
 8007c88:	4606      	mov	r6, r0
 8007c8a:	b118      	cbz	r0, 8007c94 <_vfiprintf_r+0x18>
 8007c8c:	6983      	ldr	r3, [r0, #24]
 8007c8e:	b90b      	cbnz	r3, 8007c94 <_vfiprintf_r+0x18>
 8007c90:	f000 fb14 	bl	80082bc <__sinit>
 8007c94:	4b89      	ldr	r3, [pc, #548]	; (8007ebc <_vfiprintf_r+0x240>)
 8007c96:	429d      	cmp	r5, r3
 8007c98:	d11b      	bne.n	8007cd2 <_vfiprintf_r+0x56>
 8007c9a:	6875      	ldr	r5, [r6, #4]
 8007c9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c9e:	07d9      	lsls	r1, r3, #31
 8007ca0:	d405      	bmi.n	8007cae <_vfiprintf_r+0x32>
 8007ca2:	89ab      	ldrh	r3, [r5, #12]
 8007ca4:	059a      	lsls	r2, r3, #22
 8007ca6:	d402      	bmi.n	8007cae <_vfiprintf_r+0x32>
 8007ca8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007caa:	f7ff ff6a 	bl	8007b82 <__retarget_lock_acquire_recursive>
 8007cae:	89ab      	ldrh	r3, [r5, #12]
 8007cb0:	071b      	lsls	r3, r3, #28
 8007cb2:	d501      	bpl.n	8007cb8 <_vfiprintf_r+0x3c>
 8007cb4:	692b      	ldr	r3, [r5, #16]
 8007cb6:	b9eb      	cbnz	r3, 8007cf4 <_vfiprintf_r+0x78>
 8007cb8:	4629      	mov	r1, r5
 8007cba:	4630      	mov	r0, r6
 8007cbc:	f000 f96e 	bl	8007f9c <__swsetup_r>
 8007cc0:	b1c0      	cbz	r0, 8007cf4 <_vfiprintf_r+0x78>
 8007cc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cc4:	07dc      	lsls	r4, r3, #31
 8007cc6:	d50e      	bpl.n	8007ce6 <_vfiprintf_r+0x6a>
 8007cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ccc:	b01d      	add	sp, #116	; 0x74
 8007cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cd2:	4b7b      	ldr	r3, [pc, #492]	; (8007ec0 <_vfiprintf_r+0x244>)
 8007cd4:	429d      	cmp	r5, r3
 8007cd6:	d101      	bne.n	8007cdc <_vfiprintf_r+0x60>
 8007cd8:	68b5      	ldr	r5, [r6, #8]
 8007cda:	e7df      	b.n	8007c9c <_vfiprintf_r+0x20>
 8007cdc:	4b79      	ldr	r3, [pc, #484]	; (8007ec4 <_vfiprintf_r+0x248>)
 8007cde:	429d      	cmp	r5, r3
 8007ce0:	bf08      	it	eq
 8007ce2:	68f5      	ldreq	r5, [r6, #12]
 8007ce4:	e7da      	b.n	8007c9c <_vfiprintf_r+0x20>
 8007ce6:	89ab      	ldrh	r3, [r5, #12]
 8007ce8:	0598      	lsls	r0, r3, #22
 8007cea:	d4ed      	bmi.n	8007cc8 <_vfiprintf_r+0x4c>
 8007cec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cee:	f7ff ff49 	bl	8007b84 <__retarget_lock_release_recursive>
 8007cf2:	e7e9      	b.n	8007cc8 <_vfiprintf_r+0x4c>
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8007cf8:	2320      	movs	r3, #32
 8007cfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007cfe:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d02:	2330      	movs	r3, #48	; 0x30
 8007d04:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007ec8 <_vfiprintf_r+0x24c>
 8007d08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d0c:	f04f 0901 	mov.w	r9, #1
 8007d10:	4623      	mov	r3, r4
 8007d12:	469a      	mov	sl, r3
 8007d14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d18:	b10a      	cbz	r2, 8007d1e <_vfiprintf_r+0xa2>
 8007d1a:	2a25      	cmp	r2, #37	; 0x25
 8007d1c:	d1f9      	bne.n	8007d12 <_vfiprintf_r+0x96>
 8007d1e:	ebba 0b04 	subs.w	fp, sl, r4
 8007d22:	d00b      	beq.n	8007d3c <_vfiprintf_r+0xc0>
 8007d24:	465b      	mov	r3, fp
 8007d26:	4622      	mov	r2, r4
 8007d28:	4629      	mov	r1, r5
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	f7ff ff94 	bl	8007c58 <__sfputs_r>
 8007d30:	3001      	adds	r0, #1
 8007d32:	f000 80aa 	beq.w	8007e8a <_vfiprintf_r+0x20e>
 8007d36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d38:	445a      	add	r2, fp
 8007d3a:	9209      	str	r2, [sp, #36]	; 0x24
 8007d3c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	f000 80a2 	beq.w	8007e8a <_vfiprintf_r+0x20e>
 8007d46:	2300      	movs	r3, #0
 8007d48:	f04f 32ff 	mov.w	r2, #4294967295
 8007d4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d50:	f10a 0a01 	add.w	sl, sl, #1
 8007d54:	9304      	str	r3, [sp, #16]
 8007d56:	9307      	str	r3, [sp, #28]
 8007d58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d5c:	931a      	str	r3, [sp, #104]	; 0x68
 8007d5e:	4654      	mov	r4, sl
 8007d60:	2205      	movs	r2, #5
 8007d62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d66:	4858      	ldr	r0, [pc, #352]	; (8007ec8 <_vfiprintf_r+0x24c>)
 8007d68:	f7f8 fa42 	bl	80001f0 <memchr>
 8007d6c:	9a04      	ldr	r2, [sp, #16]
 8007d6e:	b9d8      	cbnz	r0, 8007da8 <_vfiprintf_r+0x12c>
 8007d70:	06d1      	lsls	r1, r2, #27
 8007d72:	bf44      	itt	mi
 8007d74:	2320      	movmi	r3, #32
 8007d76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d7a:	0713      	lsls	r3, r2, #28
 8007d7c:	bf44      	itt	mi
 8007d7e:	232b      	movmi	r3, #43	; 0x2b
 8007d80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d84:	f89a 3000 	ldrb.w	r3, [sl]
 8007d88:	2b2a      	cmp	r3, #42	; 0x2a
 8007d8a:	d015      	beq.n	8007db8 <_vfiprintf_r+0x13c>
 8007d8c:	9a07      	ldr	r2, [sp, #28]
 8007d8e:	4654      	mov	r4, sl
 8007d90:	2000      	movs	r0, #0
 8007d92:	f04f 0c0a 	mov.w	ip, #10
 8007d96:	4621      	mov	r1, r4
 8007d98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d9c:	3b30      	subs	r3, #48	; 0x30
 8007d9e:	2b09      	cmp	r3, #9
 8007da0:	d94e      	bls.n	8007e40 <_vfiprintf_r+0x1c4>
 8007da2:	b1b0      	cbz	r0, 8007dd2 <_vfiprintf_r+0x156>
 8007da4:	9207      	str	r2, [sp, #28]
 8007da6:	e014      	b.n	8007dd2 <_vfiprintf_r+0x156>
 8007da8:	eba0 0308 	sub.w	r3, r0, r8
 8007dac:	fa09 f303 	lsl.w	r3, r9, r3
 8007db0:	4313      	orrs	r3, r2
 8007db2:	9304      	str	r3, [sp, #16]
 8007db4:	46a2      	mov	sl, r4
 8007db6:	e7d2      	b.n	8007d5e <_vfiprintf_r+0xe2>
 8007db8:	9b03      	ldr	r3, [sp, #12]
 8007dba:	1d19      	adds	r1, r3, #4
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	9103      	str	r1, [sp, #12]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	bfbb      	ittet	lt
 8007dc4:	425b      	neglt	r3, r3
 8007dc6:	f042 0202 	orrlt.w	r2, r2, #2
 8007dca:	9307      	strge	r3, [sp, #28]
 8007dcc:	9307      	strlt	r3, [sp, #28]
 8007dce:	bfb8      	it	lt
 8007dd0:	9204      	strlt	r2, [sp, #16]
 8007dd2:	7823      	ldrb	r3, [r4, #0]
 8007dd4:	2b2e      	cmp	r3, #46	; 0x2e
 8007dd6:	d10c      	bne.n	8007df2 <_vfiprintf_r+0x176>
 8007dd8:	7863      	ldrb	r3, [r4, #1]
 8007dda:	2b2a      	cmp	r3, #42	; 0x2a
 8007ddc:	d135      	bne.n	8007e4a <_vfiprintf_r+0x1ce>
 8007dde:	9b03      	ldr	r3, [sp, #12]
 8007de0:	1d1a      	adds	r2, r3, #4
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	9203      	str	r2, [sp, #12]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	bfb8      	it	lt
 8007dea:	f04f 33ff 	movlt.w	r3, #4294967295
 8007dee:	3402      	adds	r4, #2
 8007df0:	9305      	str	r3, [sp, #20]
 8007df2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007ed8 <_vfiprintf_r+0x25c>
 8007df6:	7821      	ldrb	r1, [r4, #0]
 8007df8:	2203      	movs	r2, #3
 8007dfa:	4650      	mov	r0, sl
 8007dfc:	f7f8 f9f8 	bl	80001f0 <memchr>
 8007e00:	b140      	cbz	r0, 8007e14 <_vfiprintf_r+0x198>
 8007e02:	2340      	movs	r3, #64	; 0x40
 8007e04:	eba0 000a 	sub.w	r0, r0, sl
 8007e08:	fa03 f000 	lsl.w	r0, r3, r0
 8007e0c:	9b04      	ldr	r3, [sp, #16]
 8007e0e:	4303      	orrs	r3, r0
 8007e10:	3401      	adds	r4, #1
 8007e12:	9304      	str	r3, [sp, #16]
 8007e14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e18:	482c      	ldr	r0, [pc, #176]	; (8007ecc <_vfiprintf_r+0x250>)
 8007e1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e1e:	2206      	movs	r2, #6
 8007e20:	f7f8 f9e6 	bl	80001f0 <memchr>
 8007e24:	2800      	cmp	r0, #0
 8007e26:	d03f      	beq.n	8007ea8 <_vfiprintf_r+0x22c>
 8007e28:	4b29      	ldr	r3, [pc, #164]	; (8007ed0 <_vfiprintf_r+0x254>)
 8007e2a:	bb1b      	cbnz	r3, 8007e74 <_vfiprintf_r+0x1f8>
 8007e2c:	9b03      	ldr	r3, [sp, #12]
 8007e2e:	3307      	adds	r3, #7
 8007e30:	f023 0307 	bic.w	r3, r3, #7
 8007e34:	3308      	adds	r3, #8
 8007e36:	9303      	str	r3, [sp, #12]
 8007e38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e3a:	443b      	add	r3, r7
 8007e3c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e3e:	e767      	b.n	8007d10 <_vfiprintf_r+0x94>
 8007e40:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e44:	460c      	mov	r4, r1
 8007e46:	2001      	movs	r0, #1
 8007e48:	e7a5      	b.n	8007d96 <_vfiprintf_r+0x11a>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	3401      	adds	r4, #1
 8007e4e:	9305      	str	r3, [sp, #20]
 8007e50:	4619      	mov	r1, r3
 8007e52:	f04f 0c0a 	mov.w	ip, #10
 8007e56:	4620      	mov	r0, r4
 8007e58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e5c:	3a30      	subs	r2, #48	; 0x30
 8007e5e:	2a09      	cmp	r2, #9
 8007e60:	d903      	bls.n	8007e6a <_vfiprintf_r+0x1ee>
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d0c5      	beq.n	8007df2 <_vfiprintf_r+0x176>
 8007e66:	9105      	str	r1, [sp, #20]
 8007e68:	e7c3      	b.n	8007df2 <_vfiprintf_r+0x176>
 8007e6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e6e:	4604      	mov	r4, r0
 8007e70:	2301      	movs	r3, #1
 8007e72:	e7f0      	b.n	8007e56 <_vfiprintf_r+0x1da>
 8007e74:	ab03      	add	r3, sp, #12
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	462a      	mov	r2, r5
 8007e7a:	4b16      	ldr	r3, [pc, #88]	; (8007ed4 <_vfiprintf_r+0x258>)
 8007e7c:	a904      	add	r1, sp, #16
 8007e7e:	4630      	mov	r0, r6
 8007e80:	f7fd fee2 	bl	8005c48 <_printf_float>
 8007e84:	4607      	mov	r7, r0
 8007e86:	1c78      	adds	r0, r7, #1
 8007e88:	d1d6      	bne.n	8007e38 <_vfiprintf_r+0x1bc>
 8007e8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e8c:	07d9      	lsls	r1, r3, #31
 8007e8e:	d405      	bmi.n	8007e9c <_vfiprintf_r+0x220>
 8007e90:	89ab      	ldrh	r3, [r5, #12]
 8007e92:	059a      	lsls	r2, r3, #22
 8007e94:	d402      	bmi.n	8007e9c <_vfiprintf_r+0x220>
 8007e96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e98:	f7ff fe74 	bl	8007b84 <__retarget_lock_release_recursive>
 8007e9c:	89ab      	ldrh	r3, [r5, #12]
 8007e9e:	065b      	lsls	r3, r3, #25
 8007ea0:	f53f af12 	bmi.w	8007cc8 <_vfiprintf_r+0x4c>
 8007ea4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ea6:	e711      	b.n	8007ccc <_vfiprintf_r+0x50>
 8007ea8:	ab03      	add	r3, sp, #12
 8007eaa:	9300      	str	r3, [sp, #0]
 8007eac:	462a      	mov	r2, r5
 8007eae:	4b09      	ldr	r3, [pc, #36]	; (8007ed4 <_vfiprintf_r+0x258>)
 8007eb0:	a904      	add	r1, sp, #16
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	f7fe f96c 	bl	8006190 <_printf_i>
 8007eb8:	e7e4      	b.n	8007e84 <_vfiprintf_r+0x208>
 8007eba:	bf00      	nop
 8007ebc:	08008e4c 	.word	0x08008e4c
 8007ec0:	08008e6c 	.word	0x08008e6c
 8007ec4:	08008e2c 	.word	0x08008e2c
 8007ec8:	08008cd4 	.word	0x08008cd4
 8007ecc:	08008cde 	.word	0x08008cde
 8007ed0:	08005c49 	.word	0x08005c49
 8007ed4:	08007c59 	.word	0x08007c59
 8007ed8:	08008cda 	.word	0x08008cda

08007edc <__swbuf_r>:
 8007edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ede:	460e      	mov	r6, r1
 8007ee0:	4614      	mov	r4, r2
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	b118      	cbz	r0, 8007eee <__swbuf_r+0x12>
 8007ee6:	6983      	ldr	r3, [r0, #24]
 8007ee8:	b90b      	cbnz	r3, 8007eee <__swbuf_r+0x12>
 8007eea:	f000 f9e7 	bl	80082bc <__sinit>
 8007eee:	4b21      	ldr	r3, [pc, #132]	; (8007f74 <__swbuf_r+0x98>)
 8007ef0:	429c      	cmp	r4, r3
 8007ef2:	d12b      	bne.n	8007f4c <__swbuf_r+0x70>
 8007ef4:	686c      	ldr	r4, [r5, #4]
 8007ef6:	69a3      	ldr	r3, [r4, #24]
 8007ef8:	60a3      	str	r3, [r4, #8]
 8007efa:	89a3      	ldrh	r3, [r4, #12]
 8007efc:	071a      	lsls	r2, r3, #28
 8007efe:	d52f      	bpl.n	8007f60 <__swbuf_r+0x84>
 8007f00:	6923      	ldr	r3, [r4, #16]
 8007f02:	b36b      	cbz	r3, 8007f60 <__swbuf_r+0x84>
 8007f04:	6923      	ldr	r3, [r4, #16]
 8007f06:	6820      	ldr	r0, [r4, #0]
 8007f08:	1ac0      	subs	r0, r0, r3
 8007f0a:	6963      	ldr	r3, [r4, #20]
 8007f0c:	b2f6      	uxtb	r6, r6
 8007f0e:	4283      	cmp	r3, r0
 8007f10:	4637      	mov	r7, r6
 8007f12:	dc04      	bgt.n	8007f1e <__swbuf_r+0x42>
 8007f14:	4621      	mov	r1, r4
 8007f16:	4628      	mov	r0, r5
 8007f18:	f000 f93c 	bl	8008194 <_fflush_r>
 8007f1c:	bb30      	cbnz	r0, 8007f6c <__swbuf_r+0x90>
 8007f1e:	68a3      	ldr	r3, [r4, #8]
 8007f20:	3b01      	subs	r3, #1
 8007f22:	60a3      	str	r3, [r4, #8]
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	1c5a      	adds	r2, r3, #1
 8007f28:	6022      	str	r2, [r4, #0]
 8007f2a:	701e      	strb	r6, [r3, #0]
 8007f2c:	6963      	ldr	r3, [r4, #20]
 8007f2e:	3001      	adds	r0, #1
 8007f30:	4283      	cmp	r3, r0
 8007f32:	d004      	beq.n	8007f3e <__swbuf_r+0x62>
 8007f34:	89a3      	ldrh	r3, [r4, #12]
 8007f36:	07db      	lsls	r3, r3, #31
 8007f38:	d506      	bpl.n	8007f48 <__swbuf_r+0x6c>
 8007f3a:	2e0a      	cmp	r6, #10
 8007f3c:	d104      	bne.n	8007f48 <__swbuf_r+0x6c>
 8007f3e:	4621      	mov	r1, r4
 8007f40:	4628      	mov	r0, r5
 8007f42:	f000 f927 	bl	8008194 <_fflush_r>
 8007f46:	b988      	cbnz	r0, 8007f6c <__swbuf_r+0x90>
 8007f48:	4638      	mov	r0, r7
 8007f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f4c:	4b0a      	ldr	r3, [pc, #40]	; (8007f78 <__swbuf_r+0x9c>)
 8007f4e:	429c      	cmp	r4, r3
 8007f50:	d101      	bne.n	8007f56 <__swbuf_r+0x7a>
 8007f52:	68ac      	ldr	r4, [r5, #8]
 8007f54:	e7cf      	b.n	8007ef6 <__swbuf_r+0x1a>
 8007f56:	4b09      	ldr	r3, [pc, #36]	; (8007f7c <__swbuf_r+0xa0>)
 8007f58:	429c      	cmp	r4, r3
 8007f5a:	bf08      	it	eq
 8007f5c:	68ec      	ldreq	r4, [r5, #12]
 8007f5e:	e7ca      	b.n	8007ef6 <__swbuf_r+0x1a>
 8007f60:	4621      	mov	r1, r4
 8007f62:	4628      	mov	r0, r5
 8007f64:	f000 f81a 	bl	8007f9c <__swsetup_r>
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	d0cb      	beq.n	8007f04 <__swbuf_r+0x28>
 8007f6c:	f04f 37ff 	mov.w	r7, #4294967295
 8007f70:	e7ea      	b.n	8007f48 <__swbuf_r+0x6c>
 8007f72:	bf00      	nop
 8007f74:	08008e4c 	.word	0x08008e4c
 8007f78:	08008e6c 	.word	0x08008e6c
 8007f7c:	08008e2c 	.word	0x08008e2c

08007f80 <__ascii_wctomb>:
 8007f80:	b149      	cbz	r1, 8007f96 <__ascii_wctomb+0x16>
 8007f82:	2aff      	cmp	r2, #255	; 0xff
 8007f84:	bf85      	ittet	hi
 8007f86:	238a      	movhi	r3, #138	; 0x8a
 8007f88:	6003      	strhi	r3, [r0, #0]
 8007f8a:	700a      	strbls	r2, [r1, #0]
 8007f8c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007f90:	bf98      	it	ls
 8007f92:	2001      	movls	r0, #1
 8007f94:	4770      	bx	lr
 8007f96:	4608      	mov	r0, r1
 8007f98:	4770      	bx	lr
	...

08007f9c <__swsetup_r>:
 8007f9c:	4b32      	ldr	r3, [pc, #200]	; (8008068 <__swsetup_r+0xcc>)
 8007f9e:	b570      	push	{r4, r5, r6, lr}
 8007fa0:	681d      	ldr	r5, [r3, #0]
 8007fa2:	4606      	mov	r6, r0
 8007fa4:	460c      	mov	r4, r1
 8007fa6:	b125      	cbz	r5, 8007fb2 <__swsetup_r+0x16>
 8007fa8:	69ab      	ldr	r3, [r5, #24]
 8007faa:	b913      	cbnz	r3, 8007fb2 <__swsetup_r+0x16>
 8007fac:	4628      	mov	r0, r5
 8007fae:	f000 f985 	bl	80082bc <__sinit>
 8007fb2:	4b2e      	ldr	r3, [pc, #184]	; (800806c <__swsetup_r+0xd0>)
 8007fb4:	429c      	cmp	r4, r3
 8007fb6:	d10f      	bne.n	8007fd8 <__swsetup_r+0x3c>
 8007fb8:	686c      	ldr	r4, [r5, #4]
 8007fba:	89a3      	ldrh	r3, [r4, #12]
 8007fbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fc0:	0719      	lsls	r1, r3, #28
 8007fc2:	d42c      	bmi.n	800801e <__swsetup_r+0x82>
 8007fc4:	06dd      	lsls	r5, r3, #27
 8007fc6:	d411      	bmi.n	8007fec <__swsetup_r+0x50>
 8007fc8:	2309      	movs	r3, #9
 8007fca:	6033      	str	r3, [r6, #0]
 8007fcc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007fd0:	81a3      	strh	r3, [r4, #12]
 8007fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd6:	e03e      	b.n	8008056 <__swsetup_r+0xba>
 8007fd8:	4b25      	ldr	r3, [pc, #148]	; (8008070 <__swsetup_r+0xd4>)
 8007fda:	429c      	cmp	r4, r3
 8007fdc:	d101      	bne.n	8007fe2 <__swsetup_r+0x46>
 8007fde:	68ac      	ldr	r4, [r5, #8]
 8007fe0:	e7eb      	b.n	8007fba <__swsetup_r+0x1e>
 8007fe2:	4b24      	ldr	r3, [pc, #144]	; (8008074 <__swsetup_r+0xd8>)
 8007fe4:	429c      	cmp	r4, r3
 8007fe6:	bf08      	it	eq
 8007fe8:	68ec      	ldreq	r4, [r5, #12]
 8007fea:	e7e6      	b.n	8007fba <__swsetup_r+0x1e>
 8007fec:	0758      	lsls	r0, r3, #29
 8007fee:	d512      	bpl.n	8008016 <__swsetup_r+0x7a>
 8007ff0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ff2:	b141      	cbz	r1, 8008006 <__swsetup_r+0x6a>
 8007ff4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ff8:	4299      	cmp	r1, r3
 8007ffa:	d002      	beq.n	8008002 <__swsetup_r+0x66>
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	f7fd fcd9 	bl	80059b4 <_free_r>
 8008002:	2300      	movs	r3, #0
 8008004:	6363      	str	r3, [r4, #52]	; 0x34
 8008006:	89a3      	ldrh	r3, [r4, #12]
 8008008:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800800c:	81a3      	strh	r3, [r4, #12]
 800800e:	2300      	movs	r3, #0
 8008010:	6063      	str	r3, [r4, #4]
 8008012:	6923      	ldr	r3, [r4, #16]
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	89a3      	ldrh	r3, [r4, #12]
 8008018:	f043 0308 	orr.w	r3, r3, #8
 800801c:	81a3      	strh	r3, [r4, #12]
 800801e:	6923      	ldr	r3, [r4, #16]
 8008020:	b94b      	cbnz	r3, 8008036 <__swsetup_r+0x9a>
 8008022:	89a3      	ldrh	r3, [r4, #12]
 8008024:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008028:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800802c:	d003      	beq.n	8008036 <__swsetup_r+0x9a>
 800802e:	4621      	mov	r1, r4
 8008030:	4630      	mov	r0, r6
 8008032:	f000 fa05 	bl	8008440 <__smakebuf_r>
 8008036:	89a0      	ldrh	r0, [r4, #12]
 8008038:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800803c:	f010 0301 	ands.w	r3, r0, #1
 8008040:	d00a      	beq.n	8008058 <__swsetup_r+0xbc>
 8008042:	2300      	movs	r3, #0
 8008044:	60a3      	str	r3, [r4, #8]
 8008046:	6963      	ldr	r3, [r4, #20]
 8008048:	425b      	negs	r3, r3
 800804a:	61a3      	str	r3, [r4, #24]
 800804c:	6923      	ldr	r3, [r4, #16]
 800804e:	b943      	cbnz	r3, 8008062 <__swsetup_r+0xc6>
 8008050:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008054:	d1ba      	bne.n	8007fcc <__swsetup_r+0x30>
 8008056:	bd70      	pop	{r4, r5, r6, pc}
 8008058:	0781      	lsls	r1, r0, #30
 800805a:	bf58      	it	pl
 800805c:	6963      	ldrpl	r3, [r4, #20]
 800805e:	60a3      	str	r3, [r4, #8]
 8008060:	e7f4      	b.n	800804c <__swsetup_r+0xb0>
 8008062:	2000      	movs	r0, #0
 8008064:	e7f7      	b.n	8008056 <__swsetup_r+0xba>
 8008066:	bf00      	nop
 8008068:	2000000c 	.word	0x2000000c
 800806c:	08008e4c 	.word	0x08008e4c
 8008070:	08008e6c 	.word	0x08008e6c
 8008074:	08008e2c 	.word	0x08008e2c

08008078 <abort>:
 8008078:	b508      	push	{r3, lr}
 800807a:	2006      	movs	r0, #6
 800807c:	f000 fa50 	bl	8008520 <raise>
 8008080:	2001      	movs	r0, #1
 8008082:	f7f9 fd19 	bl	8001ab8 <_exit>
	...

08008088 <__sflush_r>:
 8008088:	898a      	ldrh	r2, [r1, #12]
 800808a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800808e:	4605      	mov	r5, r0
 8008090:	0710      	lsls	r0, r2, #28
 8008092:	460c      	mov	r4, r1
 8008094:	d458      	bmi.n	8008148 <__sflush_r+0xc0>
 8008096:	684b      	ldr	r3, [r1, #4]
 8008098:	2b00      	cmp	r3, #0
 800809a:	dc05      	bgt.n	80080a8 <__sflush_r+0x20>
 800809c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800809e:	2b00      	cmp	r3, #0
 80080a0:	dc02      	bgt.n	80080a8 <__sflush_r+0x20>
 80080a2:	2000      	movs	r0, #0
 80080a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080aa:	2e00      	cmp	r6, #0
 80080ac:	d0f9      	beq.n	80080a2 <__sflush_r+0x1a>
 80080ae:	2300      	movs	r3, #0
 80080b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080b4:	682f      	ldr	r7, [r5, #0]
 80080b6:	602b      	str	r3, [r5, #0]
 80080b8:	d032      	beq.n	8008120 <__sflush_r+0x98>
 80080ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80080bc:	89a3      	ldrh	r3, [r4, #12]
 80080be:	075a      	lsls	r2, r3, #29
 80080c0:	d505      	bpl.n	80080ce <__sflush_r+0x46>
 80080c2:	6863      	ldr	r3, [r4, #4]
 80080c4:	1ac0      	subs	r0, r0, r3
 80080c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80080c8:	b10b      	cbz	r3, 80080ce <__sflush_r+0x46>
 80080ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080cc:	1ac0      	subs	r0, r0, r3
 80080ce:	2300      	movs	r3, #0
 80080d0:	4602      	mov	r2, r0
 80080d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080d4:	6a21      	ldr	r1, [r4, #32]
 80080d6:	4628      	mov	r0, r5
 80080d8:	47b0      	blx	r6
 80080da:	1c43      	adds	r3, r0, #1
 80080dc:	89a3      	ldrh	r3, [r4, #12]
 80080de:	d106      	bne.n	80080ee <__sflush_r+0x66>
 80080e0:	6829      	ldr	r1, [r5, #0]
 80080e2:	291d      	cmp	r1, #29
 80080e4:	d82c      	bhi.n	8008140 <__sflush_r+0xb8>
 80080e6:	4a2a      	ldr	r2, [pc, #168]	; (8008190 <__sflush_r+0x108>)
 80080e8:	40ca      	lsrs	r2, r1
 80080ea:	07d6      	lsls	r6, r2, #31
 80080ec:	d528      	bpl.n	8008140 <__sflush_r+0xb8>
 80080ee:	2200      	movs	r2, #0
 80080f0:	6062      	str	r2, [r4, #4]
 80080f2:	04d9      	lsls	r1, r3, #19
 80080f4:	6922      	ldr	r2, [r4, #16]
 80080f6:	6022      	str	r2, [r4, #0]
 80080f8:	d504      	bpl.n	8008104 <__sflush_r+0x7c>
 80080fa:	1c42      	adds	r2, r0, #1
 80080fc:	d101      	bne.n	8008102 <__sflush_r+0x7a>
 80080fe:	682b      	ldr	r3, [r5, #0]
 8008100:	b903      	cbnz	r3, 8008104 <__sflush_r+0x7c>
 8008102:	6560      	str	r0, [r4, #84]	; 0x54
 8008104:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008106:	602f      	str	r7, [r5, #0]
 8008108:	2900      	cmp	r1, #0
 800810a:	d0ca      	beq.n	80080a2 <__sflush_r+0x1a>
 800810c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008110:	4299      	cmp	r1, r3
 8008112:	d002      	beq.n	800811a <__sflush_r+0x92>
 8008114:	4628      	mov	r0, r5
 8008116:	f7fd fc4d 	bl	80059b4 <_free_r>
 800811a:	2000      	movs	r0, #0
 800811c:	6360      	str	r0, [r4, #52]	; 0x34
 800811e:	e7c1      	b.n	80080a4 <__sflush_r+0x1c>
 8008120:	6a21      	ldr	r1, [r4, #32]
 8008122:	2301      	movs	r3, #1
 8008124:	4628      	mov	r0, r5
 8008126:	47b0      	blx	r6
 8008128:	1c41      	adds	r1, r0, #1
 800812a:	d1c7      	bne.n	80080bc <__sflush_r+0x34>
 800812c:	682b      	ldr	r3, [r5, #0]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d0c4      	beq.n	80080bc <__sflush_r+0x34>
 8008132:	2b1d      	cmp	r3, #29
 8008134:	d001      	beq.n	800813a <__sflush_r+0xb2>
 8008136:	2b16      	cmp	r3, #22
 8008138:	d101      	bne.n	800813e <__sflush_r+0xb6>
 800813a:	602f      	str	r7, [r5, #0]
 800813c:	e7b1      	b.n	80080a2 <__sflush_r+0x1a>
 800813e:	89a3      	ldrh	r3, [r4, #12]
 8008140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008144:	81a3      	strh	r3, [r4, #12]
 8008146:	e7ad      	b.n	80080a4 <__sflush_r+0x1c>
 8008148:	690f      	ldr	r7, [r1, #16]
 800814a:	2f00      	cmp	r7, #0
 800814c:	d0a9      	beq.n	80080a2 <__sflush_r+0x1a>
 800814e:	0793      	lsls	r3, r2, #30
 8008150:	680e      	ldr	r6, [r1, #0]
 8008152:	bf08      	it	eq
 8008154:	694b      	ldreq	r3, [r1, #20]
 8008156:	600f      	str	r7, [r1, #0]
 8008158:	bf18      	it	ne
 800815a:	2300      	movne	r3, #0
 800815c:	eba6 0807 	sub.w	r8, r6, r7
 8008160:	608b      	str	r3, [r1, #8]
 8008162:	f1b8 0f00 	cmp.w	r8, #0
 8008166:	dd9c      	ble.n	80080a2 <__sflush_r+0x1a>
 8008168:	6a21      	ldr	r1, [r4, #32]
 800816a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800816c:	4643      	mov	r3, r8
 800816e:	463a      	mov	r2, r7
 8008170:	4628      	mov	r0, r5
 8008172:	47b0      	blx	r6
 8008174:	2800      	cmp	r0, #0
 8008176:	dc06      	bgt.n	8008186 <__sflush_r+0xfe>
 8008178:	89a3      	ldrh	r3, [r4, #12]
 800817a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800817e:	81a3      	strh	r3, [r4, #12]
 8008180:	f04f 30ff 	mov.w	r0, #4294967295
 8008184:	e78e      	b.n	80080a4 <__sflush_r+0x1c>
 8008186:	4407      	add	r7, r0
 8008188:	eba8 0800 	sub.w	r8, r8, r0
 800818c:	e7e9      	b.n	8008162 <__sflush_r+0xda>
 800818e:	bf00      	nop
 8008190:	20400001 	.word	0x20400001

08008194 <_fflush_r>:
 8008194:	b538      	push	{r3, r4, r5, lr}
 8008196:	690b      	ldr	r3, [r1, #16]
 8008198:	4605      	mov	r5, r0
 800819a:	460c      	mov	r4, r1
 800819c:	b913      	cbnz	r3, 80081a4 <_fflush_r+0x10>
 800819e:	2500      	movs	r5, #0
 80081a0:	4628      	mov	r0, r5
 80081a2:	bd38      	pop	{r3, r4, r5, pc}
 80081a4:	b118      	cbz	r0, 80081ae <_fflush_r+0x1a>
 80081a6:	6983      	ldr	r3, [r0, #24]
 80081a8:	b90b      	cbnz	r3, 80081ae <_fflush_r+0x1a>
 80081aa:	f000 f887 	bl	80082bc <__sinit>
 80081ae:	4b14      	ldr	r3, [pc, #80]	; (8008200 <_fflush_r+0x6c>)
 80081b0:	429c      	cmp	r4, r3
 80081b2:	d11b      	bne.n	80081ec <_fflush_r+0x58>
 80081b4:	686c      	ldr	r4, [r5, #4]
 80081b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d0ef      	beq.n	800819e <_fflush_r+0xa>
 80081be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081c0:	07d0      	lsls	r0, r2, #31
 80081c2:	d404      	bmi.n	80081ce <_fflush_r+0x3a>
 80081c4:	0599      	lsls	r1, r3, #22
 80081c6:	d402      	bmi.n	80081ce <_fflush_r+0x3a>
 80081c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081ca:	f7ff fcda 	bl	8007b82 <__retarget_lock_acquire_recursive>
 80081ce:	4628      	mov	r0, r5
 80081d0:	4621      	mov	r1, r4
 80081d2:	f7ff ff59 	bl	8008088 <__sflush_r>
 80081d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081d8:	07da      	lsls	r2, r3, #31
 80081da:	4605      	mov	r5, r0
 80081dc:	d4e0      	bmi.n	80081a0 <_fflush_r+0xc>
 80081de:	89a3      	ldrh	r3, [r4, #12]
 80081e0:	059b      	lsls	r3, r3, #22
 80081e2:	d4dd      	bmi.n	80081a0 <_fflush_r+0xc>
 80081e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081e6:	f7ff fccd 	bl	8007b84 <__retarget_lock_release_recursive>
 80081ea:	e7d9      	b.n	80081a0 <_fflush_r+0xc>
 80081ec:	4b05      	ldr	r3, [pc, #20]	; (8008204 <_fflush_r+0x70>)
 80081ee:	429c      	cmp	r4, r3
 80081f0:	d101      	bne.n	80081f6 <_fflush_r+0x62>
 80081f2:	68ac      	ldr	r4, [r5, #8]
 80081f4:	e7df      	b.n	80081b6 <_fflush_r+0x22>
 80081f6:	4b04      	ldr	r3, [pc, #16]	; (8008208 <_fflush_r+0x74>)
 80081f8:	429c      	cmp	r4, r3
 80081fa:	bf08      	it	eq
 80081fc:	68ec      	ldreq	r4, [r5, #12]
 80081fe:	e7da      	b.n	80081b6 <_fflush_r+0x22>
 8008200:	08008e4c 	.word	0x08008e4c
 8008204:	08008e6c 	.word	0x08008e6c
 8008208:	08008e2c 	.word	0x08008e2c

0800820c <std>:
 800820c:	2300      	movs	r3, #0
 800820e:	b510      	push	{r4, lr}
 8008210:	4604      	mov	r4, r0
 8008212:	e9c0 3300 	strd	r3, r3, [r0]
 8008216:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800821a:	6083      	str	r3, [r0, #8]
 800821c:	8181      	strh	r1, [r0, #12]
 800821e:	6643      	str	r3, [r0, #100]	; 0x64
 8008220:	81c2      	strh	r2, [r0, #14]
 8008222:	6183      	str	r3, [r0, #24]
 8008224:	4619      	mov	r1, r3
 8008226:	2208      	movs	r2, #8
 8008228:	305c      	adds	r0, #92	; 0x5c
 800822a:	f7fd fbbb 	bl	80059a4 <memset>
 800822e:	4b05      	ldr	r3, [pc, #20]	; (8008244 <std+0x38>)
 8008230:	6263      	str	r3, [r4, #36]	; 0x24
 8008232:	4b05      	ldr	r3, [pc, #20]	; (8008248 <std+0x3c>)
 8008234:	62a3      	str	r3, [r4, #40]	; 0x28
 8008236:	4b05      	ldr	r3, [pc, #20]	; (800824c <std+0x40>)
 8008238:	62e3      	str	r3, [r4, #44]	; 0x2c
 800823a:	4b05      	ldr	r3, [pc, #20]	; (8008250 <std+0x44>)
 800823c:	6224      	str	r4, [r4, #32]
 800823e:	6323      	str	r3, [r4, #48]	; 0x30
 8008240:	bd10      	pop	{r4, pc}
 8008242:	bf00      	nop
 8008244:	08008559 	.word	0x08008559
 8008248:	0800857b 	.word	0x0800857b
 800824c:	080085b3 	.word	0x080085b3
 8008250:	080085d7 	.word	0x080085d7

08008254 <_cleanup_r>:
 8008254:	4901      	ldr	r1, [pc, #4]	; (800825c <_cleanup_r+0x8>)
 8008256:	f000 b8af 	b.w	80083b8 <_fwalk_reent>
 800825a:	bf00      	nop
 800825c:	08008195 	.word	0x08008195

08008260 <__sfmoreglue>:
 8008260:	b570      	push	{r4, r5, r6, lr}
 8008262:	1e4a      	subs	r2, r1, #1
 8008264:	2568      	movs	r5, #104	; 0x68
 8008266:	4355      	muls	r5, r2
 8008268:	460e      	mov	r6, r1
 800826a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800826e:	f7fd fbf1 	bl	8005a54 <_malloc_r>
 8008272:	4604      	mov	r4, r0
 8008274:	b140      	cbz	r0, 8008288 <__sfmoreglue+0x28>
 8008276:	2100      	movs	r1, #0
 8008278:	e9c0 1600 	strd	r1, r6, [r0]
 800827c:	300c      	adds	r0, #12
 800827e:	60a0      	str	r0, [r4, #8]
 8008280:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008284:	f7fd fb8e 	bl	80059a4 <memset>
 8008288:	4620      	mov	r0, r4
 800828a:	bd70      	pop	{r4, r5, r6, pc}

0800828c <__sfp_lock_acquire>:
 800828c:	4801      	ldr	r0, [pc, #4]	; (8008294 <__sfp_lock_acquire+0x8>)
 800828e:	f7ff bc78 	b.w	8007b82 <__retarget_lock_acquire_recursive>
 8008292:	bf00      	nop
 8008294:	20000388 	.word	0x20000388

08008298 <__sfp_lock_release>:
 8008298:	4801      	ldr	r0, [pc, #4]	; (80082a0 <__sfp_lock_release+0x8>)
 800829a:	f7ff bc73 	b.w	8007b84 <__retarget_lock_release_recursive>
 800829e:	bf00      	nop
 80082a0:	20000388 	.word	0x20000388

080082a4 <__sinit_lock_acquire>:
 80082a4:	4801      	ldr	r0, [pc, #4]	; (80082ac <__sinit_lock_acquire+0x8>)
 80082a6:	f7ff bc6c 	b.w	8007b82 <__retarget_lock_acquire_recursive>
 80082aa:	bf00      	nop
 80082ac:	20000383 	.word	0x20000383

080082b0 <__sinit_lock_release>:
 80082b0:	4801      	ldr	r0, [pc, #4]	; (80082b8 <__sinit_lock_release+0x8>)
 80082b2:	f7ff bc67 	b.w	8007b84 <__retarget_lock_release_recursive>
 80082b6:	bf00      	nop
 80082b8:	20000383 	.word	0x20000383

080082bc <__sinit>:
 80082bc:	b510      	push	{r4, lr}
 80082be:	4604      	mov	r4, r0
 80082c0:	f7ff fff0 	bl	80082a4 <__sinit_lock_acquire>
 80082c4:	69a3      	ldr	r3, [r4, #24]
 80082c6:	b11b      	cbz	r3, 80082d0 <__sinit+0x14>
 80082c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082cc:	f7ff bff0 	b.w	80082b0 <__sinit_lock_release>
 80082d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80082d4:	6523      	str	r3, [r4, #80]	; 0x50
 80082d6:	4b13      	ldr	r3, [pc, #76]	; (8008324 <__sinit+0x68>)
 80082d8:	4a13      	ldr	r2, [pc, #76]	; (8008328 <__sinit+0x6c>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	62a2      	str	r2, [r4, #40]	; 0x28
 80082de:	42a3      	cmp	r3, r4
 80082e0:	bf04      	itt	eq
 80082e2:	2301      	moveq	r3, #1
 80082e4:	61a3      	streq	r3, [r4, #24]
 80082e6:	4620      	mov	r0, r4
 80082e8:	f000 f820 	bl	800832c <__sfp>
 80082ec:	6060      	str	r0, [r4, #4]
 80082ee:	4620      	mov	r0, r4
 80082f0:	f000 f81c 	bl	800832c <__sfp>
 80082f4:	60a0      	str	r0, [r4, #8]
 80082f6:	4620      	mov	r0, r4
 80082f8:	f000 f818 	bl	800832c <__sfp>
 80082fc:	2200      	movs	r2, #0
 80082fe:	60e0      	str	r0, [r4, #12]
 8008300:	2104      	movs	r1, #4
 8008302:	6860      	ldr	r0, [r4, #4]
 8008304:	f7ff ff82 	bl	800820c <std>
 8008308:	68a0      	ldr	r0, [r4, #8]
 800830a:	2201      	movs	r2, #1
 800830c:	2109      	movs	r1, #9
 800830e:	f7ff ff7d 	bl	800820c <std>
 8008312:	68e0      	ldr	r0, [r4, #12]
 8008314:	2202      	movs	r2, #2
 8008316:	2112      	movs	r1, #18
 8008318:	f7ff ff78 	bl	800820c <std>
 800831c:	2301      	movs	r3, #1
 800831e:	61a3      	str	r3, [r4, #24]
 8008320:	e7d2      	b.n	80082c8 <__sinit+0xc>
 8008322:	bf00      	nop
 8008324:	08008aac 	.word	0x08008aac
 8008328:	08008255 	.word	0x08008255

0800832c <__sfp>:
 800832c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832e:	4607      	mov	r7, r0
 8008330:	f7ff ffac 	bl	800828c <__sfp_lock_acquire>
 8008334:	4b1e      	ldr	r3, [pc, #120]	; (80083b0 <__sfp+0x84>)
 8008336:	681e      	ldr	r6, [r3, #0]
 8008338:	69b3      	ldr	r3, [r6, #24]
 800833a:	b913      	cbnz	r3, 8008342 <__sfp+0x16>
 800833c:	4630      	mov	r0, r6
 800833e:	f7ff ffbd 	bl	80082bc <__sinit>
 8008342:	3648      	adds	r6, #72	; 0x48
 8008344:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008348:	3b01      	subs	r3, #1
 800834a:	d503      	bpl.n	8008354 <__sfp+0x28>
 800834c:	6833      	ldr	r3, [r6, #0]
 800834e:	b30b      	cbz	r3, 8008394 <__sfp+0x68>
 8008350:	6836      	ldr	r6, [r6, #0]
 8008352:	e7f7      	b.n	8008344 <__sfp+0x18>
 8008354:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008358:	b9d5      	cbnz	r5, 8008390 <__sfp+0x64>
 800835a:	4b16      	ldr	r3, [pc, #88]	; (80083b4 <__sfp+0x88>)
 800835c:	60e3      	str	r3, [r4, #12]
 800835e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008362:	6665      	str	r5, [r4, #100]	; 0x64
 8008364:	f7ff fc0c 	bl	8007b80 <__retarget_lock_init_recursive>
 8008368:	f7ff ff96 	bl	8008298 <__sfp_lock_release>
 800836c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008370:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008374:	6025      	str	r5, [r4, #0]
 8008376:	61a5      	str	r5, [r4, #24]
 8008378:	2208      	movs	r2, #8
 800837a:	4629      	mov	r1, r5
 800837c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008380:	f7fd fb10 	bl	80059a4 <memset>
 8008384:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008388:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800838c:	4620      	mov	r0, r4
 800838e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008390:	3468      	adds	r4, #104	; 0x68
 8008392:	e7d9      	b.n	8008348 <__sfp+0x1c>
 8008394:	2104      	movs	r1, #4
 8008396:	4638      	mov	r0, r7
 8008398:	f7ff ff62 	bl	8008260 <__sfmoreglue>
 800839c:	4604      	mov	r4, r0
 800839e:	6030      	str	r0, [r6, #0]
 80083a0:	2800      	cmp	r0, #0
 80083a2:	d1d5      	bne.n	8008350 <__sfp+0x24>
 80083a4:	f7ff ff78 	bl	8008298 <__sfp_lock_release>
 80083a8:	230c      	movs	r3, #12
 80083aa:	603b      	str	r3, [r7, #0]
 80083ac:	e7ee      	b.n	800838c <__sfp+0x60>
 80083ae:	bf00      	nop
 80083b0:	08008aac 	.word	0x08008aac
 80083b4:	ffff0001 	.word	0xffff0001

080083b8 <_fwalk_reent>:
 80083b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083bc:	4606      	mov	r6, r0
 80083be:	4688      	mov	r8, r1
 80083c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80083c4:	2700      	movs	r7, #0
 80083c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083ca:	f1b9 0901 	subs.w	r9, r9, #1
 80083ce:	d505      	bpl.n	80083dc <_fwalk_reent+0x24>
 80083d0:	6824      	ldr	r4, [r4, #0]
 80083d2:	2c00      	cmp	r4, #0
 80083d4:	d1f7      	bne.n	80083c6 <_fwalk_reent+0xe>
 80083d6:	4638      	mov	r0, r7
 80083d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083dc:	89ab      	ldrh	r3, [r5, #12]
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d907      	bls.n	80083f2 <_fwalk_reent+0x3a>
 80083e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083e6:	3301      	adds	r3, #1
 80083e8:	d003      	beq.n	80083f2 <_fwalk_reent+0x3a>
 80083ea:	4629      	mov	r1, r5
 80083ec:	4630      	mov	r0, r6
 80083ee:	47c0      	blx	r8
 80083f0:	4307      	orrs	r7, r0
 80083f2:	3568      	adds	r5, #104	; 0x68
 80083f4:	e7e9      	b.n	80083ca <_fwalk_reent+0x12>

080083f6 <__swhatbuf_r>:
 80083f6:	b570      	push	{r4, r5, r6, lr}
 80083f8:	460e      	mov	r6, r1
 80083fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083fe:	2900      	cmp	r1, #0
 8008400:	b096      	sub	sp, #88	; 0x58
 8008402:	4614      	mov	r4, r2
 8008404:	461d      	mov	r5, r3
 8008406:	da07      	bge.n	8008418 <__swhatbuf_r+0x22>
 8008408:	2300      	movs	r3, #0
 800840a:	602b      	str	r3, [r5, #0]
 800840c:	89b3      	ldrh	r3, [r6, #12]
 800840e:	061a      	lsls	r2, r3, #24
 8008410:	d410      	bmi.n	8008434 <__swhatbuf_r+0x3e>
 8008412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008416:	e00e      	b.n	8008436 <__swhatbuf_r+0x40>
 8008418:	466a      	mov	r2, sp
 800841a:	f000 f903 	bl	8008624 <_fstat_r>
 800841e:	2800      	cmp	r0, #0
 8008420:	dbf2      	blt.n	8008408 <__swhatbuf_r+0x12>
 8008422:	9a01      	ldr	r2, [sp, #4]
 8008424:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008428:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800842c:	425a      	negs	r2, r3
 800842e:	415a      	adcs	r2, r3
 8008430:	602a      	str	r2, [r5, #0]
 8008432:	e7ee      	b.n	8008412 <__swhatbuf_r+0x1c>
 8008434:	2340      	movs	r3, #64	; 0x40
 8008436:	2000      	movs	r0, #0
 8008438:	6023      	str	r3, [r4, #0]
 800843a:	b016      	add	sp, #88	; 0x58
 800843c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008440 <__smakebuf_r>:
 8008440:	898b      	ldrh	r3, [r1, #12]
 8008442:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008444:	079d      	lsls	r5, r3, #30
 8008446:	4606      	mov	r6, r0
 8008448:	460c      	mov	r4, r1
 800844a:	d507      	bpl.n	800845c <__smakebuf_r+0x1c>
 800844c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008450:	6023      	str	r3, [r4, #0]
 8008452:	6123      	str	r3, [r4, #16]
 8008454:	2301      	movs	r3, #1
 8008456:	6163      	str	r3, [r4, #20]
 8008458:	b002      	add	sp, #8
 800845a:	bd70      	pop	{r4, r5, r6, pc}
 800845c:	ab01      	add	r3, sp, #4
 800845e:	466a      	mov	r2, sp
 8008460:	f7ff ffc9 	bl	80083f6 <__swhatbuf_r>
 8008464:	9900      	ldr	r1, [sp, #0]
 8008466:	4605      	mov	r5, r0
 8008468:	4630      	mov	r0, r6
 800846a:	f7fd faf3 	bl	8005a54 <_malloc_r>
 800846e:	b948      	cbnz	r0, 8008484 <__smakebuf_r+0x44>
 8008470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008474:	059a      	lsls	r2, r3, #22
 8008476:	d4ef      	bmi.n	8008458 <__smakebuf_r+0x18>
 8008478:	f023 0303 	bic.w	r3, r3, #3
 800847c:	f043 0302 	orr.w	r3, r3, #2
 8008480:	81a3      	strh	r3, [r4, #12]
 8008482:	e7e3      	b.n	800844c <__smakebuf_r+0xc>
 8008484:	4b0d      	ldr	r3, [pc, #52]	; (80084bc <__smakebuf_r+0x7c>)
 8008486:	62b3      	str	r3, [r6, #40]	; 0x28
 8008488:	89a3      	ldrh	r3, [r4, #12]
 800848a:	6020      	str	r0, [r4, #0]
 800848c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008490:	81a3      	strh	r3, [r4, #12]
 8008492:	9b00      	ldr	r3, [sp, #0]
 8008494:	6163      	str	r3, [r4, #20]
 8008496:	9b01      	ldr	r3, [sp, #4]
 8008498:	6120      	str	r0, [r4, #16]
 800849a:	b15b      	cbz	r3, 80084b4 <__smakebuf_r+0x74>
 800849c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084a0:	4630      	mov	r0, r6
 80084a2:	f000 f8d1 	bl	8008648 <_isatty_r>
 80084a6:	b128      	cbz	r0, 80084b4 <__smakebuf_r+0x74>
 80084a8:	89a3      	ldrh	r3, [r4, #12]
 80084aa:	f023 0303 	bic.w	r3, r3, #3
 80084ae:	f043 0301 	orr.w	r3, r3, #1
 80084b2:	81a3      	strh	r3, [r4, #12]
 80084b4:	89a0      	ldrh	r0, [r4, #12]
 80084b6:	4305      	orrs	r5, r0
 80084b8:	81a5      	strh	r5, [r4, #12]
 80084ba:	e7cd      	b.n	8008458 <__smakebuf_r+0x18>
 80084bc:	08008255 	.word	0x08008255

080084c0 <_malloc_usable_size_r>:
 80084c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084c4:	1f18      	subs	r0, r3, #4
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	bfbc      	itt	lt
 80084ca:	580b      	ldrlt	r3, [r1, r0]
 80084cc:	18c0      	addlt	r0, r0, r3
 80084ce:	4770      	bx	lr

080084d0 <_raise_r>:
 80084d0:	291f      	cmp	r1, #31
 80084d2:	b538      	push	{r3, r4, r5, lr}
 80084d4:	4604      	mov	r4, r0
 80084d6:	460d      	mov	r5, r1
 80084d8:	d904      	bls.n	80084e4 <_raise_r+0x14>
 80084da:	2316      	movs	r3, #22
 80084dc:	6003      	str	r3, [r0, #0]
 80084de:	f04f 30ff 	mov.w	r0, #4294967295
 80084e2:	bd38      	pop	{r3, r4, r5, pc}
 80084e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80084e6:	b112      	cbz	r2, 80084ee <_raise_r+0x1e>
 80084e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80084ec:	b94b      	cbnz	r3, 8008502 <_raise_r+0x32>
 80084ee:	4620      	mov	r0, r4
 80084f0:	f000 f830 	bl	8008554 <_getpid_r>
 80084f4:	462a      	mov	r2, r5
 80084f6:	4601      	mov	r1, r0
 80084f8:	4620      	mov	r0, r4
 80084fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084fe:	f000 b817 	b.w	8008530 <_kill_r>
 8008502:	2b01      	cmp	r3, #1
 8008504:	d00a      	beq.n	800851c <_raise_r+0x4c>
 8008506:	1c59      	adds	r1, r3, #1
 8008508:	d103      	bne.n	8008512 <_raise_r+0x42>
 800850a:	2316      	movs	r3, #22
 800850c:	6003      	str	r3, [r0, #0]
 800850e:	2001      	movs	r0, #1
 8008510:	e7e7      	b.n	80084e2 <_raise_r+0x12>
 8008512:	2400      	movs	r4, #0
 8008514:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008518:	4628      	mov	r0, r5
 800851a:	4798      	blx	r3
 800851c:	2000      	movs	r0, #0
 800851e:	e7e0      	b.n	80084e2 <_raise_r+0x12>

08008520 <raise>:
 8008520:	4b02      	ldr	r3, [pc, #8]	; (800852c <raise+0xc>)
 8008522:	4601      	mov	r1, r0
 8008524:	6818      	ldr	r0, [r3, #0]
 8008526:	f7ff bfd3 	b.w	80084d0 <_raise_r>
 800852a:	bf00      	nop
 800852c:	2000000c 	.word	0x2000000c

08008530 <_kill_r>:
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4d07      	ldr	r5, [pc, #28]	; (8008550 <_kill_r+0x20>)
 8008534:	2300      	movs	r3, #0
 8008536:	4604      	mov	r4, r0
 8008538:	4608      	mov	r0, r1
 800853a:	4611      	mov	r1, r2
 800853c:	602b      	str	r3, [r5, #0]
 800853e:	f7f9 faab 	bl	8001a98 <_kill>
 8008542:	1c43      	adds	r3, r0, #1
 8008544:	d102      	bne.n	800854c <_kill_r+0x1c>
 8008546:	682b      	ldr	r3, [r5, #0]
 8008548:	b103      	cbz	r3, 800854c <_kill_r+0x1c>
 800854a:	6023      	str	r3, [r4, #0]
 800854c:	bd38      	pop	{r3, r4, r5, pc}
 800854e:	bf00      	nop
 8008550:	2000037c 	.word	0x2000037c

08008554 <_getpid_r>:
 8008554:	f7f9 ba98 	b.w	8001a88 <_getpid>

08008558 <__sread>:
 8008558:	b510      	push	{r4, lr}
 800855a:	460c      	mov	r4, r1
 800855c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008560:	f000 f894 	bl	800868c <_read_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	bfab      	itete	ge
 8008568:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800856a:	89a3      	ldrhlt	r3, [r4, #12]
 800856c:	181b      	addge	r3, r3, r0
 800856e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008572:	bfac      	ite	ge
 8008574:	6563      	strge	r3, [r4, #84]	; 0x54
 8008576:	81a3      	strhlt	r3, [r4, #12]
 8008578:	bd10      	pop	{r4, pc}

0800857a <__swrite>:
 800857a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800857e:	461f      	mov	r7, r3
 8008580:	898b      	ldrh	r3, [r1, #12]
 8008582:	05db      	lsls	r3, r3, #23
 8008584:	4605      	mov	r5, r0
 8008586:	460c      	mov	r4, r1
 8008588:	4616      	mov	r6, r2
 800858a:	d505      	bpl.n	8008598 <__swrite+0x1e>
 800858c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008590:	2302      	movs	r3, #2
 8008592:	2200      	movs	r2, #0
 8008594:	f000 f868 	bl	8008668 <_lseek_r>
 8008598:	89a3      	ldrh	r3, [r4, #12]
 800859a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800859e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085a2:	81a3      	strh	r3, [r4, #12]
 80085a4:	4632      	mov	r2, r6
 80085a6:	463b      	mov	r3, r7
 80085a8:	4628      	mov	r0, r5
 80085aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085ae:	f000 b817 	b.w	80085e0 <_write_r>

080085b2 <__sseek>:
 80085b2:	b510      	push	{r4, lr}
 80085b4:	460c      	mov	r4, r1
 80085b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ba:	f000 f855 	bl	8008668 <_lseek_r>
 80085be:	1c43      	adds	r3, r0, #1
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	bf15      	itete	ne
 80085c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80085c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80085ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80085ce:	81a3      	strheq	r3, [r4, #12]
 80085d0:	bf18      	it	ne
 80085d2:	81a3      	strhne	r3, [r4, #12]
 80085d4:	bd10      	pop	{r4, pc}

080085d6 <__sclose>:
 80085d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085da:	f000 b813 	b.w	8008604 <_close_r>
	...

080085e0 <_write_r>:
 80085e0:	b538      	push	{r3, r4, r5, lr}
 80085e2:	4d07      	ldr	r5, [pc, #28]	; (8008600 <_write_r+0x20>)
 80085e4:	4604      	mov	r4, r0
 80085e6:	4608      	mov	r0, r1
 80085e8:	4611      	mov	r1, r2
 80085ea:	2200      	movs	r2, #0
 80085ec:	602a      	str	r2, [r5, #0]
 80085ee:	461a      	mov	r2, r3
 80085f0:	f7f9 fa89 	bl	8001b06 <_write>
 80085f4:	1c43      	adds	r3, r0, #1
 80085f6:	d102      	bne.n	80085fe <_write_r+0x1e>
 80085f8:	682b      	ldr	r3, [r5, #0]
 80085fa:	b103      	cbz	r3, 80085fe <_write_r+0x1e>
 80085fc:	6023      	str	r3, [r4, #0]
 80085fe:	bd38      	pop	{r3, r4, r5, pc}
 8008600:	2000037c 	.word	0x2000037c

08008604 <_close_r>:
 8008604:	b538      	push	{r3, r4, r5, lr}
 8008606:	4d06      	ldr	r5, [pc, #24]	; (8008620 <_close_r+0x1c>)
 8008608:	2300      	movs	r3, #0
 800860a:	4604      	mov	r4, r0
 800860c:	4608      	mov	r0, r1
 800860e:	602b      	str	r3, [r5, #0]
 8008610:	f7f9 fa95 	bl	8001b3e <_close>
 8008614:	1c43      	adds	r3, r0, #1
 8008616:	d102      	bne.n	800861e <_close_r+0x1a>
 8008618:	682b      	ldr	r3, [r5, #0]
 800861a:	b103      	cbz	r3, 800861e <_close_r+0x1a>
 800861c:	6023      	str	r3, [r4, #0]
 800861e:	bd38      	pop	{r3, r4, r5, pc}
 8008620:	2000037c 	.word	0x2000037c

08008624 <_fstat_r>:
 8008624:	b538      	push	{r3, r4, r5, lr}
 8008626:	4d07      	ldr	r5, [pc, #28]	; (8008644 <_fstat_r+0x20>)
 8008628:	2300      	movs	r3, #0
 800862a:	4604      	mov	r4, r0
 800862c:	4608      	mov	r0, r1
 800862e:	4611      	mov	r1, r2
 8008630:	602b      	str	r3, [r5, #0]
 8008632:	f7f9 fa90 	bl	8001b56 <_fstat>
 8008636:	1c43      	adds	r3, r0, #1
 8008638:	d102      	bne.n	8008640 <_fstat_r+0x1c>
 800863a:	682b      	ldr	r3, [r5, #0]
 800863c:	b103      	cbz	r3, 8008640 <_fstat_r+0x1c>
 800863e:	6023      	str	r3, [r4, #0]
 8008640:	bd38      	pop	{r3, r4, r5, pc}
 8008642:	bf00      	nop
 8008644:	2000037c 	.word	0x2000037c

08008648 <_isatty_r>:
 8008648:	b538      	push	{r3, r4, r5, lr}
 800864a:	4d06      	ldr	r5, [pc, #24]	; (8008664 <_isatty_r+0x1c>)
 800864c:	2300      	movs	r3, #0
 800864e:	4604      	mov	r4, r0
 8008650:	4608      	mov	r0, r1
 8008652:	602b      	str	r3, [r5, #0]
 8008654:	f7f9 fa8f 	bl	8001b76 <_isatty>
 8008658:	1c43      	adds	r3, r0, #1
 800865a:	d102      	bne.n	8008662 <_isatty_r+0x1a>
 800865c:	682b      	ldr	r3, [r5, #0]
 800865e:	b103      	cbz	r3, 8008662 <_isatty_r+0x1a>
 8008660:	6023      	str	r3, [r4, #0]
 8008662:	bd38      	pop	{r3, r4, r5, pc}
 8008664:	2000037c 	.word	0x2000037c

08008668 <_lseek_r>:
 8008668:	b538      	push	{r3, r4, r5, lr}
 800866a:	4d07      	ldr	r5, [pc, #28]	; (8008688 <_lseek_r+0x20>)
 800866c:	4604      	mov	r4, r0
 800866e:	4608      	mov	r0, r1
 8008670:	4611      	mov	r1, r2
 8008672:	2200      	movs	r2, #0
 8008674:	602a      	str	r2, [r5, #0]
 8008676:	461a      	mov	r2, r3
 8008678:	f7f9 fa88 	bl	8001b8c <_lseek>
 800867c:	1c43      	adds	r3, r0, #1
 800867e:	d102      	bne.n	8008686 <_lseek_r+0x1e>
 8008680:	682b      	ldr	r3, [r5, #0]
 8008682:	b103      	cbz	r3, 8008686 <_lseek_r+0x1e>
 8008684:	6023      	str	r3, [r4, #0]
 8008686:	bd38      	pop	{r3, r4, r5, pc}
 8008688:	2000037c 	.word	0x2000037c

0800868c <_read_r>:
 800868c:	b538      	push	{r3, r4, r5, lr}
 800868e:	4d07      	ldr	r5, [pc, #28]	; (80086ac <_read_r+0x20>)
 8008690:	4604      	mov	r4, r0
 8008692:	4608      	mov	r0, r1
 8008694:	4611      	mov	r1, r2
 8008696:	2200      	movs	r2, #0
 8008698:	602a      	str	r2, [r5, #0]
 800869a:	461a      	mov	r2, r3
 800869c:	f7f9 fa16 	bl	8001acc <_read>
 80086a0:	1c43      	adds	r3, r0, #1
 80086a2:	d102      	bne.n	80086aa <_read_r+0x1e>
 80086a4:	682b      	ldr	r3, [r5, #0]
 80086a6:	b103      	cbz	r3, 80086aa <_read_r+0x1e>
 80086a8:	6023      	str	r3, [r4, #0]
 80086aa:	bd38      	pop	{r3, r4, r5, pc}
 80086ac:	2000037c 	.word	0x2000037c

080086b0 <atan>:
 80086b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b4:	ec55 4b10 	vmov	r4, r5, d0
 80086b8:	4bc3      	ldr	r3, [pc, #780]	; (80089c8 <atan+0x318>)
 80086ba:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80086be:	429e      	cmp	r6, r3
 80086c0:	46ab      	mov	fp, r5
 80086c2:	dd18      	ble.n	80086f6 <atan+0x46>
 80086c4:	4bc1      	ldr	r3, [pc, #772]	; (80089cc <atan+0x31c>)
 80086c6:	429e      	cmp	r6, r3
 80086c8:	dc01      	bgt.n	80086ce <atan+0x1e>
 80086ca:	d109      	bne.n	80086e0 <atan+0x30>
 80086cc:	b144      	cbz	r4, 80086e0 <atan+0x30>
 80086ce:	4622      	mov	r2, r4
 80086d0:	462b      	mov	r3, r5
 80086d2:	4620      	mov	r0, r4
 80086d4:	4629      	mov	r1, r5
 80086d6:	f7f7 fde1 	bl	800029c <__adddf3>
 80086da:	4604      	mov	r4, r0
 80086dc:	460d      	mov	r5, r1
 80086de:	e006      	b.n	80086ee <atan+0x3e>
 80086e0:	f1bb 0f00 	cmp.w	fp, #0
 80086e4:	f300 8131 	bgt.w	800894a <atan+0x29a>
 80086e8:	a59b      	add	r5, pc, #620	; (adr r5, 8008958 <atan+0x2a8>)
 80086ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 80086ee:	ec45 4b10 	vmov	d0, r4, r5
 80086f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f6:	4bb6      	ldr	r3, [pc, #728]	; (80089d0 <atan+0x320>)
 80086f8:	429e      	cmp	r6, r3
 80086fa:	dc14      	bgt.n	8008726 <atan+0x76>
 80086fc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008700:	429e      	cmp	r6, r3
 8008702:	dc0d      	bgt.n	8008720 <atan+0x70>
 8008704:	a396      	add	r3, pc, #600	; (adr r3, 8008960 <atan+0x2b0>)
 8008706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800870a:	ee10 0a10 	vmov	r0, s0
 800870e:	4629      	mov	r1, r5
 8008710:	f7f7 fdc4 	bl	800029c <__adddf3>
 8008714:	4baf      	ldr	r3, [pc, #700]	; (80089d4 <atan+0x324>)
 8008716:	2200      	movs	r2, #0
 8008718:	f7f8 fa06 	bl	8000b28 <__aeabi_dcmpgt>
 800871c:	2800      	cmp	r0, #0
 800871e:	d1e6      	bne.n	80086ee <atan+0x3e>
 8008720:	f04f 3aff 	mov.w	sl, #4294967295
 8008724:	e02b      	b.n	800877e <atan+0xce>
 8008726:	f000 f963 	bl	80089f0 <fabs>
 800872a:	4bab      	ldr	r3, [pc, #684]	; (80089d8 <atan+0x328>)
 800872c:	429e      	cmp	r6, r3
 800872e:	ec55 4b10 	vmov	r4, r5, d0
 8008732:	f300 80bf 	bgt.w	80088b4 <atan+0x204>
 8008736:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800873a:	429e      	cmp	r6, r3
 800873c:	f300 80a0 	bgt.w	8008880 <atan+0x1d0>
 8008740:	ee10 2a10 	vmov	r2, s0
 8008744:	ee10 0a10 	vmov	r0, s0
 8008748:	462b      	mov	r3, r5
 800874a:	4629      	mov	r1, r5
 800874c:	f7f7 fda6 	bl	800029c <__adddf3>
 8008750:	4ba0      	ldr	r3, [pc, #640]	; (80089d4 <atan+0x324>)
 8008752:	2200      	movs	r2, #0
 8008754:	f7f7 fda0 	bl	8000298 <__aeabi_dsub>
 8008758:	2200      	movs	r2, #0
 800875a:	4606      	mov	r6, r0
 800875c:	460f      	mov	r7, r1
 800875e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008762:	4620      	mov	r0, r4
 8008764:	4629      	mov	r1, r5
 8008766:	f7f7 fd99 	bl	800029c <__adddf3>
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	4630      	mov	r0, r6
 8008770:	4639      	mov	r1, r7
 8008772:	f7f8 f873 	bl	800085c <__aeabi_ddiv>
 8008776:	f04f 0a00 	mov.w	sl, #0
 800877a:	4604      	mov	r4, r0
 800877c:	460d      	mov	r5, r1
 800877e:	4622      	mov	r2, r4
 8008780:	462b      	mov	r3, r5
 8008782:	4620      	mov	r0, r4
 8008784:	4629      	mov	r1, r5
 8008786:	f7f7 ff3f 	bl	8000608 <__aeabi_dmul>
 800878a:	4602      	mov	r2, r0
 800878c:	460b      	mov	r3, r1
 800878e:	4680      	mov	r8, r0
 8008790:	4689      	mov	r9, r1
 8008792:	f7f7 ff39 	bl	8000608 <__aeabi_dmul>
 8008796:	a374      	add	r3, pc, #464	; (adr r3, 8008968 <atan+0x2b8>)
 8008798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800879c:	4606      	mov	r6, r0
 800879e:	460f      	mov	r7, r1
 80087a0:	f7f7 ff32 	bl	8000608 <__aeabi_dmul>
 80087a4:	a372      	add	r3, pc, #456	; (adr r3, 8008970 <atan+0x2c0>)
 80087a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087aa:	f7f7 fd77 	bl	800029c <__adddf3>
 80087ae:	4632      	mov	r2, r6
 80087b0:	463b      	mov	r3, r7
 80087b2:	f7f7 ff29 	bl	8000608 <__aeabi_dmul>
 80087b6:	a370      	add	r3, pc, #448	; (adr r3, 8008978 <atan+0x2c8>)
 80087b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087bc:	f7f7 fd6e 	bl	800029c <__adddf3>
 80087c0:	4632      	mov	r2, r6
 80087c2:	463b      	mov	r3, r7
 80087c4:	f7f7 ff20 	bl	8000608 <__aeabi_dmul>
 80087c8:	a36d      	add	r3, pc, #436	; (adr r3, 8008980 <atan+0x2d0>)
 80087ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ce:	f7f7 fd65 	bl	800029c <__adddf3>
 80087d2:	4632      	mov	r2, r6
 80087d4:	463b      	mov	r3, r7
 80087d6:	f7f7 ff17 	bl	8000608 <__aeabi_dmul>
 80087da:	a36b      	add	r3, pc, #428	; (adr r3, 8008988 <atan+0x2d8>)
 80087dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e0:	f7f7 fd5c 	bl	800029c <__adddf3>
 80087e4:	4632      	mov	r2, r6
 80087e6:	463b      	mov	r3, r7
 80087e8:	f7f7 ff0e 	bl	8000608 <__aeabi_dmul>
 80087ec:	a368      	add	r3, pc, #416	; (adr r3, 8008990 <atan+0x2e0>)
 80087ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f2:	f7f7 fd53 	bl	800029c <__adddf3>
 80087f6:	4642      	mov	r2, r8
 80087f8:	464b      	mov	r3, r9
 80087fa:	f7f7 ff05 	bl	8000608 <__aeabi_dmul>
 80087fe:	a366      	add	r3, pc, #408	; (adr r3, 8008998 <atan+0x2e8>)
 8008800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008804:	4680      	mov	r8, r0
 8008806:	4689      	mov	r9, r1
 8008808:	4630      	mov	r0, r6
 800880a:	4639      	mov	r1, r7
 800880c:	f7f7 fefc 	bl	8000608 <__aeabi_dmul>
 8008810:	a363      	add	r3, pc, #396	; (adr r3, 80089a0 <atan+0x2f0>)
 8008812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008816:	f7f7 fd3f 	bl	8000298 <__aeabi_dsub>
 800881a:	4632      	mov	r2, r6
 800881c:	463b      	mov	r3, r7
 800881e:	f7f7 fef3 	bl	8000608 <__aeabi_dmul>
 8008822:	a361      	add	r3, pc, #388	; (adr r3, 80089a8 <atan+0x2f8>)
 8008824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008828:	f7f7 fd36 	bl	8000298 <__aeabi_dsub>
 800882c:	4632      	mov	r2, r6
 800882e:	463b      	mov	r3, r7
 8008830:	f7f7 feea 	bl	8000608 <__aeabi_dmul>
 8008834:	a35e      	add	r3, pc, #376	; (adr r3, 80089b0 <atan+0x300>)
 8008836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883a:	f7f7 fd2d 	bl	8000298 <__aeabi_dsub>
 800883e:	4632      	mov	r2, r6
 8008840:	463b      	mov	r3, r7
 8008842:	f7f7 fee1 	bl	8000608 <__aeabi_dmul>
 8008846:	a35c      	add	r3, pc, #368	; (adr r3, 80089b8 <atan+0x308>)
 8008848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800884c:	f7f7 fd24 	bl	8000298 <__aeabi_dsub>
 8008850:	4632      	mov	r2, r6
 8008852:	463b      	mov	r3, r7
 8008854:	f7f7 fed8 	bl	8000608 <__aeabi_dmul>
 8008858:	4602      	mov	r2, r0
 800885a:	460b      	mov	r3, r1
 800885c:	4640      	mov	r0, r8
 800885e:	4649      	mov	r1, r9
 8008860:	f7f7 fd1c 	bl	800029c <__adddf3>
 8008864:	4622      	mov	r2, r4
 8008866:	462b      	mov	r3, r5
 8008868:	f7f7 fece 	bl	8000608 <__aeabi_dmul>
 800886c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8008870:	4602      	mov	r2, r0
 8008872:	460b      	mov	r3, r1
 8008874:	d14b      	bne.n	800890e <atan+0x25e>
 8008876:	4620      	mov	r0, r4
 8008878:	4629      	mov	r1, r5
 800887a:	f7f7 fd0d 	bl	8000298 <__aeabi_dsub>
 800887e:	e72c      	b.n	80086da <atan+0x2a>
 8008880:	ee10 0a10 	vmov	r0, s0
 8008884:	4b53      	ldr	r3, [pc, #332]	; (80089d4 <atan+0x324>)
 8008886:	2200      	movs	r2, #0
 8008888:	4629      	mov	r1, r5
 800888a:	f7f7 fd05 	bl	8000298 <__aeabi_dsub>
 800888e:	4b51      	ldr	r3, [pc, #324]	; (80089d4 <atan+0x324>)
 8008890:	4606      	mov	r6, r0
 8008892:	460f      	mov	r7, r1
 8008894:	2200      	movs	r2, #0
 8008896:	4620      	mov	r0, r4
 8008898:	4629      	mov	r1, r5
 800889a:	f7f7 fcff 	bl	800029c <__adddf3>
 800889e:	4602      	mov	r2, r0
 80088a0:	460b      	mov	r3, r1
 80088a2:	4630      	mov	r0, r6
 80088a4:	4639      	mov	r1, r7
 80088a6:	f7f7 ffd9 	bl	800085c <__aeabi_ddiv>
 80088aa:	f04f 0a01 	mov.w	sl, #1
 80088ae:	4604      	mov	r4, r0
 80088b0:	460d      	mov	r5, r1
 80088b2:	e764      	b.n	800877e <atan+0xce>
 80088b4:	4b49      	ldr	r3, [pc, #292]	; (80089dc <atan+0x32c>)
 80088b6:	429e      	cmp	r6, r3
 80088b8:	da1d      	bge.n	80088f6 <atan+0x246>
 80088ba:	ee10 0a10 	vmov	r0, s0
 80088be:	4b48      	ldr	r3, [pc, #288]	; (80089e0 <atan+0x330>)
 80088c0:	2200      	movs	r2, #0
 80088c2:	4629      	mov	r1, r5
 80088c4:	f7f7 fce8 	bl	8000298 <__aeabi_dsub>
 80088c8:	4b45      	ldr	r3, [pc, #276]	; (80089e0 <atan+0x330>)
 80088ca:	4606      	mov	r6, r0
 80088cc:	460f      	mov	r7, r1
 80088ce:	2200      	movs	r2, #0
 80088d0:	4620      	mov	r0, r4
 80088d2:	4629      	mov	r1, r5
 80088d4:	f7f7 fe98 	bl	8000608 <__aeabi_dmul>
 80088d8:	4b3e      	ldr	r3, [pc, #248]	; (80089d4 <atan+0x324>)
 80088da:	2200      	movs	r2, #0
 80088dc:	f7f7 fcde 	bl	800029c <__adddf3>
 80088e0:	4602      	mov	r2, r0
 80088e2:	460b      	mov	r3, r1
 80088e4:	4630      	mov	r0, r6
 80088e6:	4639      	mov	r1, r7
 80088e8:	f7f7 ffb8 	bl	800085c <__aeabi_ddiv>
 80088ec:	f04f 0a02 	mov.w	sl, #2
 80088f0:	4604      	mov	r4, r0
 80088f2:	460d      	mov	r5, r1
 80088f4:	e743      	b.n	800877e <atan+0xce>
 80088f6:	462b      	mov	r3, r5
 80088f8:	ee10 2a10 	vmov	r2, s0
 80088fc:	4939      	ldr	r1, [pc, #228]	; (80089e4 <atan+0x334>)
 80088fe:	2000      	movs	r0, #0
 8008900:	f7f7 ffac 	bl	800085c <__aeabi_ddiv>
 8008904:	f04f 0a03 	mov.w	sl, #3
 8008908:	4604      	mov	r4, r0
 800890a:	460d      	mov	r5, r1
 800890c:	e737      	b.n	800877e <atan+0xce>
 800890e:	4b36      	ldr	r3, [pc, #216]	; (80089e8 <atan+0x338>)
 8008910:	4e36      	ldr	r6, [pc, #216]	; (80089ec <atan+0x33c>)
 8008912:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008916:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800891a:	e9da 2300 	ldrd	r2, r3, [sl]
 800891e:	f7f7 fcbb 	bl	8000298 <__aeabi_dsub>
 8008922:	4622      	mov	r2, r4
 8008924:	462b      	mov	r3, r5
 8008926:	f7f7 fcb7 	bl	8000298 <__aeabi_dsub>
 800892a:	4602      	mov	r2, r0
 800892c:	460b      	mov	r3, r1
 800892e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008932:	f7f7 fcb1 	bl	8000298 <__aeabi_dsub>
 8008936:	f1bb 0f00 	cmp.w	fp, #0
 800893a:	4604      	mov	r4, r0
 800893c:	460d      	mov	r5, r1
 800893e:	f6bf aed6 	bge.w	80086ee <atan+0x3e>
 8008942:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008946:	461d      	mov	r5, r3
 8008948:	e6d1      	b.n	80086ee <atan+0x3e>
 800894a:	a51d      	add	r5, pc, #116	; (adr r5, 80089c0 <atan+0x310>)
 800894c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008950:	e6cd      	b.n	80086ee <atan+0x3e>
 8008952:	bf00      	nop
 8008954:	f3af 8000 	nop.w
 8008958:	54442d18 	.word	0x54442d18
 800895c:	bff921fb 	.word	0xbff921fb
 8008960:	8800759c 	.word	0x8800759c
 8008964:	7e37e43c 	.word	0x7e37e43c
 8008968:	e322da11 	.word	0xe322da11
 800896c:	3f90ad3a 	.word	0x3f90ad3a
 8008970:	24760deb 	.word	0x24760deb
 8008974:	3fa97b4b 	.word	0x3fa97b4b
 8008978:	a0d03d51 	.word	0xa0d03d51
 800897c:	3fb10d66 	.word	0x3fb10d66
 8008980:	c54c206e 	.word	0xc54c206e
 8008984:	3fb745cd 	.word	0x3fb745cd
 8008988:	920083ff 	.word	0x920083ff
 800898c:	3fc24924 	.word	0x3fc24924
 8008990:	5555550d 	.word	0x5555550d
 8008994:	3fd55555 	.word	0x3fd55555
 8008998:	2c6a6c2f 	.word	0x2c6a6c2f
 800899c:	bfa2b444 	.word	0xbfa2b444
 80089a0:	52defd9a 	.word	0x52defd9a
 80089a4:	3fadde2d 	.word	0x3fadde2d
 80089a8:	af749a6d 	.word	0xaf749a6d
 80089ac:	3fb3b0f2 	.word	0x3fb3b0f2
 80089b0:	fe231671 	.word	0xfe231671
 80089b4:	3fbc71c6 	.word	0x3fbc71c6
 80089b8:	9998ebc4 	.word	0x9998ebc4
 80089bc:	3fc99999 	.word	0x3fc99999
 80089c0:	54442d18 	.word	0x54442d18
 80089c4:	3ff921fb 	.word	0x3ff921fb
 80089c8:	440fffff 	.word	0x440fffff
 80089cc:	7ff00000 	.word	0x7ff00000
 80089d0:	3fdbffff 	.word	0x3fdbffff
 80089d4:	3ff00000 	.word	0x3ff00000
 80089d8:	3ff2ffff 	.word	0x3ff2ffff
 80089dc:	40038000 	.word	0x40038000
 80089e0:	3ff80000 	.word	0x3ff80000
 80089e4:	bff00000 	.word	0xbff00000
 80089e8:	08008eb0 	.word	0x08008eb0
 80089ec:	08008e90 	.word	0x08008e90

080089f0 <fabs>:
 80089f0:	ec51 0b10 	vmov	r0, r1, d0
 80089f4:	ee10 2a10 	vmov	r2, s0
 80089f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80089fc:	ec43 2b10 	vmov	d0, r2, r3
 8008a00:	4770      	bx	lr
	...

08008a04 <_init>:
 8008a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a06:	bf00      	nop
 8008a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a0a:	bc08      	pop	{r3}
 8008a0c:	469e      	mov	lr, r3
 8008a0e:	4770      	bx	lr

08008a10 <_fini>:
 8008a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a12:	bf00      	nop
 8008a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a16:	bc08      	pop	{r3}
 8008a18:	469e      	mov	lr, r3
 8008a1a:	4770      	bx	lr
