##############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=../workspace/architectures/ZeroAMP_arch/Arch_Comparison/short_wire

# Add circuits to list to sweep
circuit_list_add=single_wire.v

# Add architectures to list to sweep
arch_list_add=Reference.xml
arch_list_add=Reference_short_wire.xml
arch_list_add=Unidir_FS4_Same_Side.xml
arch_list_add=Unidir_Full_Same_Side.xml
arch_list_add=Unidir_Full_No_Same_Side.xml

# Parse info and how to parse
parse_file=vpr_no_timing.txt

# How to parse QoR info
qor_parse_file=qor_no_timing.txt

# Pass requirements
pass_requirements_file=pass_requirements_no_timing.txt

# Script parameters
script_params_common= --route_chan_width 6



