|Lab4
LED0 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
SW8 => DC2_4:inst3.I0
SW9 => DC2_4:inst3.I1
CLK => RisingEdge:inst5.clk
CLK => RegFile:inst10.clk
CLK => RisingEdge:inst7.clk
CLK => RisingEdge:inst9.clk
CLK => Timer24:inst1.clk
CLK => Result:inst2.clk
BTN0 => inst32.IN0
BTN1 => inst6.IN0
BTN2 => inst8.IN0
SW0 => RegFile:inst10.Adr[0]
SW1 => RegFile:inst10.Adr[1]
SW2 => RegFile:inst10.Adr[2]
SW3 => RegFile:inst10.Adr[3]
SW4 => RegFile:inst10.Adr[4]
SW5 => RegFile:inst10.Adr[5]
SW6 => RegFile:inst10.Adr[6]
SW7 => RegFile:inst10.Adr[7]
SW7 => Result:inst2.team
LED1 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
LED2 <= inst36.DB_MAX_OUTPUT_PORT_TYPE
LED3 <= inst37.DB_MAX_OUTPUT_PORT_TYPE
LED4 <= inst38.DB_MAX_OUTPUT_PORT_TYPE
LED9 <= inst33.DB_MAX_OUTPUT_PORT_TYPE
HEXTH0 <= SevenSegmentInterfaceDEC:inst25.a
HEXTH1 <= SevenSegmentInterfaceDEC:inst25.b
HEXTH2 <= SevenSegmentInterfaceDEC:inst25.c
HEXTH3 <= SevenSegmentInterfaceDEC:inst25.d
HEXTH4 <= SevenSegmentInterfaceDEC:inst25.e
HEXTH5 <= SevenSegmentInterfaceDEC:inst25.f
HEXTH6 <= SevenSegmentInterfaceDEC:inst25.g
HEXTH7 <= SevenSegmentInterfaceDEC:inst25.dp
HEXUH0 <= SevenSegmentInterfaceDEC:inst14.a
HEXUH1 <= SevenSegmentInterfaceDEC:inst14.b
HEXUH2 <= SevenSegmentInterfaceDEC:inst14.c
HEXUH3 <= SevenSegmentInterfaceDEC:inst14.d
HEXUH4 <= SevenSegmentInterfaceDEC:inst14.e
HEXUH5 <= SevenSegmentInterfaceDEC:inst14.f
HEXUH6 <= SevenSegmentInterfaceDEC:inst14.g
HEXUH7 <= SevenSegmentInterfaceDEC:inst14.dp
HEXTA0 <= SevenSegmentInterfaceDEC:inst24.a
HEXTA1 <= SevenSegmentInterfaceDEC:inst24.b
HEXTA2 <= SevenSegmentInterfaceDEC:inst24.c
HEXTA3 <= SevenSegmentInterfaceDEC:inst24.d
HEXTA4 <= SevenSegmentInterfaceDEC:inst24.e
HEXTA5 <= SevenSegmentInterfaceDEC:inst24.f
HEXTA6 <= SevenSegmentInterfaceDEC:inst24.g
HEXTA7 <= SevenSegmentInterfaceDEC:inst24.dp
HEXUA0 <= SevenSegmentInterfaceDEC:inst13.a
HEXUA1 <= SevenSegmentInterfaceDEC:inst13.b
HEXUA2 <= SevenSegmentInterfaceDEC:inst13.c
HEXUA3 <= SevenSegmentInterfaceDEC:inst13.d
HEXUA4 <= SevenSegmentInterfaceDEC:inst13.e
HEXUA5 <= SevenSegmentInterfaceDEC:inst13.f
HEXUA6 <= SevenSegmentInterfaceDEC:inst13.g
HEXUA7 <= SevenSegmentInterfaceDEC:inst13.dp


|Lab4|DC2_4:inst3
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10
DataOUT[0] <= MX4_1:inst5.Y[0]
DataOUT[1] <= MX4_1:inst5.Y[1]
DataOUT[2] <= MX4_1:inst5.Y[2]
DataOUT[3] <= MX4_1:inst5.Y[3]
DataOUT[4] <= MX4_1:inst5.Y[4]
DataOUT[5] <= MX4_1:inst5.Y[5]
DataOUT[6] <= MX4_1:inst5.Y[6]
Adr[0] => memorija64:inst.Adr[0]
Adr[0] => memorija64:inst1.Adr[0]
Adr[0] => memorija64:inst2.Adr[0]
Adr[0] => memorija64:inst3.Adr[0]
Adr[1] => memorija64:inst.Adr[1]
Adr[1] => memorija64:inst1.Adr[1]
Adr[1] => memorija64:inst2.Adr[1]
Adr[1] => memorija64:inst3.Adr[1]
Adr[2] => memorija64:inst.Adr[2]
Adr[2] => memorija64:inst1.Adr[2]
Adr[2] => memorija64:inst2.Adr[2]
Adr[2] => memorija64:inst3.Adr[2]
Adr[3] => memorija64:inst.Adr[3]
Adr[3] => memorija64:inst1.Adr[3]
Adr[3] => memorija64:inst2.Adr[3]
Adr[3] => memorija64:inst3.Adr[3]
Adr[4] => memorija64:inst.Adr[4]
Adr[4] => memorija64:inst1.Adr[4]
Adr[4] => memorija64:inst2.Adr[4]
Adr[4] => memorija64:inst3.Adr[4]
Adr[5] => memorija64:inst.Adr[5]
Adr[5] => memorija64:inst1.Adr[5]
Adr[5] => memorija64:inst2.Adr[5]
Adr[5] => memorija64:inst3.Adr[5]
Adr[6] => MX4_1:inst5.S0
Adr[6] => DC2_4:inst6.I0
Adr[7] => MX4_1:inst5.S1
Adr[7] => DC2_4:inst6.I1
WR => memorija64:inst.WR
WR => DC2_4:inst6.EN
WR => memorija64:inst1.WR
WR => memorija64:inst2.WR
WR => memorija64:inst3.WR
rst => memorija64:inst.rst
rst => memorija64:inst1.rst
rst => memorija64:inst2.rst
rst => memorija64:inst3.rst
clk => memorija64:inst.clk
clk => memorija64:inst1.clk
clk => memorija64:inst2.clk
clk => memorija64:inst3.clk
DataIN[0] => memorija64:inst.DataIN[0]
DataIN[0] => memorija64:inst1.DataIN[0]
DataIN[0] => memorija64:inst2.DataIN[0]
DataIN[0] => memorija64:inst3.DataIN[0]
DataIN[1] => memorija64:inst.DataIN[1]
DataIN[1] => memorija64:inst1.DataIN[1]
DataIN[1] => memorija64:inst2.DataIN[1]
DataIN[1] => memorija64:inst3.DataIN[1]
DataIN[2] => memorija64:inst.DataIN[2]
DataIN[2] => memorija64:inst1.DataIN[2]
DataIN[2] => memorija64:inst2.DataIN[2]
DataIN[2] => memorija64:inst3.DataIN[2]
DataIN[3] => memorija64:inst.DataIN[3]
DataIN[3] => memorija64:inst1.DataIN[3]
DataIN[3] => memorija64:inst2.DataIN[3]
DataIN[3] => memorija64:inst3.DataIN[3]
DataIN[4] => memorija64:inst.DataIN[4]
DataIN[4] => memorija64:inst1.DataIN[4]
DataIN[4] => memorija64:inst2.DataIN[4]
DataIN[4] => memorija64:inst3.DataIN[4]
DataIN[5] => memorija64:inst.DataIN[5]
DataIN[5] => memorija64:inst1.DataIN[5]
DataIN[5] => memorija64:inst2.DataIN[5]
DataIN[5] => memorija64:inst3.DataIN[5]
DataIN[6] => memorija64:inst.DataIN[6]
DataIN[6] => memorija64:inst1.DataIN[6]
DataIN[6] => memorija64:inst2.DataIN[6]
DataIN[6] => memorija64:inst3.DataIN[6]


|Lab4|RegFile:inst10|MX4_1:inst5
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija16:inst.Adr[0]
Adr[0] => memorija16:inst1.Adr[0]
Adr[0] => memorija16:inst2.Adr[0]
Adr[0] => memorija16:inst3.Adr[0]
Adr[1] => memorija16:inst.Adr[1]
Adr[1] => memorija16:inst1.Adr[1]
Adr[1] => memorija16:inst2.Adr[1]
Adr[1] => memorija16:inst3.Adr[1]
Adr[2] => memorija16:inst.Adr[2]
Adr[2] => memorija16:inst1.Adr[2]
Adr[2] => memorija16:inst2.Adr[2]
Adr[2] => memorija16:inst3.Adr[2]
Adr[3] => memorija16:inst.Adr[3]
Adr[3] => memorija16:inst1.Adr[3]
Adr[3] => memorija16:inst2.Adr[3]
Adr[3] => memorija16:inst3.Adr[3]
Adr[4] => MX4_1:inst4.S0
Adr[4] => DC2_4:inst5.I0
Adr[5] => MX4_1:inst4.S1
Adr[5] => DC2_4:inst5.I1
WR => memorija16:inst.WR
WR => memorija16:inst1.WR
WR => memorija16:inst2.WR
WR => memorija16:inst3.WR
rst => memorija16:inst.rst
rst => memorija16:inst1.rst
rst => memorija16:inst2.rst
rst => memorija16:inst3.rst
clk => memorija16:inst.clk
clk => memorija16:inst1.clk
clk => memorija16:inst2.clk
clk => memorija16:inst3.clk
chip => DC2_4:inst5.EN
DataIN[0] => memorija16:inst.DataIN[0]
DataIN[0] => memorija16:inst1.DataIN[0]
DataIN[0] => memorija16:inst2.DataIN[0]
DataIN[0] => memorija16:inst3.DataIN[0]
DataIN[1] => memorija16:inst.DataIN[1]
DataIN[1] => memorija16:inst1.DataIN[1]
DataIN[1] => memorija16:inst2.DataIN[1]
DataIN[1] => memorija16:inst3.DataIN[1]
DataIN[2] => memorija16:inst.DataIN[2]
DataIN[2] => memorija16:inst1.DataIN[2]
DataIN[2] => memorija16:inst2.DataIN[2]
DataIN[2] => memorija16:inst3.DataIN[2]
DataIN[3] => memorija16:inst.DataIN[3]
DataIN[3] => memorija16:inst1.DataIN[3]
DataIN[3] => memorija16:inst2.DataIN[3]
DataIN[3] => memorija16:inst3.DataIN[3]
DataIN[4] => memorija16:inst.DataIN[4]
DataIN[4] => memorija16:inst1.DataIN[4]
DataIN[4] => memorija16:inst2.DataIN[4]
DataIN[4] => memorija16:inst3.DataIN[4]
DataIN[5] => memorija16:inst.DataIN[5]
DataIN[5] => memorija16:inst1.DataIN[5]
DataIN[5] => memorija16:inst2.DataIN[5]
DataIN[5] => memorija16:inst3.DataIN[5]
DataIN[6] => memorija16:inst.DataIN[6]
DataIN[6] => memorija16:inst1.DataIN[6]
DataIN[6] => memorija16:inst2.DataIN[6]
DataIN[6] => memorija16:inst3.DataIN[6]


|Lab4|RegFile:inst10|memorija64:inst|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|DC2_4:inst5
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst1|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst2|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst|memorija16:inst3|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija16:inst.Adr[0]
Adr[0] => memorija16:inst1.Adr[0]
Adr[0] => memorija16:inst2.Adr[0]
Adr[0] => memorija16:inst3.Adr[0]
Adr[1] => memorija16:inst.Adr[1]
Adr[1] => memorija16:inst1.Adr[1]
Adr[1] => memorija16:inst2.Adr[1]
Adr[1] => memorija16:inst3.Adr[1]
Adr[2] => memorija16:inst.Adr[2]
Adr[2] => memorija16:inst1.Adr[2]
Adr[2] => memorija16:inst2.Adr[2]
Adr[2] => memorija16:inst3.Adr[2]
Adr[3] => memorija16:inst.Adr[3]
Adr[3] => memorija16:inst1.Adr[3]
Adr[3] => memorija16:inst2.Adr[3]
Adr[3] => memorija16:inst3.Adr[3]
Adr[4] => MX4_1:inst4.S0
Adr[4] => DC2_4:inst5.I0
Adr[5] => MX4_1:inst4.S1
Adr[5] => DC2_4:inst5.I1
WR => memorija16:inst.WR
WR => memorija16:inst1.WR
WR => memorija16:inst2.WR
WR => memorija16:inst3.WR
rst => memorija16:inst.rst
rst => memorija16:inst1.rst
rst => memorija16:inst2.rst
rst => memorija16:inst3.rst
clk => memorija16:inst.clk
clk => memorija16:inst1.clk
clk => memorija16:inst2.clk
clk => memorija16:inst3.clk
chip => DC2_4:inst5.EN
DataIN[0] => memorija16:inst.DataIN[0]
DataIN[0] => memorija16:inst1.DataIN[0]
DataIN[0] => memorija16:inst2.DataIN[0]
DataIN[0] => memorija16:inst3.DataIN[0]
DataIN[1] => memorija16:inst.DataIN[1]
DataIN[1] => memorija16:inst1.DataIN[1]
DataIN[1] => memorija16:inst2.DataIN[1]
DataIN[1] => memorija16:inst3.DataIN[1]
DataIN[2] => memorija16:inst.DataIN[2]
DataIN[2] => memorija16:inst1.DataIN[2]
DataIN[2] => memorija16:inst2.DataIN[2]
DataIN[2] => memorija16:inst3.DataIN[2]
DataIN[3] => memorija16:inst.DataIN[3]
DataIN[3] => memorija16:inst1.DataIN[3]
DataIN[3] => memorija16:inst2.DataIN[3]
DataIN[3] => memorija16:inst3.DataIN[3]
DataIN[4] => memorija16:inst.DataIN[4]
DataIN[4] => memorija16:inst1.DataIN[4]
DataIN[4] => memorija16:inst2.DataIN[4]
DataIN[4] => memorija16:inst3.DataIN[4]
DataIN[5] => memorija16:inst.DataIN[5]
DataIN[5] => memorija16:inst1.DataIN[5]
DataIN[5] => memorija16:inst2.DataIN[5]
DataIN[5] => memorija16:inst3.DataIN[5]
DataIN[6] => memorija16:inst.DataIN[6]
DataIN[6] => memorija16:inst1.DataIN[6]
DataIN[6] => memorija16:inst2.DataIN[6]
DataIN[6] => memorija16:inst3.DataIN[6]


|Lab4|RegFile:inst10|memorija64:inst1|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|DC2_4:inst5
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst1|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst2|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst1|memorija16:inst3|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija16:inst.Adr[0]
Adr[0] => memorija16:inst1.Adr[0]
Adr[0] => memorija16:inst2.Adr[0]
Adr[0] => memorija16:inst3.Adr[0]
Adr[1] => memorija16:inst.Adr[1]
Adr[1] => memorija16:inst1.Adr[1]
Adr[1] => memorija16:inst2.Adr[1]
Adr[1] => memorija16:inst3.Adr[1]
Adr[2] => memorija16:inst.Adr[2]
Adr[2] => memorija16:inst1.Adr[2]
Adr[2] => memorija16:inst2.Adr[2]
Adr[2] => memorija16:inst3.Adr[2]
Adr[3] => memorija16:inst.Adr[3]
Adr[3] => memorija16:inst1.Adr[3]
Adr[3] => memorija16:inst2.Adr[3]
Adr[3] => memorija16:inst3.Adr[3]
Adr[4] => MX4_1:inst4.S0
Adr[4] => DC2_4:inst5.I0
Adr[5] => MX4_1:inst4.S1
Adr[5] => DC2_4:inst5.I1
WR => memorija16:inst.WR
WR => memorija16:inst1.WR
WR => memorija16:inst2.WR
WR => memorija16:inst3.WR
rst => memorija16:inst.rst
rst => memorija16:inst1.rst
rst => memorija16:inst2.rst
rst => memorija16:inst3.rst
clk => memorija16:inst.clk
clk => memorija16:inst1.clk
clk => memorija16:inst2.clk
clk => memorija16:inst3.clk
chip => DC2_4:inst5.EN
DataIN[0] => memorija16:inst.DataIN[0]
DataIN[0] => memorija16:inst1.DataIN[0]
DataIN[0] => memorija16:inst2.DataIN[0]
DataIN[0] => memorija16:inst3.DataIN[0]
DataIN[1] => memorija16:inst.DataIN[1]
DataIN[1] => memorija16:inst1.DataIN[1]
DataIN[1] => memorija16:inst2.DataIN[1]
DataIN[1] => memorija16:inst3.DataIN[1]
DataIN[2] => memorija16:inst.DataIN[2]
DataIN[2] => memorija16:inst1.DataIN[2]
DataIN[2] => memorija16:inst2.DataIN[2]
DataIN[2] => memorija16:inst3.DataIN[2]
DataIN[3] => memorija16:inst.DataIN[3]
DataIN[3] => memorija16:inst1.DataIN[3]
DataIN[3] => memorija16:inst2.DataIN[3]
DataIN[3] => memorija16:inst3.DataIN[3]
DataIN[4] => memorija16:inst.DataIN[4]
DataIN[4] => memorija16:inst1.DataIN[4]
DataIN[4] => memorija16:inst2.DataIN[4]
DataIN[4] => memorija16:inst3.DataIN[4]
DataIN[5] => memorija16:inst.DataIN[5]
DataIN[5] => memorija16:inst1.DataIN[5]
DataIN[5] => memorija16:inst2.DataIN[5]
DataIN[5] => memorija16:inst3.DataIN[5]
DataIN[6] => memorija16:inst.DataIN[6]
DataIN[6] => memorija16:inst1.DataIN[6]
DataIN[6] => memorija16:inst2.DataIN[6]
DataIN[6] => memorija16:inst3.DataIN[6]


|Lab4|RegFile:inst10|memorija64:inst2|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|DC2_4:inst5
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst1|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst2|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst2|memorija16:inst3|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija16:inst.Adr[0]
Adr[0] => memorija16:inst1.Adr[0]
Adr[0] => memorija16:inst2.Adr[0]
Adr[0] => memorija16:inst3.Adr[0]
Adr[1] => memorija16:inst.Adr[1]
Adr[1] => memorija16:inst1.Adr[1]
Adr[1] => memorija16:inst2.Adr[1]
Adr[1] => memorija16:inst3.Adr[1]
Adr[2] => memorija16:inst.Adr[2]
Adr[2] => memorija16:inst1.Adr[2]
Adr[2] => memorija16:inst2.Adr[2]
Adr[2] => memorija16:inst3.Adr[2]
Adr[3] => memorija16:inst.Adr[3]
Adr[3] => memorija16:inst1.Adr[3]
Adr[3] => memorija16:inst2.Adr[3]
Adr[3] => memorija16:inst3.Adr[3]
Adr[4] => MX4_1:inst4.S0
Adr[4] => DC2_4:inst5.I0
Adr[5] => MX4_1:inst4.S1
Adr[5] => DC2_4:inst5.I1
WR => memorija16:inst.WR
WR => memorija16:inst1.WR
WR => memorija16:inst2.WR
WR => memorija16:inst3.WR
rst => memorija16:inst.rst
rst => memorija16:inst1.rst
rst => memorija16:inst2.rst
rst => memorija16:inst3.rst
clk => memorija16:inst.clk
clk => memorija16:inst1.clk
clk => memorija16:inst2.clk
clk => memorija16:inst3.clk
chip => DC2_4:inst5.EN
DataIN[0] => memorija16:inst.DataIN[0]
DataIN[0] => memorija16:inst1.DataIN[0]
DataIN[0] => memorija16:inst2.DataIN[0]
DataIN[0] => memorija16:inst3.DataIN[0]
DataIN[1] => memorija16:inst.DataIN[1]
DataIN[1] => memorija16:inst1.DataIN[1]
DataIN[1] => memorija16:inst2.DataIN[1]
DataIN[1] => memorija16:inst3.DataIN[1]
DataIN[2] => memorija16:inst.DataIN[2]
DataIN[2] => memorija16:inst1.DataIN[2]
DataIN[2] => memorija16:inst2.DataIN[2]
DataIN[2] => memorija16:inst3.DataIN[2]
DataIN[3] => memorija16:inst.DataIN[3]
DataIN[3] => memorija16:inst1.DataIN[3]
DataIN[3] => memorija16:inst2.DataIN[3]
DataIN[3] => memorija16:inst3.DataIN[3]
DataIN[4] => memorija16:inst.DataIN[4]
DataIN[4] => memorija16:inst1.DataIN[4]
DataIN[4] => memorija16:inst2.DataIN[4]
DataIN[4] => memorija16:inst3.DataIN[4]
DataIN[5] => memorija16:inst.DataIN[5]
DataIN[5] => memorija16:inst1.DataIN[5]
DataIN[5] => memorija16:inst2.DataIN[5]
DataIN[5] => memorija16:inst3.DataIN[5]
DataIN[6] => memorija16:inst.DataIN[6]
DataIN[6] => memorija16:inst1.DataIN[6]
DataIN[6] => memorija16:inst2.DataIN[6]
DataIN[6] => memorija16:inst3.DataIN[6]


|Lab4|RegFile:inst10|memorija64:inst3|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|DC2_4:inst5
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst1|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst2|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3
DataOUT[0] <= MX4_1:inst4.Y[0]
DataOUT[1] <= MX4_1:inst4.Y[1]
DataOUT[2] <= MX4_1:inst4.Y[2]
DataOUT[3] <= MX4_1:inst4.Y[3]
DataOUT[4] <= MX4_1:inst4.Y[4]
DataOUT[5] <= MX4_1:inst4.Y[5]
DataOUT[6] <= MX4_1:inst4.Y[6]
Adr[0] => memorija4:inst.Adr[0]
Adr[0] => memorija4:inst7.Adr[0]
Adr[0] => memorija4:inst8.Adr[0]
Adr[0] => memorija4:inst9.Adr[0]
Adr[1] => memorija4:inst.Adr[1]
Adr[1] => memorija4:inst7.Adr[1]
Adr[1] => memorija4:inst8.Adr[1]
Adr[1] => memorija4:inst9.Adr[1]
Adr[2] => MX4_1:inst4.S0
Adr[2] => DC2_4:inst6.I0
Adr[3] => MX4_1:inst4.S1
Adr[3] => DC2_4:inst6.I1
WR => memorija4:inst.WR
WR => memorija4:inst7.WR
WR => memorija4:inst8.WR
WR => memorija4:inst9.WR
rst => memorija4:inst.rst
rst => memorija4:inst7.rst
rst => memorija4:inst8.rst
rst => memorija4:inst9.rst
clk => memorija4:inst.clk
clk => memorija4:inst7.clk
clk => memorija4:inst8.clk
clk => memorija4:inst9.clk
chip => DC2_4:inst6.EN
DataIN[0] => memorija4:inst.DataIn[0]
DataIN[0] => memorija4:inst7.DataIn[0]
DataIN[0] => memorija4:inst8.DataIn[0]
DataIN[0] => memorija4:inst9.DataIn[0]
DataIN[1] => memorija4:inst.DataIn[1]
DataIN[1] => memorija4:inst7.DataIn[1]
DataIN[1] => memorija4:inst8.DataIn[1]
DataIN[1] => memorija4:inst9.DataIn[1]
DataIN[2] => memorija4:inst.DataIn[2]
DataIN[2] => memorija4:inst7.DataIn[2]
DataIN[2] => memorija4:inst8.DataIn[2]
DataIN[2] => memorija4:inst9.DataIn[2]
DataIN[3] => memorija4:inst.DataIn[3]
DataIN[3] => memorija4:inst7.DataIn[3]
DataIN[3] => memorija4:inst8.DataIn[3]
DataIN[3] => memorija4:inst9.DataIn[3]
DataIN[4] => memorija4:inst.DataIn[4]
DataIN[4] => memorija4:inst7.DataIn[4]
DataIN[4] => memorija4:inst8.DataIn[4]
DataIN[4] => memorija4:inst9.DataIn[4]
DataIN[5] => memorija4:inst.DataIn[5]
DataIN[5] => memorija4:inst7.DataIn[5]
DataIN[5] => memorija4:inst8.DataIn[5]
DataIN[5] => memorija4:inst9.DataIn[5]
DataIN[6] => memorija4:inst.DataIn[6]
DataIN[6] => memorija4:inst7.DataIn[6]
DataIN[6] => memorija4:inst8.DataIn[6]
DataIN[6] => memorija4:inst9.DataIn[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|MX4_1:inst4
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|DC2_4:inst6
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst7
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst7|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst7|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst7|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst7|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst7|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst7|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst8
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst8|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst8|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst8|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst8|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst8|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst8|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst9
DataOUT[0] <= MX4_1:inst14.Y[0]
DataOUT[1] <= MX4_1:inst14.Y[1]
DataOUT[2] <= MX4_1:inst14.Y[2]
DataOUT[3] <= MX4_1:inst14.Y[3]
DataOUT[4] <= MX4_1:inst14.Y[4]
DataOUT[5] <= MX4_1:inst14.Y[5]
DataOUT[6] <= MX4_1:inst14.Y[6]
Adr[0] => MX4_1:inst14.S0
Adr[0] => DC2_4:inst4.I0
Adr[1] => MX4_1:inst14.S1
Adr[1] => DC2_4:inst4.I1
clk => REG7:inst.clk
clk => REG7:inst1.clk
clk => REG7:inst2.clk
clk => REG7:inst3.clk
rst => REG7:inst.cl
rst => REG7:inst1.cl
rst => REG7:inst2.cl
rst => REG7:inst3.cl
WR => inst6.IN1
WR => inst7.IN1
WR => inst8.IN1
WR => inst9.IN1
chip => DC2_4:inst4.EN
DataIn[0] => REG7:inst.input[0]
DataIn[0] => REG7:inst1.input[0]
DataIn[0] => REG7:inst2.input[0]
DataIn[0] => REG7:inst3.input[0]
DataIn[1] => REG7:inst.input[1]
DataIn[1] => REG7:inst1.input[1]
DataIn[1] => REG7:inst2.input[1]
DataIn[1] => REG7:inst3.input[1]
DataIn[2] => REG7:inst.input[2]
DataIn[2] => REG7:inst1.input[2]
DataIn[2] => REG7:inst2.input[2]
DataIn[2] => REG7:inst3.input[2]
DataIn[3] => REG7:inst.input[3]
DataIn[3] => REG7:inst1.input[3]
DataIn[3] => REG7:inst2.input[3]
DataIn[3] => REG7:inst3.input[3]
DataIn[4] => REG7:inst.input[4]
DataIn[4] => REG7:inst1.input[4]
DataIn[4] => REG7:inst2.input[4]
DataIn[4] => REG7:inst3.input[4]
DataIn[5] => REG7:inst.input[5]
DataIn[5] => REG7:inst1.input[5]
DataIn[5] => REG7:inst2.input[5]
DataIn[5] => REG7:inst3.input[5]
DataIn[6] => REG7:inst.input[6]
DataIn[6] => REG7:inst1.input[6]
DataIn[6] => REG7:inst2.input[6]
DataIn[6] => REG7:inst3.input[6]


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst9|MX4_1:inst14
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst9|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst9|DC2_4:inst4
I0 => D1.IN1
I0 => D3.IN1
I0 => D0.IN1
I0 => D2.IN1
I1 => D2.IN0
I1 => D0.IN0
EN => D0.IN1
EN => D2.IN1
D0 <= D0.DB_MAX_OUTPUT_PORT_TYPE
D1 <= D1.DB_MAX_OUTPUT_PORT_TYPE
D2 <= D2.DB_MAX_OUTPUT_PORT_TYPE
D3 <= D3.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst9|REG7:inst1
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst9|REG7:inst2
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RegFile:inst10|memorija64:inst3|memorija16:inst3|memorija4:inst9|REG7:inst3
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RisingEdge:inst5
input => state[1].DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
clk => state[0].CLK
clk => state[1].CLK


|Lab4|Timer24:inst1
time[0] <= f[0].DB_MAX_OUTPUT_PORT_TYPE
time[1] <= f[1].DB_MAX_OUTPUT_PORT_TYPE
time[2] <= f[2].DB_MAX_OUTPUT_PORT_TYPE
time[3] <= f[3].DB_MAX_OUTPUT_PORT_TYPE
time[4] <= f[4].DB_MAX_OUTPUT_PORT_TYPE
clk => REG7:inst.clk
clk => inst6.CLK
clk => OneSec:inst5.clk
rst24 => inst4.IN0
rst24 => inst8.IN0
rst24 => inst3.IN0
rst14 => inst4.IN1
rst14 => inst8.IN1
rst14 => inst2.IN1
stop_resume => inst6.IN0
stop_resume => inst8.IN2


|Lab4|Timer24:inst1|REG7:inst
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
ld => v.OUTPUTSELECT
input[0] => v.DATAB
input[1] => v.DATAB
input[2] => v.DATAB
input[3] => v.DATAB
input[4] => v.DATAB
input[5] => v.DATAB
input[6] => v.DATAB
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
sr => v.OUTPUTSELECT
ir => v.DATAB
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
sl => v.OUTPUTSELECT
il => v.DATAB
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
inc => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
dec => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
cl => v.OUTPUTSELECT
output[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|Timer24:inst1|OneSec:inst5
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
input => cnt.OUTPUTSELECT
clk => output_next.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
output <= output_next.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|Timer24:inst1|MX2_1:inst1
I1[0] => Y.DATAA
I1[1] => Y.DATAA
I1[2] => Y.DATAA
I1[3] => Y.DATAA
I1[4] => Y.DATAA
I1[5] => Y.DATAA
I1[6] => Y.DATAA
I0[0] => Y.DATAB
I0[1] => Y.DATAB
I0[2] => Y.DATAB
I0[3] => Y.DATAB
I0[4] => Y.DATAB
I0[5] => Y.DATAB
I0[6] => Y.DATAB
S0 => Y.OUTPUTSELECT
S0 => Y.OUTPUTSELECT
S0 => Y.OUTPUTSELECT
S0 => Y.OUTPUTSELECT
S0 => Y.OUTPUTSELECT
S0 => Y.OUTPUTSELECT
S0 => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|RisingEdge:inst7
input => state[1].DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
clk => state[0].CLK
clk => state[1].CLK


|Lab4|RisingEdge:inst9
input => state[1].DATAIN
output <= output.DB_MAX_OUTPUT_PORT_TYPE
clk => state[0].CLK
clk => state[1].CLK


|Lab4|SevenSegmentInterfaceDEC:inst25
x3 => Mux0.IN33
x3 => Mux1.IN33
x3 => Mux2.IN33
x3 => Mux3.IN33
x3 => Mux4.IN33
x3 => Mux5.IN33
x3 => Mux6.IN33
x2 => Mux0.IN34
x2 => Mux1.IN34
x2 => Mux2.IN34
x2 => Mux3.IN34
x2 => Mux4.IN34
x2 => Mux5.IN34
x2 => Mux6.IN34
x1 => Mux0.IN35
x1 => Mux1.IN35
x1 => Mux2.IN35
x1 => Mux3.IN35
x1 => Mux4.IN35
x1 => Mux5.IN35
x1 => Mux6.IN35
x0 => Mux0.IN36
x0 => Mux1.IN36
x0 => Mux2.IN36
x0 => Mux3.IN36
x0 => Mux4.IN36
x0 => Mux5.IN36
x0 => Mux6.IN36
dot => dp.IN0
en => Mux0.IN32
en => Mux1.IN32
en => Mux2.IN32
en => Mux3.IN32
en => Mux4.IN32
en => Mux5.IN32
en => Mux6.IN32
en => dp.IN1
a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dp <= dp.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|Binary2BCD:inst4
binary_input[0] => Mult0.IN18
binary_input[0] => bcd_units[0].DATAIN
binary_input[1] => Mult0.IN17
binary_input[1] => Add1.IN14
binary_input[2] => Mult0.IN16
binary_input[2] => Add1.IN13
binary_input[3] => Mult0.IN15
binary_input[3] => Add1.IN12
binary_input[4] => Mult0.IN14
binary_input[4] => Add1.IN11
binary_input[5] => Mult0.IN13
binary_input[5] => Add1.IN10
binary_input[6] => Mult0.IN12
binary_input[6] => Add1.IN9
bcd_units[0] <= binary_input[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_units[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_units[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_units[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_tens[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
bcd_tens[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
bcd_tens[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
bcd_tens[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|MX4_1:inst27
I3[0] => Mux6.IN0
I3[1] => Mux5.IN0
I3[2] => Mux4.IN0
I3[3] => Mux3.IN0
I3[4] => Mux2.IN0
I3[5] => Mux1.IN0
I3[6] => Mux0.IN0
I2[0] => Mux6.IN1
I2[1] => Mux5.IN1
I2[2] => Mux4.IN1
I2[3] => Mux3.IN1
I2[4] => Mux2.IN1
I2[5] => Mux1.IN1
I2[6] => Mux0.IN1
I1[0] => Mux6.IN2
I1[1] => Mux5.IN2
I1[2] => Mux4.IN2
I1[3] => Mux3.IN2
I1[4] => Mux2.IN2
I1[5] => Mux1.IN2
I1[6] => Mux0.IN2
I0[0] => Mux6.IN3
I0[1] => Mux5.IN3
I0[2] => Mux4.IN3
I0[3] => Mux3.IN3
I0[4] => Mux2.IN3
I0[5] => Mux1.IN3
I0[6] => Mux0.IN3
S1 => Mux0.IN4
S1 => Mux1.IN4
S1 => Mux2.IN4
S1 => Mux3.IN4
S1 => Mux4.IN4
S1 => Mux5.IN4
S1 => Mux6.IN4
S0 => Mux0.IN5
S0 => Mux1.IN5
S0 => Mux2.IN5
S0 => Mux3.IN5
S0 => Mux4.IN5
S0 => Mux5.IN5
S0 => Mux6.IN5
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|Result:inst2
clk => away_reg[0].CLK
clk => away_reg[1].CLK
clk => away_reg[2].CLK
clk => away_reg[3].CLK
clk => away_reg[4].CLK
clk => away_reg[5].CLK
clk => away_reg[6].CLK
clk => home_reg[0].CLK
clk => home_reg[1].CLK
clk => home_reg[2].CLK
clk => home_reg[3].CLK
clk => home_reg[4].CLK
clk => home_reg[5].CLK
clk => home_reg[6].CLK
rst => away_reg[0].ACLR
rst => away_reg[1].ACLR
rst => away_reg[2].ACLR
rst => away_reg[3].ACLR
rst => away_reg[4].ACLR
rst => away_reg[5].ACLR
rst => away_reg[6].ACLR
rst => home_reg[0].ACLR
rst => home_reg[1].ACLR
rst => home_reg[2].ACLR
rst => home_reg[3].ACLR
rst => home_reg[4].ACLR
rst => home_reg[5].ACLR
rst => home_reg[6].ACLR
one => away_next.OUTPUTSELECT
one => away_next.OUTPUTSELECT
one => away_next.OUTPUTSELECT
one => away_next.OUTPUTSELECT
one => away_next.OUTPUTSELECT
one => away_next.OUTPUTSELECT
one => away_next.OUTPUTSELECT
one => home_next.OUTPUTSELECT
one => home_next.OUTPUTSELECT
one => home_next.OUTPUTSELECT
one => home_next.OUTPUTSELECT
one => home_next.OUTPUTSELECT
one => home_next.OUTPUTSELECT
one => home_next.OUTPUTSELECT
two => away_next.OUTPUTSELECT
two => away_next.OUTPUTSELECT
two => away_next.OUTPUTSELECT
two => away_next.OUTPUTSELECT
two => away_next.OUTPUTSELECT
two => away_next.OUTPUTSELECT
two => away_next.OUTPUTSELECT
two => home_next.OUTPUTSELECT
two => home_next.OUTPUTSELECT
two => home_next.OUTPUTSELECT
two => home_next.OUTPUTSELECT
two => home_next.OUTPUTSELECT
two => home_next.OUTPUTSELECT
two => home_next.OUTPUTSELECT
three => away_next.OUTPUTSELECT
three => away_next.OUTPUTSELECT
three => away_next.OUTPUTSELECT
three => away_next.OUTPUTSELECT
three => away_next.OUTPUTSELECT
three => away_next.OUTPUTSELECT
three => away_next.OUTPUTSELECT
three => home_next.OUTPUTSELECT
three => home_next.OUTPUTSELECT
three => home_next.OUTPUTSELECT
three => home_next.OUTPUTSELECT
three => home_next.OUTPUTSELECT
three => home_next.OUTPUTSELECT
three => home_next.OUTPUTSELECT
team => home_reg[6].ENA
team => home_reg[5].ENA
team => home_reg[4].ENA
team => home_reg[3].ENA
team => home_reg[2].ENA
team => home_reg[1].ENA
team => home_reg[0].ENA
team => away_reg[6].ENA
team => away_reg[5].ENA
team => away_reg[4].ENA
team => away_reg[3].ENA
team => away_reg[2].ENA
team => away_reg[1].ENA
team => away_reg[0].ENA
home[0] <= home_reg[0].DB_MAX_OUTPUT_PORT_TYPE
home[1] <= home_reg[1].DB_MAX_OUTPUT_PORT_TYPE
home[2] <= home_reg[2].DB_MAX_OUTPUT_PORT_TYPE
home[3] <= home_reg[3].DB_MAX_OUTPUT_PORT_TYPE
home[4] <= home_reg[4].DB_MAX_OUTPUT_PORT_TYPE
home[5] <= home_reg[5].DB_MAX_OUTPUT_PORT_TYPE
home[6] <= home_reg[6].DB_MAX_OUTPUT_PORT_TYPE
away[0] <= away_reg[0].DB_MAX_OUTPUT_PORT_TYPE
away[1] <= away_reg[1].DB_MAX_OUTPUT_PORT_TYPE
away[2] <= away_reg[2].DB_MAX_OUTPUT_PORT_TYPE
away[3] <= away_reg[3].DB_MAX_OUTPUT_PORT_TYPE
away[4] <= away_reg[4].DB_MAX_OUTPUT_PORT_TYPE
away[5] <= away_reg[5].DB_MAX_OUTPUT_PORT_TYPE
away[6] <= away_reg[6].DB_MAX_OUTPUT_PORT_TYPE


|Lab4|SevenSegmentInterfaceDEC:inst14
x3 => Mux0.IN33
x3 => Mux1.IN33
x3 => Mux2.IN33
x3 => Mux3.IN33
x3 => Mux4.IN33
x3 => Mux5.IN33
x3 => Mux6.IN33
x2 => Mux0.IN34
x2 => Mux1.IN34
x2 => Mux2.IN34
x2 => Mux3.IN34
x2 => Mux4.IN34
x2 => Mux5.IN34
x2 => Mux6.IN34
x1 => Mux0.IN35
x1 => Mux1.IN35
x1 => Mux2.IN35
x1 => Mux3.IN35
x1 => Mux4.IN35
x1 => Mux5.IN35
x1 => Mux6.IN35
x0 => Mux0.IN36
x0 => Mux1.IN36
x0 => Mux2.IN36
x0 => Mux3.IN36
x0 => Mux4.IN36
x0 => Mux5.IN36
x0 => Mux6.IN36
dot => dp.IN0
en => Mux0.IN32
en => Mux1.IN32
en => Mux2.IN32
en => Mux3.IN32
en => Mux4.IN32
en => Mux5.IN32
en => Mux6.IN32
en => dp.IN1
a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dp <= dp.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|SevenSegmentInterfaceDEC:inst24
x3 => Mux0.IN33
x3 => Mux1.IN33
x3 => Mux2.IN33
x3 => Mux3.IN33
x3 => Mux4.IN33
x3 => Mux5.IN33
x3 => Mux6.IN33
x2 => Mux0.IN34
x2 => Mux1.IN34
x2 => Mux2.IN34
x2 => Mux3.IN34
x2 => Mux4.IN34
x2 => Mux5.IN34
x2 => Mux6.IN34
x1 => Mux0.IN35
x1 => Mux1.IN35
x1 => Mux2.IN35
x1 => Mux3.IN35
x1 => Mux4.IN35
x1 => Mux5.IN35
x1 => Mux6.IN35
x0 => Mux0.IN36
x0 => Mux1.IN36
x0 => Mux2.IN36
x0 => Mux3.IN36
x0 => Mux4.IN36
x0 => Mux5.IN36
x0 => Mux6.IN36
dot => dp.IN0
en => Mux0.IN32
en => Mux1.IN32
en => Mux2.IN32
en => Mux3.IN32
en => Mux4.IN32
en => Mux5.IN32
en => Mux6.IN32
en => dp.IN1
a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dp <= dp.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|Binary2BCD:inst21101
binary_input[0] => Mult0.IN18
binary_input[0] => bcd_units[0].DATAIN
binary_input[1] => Mult0.IN17
binary_input[1] => Add1.IN14
binary_input[2] => Mult0.IN16
binary_input[2] => Add1.IN13
binary_input[3] => Mult0.IN15
binary_input[3] => Add1.IN12
binary_input[4] => Mult0.IN14
binary_input[4] => Add1.IN11
binary_input[5] => Mult0.IN13
binary_input[5] => Add1.IN10
binary_input[6] => Mult0.IN12
binary_input[6] => Add1.IN9
bcd_units[0] <= binary_input[0].DB_MAX_OUTPUT_PORT_TYPE
bcd_units[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_units[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_units[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
bcd_tens[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
bcd_tens[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
bcd_tens[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
bcd_tens[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|Lab4|SevenSegmentInterfaceDEC:inst13
x3 => Mux0.IN33
x3 => Mux1.IN33
x3 => Mux2.IN33
x3 => Mux3.IN33
x3 => Mux4.IN33
x3 => Mux5.IN33
x3 => Mux6.IN33
x2 => Mux0.IN34
x2 => Mux1.IN34
x2 => Mux2.IN34
x2 => Mux3.IN34
x2 => Mux4.IN34
x2 => Mux5.IN34
x2 => Mux6.IN34
x1 => Mux0.IN35
x1 => Mux1.IN35
x1 => Mux2.IN35
x1 => Mux3.IN35
x1 => Mux4.IN35
x1 => Mux5.IN35
x1 => Mux6.IN35
x0 => Mux0.IN36
x0 => Mux1.IN36
x0 => Mux2.IN36
x0 => Mux3.IN36
x0 => Mux4.IN36
x0 => Mux5.IN36
x0 => Mux6.IN36
dot => dp.IN0
en => Mux0.IN32
en => Mux1.IN32
en => Mux2.IN32
en => Mux3.IN32
en => Mux4.IN32
en => Mux5.IN32
en => Mux6.IN32
en => dp.IN1
a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dp <= dp.DB_MAX_OUTPUT_PORT_TYPE


