<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>5.197</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.197</CP_FINAL>
  <CP_ROUTE>5.197</CP_ROUTE>
  <CP_SYNTH>3.232</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>4.803</SLACK_FINAL>
  <SLACK_ROUTE>4.803</SLACK_ROUTE>
  <SLACK_SYNTH>6.768</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.803</WNS_FINAL>
  <WNS_ROUTE>4.803</WNS_ROUTE>
  <WNS_SYNTH>6.768</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>58</BRAM>
    <CLB>3826</CLB>
    <DSP>1</DSP>
    <FF>22195</FF>
    <LATCH>0</LATCH>
    <LUT>20807</LUT>
    <SRL>671</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>432</BRAM>
    <CLB>8820</CLB>
    <DSP>360</DSP>
    <FF>141120</FF>
    <LUT>70560</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="top_kernel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="32">A_m_axi_U C_m_axi_U control_s_axi_U denom_row_U grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417 grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442 grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_544 grp_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9_fu_628 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U</SubModules>
    <Resources BRAM="58" DSP="1" FF="22195" LUT="20807" LogicLUT="20136" RAMB18="26" RAMB36="16" SRL="671"/>
    <LocalResources FF="151" LUT="1" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_m_axi">
    <Resources BRAM="1" FF="741" LUT="523" LogicLUT="490" RAMB18="1" SRL="33"/>
  </RtlModule>
  <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_C_m_axi">
    <Resources FF="998" LUT="700" LogicLUT="601" SRL="99"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_control_s_axi">
    <Resources FF="181" LUT="162" LogicLUT="162"/>
  </RtlModule>
  <RtlModule CELL="inst/denom_row_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_denom_row_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="84" LUT="142" LogicLUT="142"/>
    <LocalResources FF="82" LUT="119" LogicLUT="119"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_417/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4">
    <SubModules count="9">flow_control_loop_pipe_sequential_init_U sdiv_38ns_24s_38_42_1_U12 sdiv_38ns_24s_38_42_1_U13 sdiv_38ns_24s_38_42_1_U14 sdiv_38ns_24s_38_42_1_U15 sdiv_38ns_24s_38_42_1_U16 sdiv_38ns_24s_38_42_1_U17 sdiv_38ns_24s_38_42_1_U18 sdiv_38ns_24s_38_42_1_U19</SubModules>
    <Resources FF="19923" LUT="18797" LogicLUT="18261" SRL="536"/>
    <LocalResources FF="1642" LUT="1248" LogicLUT="1224" SRL="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U12" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2277" LUT="2150" LogicLUT="2086" SRL="64"/>
    <LocalResources FF="38" LUT="956" LogicLUT="956"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2277" LUT="2150" LogicLUT="2086" SRL="64"/>
    <LocalResources FF="38" LUT="956" LogicLUT="956"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2277" LUT="2150" LogicLUT="2086" SRL="64"/>
    <LocalResources FF="38" LUT="956" LogicLUT="956"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2340" LUT="2464" LogicLUT="2400" SRL="64"/>
    <LocalResources FF="63" LUT="1109" LogicLUT="1109"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U16" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2277" LUT="2150" LogicLUT="2086" SRL="64"/>
    <LocalResources FF="38" LUT="956" LogicLUT="956"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U17" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2277" LUT="2149" LogicLUT="2085" SRL="64"/>
    <LocalResources FF="38" LUT="955" LogicLUT="955"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U18" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2277" LUT="2150" LogicLUT="2086" SRL="64"/>
    <LocalResources FF="38" LUT="956" LogicLUT="956"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U19" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2277" LUT="2150" LogicLUT="2086" SRL="64"/>
    <LocalResources FF="38" LUT="956" LogicLUT="956"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_544" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_544/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9_fu_628" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_24s_17s_41_5_1_U194</SubModules>
    <Resources DSP="1" FF="111" LUT="194" LogicLUT="192" SRL="2"/>
    <LocalResources FF="109" LUT="109" LogicLUT="107" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9_fu_628/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9_fu_628/mul_24s_17s_41_5_1_U194" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_91_8_VITIS_LOOP_94_9.v" ORIG_REF_NAME="top_kernel_mul_24s_17s_41_5_1">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W">
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="5.176" DATAPATH_LOGIC_DELAY="0.829" DATAPATH_NET_DELAY="4.347" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/D" LOGIC_LEVELS="7" MAX_FANOUT="38" SLACK="4.803" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][3]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="65"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="56"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.154" DATAPATH_LOGIC_DELAY="0.845" DATAPATH_NET_DELAY="4.309" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][4]/D" LOGIC_LEVELS="7" MAX_FANOUT="38" SLACK="4.825" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][4]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="65"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][4]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="56"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.144" DATAPATH_LOGIC_DELAY="0.824" DATAPATH_NET_DELAY="4.320" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][5]/D" LOGIC_LEVELS="7" MAX_FANOUT="38" SLACK="4.835" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][5]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="65"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="56"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.129" DATAPATH_LOGIC_DELAY="0.845" DATAPATH_NET_DELAY="4.284" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]/D" LOGIC_LEVELS="7" MAX_FANOUT="38" SLACK="4.850" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="57"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][6]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="65"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_sdiv_38ns_24s_38_42_1.v" LINE_NUMBER="56"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.031" DATAPATH_LOGIC_DELAY="0.270" DATAPATH_NET_DELAY="4.761" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_27_fu_410_reg[17]/R" LOGIC_LEVELS="1" MAX_FANOUT="192" SLACK="4.852" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/b_reg_6267_pp0_iter41_reg_reg[1]__0/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/b_reg_6267_pp0_iter41_reg_reg[1]__0" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/col_sum_24_fu_422[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_27_fu_410_reg[17]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v" LINE_NUMBER="1487"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/top_kernel_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
