{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677369404972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677369404972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 18:56:44 2023 " "Processing started: Sat Feb 25 18:56:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677369404972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677369404972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CJ_Jonas_cpu -c CJ_Jonas_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off CJ_Jonas_cpu -c CJ_Jonas_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677369404973 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_add_sub0.qip " "Tcl Script File lpm_add_sub0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_add_sub0.qip " "set_global_assignment -name QIP_FILE lpm_add_sub0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1677369405149 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1677369405149 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677369405325 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "reg_out register.v(3) " "Verilog HDL error at register.v(3): object reg_out declared in a list of port declarations cannot be redeclared within the module body" {  } { { "register.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register.v" 3 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1677369405374 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "reg_in register.v(3) " "Verilog HDL error at register.v(3): object reg_in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "register.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register.v" 3 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1677369405374 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register register.v(1) " "Ignored design unit \"register\" at register.v(1) due to previous errors" {  } { { "register.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1677369405374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 0 0 " "Found 0 design units, including 0 entities, in source file register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405374 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_encoder.v(27) " "Verilog HDL warning at mux_encoder.v(27): extended using \"x\" or \"z\"" {  } { { "mux_encoder.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/mux_encoder.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677369405376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "mux_encoder.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/mux_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file md_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "md_mux.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/md_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_z.v 1 1 " "Found 1 design units, including 1 entities, in source file register_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 regZ " "Found entity 1: regZ" {  } { { "register_Z.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register_Z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_y.v 1 1 " "Found 1 design units, including 1 entities, in source file register_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 regY " "Found entity 1: regY" {  } { { "register_Y.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register_Y.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_hi.v 1 1 " "Found 1 design units, including 1 entities, in source file register_hi.v" { { "Info" "ISGN_ENTITY_NAME" "1 regHI " "Found entity 1: regHI" {  } { { "register_HI.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register_HI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_lo.v 1 1 " "Found 1 design units, including 1 entities, in source file register_lo.v" { { "Info" "ISGN_ENTITY_NAME" "1 regLO " "Found entity 1: regLO" {  } { { "register_LO.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register_LO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_mar.v 1 1 " "Found 1 design units, including 1 entities, in source file register_mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 regMAR " "Found entity 1: regMAR" {  } { { "register_MAR.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register_MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file register_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 regIR " "Found entity 1: regIR" {  } { { "register_IR.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file register_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "register_PC.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/register_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_test_bench " "Found entity 1: reg_test_bench" {  } { { "reg_test_bench.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/reg_test_bench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_mux.v(11) " "Verilog HDL warning at bus_mux.v(11): extended using \"x\" or \"z\"" {  } { { "bus_mux.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/bus_mux.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677369405405 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_mux.v(42) " "Verilog HDL warning at bus_mux.v(42): extended using \"x\" or \"z\"" {  } { { "bus_mux.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/bus_mux.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677369405406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/shr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.v" "" { Text "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677369405416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677369405416 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/output_files/CJ_Jonas_cpu.map.smsg " "Generated suppressed messages file E:/Documents - Data Drive/GitHub/374-lab/elec374/Project/output_files/CJ_Jonas_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677369405438 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677369405465 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 25 18:56:45 2023 " "Processing ended: Sat Feb 25 18:56:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677369405465 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677369405465 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677369405465 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677369405465 ""}
