Title,Authors,Platform,Cited_url,Cited_count,Year
"LISA: A Uniform ADL for Embedded Processor Modeling, Implementation, and Software Toolsuite Generation","A Chattopadhyay, H Meyr, R Leupers","Processor description languages, 95-132","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16131677834865525443,10212061545184638193",157,2008
Designing and modeling MPSoC processors and communication architectures,"H Meyr, O Schliebusch, A Wieferink, D Kammler, EM Witte, O Lüthje, ...","Building ASIPS: The Mescal Methodology, 229-280","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7644856233180655670,8929695175976380851",97,2005
High-performance hardware implementation for RC4 stream cipher,"SS Gupta, A Chattopadhyay, K Sinha, S Maitra, BP Sinha","IEEE Transactions on Computers 62 (4), 730-743",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18159535614933516892,77,2012
The programmable logic-in-memory (PLiM) computer,"PE Gaillardon, L Amarú, A Siemon, E Linn, R Waser, A Chattopadhyay, ...","2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 427-432",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18041869407208023439,75,2016
Wireless communication and security issues for cyber–physical systems and the Internet-of-Things,"A Burg, A Chattopadhyay, KY Lam","Proceedings of the IEEE 106 (1), 38-60",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11040120130386769861,54,2017
Ingredients of adaptability: a survey of reconfigurable processors,A Chattopadhyay,"VLSI Design 2013, 10",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12193356332682631058,54,2013
RTL processor synthesis for architecture exploration and implementation,"O Schliebusch, A Chattopadhyay, R Leupers, G Ascheid, H Meyr, ...","Proceedings Design, Automation and Test in Europe Conference and Exhibition …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12521621680266880927,52,2004
Look-ahead schemes for nearest neighbor optimization of 1D and 2D quantum circuits,"R Wille, O Keszocze, M Walter, P Rohrs, A Chattopadhyay, R Drechsler","2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 292-297",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1191613138062756402,41,2016
Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment,"J Constantin, L Wang, G Karakonstantis, A Chattopadhyay, A Burg","Proceedings of the 2015 Design, Automation & Test in Europe Conference …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2969728136034364624,41,2015
A design flow for architecture exploration and implementation of partially reconfigurable processors,"K Karuri, A Chattopadhyay, X Chen, D Kammler, L Hao, R Leupers, ...",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16 (10 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17627709527919522708,39,2008
ReVAMP: ReRAM based VLIW architecture for in-memory computing,"D Bhattacharjee, R Devadoss, A Chattopadhyay","Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4245487075702088371,37,2017
Adversarial attacks and defences: A survey,"A Chakraborty, M Alam, V Dey, A Chattopadhyay, D Mukhopadhyay",arXiv preprint arXiv:1810.00069,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14668795356749358333,33,2018
"FLEXDET: flexible, efficient multi-mode MIMO detection using reconfigurable ASIP","X Chen, A Minwegen, Y Hassan, D Kammler, S Li, T Kempf, ...",2012 IEEE 20th International Symposium on Field-Programmable Custom …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15801686310912489758,31,2012
High-level modelling and exploration of coarse-grained re-configurable architectures,"A Chattopadhyay, X Chen, H Ishebabi, R Leupers, G Ascheid, H Meyr","Proceedings of the conference on Design, automation and test in Europe, 1334 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3156022838995300872,29,2008
Processor Modeling and Design Tools,"A Chattopadhyay, N Dutt, R Leupers, P Mishra","Electronic Design Automation for IC System Design, Verification, and Testing …","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16637002745819057569,12081637200711855696",28,2017
Increasing data-bandwidth to instruction-set extensions through register clustering,"K Karuri, A Chattopadhyay, M Hohenauer, R Leupers, G Ascheid, H Meyr",Proceedings of the 2007 IEEE/ACM international conference on Computer-aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14018931544997538257,28,2007
Multistate memristive tantalum oxide devices for ternary arithmetic,"W Kim, A Chattopadhyay, A Siemon, E Linn, R Waser, V Rana","Scientific reports 6, 36652",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13757269134033500065,26,2016
CoARX: a coprocessor for ARX-based cryptographic algorithms,"K Shahzad, A Khalid, ZE Rákossy, G Paul, A Chattopadhyay","2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-10",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3174272256931304911,26,2013
Design and analysis of layered coarse-grained reconfigurable architecture,"ZE Rákossy, T Naphade, A Chattopadhyay","2012 International Conference on Reconfigurable Computing and FPGAs, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14197415283568124575,26,2012
Combinational logic synthesis for material implication,"A Chattopadhyay, Z Rakosi","2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 200-203",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13212905607491236355,25,2011
Design space exploration of partially re-configurable embedded processors,"A Chattopadhyay, W Ahmed, K Karuri, D Kammler, R Leupers, G Ascheid, ...","2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3921079799700423749,25,2007
A framework for automated and optimized ASIP implementation supporting multiple hardware description languages,"O Schliebusch, A Chattopadhyay, D Kammler, G Ascheid, R Leupers, ...",Proceedings of the 2005 Asia and South Pacific Design Automation Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=755432149360304640,25,2005
A blockchain framework for insurance processes,"M Raikwar, S Mazumdar, S Ruj, SS Gupta, A Chattopadhyay, KY Lam","2018 9th IFIP International Conference on New Technologies, Mobility and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17601289013210010273,24,2018
Optimization techniques for ADL-driven RTL processor synthesis,"O Schliebusch, A Chattopadhyay, EM Witte, D Kammler, G Ascheid, ...","16th IEEE International Workshop on Rapid System Prototyping (RSP'05), 165-171",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10314715683971884663,24,2005
In-memory adder functionality in 1S1R arrays,"A Siemon, S Menzel, A Chattopadhyay, R Waser, E Linn","2015 IEEE International Symposium on Circuits and Systems (ISCAS), 1338-1341",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8714864584110798874,19,2015
Force-directed scheduling for data flow graph mapping on coarse-grained reconfigurable architectures,"A Fell, ZE Rákossy, A Chattopadhyay",2014 International Conference on ReConFigurable Computing and FPGAs …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12342031390050575098,19,2014
Designing integrated accelerator for stream ciphers with structural similarities,"SS Gupta, A Chattopadhyay, A Khalid","Cryptography and Communications 5 (1), 19-47",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3086529933837249388,19,2013
Applying resource sharing algorithms to ADL-driven automatic ASIP implementation,"EM Witte, A Chattopadhyay, O Schliebusch, D Kammler, R Leupers, ...","2005 International Conference on Computer Design, 193-199",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11885530570139578641,19,2005
"Secure cyber-physical systems: current trends, tools and open research problems","A Chattopadhyay, A Prakash, M Shafique","Proceedings of the Conference on Design, Automation & Test in Europe, 1104-1109",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3781444362622314745,18,2017
HiPAcc-LTE: An integrated high performance accelerator for 3GPP LTE stream ciphers,"SS Gupta, A Chattopadhyay, A Khalid","International Conference on Cryptology in India, 196-215",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3305881696634521981,18,2011
Integrated verification approach during ADL-driven processor design,"A Chattopadhyay, A Sinha, D Zhang, R Leupers, G Ascheid, H Meyr","Microelectronics journal 40 (7), 1111-1123",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5573673297979429291,18,2009
Secure and lightweight compressive sensing using stream cipher,"V Pudi, A Chattopadhyay, KY Lam","IEEE Transactions on Circuits and Systems II: Express Briefs 65 (3), 371-375",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=223078769054346448,17,2017
TriviA: a fast and secure authenticated encryption scheme,"A Chakraborti, A Chattopadhyay, M Hassan, M Nandi","International Workshop on Cryptographic Hardware and Embedded Systems, 330-353",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14707206940574690855,17,2015
Scalable and energy-efficient reconfigurable accelerator for column-wise givens rotation,"ZE Rákossy, F Merchant, A Acosta-Aponte, SK Nandy, A Chattopadhyay",2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6624436970703193705,17,2014
Efficient and scalable cgra-based implementation of column-wise givens rotation,"ZE Rákossy, F Merchant, A Acosta-Aponte, SK Nandy, A Chattopadhyay",2014 IEEE 25th International Conference on Application-Specific Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6149650753463064540,17,2014
Fast reliability exploration for embedded processors via high-level fault injection,"Z Wang, C Chen, A Chattopadhyay","International Symposium on Quality Electronic Design (ISQED), 265-272",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13918149904492712226,17,2013
Delay-optimal technology mapping for in-memory computing using reram devices,"D Bhattacharjee, A Chattopadhyay","2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13272233948812373961,16,2016
Integrated synthesis of linear nearest neighbor Ancilla-free MCT circuits,"MM Rahman, GW Dueck, A Chattopadhyay, R Wille","2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 144-149",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2459330584936790230,16,2016
"Flexible, efficient multimode MIMO detection by using reconfigurable ASIP","X Chen, A Minwegen, SB Hussain, A Chattopadhyay, G Ascheid, ...",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (10 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17839816052053099921,16,2014
Toward threat of implementation attacks on substation security: Case study on fault detection and isolation,"A Chattopadhyay, A Ukil, D Jap, S Bhasin","IEEE Transactions on Industrial Informatics 14 (6), 2442-2451",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15571496210966434869,15,2017
Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis,"M Soeken, A Chattopadhyay","2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8215429309043595715,14,2016
A Sound and Complete Axiomatization of Majority-,"L Amaru, PE Gaillardon, A Chattopadhyay, G De Micheli","IEEE Transactions on Computers 65 (9), 2889-2895",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5128005248361151436,14,2015
Trace buffer attack: Security versus observability study in post-silicon debug,"Y Huang, A Chattopadhyay, P Mishra",2015 IFIP/IEEE International Conference on Very Large Scale Integration …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=717898360614254091,14,2015
Language-driven exploration and implementation of partially re-configurable ASIPs,"A Chattopadhyay, R Leupers, H Meyr, G Ascheid",Springer Science & Business Media,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7861806334232164504,16532850052163362709,16139205311633075853,8819347915904973967,1191272586003019949",14,2008
Automatic low power optimizations during ADL-driven ASIP design,"A Chattopadhyay, D Kammler, EM Witte, O Schliebusch, H Ishebabi, ...","2006 International Symposium on VLSI Design, Automation and Test, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5662971841726433485,14,2006
Automatic ADL-based operand isolation for embedded processors,"A Chattopadhyay, B Geukes, D Kammler, EM Witte, O Schliebusch, ...","Proceedings of the conference on Design, automation and test in Europe …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14423158151354840567,14,2006
Security vulnerabilities of unmanned aerial vehicles and countermeasures: An experimental study,"V Dey, V Pudi, A Chattopadhyay, Y Elovici",2018 31st International Conference on VLSI Design and 2018 17th …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1390078700413777875,13,2018
Depth-optimal quantum circuit placement for arbitrary topologies,"D Bhattacharjee, A Chattopadhyay",arXiv preprint arXiv:1703.08540,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5621870616375201887,13,2017
Designing high-throughput hardware accelerator for stream cipher HC-128,"A Chattopadhyay, A Khalid, S Maitra, S Raizada","2012 IEEE International Symposium on Circuits and Systems, 1448-1451",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=228611762033510289,13,2012
A practical fault attack on ARX-like ciphers with a case study on ChaCha20,"SVD Kumar, S Patranabis, J Breier, D Mukhopadhyay, S Bhasin, ...","2017 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), 33-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13945800967891182555,12,2017
Complexity analysis of reversible logic synthesis,"A Chattopadhyay, C Chandak, K Chakraborty",arXiv preprint arXiv:1402.0491,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11691662521792249470,12,2014
Efficient QR decomposition using low complexity column-wise givens rotation (CGR),"F Merchant, A Chattopadhyay, G Garga, SK Nandy, R Narayan, ...",2014 27th International Conference on VLSI Design and 2014 13th …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16089852294201539901,12,2014
Exploring security-performance trade-offs during hardware accelerator design of stream cipher RC4,"A Chattopadhyay, G Paul",2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11243485228957268730,12,2012
Processor design with asymmetric reliability,"Z Wang, G Paul, A Chattopadhyay","2014 IEEE Computer Society Annual Symposium on VLSI, 565-570",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16236738673907906481,11,2014
Exploiting architecture description language for diverse IP synthesis in heterogeneous MPSoC,"ZE Rákossy, AA Aponte, A Chattopadhyay",2013 International Conference on Reconfigurable Computing and FPGAs …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6895096629717320056,11,2013
A Comprehensive Performance Analysis of Hardware Implementations of CAESAR Candidates.,"S Kumar, J Haj-Yihia, M Khairallah, A Chattopadhyay","IACR Cryptology ePrint Archive 2017, 1261",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5230096990252774976,10,2017
Enabling in-memory computation of binary BLAS using ReRAM crossbar arrays,"D Bhattacharjee, F Merchant, A Chattopadhyay",2016 IFIP/IEEE International Conference on Very Large Scale Integration …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3828790470087145043,10,2016
Fredkin-enabled transformation-based reversible logic synthesis,"M Soeken, A Chattopadhyay","2015 IEEE International Symposium on Multiple-Valued Logic, 60-65",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12579515263829274021,10,2015
Reversible logic synthesis via biconditional binary decision diagrams,"A Chattopadhyay, A Littarru, L Amarú, PE Gaillardon, G De Micheli","2015 IEEE International Symposium on Multiple-Valued Logic, 2-7",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16345197347476447952,10,2015
Efficient reversible logic synthesis via isomorphic subgraph matching,"M Krishna, A Chattopadhyay","2014 IEEE 44th International Symposium on Multiple-Valued Logic, 103-108",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9936392927795845403,10,2014
Quad-RC4: Merging Four RC4 States towards a 32-bit Stream Cipher.,"G Paul, S Maitra, A Chattopadhyay","IACR Cryptology ePrint Archive 2013, 572",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7281174031310540445,10,2013
A new high throughput and area efficient SHA-3 implementation,"MM Wong, J Haj-Yahya, S Sau, A Chattopadhyay","2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13405273658012281005,9,2018
Threshold Implementations of GIFT: A Trade-off Analysis.,"N Gupta, A Jati, A Chattopadhyay, SK Sanadhya, D Chang","IACR Cryptology ePrint Archive 2017, 1040",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=377386651574139066,9,2017
Bypassing parity protected cryptography using laser fault injection in cyber-physical system,"W He, J Breier, S Bhasin, A Chattopadhyay",Proceedings of the 2nd ACM International Workshop on Cyber-Physical System …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7714364263631831289,9,2016
Scalable and Efficient Linear Algebra Kernel Mapping for Low Energy Consumption on the ,"ZE Rákossy, D Stengele, A Acosta-Aponte, S Chafekar, P Bientinesi, ...","International Symposium on Applied Reconfigurable Computing, 301-310","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8004176546753719980,18013213534053618383",9,2015
System-level reliability exploration framework for heterogeneous MPSoC,"Z Wang, C Chen, P Sharma, A Chattopadhyay","Proceedings of the 24th edition of the great lakes symposium on VLSI, 9-14",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9288667244069797321,9,2014
ASIC synthesis using architecture description language,"Z Wang, X Wang, A Chattopadhyay, ZE Rakosi","Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10664098479092444844,9,2012
Power-efficient instruction encoding optimization for embedded processors,"H Meyr, G Ascheid, R Leupers, EM Witte, D Kammler, D Zhang, ...",20th International Conference on VLSI Design held jointly with 6th …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14644555937027210798,9,2007
"Differential fault attack on grain v1, ACORN v3 and lizard","A Siddhanti, S Sarkar, S Maitra, A Chattopadhyay","International Conference on Security, Privacy, and Applied Cryptography …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2766365251863264421,8,2017
Accelerating BLAS and LAPACK via efficient floating point architecture design,"F Merchant, A Chattopadhyay, S Raha, SK Nandy, R Narayan","Parallel Processing Letters 27 (03n04), 1750006",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8469000004519804225,8,2017
Designing parity preserving reversible circuits,"G Paul, A Chattopadhyay, C Chandak","International Conference on Reversible Computation, 77-89",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16451077146907242420,8,2017
Efficient complementary resistive switch-based crossbar array booth multiplier,"D Bhattacharjee, A Siemon, E Linn, A Chattopadhyay","Microelectronics Journal 64, 78-85",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4598907863902690300,8,2017
Efficient binary basic linear algebra operations on reram crossbar arrays,"D Bhattacharjee, A Chattopadhyay",2017 30th international conference on VLSI design and 2017 16th …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6529229819022935322,8,2017
Achieving efficient QR factorization by algorithm-architecture co-design of householder transformation,"F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan",2016 29th International Conference on VLSI Design and 2016 15th …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16995279529073487672,8,2016
Rapid-feinspn: A rapid prototyping framework for feistel and spn-based block ciphers,"A Khalid, M Hassan, A Chattopadhyay, G Paul","International Conference on Information Systems Security, 169-190",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10808203472728690711,8,2013
Accurate and efficient reliability estimation techniques during ADL-driven embedded processor design,"Z Wang, K Singh, C Chen, A Chattopadhyay","Proceedings of the Conference on Design, Automation and Test in Europe, 547-552",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6423319251044869432,8,2013
Technology-aware logic synthesis for reram based in-memory computing,"D Bhattacharjee, L Amaŕu, A Chattopadhyay","2018 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8670800854897416506,7,2018
Rapper: Ransomware prevention via performance counters,"M Alam, S Bhattacharya, D Mukhopadhyay, A Chattopadhyay",arXiv preprint arXiv:1802.03909,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5595702812342341874,7,2018
Side-channel attack on STTRAM based cache for cryptographic application,"MNI Khan, S Bhasin, A Yuan, A Chattopadhyay, S Ghosh","2017 IEEE International Conference on Computer Design (ICCD), 33-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4835625003127660035,7,2017
Cryptanalysis of the double-feedback XOR-chain scheme proposed in indocrypt 2013,"S Banik, A Chattopadhyay, A Chowdhury","International Conference on Cryptology in India, 179-196",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9248195803908233235,7,2014
Efficient hardware accelerator for AEGIS-128 authenticated encryption,"D Bhattacharjee, A Chattopadhyay","International Conference on Information Security and Cryptology, 385-402",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9140955912607049839,7,2014
Constructive reversible logic synthesis for boolean functions with special properties,"A Chattopadhyay, S Majumder, C Chandak, N Chowdhury","International Conference on Reversible Computation, 95-110",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14098721322374424527,7,2014
Efficient realization of householder transform through algorithm-architecture co-design for acceleration of qr factorization,"F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan","IEEE Transactions on Parallel and Distributed Systems 29 (8), 1707-1720",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9697280367531557858,6,2018
Multi-valued and fuzzy logic realization using taox memristive devices,"D Bhattacharjee, W Kim, A Chattopadhyay, R Waser, V Rana","Scientific reports 8 (1), 8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=835078923427068186,6,2018
Looting the LUTs: FPGA optimization of AES and AES-like ciphers for authenticated encryption,"M Khairallah, A Chattopadhyay, T Peyrin","International Conference on Cryptology in India, 282-301",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8016660477848801559,6,2017
SHA-3 implementation using ReRAM based in-memory computing architecture,"D Bhattacharjee, V Pudi, A Chattopadhyay","2017 18th International Symposium on Quality Electronic Design (ISQED), 325-330",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12905485149261438088,6,2017
A systematic security analysis of real-time cyber-physical systems,"A Easwaran, A Chattopadhyay, S Bhasin","2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 206-213",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5079130077730628255,6,2017
Area-constrained technology mapping for in-memory computing using reram devices,"D Bhattacharjee, A Easwaran, A Chattopadhyay","2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 69-74",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=736087186045781617,6,2017
Nearest-neighbor and fault-tolerant quantum circuit implementation,"L Biswal, C Bandyopadhyay, A Chattopadhyay, R Wille, R Drechsler, ...","2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 156-161",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9734027067434211756,6,2016
Notes on majority Boolean algebra,"A Chattopadhyay, L Amarú, M Soeken, PE Gaillardon, G De Micheli","2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 50-55",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9485562548487738916,6,2016
Exploiting scalable CGRA mapping of LU for energy efficiency using the Layers architecture,"ZE Rákossy, D Stengele, G Ascheid, R Leupers, A Chattopadhyay",2015 IFIP/IEEE International Conference on Very Large Scale Integration …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2448675160851958740,6,2015
Analysis and improvement of transformation-based reversible logic synthesis,"C Chandak, A Chattopadhyay, S Majumder, S Maitra","2013 IEEE 43rd International Symposium on Multiple-Valued Logic, 47-52",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9429803051649082243,6,2013
Automatic generation of JTAG interface and debug mechanism for ASIPs,"O Schliebusch, D Kammler, A Chattopadhyay, R Leupers, G Ascheid, ...","GSPx, 2004. Proceedings",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13310873444045251298,6,2004
DFARPA: Differential fault attack resistant physical design automation,"M Khairallah, R Sadhukhan, R Samanta, J Breier, S Bhasin, ...","2018 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13292742212993475704,5,2018
Security of autonomous vehicle as a cyber-physical system,"A Chattopadhyay, KY Lam",2017 7th International Symposium on Embedded Computing and System Design …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4866375710574434332,5,2017
Hardware Architectures for Embedded Speaker Recognition Applications: A Survey,"H Bouraoui, C Jerad, A Chattopadhyay, NB Hadj-Alouane",ACM Transactions on Embedded Computing Systems (TECS) 16 (3),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7741533425361294387,5,2017
New asic/fpga cost estimates for sha-1 collisions,"M Hassan, A Khalid, A Chattopadhyay, C Rechberger, T Güneysu, C Paar","2015 Euromicro Conference on Digital System Design, 669-676",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8036710438688683216,5,2015
Architectural reliability estimation using design diversity,"Z Wang, L Yang, A Chattopadhyay","Sixteenth International Symposium on Quality Electronic Design, 112-117",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7100878646981302637,5,2015
Computing secrets on a resistive memory array,"PE Gaillardon, L Amaru, A Siemon, E Linn, A Chattopadhyay, ...",Proc. DAC 15,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=654539519015417218,5,2015
One word/cycle HC-128 accelerator via state-splitting optimization,"A Khalid, P Ravi, A Chattopadhyay, G Paul","International Conference on Cryptology in India, 283-303",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3586212462835395391,5,2014
Power modeling and estimation during ADL-driven embedded processor design,"Z Wang, L Wang, H Xie, A Chattopadhyay",2013 4th Annual International Conference on Energy Aware Computing Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13730287015655945555,5,2013
High-level modeling and synthesis for embedded FPGAs,"X Chen, S Li, J Schleifer, T Coenen, A Chattopadhyay, G Ascheid, TG Noll","Proceedings of the Conference on Design, Automation and Test in Europe, 1565 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3213697500433281186,5,2013
Optimized GPU implementation and performance analysis of HC series of stream ciphers,"A Khalid, D Bagchi, G Paul, A Chattopadhyay","International Conference on Information Security and Cryptology, 293-308",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14078617718691070462,5,2012
Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors,"A Chattopadhyay, H Ishebabi, X Chen, Z Rakosi, K Karuri, D Kammler, ...","ACM Transactions on Embedded Computing Systems (TECS) 7 (4), 40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17606253864970461583,5,2008
Number “Not Used” Once - Practical Fault Attack on ,"P Ravi, DB Roy, S Bhasin, A Chattopadhyay, D Mukhopadhyay",International Workshop on Constructive Side-Channel Analysis and Secure …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7001266310460386881,4,2019
CoLPUF: A Novel Configurable LFSR-based PUF,"B Srinivasu, P Vikramkumar, A Chattopadhyay, KY Lam","2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 358-361",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6510086304722809727,4,2018
Accelerating hash computations through efficient instruction-set customisation,"M Sivanesan, A Chattopadhyay, R Bajaj",2018 31st International Conference on VLSI Design and 2018 17th …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14465354373351127952,4,2018
"Automated high-level modeling of power, temperature and timing variation for microprocessor","Z Wang, S Kanwal, L Wang, A Chattopadhyay",King Mongkut’s University of Technology North Bangkok International Journal …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15154782524888222951,4,2017
Emerging Technology and Architecture for Big-data Analytics,"A Chattopadhyay, CH Chang, H Yu",Springer,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3831566949744727351,3942241057531963192",4,2017
Storages Are Not Forever,"E Cambria, A Chattopadhyay, E Linn, B Mandal, B White",Cognitive Computation,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15765360724430621544,4,2017
Runtime NBTI mitigation for processor lifespan extension via selective node control,"S Bian, M Shintani, Z Wang, M Hiromoto, A Chattopadhyay, T Sato","2016 IEEE 25th Asian Test Symposium (ATS), 234-239",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2046039570551542885,4,2016
RunFein: a rapid prototyping framework for Feistel and SPN-based block ciphers,"A Khalid, M Hassan, G Paul, A Chattopadhyay","Journal of Cryptographic Engineering 6 (4), 299-323",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11739696305033210337,4,2016
Statistical fault injection for impact-evaluation of timing errors on application performance,"J Constantin, A Burg, Z Wang, A Chattopadhyay, G Karakonstantis","2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6967073498511642150,4,2016
Design and synthesis of reconfigurable control-flow structures for cgra,"ZE Rakossy, A Acosta-Aponte, TG Noll, G Ascheid, R Leupers, ...",2015 International Conference on ReConFigurable Computing and FPGAs …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15385046118244671722,4,2015
Evodeb: Debugging evolving hardware designs,"D Bhattacharjee, A Banerjee, A Chattopadhyay","2015 28th International Conference on VLSI Design, 481-486",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=990556584761522835,4,2015
Partially reconfigurable processor for wireless receiver applications,"A Chattopadhyay, X Chen, ZE Rákossy, G Ascheid","Reconfigurable Logic: Architecture, Tools and Applications","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7871675849805900890,16980548276370647560",4,2015
Opportunistic redundancy for improving reliability of embedded processors,"Z Wang, R Li, A Chattopadhyay","2013 8th IEEE Design and Test Symposium, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6994180224498163181,4,2013
Si-dfa: Sub-expression integrated deterministic finite automata for deep packet inspection,"A Khalid, R Sen, A Chattopadhyay",2013 IEEE 14th International Conference on High Performance Switching and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5307272350147486196,4,2013
New speed records for Salsa20 stream cipher using an autotuning framework on GPUs,"A Khalid, G Paul, A Chattopadhyay","International Conference on Cryptology in Africa, 189-207",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14637681954489264854,4,2013
ADL-driven test pattern generation for functional verification of embedded processors,"A Chattopadhyay, A Sinha, D Zhang, R Leupers, G Ascheid, H Meyr","12th IEEE European Test Symposium, 21-24",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7667884153314582656,4,2007
Instruction set customization of application specific processors for network processing: a case study,"M Mostafizur, R Mozumdar, K Karuri, A Chattopadhyay, S Kraemer, ...",2005 IEEE International Conference on Application-Specific Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13538484781699434308,4,2005
Mind the Portability: A Warriors Guide through Realistic Profiled Side-channel Analysis,"S Bhasin, D Jap, A Chattopadhyay, S Picek, A Heuser, RR Shrivastwa",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=905577668493767567,4,0
SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars,"V Tenace, RG Rizzo, D Bhattacharjee, A Chattopadhyay, A Calimera","2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 372-377",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4749949971569991274,3,2019
Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays,"D Bhattacharjee, A Siemon, E Linn, S Menzel, A Chattopadhyay","ACM Journal on Emerging Technologies in Computing Systems (JETC) 14 (2), 30",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17485147407552175203,3,2018
Synthesis of Multi-valued Literal Using Lukasiewicz Logic,"AP Surhonne, D Bhattacharjee, A Chattopadhyay","2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 204-209",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16930919535173418030,3,2018
Achieving efficient realization of kalman filter on cgra through algorithm-architecture co-design,"F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan","International Symposium on Applied Reconfigurable Computing, 119-131",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8875977275485265683,3,2018
Certificate Transparency Using Blockchain,"DSV Madala, MP Jhanwar, A Chattopadhyay",IEEE International Conference on Data Mining Workshops (ICDMW),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11068172122496018264,3,2018
Attacks in reality: The limits of concurrent error detection codes against laser fault injection,"J Breier, W He, D Jap, S Bhasin, A Chattopadhyay","Journal of Hardware and Systems Security 1 (4), 298-310",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5558550416150977280,3,2017
Efficient implementation of generalized Maiorana–McFarland class of cryptographic functions,"E Pasalic, A Chattopadhyay, WG Zhang","Journal of Cryptographic Engineering 7 (4), 287-295",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6855152149538924069,3,2017
RC4-AccSuite: a hardware acceleration suite for RC4-like stream ciphers,"A Khalid, G Paul, A Chattopadhyay",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (3 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13206630583543729457,3,2016
Hardware Accelerator for Stream Cipher Spritz.,"D Bhattacharjee, A Chattopadhyay","SECRYPT, 215-222",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16375692404508937079,3,2016
From reversible logic to quantum circuits: logic design for an emerging technology,"R Wille, A Chattopadhyay, R Drechsler",2016 International Conference on Embedded Computer Systems: Architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10384272570208267128,3,2016
A low overhead error confinement method based on application statistical characteristics,"Z Wang, G Karakonstantis, A Chattopadhyay","2016 Design, Automation & Test in Europe Conference & Exhibition (DATE …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=359975105784679815,3,2016
Direct FPGA-based power profiling for a RISC processor,"C Cernazanu-Glavan, M Marcu, A Amaricai, S Fedeac, M Ghenea, ...",2015 IEEE International Instrumentation and Measurement Technology …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5421676695460495899,3,2015
Ancilla-quantum cost trade-off during reversible logic synthesis using Exclusive Sum-of-Products,"A Chattopadhyay, N Pal, S Majumder",arXiv preprint arXiv:1405.6073,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14924569158433175809,3,2014
Pre-and post-fabrication architecture exploration for partially reconfigurable VLIW processors,"A Chattopadhyay, Z Rakosi, K Karuri, D Kammler, R Leupers, G Ascheid, ...",18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP'07 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14847206679240120642,3,2007
Spintronic Device-Structure for Low-Energy XOR Logic using Domain Wall Motion,"S Deb, A Chattopadhyay","2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1821800455298535425,2,2019
Differential Fault Attack Resistant Hardware Design Automation,"M Khairallah, J Breier, S Bhasin, A Chattopadhyay","Automated Methods in Cryptographic Fault Analysis, 209-219",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9002845345460023182,2,2019
A template-based technique for efficient clifford+ t-based quantum circuit implementation,"L Biswal, R Das, C Bandyopadhyay, A Chattopadhyay, H Rahaman","Microelectronics Journal 81, 58-68",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15940041494391785417,2,2018
Autonomous Vehicle: Security by Design,"A Chattopadhyay, KY Lam",arXiv preprint arXiv:1810.00545,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6574846284112316904,2,2018
Domain Wall Motion-Based Dual-Threshold Activation Unit for Low-Power Classification of Non-Linearly Separable Functions,"S Deb, T Vatwani, A Chattopadhyay, A Basu, X Fong","IEEE transactions on biomedical circuits and systems 12 (6), 1410-1421",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=581870269789811195,2,2018
An fpga-based brain computer interfacing using compressive sensing and machine learning,"RR Shrivastwa, V Pudi, A Chattopadhyay","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 726-731",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5377535996942723702,2,2018
PPAP and iPPAP: PLL-based protection against physical attacks,"P Ravi, S Bhasin, J Breier, A Chattopadhyay","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 620-625",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6658013438514515363,2,2018
Design and synthesis of improved reversible circuits using AIG-and MIG-based graph data structures,"C Bandyopadhyay, R Das, A Chattopadhyay, H Rahaman","IET Computers & Digital Techniques 13 (1), 38-48",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7805474686572035771,2,2018
 and ,"A Chakraborti, A Chattopadhyay, M Hassan, M Nandi","Journal of Cryptographic Engineering 8 (1), 29-48",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9347785715443814593,2,2018
Energy Efficient High Performance Processors: Recent Approaches for Designing Green High Performance Computing,"J Haj-Yahya, A Mendelson, YB Asher, A Chattopadhyay",Springer,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13671161300295532600,13836865440917662670,9660375172028763840,5899201228375678786,5449150375420741165,1313668284484929910",2,2018
Survey of secure processors,"S Sau, J Haj-Yahya, MM Wong, KY Lam, A Chattopadhyay",2017 International Conference on Embedded Computer Systems: Architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9915091575746353321,2,2017
Modified projected Landweber method for compressive-sensing reconstruction of images with non-orthogonal matrices,"V Pudi, A Chattopadhyay, T Srikanthan","2016 International Symposium on Integrated Circuits (ISIC), 1-4",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5528775652034423786,2,2016
Accelerating BLAS on custom architecture through algorithm-architecture co-design,"F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan",arXiv preprint arXiv:1610.06385,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5887179712812588922,2,2016
RunStream: a high-level rapid prototyping framework for stream ciphers,"A Khalid, G Paul, A Chattopadhyay, F Abediostad, SIU Din, M Hassan, ...","ACM Transactions on Embedded Computing Systems (TECS) 15 (3), 61",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13604679764987219547,2,2016
Energy Optimization of Racetrack Memory-Based SIMON Block Cipher,"S Deb, A Chattopadhyay, H Yu","2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 431-436",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2024350815450704355,2,2016
Fpga based cyber security protocol for automated traffic monitoring systems: Proposal and implementation,"A Chattopadhyay, V Pudi, A Baksi, T Srikanthan","2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 18-23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9543990673858924380,2,2016
Architectural error prediction using probabilistic error masking matrices,"Z Wang, H Xie, S Chafekar, A Chattopadhyay","2015 6th Asia Symposium on Quality Electronic Design (ASQED), 31-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14533663161111871294,2,2015
Three snakes in one hole: the first systematic hardware accelerator design for sosemanuk with optional serpent and snow 2.0 modes,"G Paul, A Chattopadhyay","IEEE Transactions on Computers 65 (2), 640-653",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2198507541898770220,2,2015
A timing driven cycle-accurate simulation for coarse-grained reconfigurable architectures,"A Chattopadhyay, X Chen","International Symposium on Applied Reconfigurable Computing, 293-300",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11323381821187064060,2,2015
A processor-level NBTI mitigation technique of applying anti-aging gate control through instruction set architecture,"S Bian, M Shintani, Z Wang, M Hiromoto, A Chattopadhyay, T Sato","IEICE Tech. Rep., VLD2014-161",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7908886928680619476,2,2015
Designing stream ciphers with scalable data-widths: a case study with HC-128,"G Paul, A Chattopadhyay","Journal of Cryptographic Engineering 4 (2), 135-143",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8039390353231544709,2,2014
"High-level design space and flexibility exploration for adaptive, energy-efficient WCDMA channel estimation architectures","ZE Rákossy, Z Wang, A Chattopadhyay","International Journal of Reconfigurable Computing 2012, 8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7592288574973164826,2,2012
Language-driven exploration and implementation of partially re-configurable ASIPs (rasips),"A Chattopadhyay, IG Ascheid, P Ienne","PhD thesis, Lehrstuhl für Integrierte Systeme der Signalverarbeitung",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8600890962359114200,2,2008
Sklansky tree adder realization in 1S1R resistive switching memory architecture,"A Siemon, S Menzel, D Bhattacharjee, R Waser, A Chattopadhyay, E Linn","The European Physical Journal Special Topics 228 (10), 2269-2285",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1836277192326439259,1,2019
SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing,"K Nagarajan, SS Ensan, MNI Khan, S Ghosh, A Chattopadhyay",2019 IEEE/ACM International Symposium on Low Power Electronics and Design …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5840154908702662762,1,2019
Exploiting Determinism in Lattice-based Signatures: Practical Fault Attacks on pqm4 Implementations of NIST Candidates,"P Ravi, MP Jhanwar, J Howe, A Chattopadhyay, S Bhasin",Proceedings of the 2019 ACM Asia Conference on Computer and Communications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5234296770988504505,1,2019
RATAFIA: Ransomware Analysis using Time And Frequency Informed Autoencoders,"M Alam, S Bhattacharya, S Dutta, S Sinha, D Mukhopadhyay, ...",2019 IEEE International Symposium on Hardware Oriented Security and Trust …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12422602817423562363,1,2019
A Systematic Approach for Acceleration of Matrix-Vector Operations in CGRA through Algorithm-Architecture Co-Design,"F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan, ...",2019 32nd International Conference on VLSI Design and 2019 18th …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17680025902910775286,1,2019
Applying modified householder transform to kalman filter,"F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan, ...",2019 32nd International Conference on VLSI Design and 2019 18th …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3709622078420723368,1,2019
Improving Speed of Dilithium's Signing Procedure.,"P Ravi, SS Gupta, A Chattopadhyay, S Bhasin","IACR Cryptology ePrint Archive 2019, 420",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16709738492536751365,1,2019
An iterative method for linear decomposition of index generating functions,"S Hodžić, E Pasalic, A Chattopadhyay","Cryptography and Communications, 1-24",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16383269012442121972,1,2019
Secure and Tamper-resilient Distributed Ledger for Data Aggregation in Autonomous Vehicles,"S Mitra, S Bose, SS Gupta, A Chattopadhyay","2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 548-551",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=981278530837408394,1,2018
ReRAM-based in-memory computation of galois field arithmetic,"S Mandal, D Bhattacharjee, Y Tavva, A Chattopadhyay",2018 IFIP/IEEE International Conference on Very Large Scale Integration …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13185655604299006630,1,2018
Lightweight and High Performance SHA-256 using Architectural Folding and 4-2 Adder Compressor,"MM Wong, V Pudi, A Chattopadhyay",2018 IFIP/IEEE International Conference on Very Large Scale Integration …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16601747531148235232,1,2018
Crossbar-Constrained Technology Mapping for ReRAM based In-Memory Computing,"D Bhattacharjee, Y Tavva, A Easwaran, A Chattopadhyay",arXiv preprint arXiv:1809.08195,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3823396468169725459,1,2018
Blic: A blockchain protocol for manufacturing and supply chain management of ics,"S Bose, M Raikwar, D Mukhopadhyay, A Chattopadhyay, KY Lam",2018 IEEE International Conference on Internet of Things (iThings) and IEEE …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5367323270857383736,1,2018
Domain Wall Motion-based XOR-like Activation Unit With A Programmable Threshold,"S Deb, T Vatwani, A Chattopadhyay, A Basu, X Fong","2018 International Joint Conference on Neural Networks (IJCNN), 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12079679901364483622,1,2018
On Hardware Implementation of Tang-Maitra Boolean Functions,"M Khairallah, A Chattopadhyay, B Mandal, S Maitra","International Workshop on the Arithmetic of Finite Fields, 111-127",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17907767929688024477,1,2018
SMARTS: secure memory assurance of RISC-V trusted SoC,"MM Wong, J Haj-Yahya, A Chattopadhyay",Proceedings of the 7th International Workshop on Hardware and Architectural …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=974312470333052193,1,2018
Efficient Realization of Givens Rotation through Algorithm-Architecture Co-design for Acceleration of QR Factorization,"F Merchant, T Vatwani, A Chattopadhyay, S Raha, SK Nandy, R Narayan, ...",arXiv preprint arXiv:1803.05320,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17000531785081683938,1,2018
Quantum circuits for Toom-Cook multiplication,"S Dutta, D Bhattacharjee, A Chattopadhyay",Phys. Rev. A 98 (1),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16004659607143467433,1,2018
Side-channel Assisted Existential Forgery Attack on Dilithium-A NIST PQC candidate.,"P Ravi, MP Jhanwar, J Howe, A Chattopadhyay, S Bhasin","IACR Cryptology ePrint Archive 2018, 821",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6026540062234553628,1,2018
"Number"" Not"" Used Once-Key Recovery Fault Attacks on LWE Based Lattice Cryptographic Schemes.","P Ravi, S Bhasin, A Chattopadhyay","IACR Cryptology ePrint Archive 2018, 211",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4772280867226164761,1,2018
Automatic test pattern generation for multiple missing gate faults in reversible circuits,"AP Surhonne, A Chattopadhyay, R Wille","International Conference on Reversible Computation, 176-182",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6225922429419145857,1,2017
Efficient implementation of multiplexer and priority multiplexer using 1S1R ReRAM crossbar arrays,"D Bhattacharjee, A Siemon, E Linn, S Menzel, A Chattopadhyay",2016 IEEE 59th International Midwest Symposium on Circuits and Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=379658701530411957,1,2016
Performance and efficiency analysis of THP algorithms: A practical perspective,"L Yuan, X Chen, D Günther, C Tang, G Ascheid, A Chattopadhyay, Z Xing","AEU-International Journal of Electronics and Communications 70 (10), 1443-1448",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1945721002084489999,1,2016
Racetrack memory-based encoder/decoder for low-power interconnect architectures,"S Deb, L Ni, H Yu, A Chattopadhyay",2016 International Conference on Embedded Computer Systems: Architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18324875126452063058,1,2016
Reliable Many-Core System-on-Chip Design using K-Node Fault Tolerant Graphs,"Z Wang, A Littarru, EI Ugwu, S Kanwal, A Chattopadhyay","2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 619-624",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9530500335969379172,1,2016
Ancilla-free reversible logic synthesis via sorting,"A Chattopadhyay, SMK Hossain",arXiv preprint arXiv:1605.05989,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11938702594605604968,1,2016
Primality Testing in Quantum Domain,"K Chakraborty, A Chattopadhyay, P Poddar",preprint 79,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16448093507902619479,1,2013
"Quantum algorithms to check Resiliency, Symmetry and Linearity of a Boolean function","K Chakraborty, A Chattopadhyay, S Maitra",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15053070193982745895,1,2013
Adaptive energy-efficient architecture for wcdma channel estimation,"ZE Rakosi, Z Wang, A Chattopadhyay","2011 International Conference on Reconfigurable Computing and FPGAs, 309-314",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7198427013080930932,1,2011
Automatic generation of memory interfaces,"D Kammler, B Bauwens, EM Witte, G Ascheid, R Leupers, H Meyr, ...","2009 International Symposium on System-on-Chip, 077-082",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17016216853062536967,1,2009
Power-efficient Instruction Encoding Optimization for Various Architecture Classes.,"D Zhang, A Chattopadhyay, D Kammler, EM Witte, G Ascheid, R Leupers, ...","JCP 3 (3), 25-38",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10610535202459261036,1,2008
Fast comparator implementation using 1SlR ReRAM crossbar arrays,"D Bhattacharjee, A Siemon, E Linn, S Menzel, A Chattopadhyay","APCCAS, 16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9588056512631807241,1,0
Analysis of the Strict Avalanche Criterion in Variants of Arbiter-Based Physically Unclonable Functions,"AA Siddhanti, S Bodapati, A Chattopadhyay, S Maitra, D Roy, P Stănică","International Conference on Cryptology in India, 556-577",,0,2019
Threshold Implementations of GIFT: A Trade-off Analysis,"A Jati, N Gupta, A Chattopadhyay, SK Sanadhya, D Chang",IEEE Transactions on Information Forensics and Security,,0,2019
"Repeated reactivation of the Gavilgarh-Tan Shear Zone, Central India: Implications for the tectonic survival of deep-seated intra-continental fault zones","A Chattopadhyay, D Bhattacharjee","Journal of Asian Earth Sciences 186, 104051",,0,2019
MUQUT: Multi-Constraint Quantum Circuit Mapping on Noisy Intermediate-Scale Quantum Computers,"D Bhattacharjee, AA Saki, M Alam, A Chattopadhyay, S Ghosh",arXiv preprint arXiv:1911.08559,,0,2019
La Petite Fee Cosmo,"ONN Fernando, VT Kannappan, X Tan, JYJ Hong, A Chattopadhyay, ...",The 17th International Conference on Virtual-Reality Continuum and its …,,0,2019
MUQUT: Multi-Constraint Quantum Circuit Mapping on NISQ Computers,"D Bhattacharjee, AA Saki, M Alam, A Chattopadhyay, S Ghosh","2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-7",,0,2019
Guest Editorial Special Section on Security Challenges and Solutions With Emerging Computing Technologies,"A Chattopadhyay, S Ghosh, W Burleson, D Mukhopadhyay",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (11 …,,0,2019
The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm,"K Korgaonkar, R Ronen, A Chattopadhyay, S Kvatinsky",arXiv preprint arXiv:1910.10234,,0,2019
La Petite Fee Cosmo: Learning Data Structures Through Game-Based Learning,"VT Kannappan, ONN Fernando, A Chattopadhyay, X Tan, JYJ Hong, ...","2019 International Conference on Cyberworlds (CW), 207-210",,0,2019
iMACE: In-Memory Acceleration of Classic McEliece Encoder,"K Nagarajan, SS Ensan, S Mandal, S Ghosh, A Chattopadhyay","2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 513-518",,0,2019
Curse of Dimensionality in Adversarial Examples,"N Chattopadhyay, A Chattopadhyay, SS Gupta, M Kasper","2019 International Joint Conference on Neural Networks (IJCNN), 1-8",,0,2019
Security is an architectural design constraint,"P Ravi, Z Najm, S Bhasin, M Khairallah, SS Gupta, A Chattopadhyay","Microprocessors and Microsystems 68, 17-27",,0,2019
On Misuse of Nonce-Misuse Resistance: Adapting Differential Fault Attacks on (few) CAESAR Winners,"M Khairallah, S Bhasin, A Chattopadhyay",2019 IEEE 8th International Workshop on Advances in Sensors and Interfaces …,,0,2019
Reversible pebble games for reducing qubits in hierarchical quantum circuit synthesis,"D Bhattacharjee, M Soeken, S Dutta, A Chattopadhyay, G De Micheli","2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 102-107",,0,2019
New techniques for fault-tolerant decomposition of Multi-Controlled Toffoli gate,"L Biswal, D Bhattacharjee, A Chattopadhyay, H Rahaman",arXiv preprint arXiv:1904.06920,,0,2019
Lightweight Secure-Boot Architecture for RISC-V System-on-Chip,"J Haj-Yahya, MM Wong, V Pudi, S Bhasin, A Chattopadhyay","20th International Symposium on Quality Electronic Design (ISQED), 216-223",,0,2019
A Comprehensive Evaluation of Power Delivery Schemes for Modern Microprocessors,"J Haj-Yahya, E Rotem, A Mendelson, A Chattopadhyay","20th International Symposium on Quality Electronic Design (ISQED), 123-130",,0,2019
Low-Power Processor Design Methodology: High-Level Estimation and Optimization via Processor Description Language,"Z Wang, A Chattopadhyay","Energy Efficient Computing & Electronics: Devices to Systems, 301",,0,2019
Optimizing Quantum Circuits for Modular Exponentiation,"R Das, A Chattopadhyay, H Rahaman",2019 32nd International Conference on VLSI Design and 2019 18th …,,0,2019
SoCINT: Resilient System-on-Chip via Dynamic Intrusion Detection,"A Sayed-Ahmed, J Haj-Yahya, A Chattopadhyay",2019 32nd International Conference on VLSI Design and 2019 18th …,,0,2019
Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA,"S Mandal, S Sarkar, WM Ming, A Chattopadhyay, A Chakrabarti",2019 32nd International Conference on VLSI Design and 2019 18th …,,0,2019
Evolution of fault patterns within a zone of pre-existing pervasive anisotropy during two successive phases of extensions: an experimental study,"N Ghosh, K Hatui, A Chattopadhyay","Geo-Marine Letters, 1-22",,0,2019
Identification and Utilization of Copy Number Information for Correcting Hi-C Contact Map of Cancer Cell Line,"AIS Khalil, SRM Muzaki, A Chattopadhyay, A Sanyal","bioRxiv, 798710",,0,2019
Hierarchical Discovery of Large-scale and Focal Copy Number Alterations in Low-coverage Cancer Genomes,"AIS Khalil, C Khyriem, A Chattopadhyay, A Sanyal","bioRxiv, 639294",,0,2019
Aneuploidy Spectrum Analysis as a Primer for Copy Number Profiling of Cancer Cells,"AIS Khalil, A Chattopadhyay, A Sanyal","bioRxiv, 674929",,0,2019
"Parsers, Data Structures and Algorithms for Macromolecular Analysis Toolkit (MAT): Design and Implementation","G Kalyan, V Junghare, A Chattopadhyay, P Mitra, S Hazra","bioRxiv, 605907",,0,2019
Domain Specific High-Level Synthesis for Cryptographic Workloads,"A Khalid, G Paul, A Chattopadhyay",Springer Singapore,,0,2019
Study of Scalability,"A Khalid, G Paul, A Chattopadhyay","Domain Specific High-Level Synthesis for Cryptographic Workloads, 169-194",,0,2019
Dwarfs of Cryptography,"A Khalid, G Paul, A Chattopadhyay","Domain Specific High-Level Synthesis for Cryptographic Workloads, 23-49",,0,2019
Manual Optimizations for Efficient Designs,"A Khalid, G Paul, A Chattopadhyay","Domain Specific High-Level Synthesis for Cryptographic Workloads, 91-125",,0,2019
Efficient Cryptanalytic Hardware,"A Khalid, G Paul, A Chattopadhyay","Domain Specific High-Level Synthesis for Cryptographic Workloads, 195-213",,0,2019
High Level Synthesis for Symmetric Key Cryptography,"A Khalid, G Paul, A Chattopadhyay","Domain Specific High-Level Synthesis for Cryptographic Workloads, 51-90",,0,2019
Study of Flexibility,"A Khalid, G Paul, A Chattopadhyay","Domain Specific High-Level Synthesis for Cryptographic Workloads, 127-168",,0,2019
Automated Evaluation of Concurrent Error Detection Code Protected Hardware Implementations,"D Jap, J Breier, S Bhasin, A Chattopadhyay","Automated Methods in Cryptographic Fault Analysis, 247-262",,0,2019
Logic-In-Memory Architecture For Min/Max Search,"M Vacca, Y Tavva, A Chattopadhyay, A Calimera","2018 25th IEEE International Conference on Electronics, Circuits and Systems …",,0,2018
"Security, Privacy, and Applied Cryptography Engineering: 8th International Conference, SPACE 2018, Kanpur, India, December 15-19, 2018, Proceedings","A Chattopadhyay, C Rebeiro, Y Yarom",Springer,,0,2018
MAMI: Majority and Multi-Input Logic on Memristive Crossbar Array,"D Bhattacharjee, A Dutt, A Chattopadhyay","2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 435-438",,0,2018
ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code,"Y Tavva, D Bhattacharjee, A Chattopadhyay, S Mandal",,,0,2018
ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code,"S Mandal, Y Tavva, D Bhattacharjee, A Chattopadhyay",IFIP/IEEE International Conference on Very Large Scale Integration-System on …,,0,2018
Crack me if you can: hardware acceleration bridging the gap between practical and theoretical cryptanalysis?: a Survey,"M Khairallah, Z Najm, A Chattopadhyay, T Peyrin",Proceedings of the 18th International Conference on Embedded Computer …,,0,2018
"Synthesis, Technology Mapping and Optimization for Emerging Technologies","D Bhattacharjee, A Chattopadhyay","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 369-374",,0,2018
Lightweight ASIC Implementation of AEGIS-128,"A Baksi, V Pudi, S Mandal, A Chattopadhyay","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 251-256",,0,2018
A Hardware-Efficient Implementation of CLOC for On-chip Authenticated Encryption.,"MA Elmohr, S Kumar, M Khairallah, A Chattopadhyay","ISVLSI, 311-315",,0,2018
A Security Model for Intelligent Vehicles and Smart Traffic Infrastructure,"S Kumar, S Jha, SK Pandey, A Chattopadhyay","2018 IEEE Intelligent Vehicles Symposium (IV), 162-167",,0,2018
Efficient Hardware Accelerator for NORX Authenticated Encryption,"S Kumar, J Haj-Yahya, A Chattopadhyay","2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",,0,2018
Efficient and Lightweight Quantized Compressive Sensing using μ-Law,"V Pudi, A Chattopadhyay, KY Lam","2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5",,0,2018
Floating Point Multiplication Mapping on ReRAM Based In-memory Computing Architecture,"T Vatwani, A Dutt, D Bhattacharjee, A Chattopadhyay",2018 31st International Conference on VLSI Design and 2018 17th …,,0,2018
SAFE AND SECURE CYBER  PHYSICAL SYSTEMS,"M Wolf, D Serpanos, S Ray, E Peeters, MM Tehranipoor, S Bhunia, ...",Proceedings of the IEEE 106 (1),,0,2018
High-level Estimation and Exploration of Reliability for Multi-processor System-on-chip,"Z Wang, A Chattopadhyay",Springer Singapore,,0,2018
A Flexible Divide-and-Conquer MPSoC Architecture for MIMO Interference Cancellation,"L Yuan, C Liu, C Tang, S Huang, A Chattopadhyay, G Ascheid, Z Xing",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (10 …,,0,2017
An analysis of root functions—A subclass of the Impossible Class of Faulty Functions (ICFF),"E Pasalic, A Chattopadhyay, D Chowdhury","Discrete Applied Mathematics 222, 1-13",,0,2017
Automatic Rule-based Identification of Characters and Their Relations in Fairy Tales,"ONN Fernando, A Chattopadhyay, LT Alison, S Lusandro",Proceedings of 8th International Conference on Computer Science Education …,,0,2017
Low-quantum cost circuit constructions for adder and symmetric Boolean functions,"A Chattopadhyay, A Baksi","2016 IEEE International Symposium on Circuits and Systems (ISCAS), 2294-2297",,0,2016
Reversible Logic Circuit Complexity Analysis via Functional Decomposition,"A Chattopadhyay, A Baksi",arXiv preprint arXiv:1602.00101,,0,2016
Communications (AEÜ),"L Yuan, X Chen, D Günther, C Tang, G Ascheid, A Chattopadhyay, Z Xing",,,0,2016
Tutorial T2B: Cost/Application/Time to Market Driven SoC Design and Manufacturing Strategy,"BK De, A Chattopadhyay, A Banerjee",2014 27th International Conference on VLSI Design and 2014 13th …,,0,2014
Ethics of scientific publication: (Mal)-practices and Consequentialism,A Chattopadhyay,"2014 IEEE International Symposium on Ethics in Science, Technology and …",,0,2014
Three Snakes in One Hole: A 67 Gbps Flexible Hardware for SOSEMANUK with Optional Serpent and SNOW 2.0 Modes.,"G Paul, A Chattopadhyay","IACR Cryptology ePrint Archive 2013, 282",,0,2013
Automatic Generation of Memory Interfaces for ASIPs,"D Kammler, EM Witte, A Chattopadhyay, B Bauwens, G Ascheid, ...",International Journal of Embedded and Real-Time Communication Systems …,,0,2010
Exploring parallelism during processor design space exploration,"A Chattopadhyay, Y Jia, D Kammler, R Leupers, G Ascheid, H Meyr","Proceedings of 2010 International Symposium on VLSI Design, Automation and …",,0,2010
rASIP Design Space,"A Chattopadhyay, R Leupers, H Meyr, G Ascheid",Language-driven Exploration and Implementation of Partially Re-configurable …,,0,2009
Processor Description Languages,ND Prabhat Mishra,,,0,2008
"Design for Test and Hardware Security Utilizing Retention Loss of Memristors..... Y. Gong, F. Qian, and L. Wang 2536","A Chattopadhyay, S Ghosh, W Burleson, D Mukhopadhyay, B Perach, ...",,,0,0
Paper Number: 748,A Chattopadhyay,,,0,0
Generic Side-channel attacks on CCA-secure lattice-based PKE and KEM schemes,"P Ravi, SS Roy, A Chattopadhyay, S Bhasin",,,0,0
"Abbasi, Faima 144 Abe, Akinori 204 Abedijaberi, Armita 276 Abreu Maranhão, João Paulo 1348 Afra, Salim 1468","S Agarwal, A Aguiar, L Ahrens, M Akimov, E Aksehirli, MY Alam, ...",,,0,0
"Schmitt, Bruno 13","S Adamo, A de Almeida, A Araujo, JT Astola, M Behrisch, D Bhattacharjee, ...",,,0,0
Symposium Committees,"G Dueck, M Soeken, N Homma, M Couceiro, M Miller, S Nagayama, ...",,,0,0
SPQCop: Side-channel protected Post-Quantum Cryptoprocessor,"A Jati, N Gupta, SK Sanadhya, A Chattopadhyay",,,0,0
Exploiting Determinism in Lattice-based Signatures,"P Ravi, MP Jhanwar, J Howe, A Chattopadhyay, S Bhasin",,,0,0
ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code,A Chattopadhyay,VLSI-SoC: Design and Engineering of Electronics Systems Based on New …,,0,0
On Misuse of Nonce-Misuse Resistance,"M Khairallah, S Bhasin, A Chattopadhyay",,,0,0
Technical Programme Committee,"JH Ahn, KRB Aksanli, M Al Faruque, A Alaghi, S Altmeyer, NLL Amaru, ...",,,0,0
"Fast, Approximate Error Prediction for Unreliable Embedded Processors","MSZ Wang, IA Chattopadhyay",,,0,0
"Security, Privacy, and Applied Cryptography Engineering","A Chattopadhyay, C Rebeiro, Y Yarom",,,0,0
