Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 13 19:42:02 2019
| Host         : LAPTOP-BGOOQP4S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LAB_06_control_sets_placed.rpt
| Design       : LAB_06
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+---------------------------+------------------+----------------+
|        Clock Signal       | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+---------------+---------------------------+------------------+----------------+
|  BC_DEC0_01/my_clk/CLK    |               |                           |                1 |              4 |
|  FSM_01/NS_reg[2]_i_2_n_0 |               |                           |                1 |              6 |
|  clk_IBUF_BUFG            |               |                           |                2 |              8 |
|  clk_div2_01/CLK          |               |                           |                3 |             12 |
|  clk_IBUF_BUFG            |               | BC_DEC0_01/my_clk/tmp_clk |                8 |             62 |
|  clk_IBUF_BUFG            |               | clk_div2_01/tmp_clk       |                8 |             62 |
+---------------------------+---------------+---------------------------+------------------+----------------+


