{:input (genetic.crossover/dumb-crossover 700615928 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-names-remove-clause 953128598 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_18, \\wire:missing_edge , \\wire11_:missing_23 , wire22_31_33_35, wire24_44, wire26_11);\n  wire \\:missing_edge ;\n  output wire0_18;\n  wire wire0_18;\n  wire \\wire11_:missing_14 ;\n  input \\wire11_:missing_23 ;\n  wire \\wire11_:missing_23 ;\n  wire wire12_13_23;\n  wire wire15;\n  wire wire18_11;\n  wire \\wire1_16_19_:missing ;\n  wire wire2;\n  input wire22_31_33_35;\n  wire wire22_31_33_35;\n  output wire24_44;\n  wire wire24_44;\n  output wire26_11;\n  wire wire26_11;\n  wire \\wire27_41_:missing ;\n  wire \\wire28_:missing ;\n  wire wire29_42;\n  wire wire29_46;\n  wire wire30_37;\n  wire wire30_38;\n  wire wire31_32;\n  wire wire32_15;\n  wire wire32_31_33_34;\n  wire wire32_34_35;\n  wire wire32_39;\n  wire \\wire32_6_:missing_10 ;\n  wire \\wire32_6_:missing_8 ;\n  wire wire32_7_8_10;\n  wire wire32_9;\n  wire \\wire32_:missing ;\n  wire \\wire36_37_:missing_23 ;\n  wire \\wire36_:missing ;\n  wire \\wire38_:missing_42 ;\n  wire wire3_11;\n  wire wire3_12;\n  wire wire40;\n  wire wire41;\n  wire wire44_48;\n  wire wire4_12;\n  wire \\wire5_13_:missing ;\n  wire wire5_20;\n  wire wire6_7;\n  wire wire7_14;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_11_21 ;\n  wire \\wire:missing_11_48 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire3_12 = 2'h1 >> wire3_11;\n  assign wire4_12 = 4'h6 >> { wire3_12, wire12_13_23 };\n  assign \\wire5_13_:missing  = 4'h8 >> { wire12_13_23, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'h1 >> wire4_12;\n  assign \\wire28_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire29_42 = 2'h1 >> wire29_46;\n  assign wire30_38 = 2'h1 >> wire30_37;\n  assign wire31_32 = 4'h6 >> { wire22_31_33_35, wire32_31_33_34 };\n  assign \\wire32_:missing  = 4'h6 >> { wire32_34_35, wire31_32 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire22_31_33_35, wire32_31_33_34 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire32_34_35, wire32_31_33_34 };\n  assign \\wire:missing_35  = 4'h8 >> { wire32_34_35, wire22_31_33_35 };\n  assign \\wire36_:missing  = 4'h6 >> { \\wire36_37_:missing_23 , \\wire36_37_:missing_23  };\n  assign wire30_37 = 4'h8 >> { \\wire36_37_:missing_23 , \\wire36_37_:missing_23  };\n  assign wire5_20 = 2'h1 >> \\wire5_13_:missing ;\n  assign \\wire:missing_38  = 4'h6 >> { wire30_38, \\wire38_:missing_42  };\n  assign \\wire:missing_edge  = 2'hx >> wire32_39;\n  assign wire41 = 2'hx >> \\wire27_41_:missing ;\n  assign wire6_7 = 4'h6 >> { \\wire32_6_:missing_10 , \\wire32_6_:missing_8  };\n  assign wire7_14 = 4'h6 >> { wire32_7_8_10, wire6_7 };\n  assign \\wire:missing_8  = 4'h8 >> { wire32_7_8_10, \\wire32_6_:missing_8  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire32_9 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire32_7_8_10, \\wire32_6_:missing_10  };\n  assign \\wire:missing_11  = 4'h4 >> { \\wire11_:missing_23 , \\wire11_:missing_14  };\n  assign \\wire1_16_19_:missing  = 1'h0;\n  assign wire2 = 1'h0;\n  assign \\wire27_41_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire44_48 = \\wire:missing_11_48 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire29_46 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire24_44 = wire44_48;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire38_:missing_42  = wire29_42;\n  assign wire40 = \\wire:missing_edge ;\n  assign \\wire:missing_21  = \\wire:missing_11_21 ;\n  assign \\wire:missing_edge  = wire5_20;\n  assign \\wire:missing_edge  = \\wire1_16_19_:missing ;\n  assign wire0_18 = wire18_11;\n  assign \\wire:missing_17  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire1_16_19_:missing ;\n  assign wire15 = wire32_15;\n  assign \\wire11_:missing_14  = wire7_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:3.1-104.10\" *)\nmodule postsynth(wire0_18, \\wire:missing_edge , \\wire11_:missing_23 , wire22_31_33_35, wire24_44, wire26_11);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:5.10-5.18\" *)\n  output wire0_18;\n  wire wire0_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:8.9-8.28\" *)\n  input \\wire11_:missing_23 ;\n  wire \\wire11_:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:12.8-12.17\" *)\n  wire wire18_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:13.8-13.29\" *)\n  wire \\wire1_16_19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:14.8-14.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:15.9-15.24\" *)\n  input wire22_31_33_35;\n  wire wire22_31_33_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:17.10-17.19\" *)\n  output wire24_44;\n  wire wire24_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:19.10-19.19\" *)\n  output wire26_11;\n  wire wire26_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:21.8-21.27\" *)\n  wire \\wire27_41_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:22.8-22.24\" *)\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:23.8-23.17\" *)\n  wire wire29_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:24.8-24.17\" *)\n  wire wire29_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:39.8-39.27\" *)\n  wire \\wire38_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:42.8-42.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:43.8-43.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:44.8-44.17\" *)\n  wire wire44_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:47.8-47.16\" *)\n  wire wire5_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:52.8-52.27\" *)\n  wire \\wire:missing_11_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:53.8-53.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D2C4355.v:58.10-58.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_18 = 1'hx;\n  assign wire18_11 = 1'hx;\n  assign \\wire1_16_19_:missing  = 1'h0;\n  assign wire2 = 1'h0;\n  assign wire24_44 = 1'hx;\n  assign wire26_11 = 1'hx;\n  assign \\wire27_41_:missing  = 1'h1;\n  assign \\wire28_:missing  = 1'h1;\n  assign wire29_42 = 1'h1;\n  assign wire29_46 = 1'h0;\n  assign \\wire38_:missing_42  = 1'h1;\n  assign wire40 = 1'h0;\n  assign wire41 = 1'hx;\n  assign wire44_48 = 1'hx;\n  assign wire5_20 = 1'h0;\n  assign \\wire:missing_11_48  = 1'hx;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:04:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8/src/top.v'.\nSBY  2:04:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] Copy '/tmp/fuzzmount2DDF5D8C/D2C4355.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8/src/D2C4355.v'.\nSBY  2:04:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] Copy '/tmp/fuzzmount2DDF5D8C/D2C4355.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8/src/D2C4355.post.v'.\nSBY  2:04:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] engine_0: abc pdr\nSBY  2:04:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:81$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:81$51.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:76$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:76$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:74$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:74$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:70$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:70$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:69$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:69$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:82$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:82$52.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:63$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D2C4355.v:63$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Wire presynth.\\wire26_11 is used but has no driver.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Wire presynth.\\wire24_44 is used but has no driver.\nSBY  2:04:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: Warning: Wire presynth.\\wire0_18 is used but has no driver.\nSBY  2:04:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] base: finished (returncode=0)\nSBY  2:04:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:04:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] aig: Warning: Wire presynth.\\wire26_11 is used but has no driver.\nSBY  2:04:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] aig: Warning: Wire presynth.\\wire24_44 is used but has no driver.\nSBY  2:04:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] aig: Warning: Wire presynth.\\wire0_18 is used but has no driver.\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] aig: finished (returncode=0)\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] engine_0: Warning: The network has no constraints.\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] engine_0: finished (returncode=0)\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] engine_0: Status returned by engine: FAIL\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8'.\nSBY  2:04:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvcv2je8] DONE (FAIL, rc=2)\n", :err ""}}}