[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS7A3301RGWT production of TEXAS INSTRUMENTS from the text:TPS7A47xx\nRF LDO\nAmplifier\nTPS7A33\nNegative-Voltage\nRegulator\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015\nTPS7A33 –36-V,1-A,Ultralow-Noise Negative Voltage Regulator\n1Features 3Description\nThe TPS7A33 series oflinear regulators arenegative\n1•Input Voltage Range: –3Vto–36V\nvoltage (–36V), ultralow-noise (16-μVRMS,72-dB•Noise:PSRR) linear regulators capable ofsourcing a\n–16μVRMS(10Hzto100kHz) maximum load of1A.\n•Power-Supply Ripple Rejection:The TPS7A33 series include acomplementary metal\n–72dB(10kHz) oxide semiconductor (CMOS) logic-level-compatible\nenable pin(EN) toallow foruser-customizable power •Adjustable Output: –1.18 Vto–33V\nmanagement schemes. Other features available•Maximum Output Current: 1Ainclude built-in current limit and thermal shutdown\n•Stable With Ceramic Capacitors ≥10μF features toprotect thedevice and system during fault\nconditions. •Built-In Current-Limit andThermal Shutdown\nProtectionThe TPS7A33 family isdesigned using bipolar\n•Available inanExternal Heatsink-Capable, High technology primarily forhigh-accuracy, high-precision\ninstrumentation applications, where clean voltage Thermal Performance TO-220 Package\nrails are critical tomaximize system performance.•Operating Temperature Range:This feature makes itideal topower operational–40°Cto125°Camplifiers, analog-to-digital converters (ADCs),\ndigital-to-analog converters (DACs), and other high-2Applicationsperformance analog circuitry.\n•Supply Rails forOperational Amplifiers, DACs,Inaddition, theTPS7A33 family oflinear regulators isADCs, andOther High-Precision Analog Circuitrysuitable forpost DC-DC converter regulation. By\n•Audio filtering outtheoutput voltage ripple inherent toDC-\nDC switching conversion, maximum system •Post DC-DC Converter Regulation andRipple\nperformance isensured insensitive instrumentation,Filteringmedical, test and measurement, audio, and RF•Test andMeasurementapplications.\n•MedicalFor applications where positive and negative high-•Industrial Instrumentationperformance rails are required, consider the\n•Base Stations andTelecom Infrastructure TPS7A4700 positive high-voltage, ultralow-noise, low-\ndropout linear regulator aswell. •12-V and24-V Industrial Buses\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTO-220 (7) 10.17 mm×8.38 mm\nTPS7A33\nVQFN (20) 5.00 mm×5.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 15\n8.1 Application Information ............................................ 15 2Applications ........................................................... 1\n8.2 Typical Application .................................................. 18 3Description ............................................................. 1\n8.3 Do\'sandDon’ts....................................................... 204Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 215PinConfiguration andFunctions ......................... 4\n10Layout ................................................................... 216Specifications ......................................................... 5\n10.1 Layout Guidelines ................................................. 216.1 Absolute Maximum Ratings ..................................... 5\n10.2 Layout Example .................................................... 216.2 ESD Ratings ............................................................ 5\n10.3 Thermal Performance andHeat Sink Selection ....246.3 Recommended Operating Conditions ....................... 5\n10.4 Package Mounting ................................................ 256.4 Thermal Information .................................................. 5\n11Device andDocumentation Support ................. 25 6.5 Electrical Characteristics ........................................... 6\n11.1 Device Support ...................................................... 25 6.6 Typical Characteristics .............................................. 7\n11.2 Documentation Support ........................................ 257Detailed Description ............................................ 12\n11.3 Trademarks ........................................................... 257.1 Overview ................................................................. 12\n11.4 Electrostatic Discharge Caution ............................ 257.2 Functional Block Diagram ....................................... 12\n11.5 Glossary ................................................................ 257.3 Feature Description ................................................. 12\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 14\nInformation ........................................................... 26\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(February 2013) toRevision D Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Corrected titleofdata sheet toshow accurate maximum output current; changed "–1A"to"1-A"..................................... 1\n•Changed front-page figures anddeleted note stating thatRGW package was product preview........................................... 1\n•Changed PinConfiguration andFunctions section; updated table format anddeleted footnote about RGW product-\npreview status ......................................................................................................................................................................... 4\n•Deleted footnote from PinFunctions table indicating RGW product-preview status .............................................................. 4\n•Deleted footnote (2)from Absolute Maximum Ratings table .................................................................................................. 5\n•Deleted note from Thermal Information table stating thatRGW package was product preview .......................................... 5\n•Corrected condition values forFigure 23............................................................................................................................... 9\n•Corrected condition values forFigure 24............................................................................................................................... 9\n•Corrected condition values andtrace indicators forFigure 25............................................................................................. 10\n•Corrected condition values andtrace indicators forFigure 26............................................................................................. 10\n•Changed CSSvalue from 1µFto10nFinFigure 27........................................................................................................... 10\n•Deleted Parametric Measurement Information section ....................................................................................................... 12\n•Revised Functional Block Diagram ....................................................................................................................................... 12\n•Changed firstparagraph ofAdjustable Operation section stating thedevice output voltage range .................................... 15\n•Changed Equation 2forclarity ............................................................................................................................................ 15\n•Changed lastsentence ofCapacitor Recommendations section ........................................................................................ 16\n•Changed noise reduction capacitor value from 1µFto10nFinfirstparagraph ofPower-Supply Rejection section. ........ 17\n•Revised lastparagraph ofPower-Supply Rejection section ................................................................................................. 17\n•Changed noise reduction capacitor value from 1µFto10nFinsecond paragraph ofOutput Noise section. ................... 17\n•Added footnote (1)toFigure 32........................................................................................................................................... 18\n•Changed titleforFigure 41................................................................................................................................................... 23\n•Changed titleforFigure 42................................................................................................................................................... 23\n2 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\nRevision History (continued)\n•Changed Power Dissipation section titletoLayout Guidelines forThermal Performance andHeat Sink Selection .......... 24\n•Revised wording inLayout Guidelines forThermal Performance section forclarification .................................................. 24\nChanges from Revision B(March 2012) toRevision C Page\n•Changed product status from Mixed Status toProduction Data ............................................................................................ 1\n•Added lastparagraph inDescription section .......................................................................................................................... 1\n•Changed typical application block diagram ............................................................................................................................ 1\n•Updated Figure 31................................................................................................................................................................ 17\nChanges from Revision A(December 2011) toRevision B Page\n•Changed product status from Production Data toMixed Status ............................................................................................ 1\n•Added RGW pinout drawing ................................................................................................................................................... 1\n•Added RGW pinout drawing toPinConfiguration andFunctions section .............................................................................. 4\n•Added RGW andfootnote 1toPinFunctions table ............................................................................................................... 4\n•Added RGW column toThermal Information table ................................................................................................................. 5\nChanges from Original (December 2011) toRevision A Page\n•Changed product status from Product Preview toProduction Data ....................................................................................... 1\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS7A33\nGND OUT NR/SS1 2 3 4 56\nIN NC EN FB7\nOUT\nNC\nFB\nNC\nNCIN\nNR/SS\nEN\nNC\nNCThermal\nPadOUT\nNC61\n2\n3\n4\n515\n14\n13\n12\n1120NC\nGNDNC\nNCNC\nNCIN\nNC719\n818\n917\n1016\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\n5PinConfiguration andFunctions\nKCPackageRGW Package7-Pin TO-22020-Pin VQFNTop ViewTop View\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME TO-220 VQFN\nThis pinturns theregulator onoroff.IfVEN≥VEN(+HI) orVEN≤VEN(–HI),theregulator isenabled.\nEN 1 13 I IfVEN(+LO)≥VEN≥VEN(–LO),theregulator isdisabled. The ENpincanbeconnected toIN,ifnot\nused. |VEN|≤|VIN|.\nThis pinistheinput tothecontrol-loop error amplifier. Itisused tosettheoutput voltage ofthe\nFB 7 3 I device. TIrecommends connecting a10-nF capacitor from FBtoOUT (asclose tothedevice as\npossible) tomaximize ACperformance.\nGND 4 7 — Ground\nInput supply. Acapacitor greater than orequal to10nFmust betiedfrom thispintoground to\nassure stability. Itisrecommended toconnect a10-µFcapacitor from INtoGND (asclose totheIN 3 15,16 Idevice aspossible) toreduce circuit sensitivity toprinted-circuit-board (PCB) layout, especially\nwhen long input traces orhigh source impedances areencountered.\n2,4-6, 8-NC 5 — This pincanbeleftopen ortiedtoanyvoltage between GND andIN.12,17-19\nNoise reduction pin.Acapacitor connected from thispintoGND controls thesoft-start function\nandallows RMS noise tobereduced tovery lowlevels. TIrecommends connecting a1-µFNR/SS 2 14 —capacitor from NR/SS toGND (asclose tothedevice aspossible) tofilter thenoise generated by\ntheinternal bandgap andmaximize acperformance.\nRegulator output. Acapacitor greater than orequal to10µFmust betiedfrom thispintoground to\nOUT 6 1,20 O assure stability. TIrecommends connecting a47-µFceramic capacitor from OUT toGND (asclose\ntothedevice aspossible) tomaximize acperformance.\nThermal Connect thethermal padtoalarge-area ground plane. The thermal padisinternally connected toTab — —Pad GND. Anexternal heatsink canbeinstalled toprovide additional thermal performance.\n4 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nINpintoGND pin –36 0.3\nOUT pintoGND pin –33 0.3\nOUT pintoINpin –0.3 36\nFBpintoGND pin –2 0.3\nVoltage V\nFBpintoINpin –0.3 36\nENpintoGND pin –36 10\nNR/SS pintoINpin –0.3 36\nNR/SS pintoGND pin –2 0.3\nCurrent Peak output Internally limited\nOperating virtual junction, TJ –40 150\nTemperature °C\nStorage temperature, Tstg –65 150\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±1000\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification JESD22-C101, allpins(2)±500\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input supply voltage –35 –3 V\nVEN Enable supply voltage VIN 10 V\nVOUT Output voltage –33.2 VREF V\nIOUT Output current 0 1 A\nR2(1)R2isthelower feedback resistor 240 kΩ\nCIN Input capacitor 10 47 µF\nCOUT Output capacitor 10 47 µF\nCNR Noise reduction capacitor 1 µF\nCFF Feed-forward capacitor 10 nF\nTJ Operating junction temperature –40 125 °C\n(1) This condition helps ensure stability atnoload.\n6.4 Thermal Information\nTPS7A33\nTHERMAL METRIC(1)KC(TO-220) RGW (VQFN) UNIT\n7PINS 20PINS\nRθJA Junction-to-ambient thermal resistance 31.2 33.7\nRθJC(top) Junction-to-case(top) thermal resistance 40 30.4\nRθJB Junction-to-board thermal resistance 17.4 12.5\n°C/W\nψJT Junction-to-top characterization parameter 6.4 0.4\nψJB Junction-to-board characterization parameter 17.2 12.5\nRθJC(bot) Junction-to-case(bottom) thermal resistance 0.8 2.4\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS7A33\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\n6.5 Electrical Characteristics\nAt–40°C≤TJ≤125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=10μF,COUT=10μF,\nCNR/SS =0nF,andFBtiedtoOUT, unless otherwise noted.(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage –35 –3 V\nVREF Internal reference TJ=25°C,VFB=VREF –1.192 –1.175 –1.157 V\nVUVLO Undervoltage lockout threshold –2 V\nOutput voltage range(2)|VIN|≥|VOUT(nom) |+1V –33.2 VREF V\nNominal accuracy TJ=25°C,|VIN|=|VOUT(nom) |+0.5V –1.5 1.5 %V OUT\n5V≤|VIN|≤35V VOUT ±11mA≤IOUT≤1A\nOverall accuracy %V OUT|VOUT(nom) |+1V≤|VIN|≤35V–2.5 2.51mA≤IOUT≤1A\nΔVOUT(ΔVI) Line regulation |VOUT(nom) |+1V≤|VIN|≤35V 0.14 %V OUT\nΔVOUT(ΔIL) Load regulation 1mA≤IOUT≤1A 0.4 %V OUT\nVIN=95% VOUT(nom) ,IOUT=500mA 290\n|VDO| Dropout voltage mV\nVIN=95% VOUT(nom) ,IOUT=1A 325 800\nICL Current limit VOUT=90% VOUT(nom) 1900 mA\nIOUT=0mA 210 350μA\nIGND Ground current\nIOUT=500mA 5 mA\nVEN=+0.4 V 1 3\n|ISHDN | Shutdown supply current μA\nVEN=–0.4V 1 3\nIFB Feedback current(3)14 100 nA\nVEN=|VIN|=|VOUT(nom) |+1V 0.48 1\n|IEN| Enable current VIN=VEN=–35V 0.51 1μA\nVIN=–35V,VEN=+10 V 0.5 1\nVEN(+HI) Positive enable high-level voltage 2 10 V\nVEN(+LO) Positive enable low-level voltage 0 0.4 V\nVEN(–HI) Negative enable high-level voltage VIN –2 V\nVEN(–LO) Negative enable low-level voltage –0.4 0 V\nVIN=–3V,VOUT(nom) =VREF,COUT=22μF,Vn Output noise voltage 16 μVRMSCNR/SS =10nF,BW=10Hzto100kHz\nVIN=–6.2V,VOUT(nom) =–5V,COUT=22μF,PSRR Power-supply rejection ratio 72 dBCNR/SS =10nF,CFF(4)=10nF,f=10kHz\nShutdown, temperature increasing 170 °C\nTsd Thermal shutdown temperature\nReset, temperature decreasing 150 °C\nTJ Operating junction temperature –40 125 °C\n(1) Atoperating conditions, VIN≤0V,VOUT(nom) ≤VREF≤0V.Atregulation, VIN≤VOUT(nom) –|VDO|.IOUT>0flows from OUT toIN.\n(2) Toensure stability atnoload conditions, acurrent from thefeedback resistive network equal toorgreater than 5μAisrequired.\n(3) IFB>0flows intothedevice.\n(4) CFFrefers toafeed-forward capacitor connected between theFBandOUT pins.\n6 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\n0.1110\n0.01 0.1 1 10 100 1000\nOutput Current (mA)IGND (mA)− 40°C\n0°C\n+ 25°C\n+ 85°C\n+ 125°C\n−1000−800−600−400−20002004006008001000\n−35 −30 −25 −20 −15 −10 −5 0 5 10\nInput Voltage (V)IEN (nA)\n− 40°C\n0°C\n+ 25°C\n+ 85°C\n+ 125°C\n0.1110\n−30 −27 −24 −21 −18 −15 −12 −9 −6 −3 0\nInput Voltage (V)IGND (mA)5 µA\n10 mA\n500 mA\n1000 mA\nTJ = +25°C\n012345678910\n−30 −27 −24 −21 −18 −15 −12 −9 −6 −3 0\nInput Voltage (V)IGND (mA)− 40°C\n0°C\n+ 25°C\n+ 85°C\n+ 125°C\nIOUT = 500mA\n−1.187−1.182−1.177−1.172−1.167\n−40 −35 −30 −25 −20 −15 −10 −5 0\nInput Voltage (V)VFB (V)\n− 40°C\n+ 0°C\n+ 25°C+ 85°C\n+ 125°C\n0102030405060708090100\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)IFB (nA)\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\n6.6 Typical Characteristics\nAt–40°C≤TJ≤125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=22μF,COUT\n=22μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted.\nFigure 1.Feedback Voltage vsInput Voltage Figure 2.Feedback Current vsTemperature\nFigure 3.Ground Current vsInput Voltage Figure 4.Ground Current vsInput Voltage\nFigure 5.Ground Current vsOutput Current Figure 6.Enable Current vsEnable Voltage\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS7A33\n−2.5−2−1.5−1−0.500.511.522.5\n−40 −25 −10 5 20 35 50 65 80 95 110 125Enable Threshold Positive\nEnable Threshold Negative\nTemperature (°C)VEN (V)OFF\n−4−3−2−101234\n−40 −35 −30 −25 −20 −15 −10 −5 0\nInput Voltage (V)VOUT(NOM) (%)− 40°C\n0°C\n+ 25°C+ 85°C\n+ 125°C\n01002003004005006007008009001000\n0 100 200 300 400 500 600 700 800 900 1000\nOutput Current (mA)VDO (mV)− 40°C\n0°C\n+ 25°C\n+ 85°C\n+ 125°C\n01002003004005006007008009001000\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nTemperature (°C)VDO (mV)50mA\n200mA\n400mA\n800mA\n1000mA\n0100200300400500\n−40 −35 −30 −25 −20 −15 −10 −5 0\nInput Voltage (V)IQ (µA)− 40°C\n+ 0°C\n+ 25°C\n+ 105°C\n+ 125°CIOUT = 0µA\n05101520253035404550\n−40 −35 −30 −25 −20 −15 −10 −5 0\nInput Voltage (V)ISHDN (µA)− 40°C\n+ 0°C\n+ 25°C\n+ 105°C\n+ 125°C\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\nTypical Characteristics (continued)\nAt–40°C≤TJ≤125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=22μF,COUT\n=22μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted.\nFigure 7.Quiescent Current vsInput Voltage Figure 8.Shutdown Current vsInput Voltage\nFigure 9.Dropout Voltage vsOutput Current Figure 10.Dropout Voltage vsTemperature\nFigure 11.Enable Threshold Voltage vsTemperature Figure 12.Line Regulation\n8 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\n0102030405060708090100110\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nIOUT = 1mA\nIOUT = 200mA\nIOUT = 500mA\nIOUT = 1ACOUT = 22µF\nCNR = 10nF\n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nVOUT = −1.171V\nVOUT = −5VIOUT = 1A\nCOUT = 22µF\n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nCNRSS = 0nF\nCNRSS = 10nFIOUT = 1A\nCOUT = 22µF\n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nCFF = 0nF\nCFF = 10nFVOUT = −5V\nIOUT = 1A\nCOUT = 22µF\nCNRSS = 10nF\n−4−3−2−101234\n0 100 200 300 400 500 600 700 800 900 1000\nOutput Current (mA)VOUT(NOM) (%)− 40°C\n+ 0°C\n+ 25°C+ 85°C\n+ 125°C\n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nCOUT = 10µF\nCOUT = 22µF\nCOUT = 47µF\nCOUT = 100µFIOUT = 1A\nCNR = 10nF\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\nTypical Characteristics (continued)\nAt–40°C≤TJ≤125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=22μF,COUT\n=22μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted.\nFigure 13.Load Regulation Figure 14.Power-Supply Rejection Ratio vsCOUT\nFigure 15.Power-Supply Rejection Ratio vsCNR/SS Figure 16.Power-Supply Rejection Ratio vsCFF\nFigure 17.Power-Supply Rejection Ratio vsIOUT Figure 18.Power-Supply Rejection Ratio vsVOUT\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS7A33\nV (100 mV/div)O\nI (O500 mA/div)\nTime (100 s/div) /c109I = 1 mA to 500 mA\nV = 16 V\nV = 15 VO\nI\nO/c45\n/c45\nV (100 mV/div)O\nI (O500 mA/div)\nTime (100 s/div) /c109I = 500 mA to 1 mA\nV = 16 V\nV = 15 VO\nI\nO/c45\n/c45\n0.010.1110\n10 100 1k 10k 100k 1M\nFrequency (Hz)Noise (µV/Hz)CNRSS = 0nF, V NOISE = 78µVRMS\nCNRSS = 10nF, V NOISE = 16µVRMS\nCOUT = 22µF\nBWRMSNOISE [10Hz, 100kHz]\n0.010.1110\n10 100 1k 10k 100k 1M\nFrequency (Hz)Noise (µV/Hz)VOUT = −1.171V, V NOISE = 16.48µVRMS\nVOUT = −5V, V NOISE = 37µVRMS\nIOUT = 1A\nCOUT = 22µF\nCNRSS = 10nF\nBWRMSNOISE [10Hz, 100kHz]\n0.010.1110\n10 100 1k 10k 100k 1M\nFrequency (Hz)Noise (µV/Hz)IOUT = 1mA, V NOISE = 16.26µVRMS\nIOUT = 1A, V NOISE = 16.48µVRMS\nCOUT = 22µF\nCNRSS = 10nF\nBWRMSNOISE [10Hz, 100kHz]\n0102030405060708090100110\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)VDO = 1V\nVDO = 750mV\nVDO = 500mVVDO = 350mV\nPSRR in Dropout\nIOUT = 1A\nCNR = 10nF\nCOUT = 22µF\nG001 \nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\nTypical Characteristics (continued)\nAt–40°C≤TJ≤125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=22μF,COUT\n=22μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted.\nFigure 20.Output Spectral Noise Density vsOutput Current Figure 19.Power-Supply Rejection Ratio vsVDO\nFigure 21.Output Spectral Noise Density vsCNR/SS Figure 22.Output Spectral Noise Density vsVOUT(nom)\nFigure 23.Load Transient Figure 24.Load Transient\n10 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nV (10 V/div)IN\nV (OUT5 V/div)\nTime (20 ms/div)C = 10 nFSS\nV (1O00 mV/div)\nTime (500 s/div) /c109V = 16 V to 26 V\nV = 15 V\nI = 500 mAI\nO\nO/c45 /c45\n/c45\nV (10 V/div)I\nV (1O00 mV/div)\nTime (500 s/div) /c109V = 26 V to 16 V\nV = 15 V\nI = 500 mAI\nO\nO/c45 /c45\n/c45\nV (10 V/div)I\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\nTypical Characteristics (continued)\nAt–40°C≤TJ≤125°C,|VIN|=|VOUT(nom) |+1Vor|VIN|=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=22μF,COUT\n=22μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted.\nFigure 25.Line Transient Figure 26.Line Transient\nFigure 27.Capacitor-Programmable Soft-Start\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS7A33\nError\nAmpControl\nLogic\nThermal\nShutdown\nCurrent\nLimitBandgapFB\nOUTGND\nINEN\nNR/SS\nPass\nDevice\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS7A33 belongs toafamily ofnew-generation linear regulators that useaninnovative bipolar process to\nachieve ultralow-noise and very high PSRR levels atawide input voltage and current range. These features,\ncombined with theexternal heatsink-capable, high thermal performance TO-220 package, make thisdevice ideal\nforhigh-performance analog applications.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Internal Current Limit\nThe fixed internal current limit oftheTPS7A33xx family helps protect theregulator during fault conditions. The\nmaximum amount ofcurrent thedevice can source isthecurrent limit (1.9 A,typical), and itislargely\nindependent ofoutput voltage. Forreliable operation, donotoperate thedevice incurrent limit forextended\nperiods oftime.\n12 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nTime (ms)Output Voltage (V)\n0 20 40 60 80 100 120 140 160 180 200-16-14-12-10-8-6-4-202\nD001 D001CNR/SS = 0nF\nCNR/SS = 10nF\nCNR/SS = 100nF\nt (ms) = 1.2 C (nF)NR SS /c180\nTime□(20ms/div)VINVENVOUT\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\nFeature Description (continued)\n7.3.2 Enable PinOperation\nThe TPS7A33 provides adual-polarity enable pin(EN) that turns ontheregulator when |VEN|>2V,whether the\nvoltage ispositive ornegative, asshown inFigure 28.\nThis functionality allows fordifferent system power management topologies; forexample:\n•Connecting theENpindirectly toanegative voltage, such asVIN,or\n•Connecting theENpindirectly toapositive voltage, such astheoutput ofdigital logic circuitry.\nFigure 28.Enable PinPositive andNegative Threshold\n7.3.3 Programmable Soft-Start\nThe NRcapacitor also acts asasoft-start capacitor toslow down therise time oftheoutput. The output rise\ntime, when using anNRcapacitor, isgoverned byEquation 1.\n(1)\nInEquation 1,tSSisthesoft-start time inmilliseconds, andCNR/SS isthecapacitance attheNRpininnanofarads.\nFigure 29shows thestart-up voltage waveforms versus CNR/SS .\nFigure 29.Start-Up vsCNR/SS\n7.3.4 Thermal Protection\nThermal protection disables theoutput when thejunction temperature rises toapproximately 170°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 150°C,theoutput circuitry isenabled.\nDepending onpower dissipation, thermal resistance, andambient temperature, thethermal protection circuit may\ncycle onand off.This cycling limits thedissipation oftheregulator, protecting itfrom damage asaresult of\noverheating.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS7A33\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\nFeature Description (continued)\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheat sink. Forreliable operation, junction temperature should belimited toamaximum of125°C.Toestimate the\nmargin ofsafety inacomplete design (including heat sink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads andsignal conditions. Forgood reliability, thermal protection should\ntrigger atleast 35°Cabove themaximum expected ambient condition ofyour particular application. This\nconfiguration produces aworst-case junction temperature of125°Catthehighest expected ambient temperature\nandworst-case load.\nThe internal protection circuitry oftheTPS7A33 hasbeen designed toprotect against overload conditions. Itwas\nnotintended toreplace proper heatsinking. Continuously running theTPS7A33 intothermal shutdown degrades\ndevice reliability.\n7.4 Device Functional Modes\n7.4.1 Normal Operation\nThe device regulates tothenominal output voltage under thefollowing conditions:\n•The input voltage haspreviously exceeded theUVLO rising voltage and hasnotdecreased below theUVLO\nfalling threshold.\n•The input voltage isgreater than thenominal output voltage added tothedropout voltage.\n•|VEN|>|V(HI)|\n•The output current isless than thecurrent limit.\n•The device junction temperature isless than themaximum specified junction temperature.\n7.4.2 Dropout Operation\nIftheinput voltage magnitude islower than thenominal output voltage magnitude plus thespecified dropout\nvoltage magnitude, butallother conditions aremetfornormal operation, thedevice operates indropout mode. In\nthis condition, theoutput voltage magnitude isthesame astheinput voltage magnitude minus thedropout\nvoltage magnitude. The transient performance ofthedevice issignificantly degraded because thepass device\n(asabipolar junction transistor, orBJT) isinsaturation andnolonger controls thecurrent through theLDO. Line\norload transients indropout canresult inlarge output voltage deviations.\n7.4.3 Disabled\nThe device isdisabled under thefollowing conditions:\n•|VEN|<|V(HI)|\n•The device junction temperature isgreater than thethermal shutdown temperature.\nTable 1shows theconditions thatlead tothedifferent modes ofoperation.\nTable 1.Device Functional Mode Comparison\nPARAMETER\nOPERATING MODE\nVIN VEN IOUT TJ\nNormal mode |VIN|>{|VOUT(nom) |+|VDO|,|VIN(min) |} |VEN|>|V(HI)| IOUT<ICL TJ<125°C\nDropout mode |VIN(min) |<|VIN|<|VOUT(nom) |+|VDO| |VEN|>|V(HI)| — TJ<125°C\nDisabled mode— |VEN|<|V(HI)| — TJ>165°C(any true condition disables thedevice)\n14 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nVOUT\nVREF/c451 R = R1 2 ,   where|V |REF(max)\nR2/c625 A/c109\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Adjustable Operation\nThe TPS7A3301 hasanoutput voltage range of–VREFto–33V.The nominal output voltage ofthedevice isset\nbytwoexternal resistors, asshown inFigure 32.\nR1and R2can becalculated forany output voltage range using Equation 2.Toensure stability under no-load\nconditions atVOUT>VREF,thisresistive network must provide acurrent equal toorgreater than 5μA.\n(2)\nIfgreater voltage accuracy isrequired, consider theoutput voltage offset contributions because ofthefeedback\npincurrent anduse0.1%-tolerance resistors.\nTable 2shows theresistor combinations toachieve afew ofthemost common rails using commercially\navailable, 0.1%-tolerance resistors tomaximize nominal voltage accuracy while adhering totheformula shown in\nEquation 2.\nTable 2.Suggested Resistors ForCommon Voltage Rails\nVOUT(V) R1 R2(kΩ) VOUT/(R1+R2)(µA) NOMINAL ACCURACY\n–1.171 0Ω ∞ 0 ±1.5%\n–1.8 76.8 kΩ 143 8.18 ±(1.5% +0.08%)\n–3.3 200kΩ 110 10.64 ±(1.5% +0.13%)\n–5 332kΩ 102 11.48 ±(1.5% +0.5%)\n–10 1.62 MΩ 215 5.44 ±(1.5% +0.23%)\n–12 1.5MΩ 162 7.22 ±(1.5% +0.29%)\n–15 1.24 MΩ 105 11.15 ±(1.5% +0.18%)\n–18 3.09 MΩ 215 5.44 ±(1.5% +0.19%)\n–24 1.15 MΩ 59 19.84 ±(1.5% +0.21%)\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS7A33\nTime (1 ms/div)EN, 2V/div\nVOUT, 5V/div\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\n8.1.2 Capacitor Recommendations\nLow equivalent series resistance (ESR) capacitors should beused fortheinput, output, noise reduction, and\nbypass capacitors. Ceramic capacitors with X7R and X5R dielectrics arepreferred. These dielectrics offer more\nstable characteristics. Ceramic X7R capacitors offer improved overtemperature performance, while ceramic X5R\ncapacitors arethemost cost-effective andareavailable inhigher values.\nNOTE\nHigh-ESR capacitors may degrade PSRR andaffect stability.\n8.1.3 Input andOutput Capacitor Requirements\nThe TPS7A33 family ofnegative, high-voltage linear regulators achieve stability with aminimum input andoutput\ncapacitance of10μF;however, TIhighly recommends using a47-μFcapacitor tomaximize ACperformance.\n8.1.4 Noise Reduction andFeed-Forward Capacitor Requirements\nAlthough thenoise-reduction (CNR/SS )and feed-forward (CFF)capacitors arenotneeded toachieve stability, TI\nhighly recommends using a10-nF feed-forward capacitor anda1-μFnoise-reduction capacitor tominimize noise\nandmaximize ACperformance.\nThe feed-forward capacitor canalso provide asoft-start effect, asdetailed intheapplication note, Pros andCons\nofUsing aFeed-Forward Capacitor with aLow Dropout Regulator ,SBVA042 (available fordownload from theTI\nwebsite). Figure 30shows device start-up with noCNR/SS ,CFF=10nF,VIN=–16V,andVOUT=–15V.\nFigure 30.Start-up With aFeed-Forward Capacitor\n8.1.5 Post DC-DC Converter Filtering\nMost ofthetime, thevoltage rails available inasystem donotmatch thevoltage specifications demanded by\noneormore ofitscircuits; these rails must bestepped upordown, depending onspecific voltage requirements.\nDC-DC converters arethepreferred solution tostepping upordown avoltage railwhen current consumption is\nnotnegligible. These devices offer high efficiency with minimum heat generation, butthey have one primary\ndisadvantage: they introduce ahigh-frequency component, and theassociated harmonics, ontopoftheDC\noutput signal.\nIfnotfiltered properly, this high-frequency component degrades analog circuitry performance, and reduces\noverall system accuracy andprecision.\nThe TPS7A33 offers awide-bandwidth, very-high power-supply rejection ratio (PSRR). This specification makes\nitideal forpost DC-DC converter filtering, asshown inFigure 31.TIhighly recommends using themaximum\nperformance schematic shown inFigure 32.Also, verify that thefundamental frequency (and itsfirstharmonic, if\npossible) iswithin thebandwidth oftheregulator PSRR, shown inFigure 16.\n16 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nTPS7A47\n+LDOIN +18 V OUT\nEN GND\n/c4518 V\nTPS7A33\n/c45LDOIN OUT\nEN GND\nEVM+15 V\n/c4515 V\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\nFigure 31.Post DC-DC Converter Regulation toHigh-Performance Analog Circuitry\n8.1.6 Audio Applications\nAudio applications areextremely sensitive toanydistortion and noise intheaudio band from 20Hzto20kHz.\nThis stringent requirement demands clean voltage rails topower critical high-performance audio systems.\nThe very high power-supply rejection ratio (>60dB)and lownoise attheaudio band oftheTPS7A33 maximize\nperformance foraudio applications; seeFigure 16.\n8.1.7 Maximum ACPerformance\nTomaximize noise and PSRR performance, TIrecommends including 47-μForhigher input and output\ncapacitors, 100-nF noise-reduction capacitors, and 10-nF feed-forward capacitors, asshown inFigure 32.The\nsolution shown delivers minimum noise levels of16μVRMSand power-supply rejection levels above 55dBfrom\n10Hzto1MHz; seeFigure 19.\n8.1.8 Power-Supply Rejection\nThe 10-nF noise-reduction capacitor greatly improves TPS7A33 power-supply rejection, achieving upto10dBof\nadditional power-supply rejection forfrequencies between 140Hzand500kHz.\nAdditionally, ACperformance canbemaximized byadding a10-nF feed-forward capacitor (CFF)from theFBpin\ntotheOUT pin. This capacitor greatly improves power-supply rejection atlower frequencies, fortheband from\n100Hzto100kHz; seeFigure 15.\nThe high power-supply rejection oftheTPS7A33 makes itagood choice forpowering high-performance analog\ncircuitry.\n8.1.9 Output Noise\nThe TPS7A33 provides lowoutput noise when anoise-reduction capacitor (CNR/SS )isused.\nThe noise-reduction capacitor serves asafilter fortheinternal reference. Byusing a10-nF noise reduction\ncapacitor, theoutput noise isreduced byalmost 80% (from 80μVRMSto17μVRMS);seeFigure 21.\nThe TPS7A33 lowoutput voltage noise makes itanideal solution forpowering noise-sensitive circuitry.\n8.1.10 Transient Response\nAswith anyregulator, increasing thesize oftheoutput capacitor reduces overshoot and undershoot magnitude,\nbutincreases duration ofthetransient response.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS7A33\nWhere:VOUT\nR + R1 2/c1795 A, and/c109\nVOUT\nVREF/c451 R = R1 2TPS7A3301OUT\nFB\nGNDC\n10 FIN\n/c109\nC\n1 FNR/SS\n/c109R1\n1.24 M /c87\nR2\n105 k /c87C\n10 nFFF(1)\nC\n47 FOUT\n/c109IN\nEN\nNR/SSVIN V = 15 V /c45OUT\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\n8.1.11 Power forPrecision Analog\nOne oftheprimary TPS7A33 applications istoprovide ultralow-noise voltage rails tohigh-performance analog\ncircuitry inorder tomaximize system accuracy andprecision.\nThe TPS7A33 family ofnegative, high-voltage linear regulators provides ultralow noise, positive and negative\nvoltage rails tohigh-performance analog circuitry such asoperational amplifiers, ADCs, DACs, and audio\namplifiers.\nBecause oftheultralow noise levels athigh voltages, analog circuitry with high-voltage input supplies can be\nused. This characteristic allows forhigh-performance analog solutions tooptimize thevoltage range, thus\nmaximizing system accuracy.\n8.2 Typical Application\nA. Refer toapplication report Pros and Cons ofUsing aFeed-forward Capacitor with aLow-Dropout Regulator ,\nSBVA042 .\nFigure 32.Adjustable Operation forMaximum ACPerformance\n8.2.1 Design Requirements\nThe design goals forthisexample areVIN=–16V,VOUT=–15V,and IOUT=1Amaximum. The design must\noptimize transient response, andtheinput supply comes from asupply onthesame printed-circuit board (PCB).\n8.2.2 Detailed Design Procedure\nThe design space consists ofCIN,COUT,CSS/NR ,R1,R2,andthecircuit shown inFigure 32.\nThe firststep when designing with alinear regulator istoexamine themaximum load current along with theinput\nand output voltage requirements todetermine ifthedevice thermal and dropout voltage requirements can be\nmet. At1A,theinput dropout voltage oftheTPS7A33xx family isamaximum of800 mVovertemperature; thus,\nthedropout headroom issufficient foroperation over both input and output voltage accuracy. Keep inmind that\noperating anLDO close tothedropout limit reduces ACperformance, buthasthebenefit ofreducing thepower\ndissipation across theLDO.\nThe maximum power dissipated inthelinear regulator isthemaximum voltage drop across thepass element\nfrom theinput totheoutput multiplied bythemaximum load current. Inthisexample, themaximum voltage drop\nacross inthepass element is(–16V)–(–15V),giving usaVDROP =1V.The power dissipated inthepass\nelement iscalculated bytaking thisvoltage drop multiplied bythemaximum load current. Forthisexample, the\nmaximum power dissipated inthelinear regulator isapproximately 1W,and does notinclude thepower\nconsumed bytheVBIASrail.\nOnce thepower dissipated inthelinear regulator isknown, thecorresponding junction temperature risecanbe\ncalculated. Tocalculate thejunction temperature riseabove ambient, thepower dissipated must bemultiplied by\nthejunction-to-ambient thermal resistance. Forthermal resistance information, refer toThermal Information and\nThermal Performance and Heat Sink Selection .For this example, using theRGW package, themaximum\njunction temperature rise iscalculated tobe17.2°C.The maximum junction temperature rise iscalculated by\nadding junction temperature risetothemaximum ambient temperature, which is85°C.Inthisexample, then, the\nmaximum junction temperature is102.2 °C.The maximum junction temperate must beless than 125°Cfor\nreliable operation. Additional ground planes, added thermal vias, and airflow allcombine tolower themaximum\njunction temperature.\nToensure anaccurate output voltage, R1and R2must also befound, and thecurrent through these resistors\nmust begreater than 5µAtoensure that theleakage into thedevice does notaffect theaccuracy. Using 1%\nresistors, andsetting R1to1MΩtominimize thecurrent leakage while continuing tohold itabove 5µA,then use\nEquation 3tocalculate theproper value forR2andthedivider current.\n18 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nV (100 mV/div)O\nI (O500 mA/div)\nTime (100 s/div) /c109I = 1 mA to 500 mA\nV = 16 V\nV = 15 VO\nI\nO/c45\n/c45\nV (100 mV/div)O\nI (O500 mA/div)\nTime (100 s/div) /c109I = 500 mA to 1 mA\nV = 16 V\nV = 15 VO\nI\nO/c45\n/c45\nFrequency (Hz)PSRR (dB)\n1E+1 1E+2 1E+3 1E+4 1E+5 1E+6 1E+7020406080\nCNR/SS = 1/c50F\nCNR/SS = 100nF\nFrequency (Hz)Noise (/c50V//c97(Hz))\n1E+1 1E+2 1E+3 1E+4 1E+5 1E+6 1E+70.0050.010.020.030.050.10.20.30.512\nCNR/SS = 1/c50F, VNOISE = 17.6/c50VRMS\nCNR/SS = 100nF, V NOISE = 17.6/c50VRMS\nR2 =(R1 V )\nV VREF\nO REF/c45/c183= 85 k and  I = /c87DIVIDER = 13.8 A /c109V\nR1 + R2O\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\nTypical Application (continued)\n(3)\nForCIN,assume that the–16Vsupply hassome inductance, and isplaced several inches away from thePCB.\nForthis case, select a10-µFceramic input capacitor toensure that theinput inductance isnegligible tothe\nregulator control loop while also keeping thephysical size andcost ofthecapacitor lowbecause itisastandard-\nvalue capacitor. COUTissetat20µFforACperformance, CFFissetat10nF,and CNRissetat100 nFfor\noptimal noise performance andtominimize thesize oftheexternal capacitor.\n8.2.3 Application Curves\nFigure 33andFigure 34show typical application performance forPSRR andspectral noise density, respectively,\nversus CNR/SS with CFF.\nVIN=–16V,VOUT=–15V,IOUT=1A,CFF=10nF, VIN=–16V,VOUT=–15V,IOUT=1A,CFF=10nF,\nCOUT=2×10µF COUT=2×µF\nFigure 33.Power-Supply Rejection Ratio vsCNR/SS With Figure 34.Output Spectral Noise Density vsCNR/SS With\nCFF CFF\nFigure 35.Load Transient Figure 36.Load Transient\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS7A33\nV (10 V/div)IN\nV (OUT5 V/div)\nTime (20 ms/div)C = 10 nFSS\nV (1O00 mV/div)\nTime (500 s/div) /c109V = 16 V to 26 V\nV = 15 V\nI = 500 mAI\nO\nO/c45 /c45\n/c45\nV (10 V/div)I\nV (1O00 mV/div)\nTime (500 s/div) /c109V = 26 V to 16 V\nV = 15 V\nI = 500 mAI\nO\nO/c45 /c45\n/c45\nV (10 V/div)I\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\nTypical Application (continued)\nFigure 37.Line Transient Figure 38.Line Transient\nFigure 39.Capacitor-Programmable Soft-Start\n8.3 Do\'sandDon’ts\nPlace atleast one lowESR 10-µFcapacitor asclose aspossible toboth theINand OUT terminals ofthe\nregulator totheGND pin.\nProvide adequate thermal paths away from thedevice.\nDonotplace theinput oroutput capacitor more than 10mmaway from theregulator.\nDonotexceed theabsolute maximum ratings.\nDonotfloat theENpin.\nDonotresistively orinductively load theNR/SS pin.\n20 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\n9Power Supply Recommendations\nThe input supply fortheLDO must bewithin itsrecommended operating conditions, from –35Vto–3V.The\ninput voltage must provide adequate headroom forthedevice tohave aregulated output. Iftheinput supply is\nnoisy, additional input capacitors with lowESR canhelp improve theoutput noise performance.\n10Layout\nLayout isacritical part ofgood power-supply design. Several signal paths thatconduct fast-changing currents or\nvoltages can interact with stray inductance orparasitic capacitance togenerate noise ordegrade thepower-\nsupply performance. Tohelp eliminate these problems, theINpinshould bebypassed toground with alowESR\nceramic bypass capacitor with aX5R orX7R dielectric.\n10.1 Layout Guidelines\n10.1.1 Improve PSRR andNoise Performance\nToimprove ACperformance such asPSRR, output noise, andtransient response, TIrecommends designing the\nboard with separate planes forIN,OUT, and GND. The INand OUT planes should beisolated from each other\nbyaGND plane section. Inaddition, theground connection fortheoutput capacitor should connect directly tothe\nGND pinofthedevice.\nEquivalent series inductance (ESL) and equivalent series resistance (ESR) must beminimized inorder to\nmaximize performance and ensure stability. Every capacitor (CIN,COUT,CNR/SS ,CFF)must beplaced asclose as\npossible tothedevice andonthesame side ofthePCB astheregulator itself.\nDonotplace anyofthecapacitors ontheopposite side ofthePCB from where theregulator isinstalled. The use\nofvias and long traces isstrongly discouraged because they may impact system performance negatively and\neven cause instability.\n10.2 Layout Example\nItmay bepossible toobtain acceptable performance with alternative PCB layouts; however, thelayout shown in\nFigure 41and theschematic shown inFigure 42have been shown toproduce good results and aremeant asa\nguideline.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS7A33\n2\n1517201 5\n11106\n983\n184\n7 19\n121316OUT\nNC\nNCNCOUTNCSNS/\nFBNCNC\nINNC\nGND\nNCNC\nNC\nINNRENNCNCThermal Pad\nCINCNRR1 R2\nInput GND Plane and Thermal Relief\nOutput GND PlaneOutput Power Plane\nInput Power Plane\nScale is 8:1\nThis figure shows a 1x1 layout; expand to 3x3 or at least 2 x2.CFFSense Line\n14\nCOUT\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\nFigure 40.TPS7A33 5-mm ×5-mm QFN-20 Layout Guideline\n22 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\nFigure 41.TPS7A33 TO-220 EVM PCB Layout Example: Top Layer\nFigure 42.TPS7A33 TO-220 EVM PCB Layout Example: Bottom Layer\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS7A33\nP =□(V V )□I /c45D IN OUT OUT\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\nFigure 43.Schematic forTPS7A33 TO-220 EVM PCB Layout Example\n10.3 Thermal Performance andHeat Sink Selection\nThe primary TPS7A33 application istoprovide ultralow-noise voltage rails tohigh-performance analog circuitry in\norder tomaximize system accuracy and precision. The high-current and high-voltage characteristics ofthis\nregulator means that, often enough, high power (heat) isdissipated from thedevice itself. This heat, ifdissipated\ninto thePCB (asisthecase with SMT packages), creates atemperature gradient inthesurrounding area that\ncauses nearby components toreact tothistemperature change (drift). Inhigh-performance systems, such drift\nmay degrade overall system accuracy andprecision.\nCompared tosurface-mount packages, theTO-220 (KC) package allows foranexternal heat sink tobeused to\nmaximize thermal performance andkeep heat from dissipating intothePCB.\nThe heat generated bythedevice isaresult ofthepower dissipation, which depends oninput voltage and load\nconditions. Power dissipation (PD)canbeapproximated bycalculating theproduct oftheoutput current times the\nvoltage drop across theoutput pass element, asshown inEquation 4:\n(4)\nHeat flows from thedevice totheambient airthrough many paths, each ofwhich represents resistance tothe\nheat flow; thiseffect iscalled thermal resistance.\nThe total thermal resistance ofasystem isdefined by:θJA=(TJ–TA)/PD;where:θJAisthethermal resistance (in\n°C/W), TJistheallowable juntion temperature ofthedevice (in°C),TAisthemaximum temperature ofthe\nambient cooling air(in°C),andPDistheamount ofpower (heat) dissipated bythedevice (inW).\nWhenever aheat sink isinstalled, thetotal thermal resistance (θJA)isthesum ofalltheindividual resistances\nfrom thedevice, going through itscase and heatsink totheambient cooling air(θJA=θJC+θCS+θSA).\nRealistically, only tworesistances canbecontrolled: θCSandθSA.Therefore, foradevice with aknownθJC,θCS\nandθSAbecome themain design variables inselecting aheat sink.\nThe thermal interface between thecase and theheat sink (θCS)iscontrolled byselecting thecorrect heat-\nconducting material. Once theθCSisselected, therequired thermal resistance from theheat sink toambient is\ncalculated bythefollowing equation: θSA=[(TJ–TA)/PD]–[θJC+θCS].This information allows themost\nappropriate heat sink tobeselected foranyparticular application.\n24 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nTPS7A33\nwww.ti.com SBVS169D –DECEMBER 2011 –REVISED APRIL 2015\n10.4 Package Mounting\nThe TO-220 (KC) 7-lead, straight-formed package lead spacing poses achallenge when creating asuitable PCB\nfootprint without bending theleads. Component forming pliers canbeused tomanually bend thepackage leads\nintoa7-lead stagger pattern with increased lead spacing thatcanbemore easily used.\nThe TPS7A33 evaluation board layout can beused asaguideline onsuitable PCB footprints, available at\nwww.ti.com .Refer totheTPS7A3301EVM-061 user\'sguide formore information.\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theTPS7A33.\nThe TPS7A3301EVM-061 evaluation module (and related user\'sguide )can berequested attheTIwebsite\nthrough theproduct folders orpurchased directly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits and systems. ASPICE model fortheTPS7A33 isavailable through theproduct folders under the\nTools &Software tab.\n11.1.2 Device Nomenclature\nTable 3.Device Nomenclature(1)\nPRODUCT VOUT\nYYY isthepackage designator.TPS7A3301 YYYZZisthetape andreelquantity (R=3000, T=250).\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orseetheTI\nwebsite atwww.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing (available fordownload atwww.ti.com ):\n•Pros andCons ofUsing aFeed-Forward Capacitor with aLow Dropout Regulator ,SBVA042\n•TPS7A3301EVM-061 Evaluation Module User\'s Guide ,SLVU602\n11.3 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS7A33\nTPS7A33\nSBVS169D –DECEMBER 2011 –REVISED APRIL 2015 www.ti.com\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n26 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A33\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS7A3301RGWR ACTIVE VQFN RGW 203000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PXQQ\nTPS7A3301RGWT ACTIVE VQFN RGW 20250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PXQQ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS7A3301RGWR VQFN RGW 203000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS7A3301RGWT VQFN RGW 20250 180.0 12.4 5.35.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 18-Aug-2014\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS7A3301RGWR VQFN RGW 203000 367.0 367.0 35.0\nTPS7A3301RGWT VQFN RGW 20250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 18-Aug-2014\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGW 20\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.65 mm pitch\n4227157/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height\nPLASTIC QUAD FLATPACK-NO LEADRGW0020A\nC\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMMPIN 1 INDEX AREA5.1\n4.9\n5.1\n4.9\n1 MAX\n0.05\n0.00SEATING PLANE\n(0.1) TYP   3.15±0.1\n2X\n2.616X 0.65\n20X 0.65\n0.4520X 0.36\n0.262X 2.6\nPIN1 ID\n(OPTIONAL)15\n1511\n216 10\n16 20\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271  (www.ti.com/lit/slua271) .\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\n          on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height RGW0020A\nPLASTIC QUAD FLATPACK-NO LEAD\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE: 15X\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENINGSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKEXPOSED METALEXPOSED METAL\nSOLDER MASK DETAILS(   3.15)\n(2.6)(4.65)\n(2.6)16X (0.65)\n(4.65)\n20X (0.75)20X (0.31)\n(Ø0.2) VIA\n TYP(R0.05) TYP(1.325)\n(1.325)1\n5\n6 10111516 20\n21\nNOTES: (continued)\n6.  Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height RGW0020A\nPLASTIC QUAD FLATPACK-NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n75% PRINTED COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM4X (   1.37)\n(2.6)(4.65)\n(2.6)16X (0.65)\n(4.65)\n20X (0.75)20X (0.31)(R0.05) TYP2X (0.785)2X (0.785)\n1\n5\n6 10111516 20\n21\nMETAL\nTYP\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICA\nTION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety\n, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for\n, and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale  or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS7A3301RGWT

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: -3V to -36V
  - Adjustable Output Voltage Range: -1.18V to -33V
- **Current Ratings:**
  - Maximum Output Current: 1A
- **Power Consumption:**
  - Ground Current: 210 µA (typical at no load)
  - Shutdown Current: 1 µA (max)
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
- **Package Type:**
  - Available in TO-220 and VQFN (20-pin) packages
- **Special Features:**
  - Ultralow noise: 16 µVRMS (10Hz to 100kHz)
  - High Power Supply Rejection Ratio (PSRR): 72 dB (at 10kHz)
  - Built-in current limit and thermal shutdown protection
  - Enable pin for customizable power management
- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The TPS7A3301RGWT is a high-performance, ultralow-noise negative voltage linear regulator designed for high-accuracy and high-precision applications. It is capable of sourcing up to 1A of current while maintaining a low output noise level, making it ideal for sensitive analog circuits. The device features an adjustable output voltage range and includes built-in protections such as current limiting and thermal shutdown to ensure safe operation.

#### Typical Applications:
- **Power Management:** The TPS7A33 series is suitable for providing stable voltage rails for operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other high-performance analog circuitry.
- **Post DC-DC Converter Regulation:** It can be used to filter out output voltage ripple from DC-DC converters, ensuring clean voltage supply for sensitive applications.
- **Audio Applications:** The low noise characteristics make it ideal for powering audio systems where signal integrity is critical.
- **Medical and Industrial Instrumentation:** Its high precision and reliability make it suitable for medical devices and industrial measurement equipment.
- **Telecom Infrastructure:** The device can be used in base stations and other telecom applications requiring stable negative voltage supplies.

This summary provides a comprehensive overview of the TPS7A3301RGWT, highlighting its key specifications, functionality, and typical use cases in electronic designs.