INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab1/Lab1.srcs/sources_1/new/poartaAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poartaAND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab1/Lab1.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
