.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* miso */
.set miso__0__MASK, 0x08
.set miso__0__PC, CYREG_PRT1_PC3
.set miso__0__PORT, 1
.set miso__0__SHIFT, 3
.set miso__AG, CYREG_PRT1_AG
.set miso__AMUX, CYREG_PRT1_AMUX
.set miso__BIE, CYREG_PRT1_BIE
.set miso__BIT_MASK, CYREG_PRT1_BIT_MASK
.set miso__BYP, CYREG_PRT1_BYP
.set miso__CTL, CYREG_PRT1_CTL
.set miso__DM0, CYREG_PRT1_DM0
.set miso__DM1, CYREG_PRT1_DM1
.set miso__DM2, CYREG_PRT1_DM2
.set miso__DR, CYREG_PRT1_DR
.set miso__INP_DIS, CYREG_PRT1_INP_DIS
.set miso__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT1_LCD_EN
.set miso__MASK, 0x08
.set miso__PORT, 1
.set miso__PRT, CYREG_PRT1_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set miso__PS, CYREG_PRT1_PS
.set miso__SHIFT, 3
.set miso__SLW, CYREG_PRT1_SLW

/* mosi */
.set mosi__0__MASK, 0x10
.set mosi__0__PC, CYREG_PRT1_PC4
.set mosi__0__PORT, 1
.set mosi__0__SHIFT, 4
.set mosi__AG, CYREG_PRT1_AG
.set mosi__AMUX, CYREG_PRT1_AMUX
.set mosi__BIE, CYREG_PRT1_BIE
.set mosi__BIT_MASK, CYREG_PRT1_BIT_MASK
.set mosi__BYP, CYREG_PRT1_BYP
.set mosi__CTL, CYREG_PRT1_CTL
.set mosi__DM0, CYREG_PRT1_DM0
.set mosi__DM1, CYREG_PRT1_DM1
.set mosi__DM2, CYREG_PRT1_DM2
.set mosi__DR, CYREG_PRT1_DR
.set mosi__INP_DIS, CYREG_PRT1_INP_DIS
.set mosi__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT1_LCD_EN
.set mosi__MASK, 0x10
.set mosi__PORT, 1
.set mosi__PRT, CYREG_PRT1_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set mosi__PS, CYREG_PRT1_PS
.set mosi__SHIFT, 4
.set mosi__SLW, CYREG_PRT1_SLW

/* sclk */
.set sclk__0__MASK, 0x02
.set sclk__0__PC, CYREG_PRT1_PC1
.set sclk__0__PORT, 1
.set sclk__0__SHIFT, 1
.set sclk__AG, CYREG_PRT1_AG
.set sclk__AMUX, CYREG_PRT1_AMUX
.set sclk__BIE, CYREG_PRT1_BIE
.set sclk__BIT_MASK, CYREG_PRT1_BIT_MASK
.set sclk__BYP, CYREG_PRT1_BYP
.set sclk__CTL, CYREG_PRT1_CTL
.set sclk__DM0, CYREG_PRT1_DM0
.set sclk__DM1, CYREG_PRT1_DM1
.set sclk__DM2, CYREG_PRT1_DM2
.set sclk__DR, CYREG_PRT1_DR
.set sclk__INP_DIS, CYREG_PRT1_INP_DIS
.set sclk__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT1_LCD_EN
.set sclk__MASK, 0x02
.set sclk__PORT, 1
.set sclk__PRT, CYREG_PRT1_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set sclk__PS, CYREG_PRT1_PS
.set sclk__SHIFT, 1
.set sclk__SLW, CYREG_PRT1_SLW

/* I2C_1_I2C_FF */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_1_2_clk */
.set PWM_1_2_clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set PWM_1_2_clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set PWM_1_2_clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set PWM_1_2_clk__CFG2_SRC_SEL_MASK, 0x07
.set PWM_1_2_clk__INDEX, 0x00
.set PWM_1_2_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_1_2_clk__PM_ACT_MSK, 0x01
.set PWM_1_2_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_1_2_clk__PM_STBY_MSK, 0x01

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_2_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* PWM_3_4_clk */
.set PWM_3_4_clk__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set PWM_3_4_clk__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set PWM_3_4_clk__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set PWM_3_4_clk__CFG2_SRC_SEL_MASK, 0x07
.set PWM_3_4_clk__INDEX, 0x04
.set PWM_3_4_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_3_4_clk__PM_ACT_MSK, 0x10
.set PWM_3_4_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_3_4_clk__PM_STBY_MSK, 0x10

/* PWM_3_PWMUDB */
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_3_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_3_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_3_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_3_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_3_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_3_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_3_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_3_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* PWM_4_PWMUDB */
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_4_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set PWM_4_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_4_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_4_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_4_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_4_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_4_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_4_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_4_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* PWM_5_6_clk */
.set PWM_5_6_clk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set PWM_5_6_clk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set PWM_5_6_clk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set PWM_5_6_clk__CFG2_SRC_SEL_MASK, 0x07
.set PWM_5_6_clk__INDEX, 0x03
.set PWM_5_6_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_5_6_clk__PM_ACT_MSK, 0x08
.set PWM_5_6_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_5_6_clk__PM_STBY_MSK, 0x08

/* PWM_5_PWMUDB */
.set PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_5_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWM_5_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_5_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set PWM_5_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_5_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_5_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_5_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_5_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_5_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_5_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_5_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1

/* PWM_6_PWMUDB */
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_6_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_6_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_6_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_6_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_6_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_6_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_6_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_6_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_6_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_6_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_6_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWM_6_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set PWM_6_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_6_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* PWM_7_8_clk */
.set PWM_7_8_clk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set PWM_7_8_clk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set PWM_7_8_clk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set PWM_7_8_clk__CFG2_SRC_SEL_MASK, 0x07
.set PWM_7_8_clk__INDEX, 0x01
.set PWM_7_8_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set PWM_7_8_clk__PM_ACT_MSK, 0x02
.set PWM_7_8_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set PWM_7_8_clk__PM_STBY_MSK, 0x02

/* PWM_7_PWMUDB */
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_7_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set PWM_7_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_7_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set PWM_7_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_7_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_7_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_7_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_7_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_7_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_7_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_7_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1

/* PWM_8_PWMUDB */
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_8_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_8_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_8_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set PWM_8_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_8_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_8_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_8_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_8_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_8_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_8_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_8_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set PWM_8_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* SCL_1 */
.set SCL_1__0__MASK, 0x80
.set SCL_1__0__PC, CYREG_PRT1_PC7
.set SCL_1__0__PORT, 1
.set SCL_1__0__SHIFT, 7
.set SCL_1__AG, CYREG_PRT1_AG
.set SCL_1__AMUX, CYREG_PRT1_AMUX
.set SCL_1__BIE, CYREG_PRT1_BIE
.set SCL_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SCL_1__BYP, CYREG_PRT1_BYP
.set SCL_1__CTL, CYREG_PRT1_CTL
.set SCL_1__DM0, CYREG_PRT1_DM0
.set SCL_1__DM1, CYREG_PRT1_DM1
.set SCL_1__DM2, CYREG_PRT1_DM2
.set SCL_1__DR, CYREG_PRT1_DR
.set SCL_1__INP_DIS, CYREG_PRT1_INP_DIS
.set SCL_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT1_LCD_EN
.set SCL_1__MASK, 0x80
.set SCL_1__PORT, 1
.set SCL_1__PRT, CYREG_PRT1_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SCL_1__PS, CYREG_PRT1_PS
.set SCL_1__SHIFT, 7
.set SCL_1__SLW, CYREG_PRT1_SLW

/* SDA_1 */
.set SDA_1__0__MASK, 0x40
.set SDA_1__0__PC, CYREG_PRT1_PC6
.set SDA_1__0__PORT, 1
.set SDA_1__0__SHIFT, 6
.set SDA_1__AG, CYREG_PRT1_AG
.set SDA_1__AMUX, CYREG_PRT1_AMUX
.set SDA_1__BIE, CYREG_PRT1_BIE
.set SDA_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SDA_1__BYP, CYREG_PRT1_BYP
.set SDA_1__CTL, CYREG_PRT1_CTL
.set SDA_1__DM0, CYREG_PRT1_DM0
.set SDA_1__DM1, CYREG_PRT1_DM1
.set SDA_1__DM2, CYREG_PRT1_DM2
.set SDA_1__DR, CYREG_PRT1_DR
.set SDA_1__INP_DIS, CYREG_PRT1_INP_DIS
.set SDA_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT1_LCD_EN
.set SDA_1__MASK, 0x40
.set SDA_1__PORT, 1
.set SDA_1__PRT, CYREG_PRT1_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SDA_1__PS, CYREG_PRT1_PS
.set SDA_1__SHIFT, 6
.set SDA_1__SLW, CYREG_PRT1_SLW

/* SPIS_1_BSPIS */
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__MASK, 0x08
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__POS, 3
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__MASK, 0x10
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__POS, 4
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__MASK, 0x20
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__POS, 5
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__POS, 6
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK, 0x78
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG, CYREG_B0_UDB09_A0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG, CYREG_B0_UDB09_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG, CYREG_B0_UDB09_D0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG, CYREG_B0_UDB09_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG, CYREG_B0_UDB09_F0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG, CYREG_B0_UDB09_F1
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__MASK, 0x01
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__POS, 0
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__MASK, 0x02
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__POS, 1
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__MASK, 0x04
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__POS, 2
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__POS, 6
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK, 0x47
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_REG, CYREG_B0_UDB10_MSK
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG, CYREG_B0_UDB10_ST

/* SPIS_1_IntClock */
.set SPIS_1_IntClock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set SPIS_1_IntClock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set SPIS_1_IntClock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set SPIS_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_1_IntClock__INDEX, 0x06
.set SPIS_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_1_IntClock__PM_ACT_MSK, 0x40
.set SPIS_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_1_IntClock__PM_STBY_MSK, 0x40

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x05
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x20
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x20

/* IDAC8_1_viDAC8 */
.set IDAC8_1_viDAC8__CR0, CYREG_DAC0_CR0
.set IDAC8_1_viDAC8__CR1, CYREG_DAC0_CR1
.set IDAC8_1_viDAC8__D, CYREG_DAC0_D
.set IDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_1_viDAC8__PM_ACT_MSK, 0x01
.set IDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_1_viDAC8__PM_STBY_MSK, 0x01
.set IDAC8_1_viDAC8__STROBE, CYREG_DAC0_STROBE
.set IDAC8_1_viDAC8__SW0, CYREG_DAC0_SW0
.set IDAC8_1_viDAC8__SW2, CYREG_DAC0_SW2
.set IDAC8_1_viDAC8__SW3, CYREG_DAC0_SW3
.set IDAC8_1_viDAC8__SW4, CYREG_DAC0_SW4
.set IDAC8_1_viDAC8__TR, CYREG_DAC0_TR
.set IDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set IDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set IDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set IDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set IDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set IDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set IDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set IDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set IDAC8_1_viDAC8__TST, CYREG_DAC0_TST

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
.set VDAC8_2_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_2_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_2_viDAC8__D, CYREG_DAC2_D
.set VDAC8_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_2_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_2_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_2_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_2_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_2_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_2_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_2_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_2_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_2_viDAC8__TST, CYREG_DAC2_TST

/* GPIO_2_0 */
.set GPIO_2_0__0__MASK, 0x01
.set GPIO_2_0__0__PC, CYREG_PRT2_PC0
.set GPIO_2_0__0__PORT, 2
.set GPIO_2_0__0__SHIFT, 0
.set GPIO_2_0__AG, CYREG_PRT2_AG
.set GPIO_2_0__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_0__BIE, CYREG_PRT2_BIE
.set GPIO_2_0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_0__BYP, CYREG_PRT2_BYP
.set GPIO_2_0__CTL, CYREG_PRT2_CTL
.set GPIO_2_0__DM0, CYREG_PRT2_DM0
.set GPIO_2_0__DM1, CYREG_PRT2_DM1
.set GPIO_2_0__DM2, CYREG_PRT2_DM2
.set GPIO_2_0__DR, CYREG_PRT2_DR
.set GPIO_2_0__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_0__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_0__MASK, 0x01
.set GPIO_2_0__PORT, 2
.set GPIO_2_0__PRT, CYREG_PRT2_PRT
.set GPIO_2_0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_0__PS, CYREG_PRT2_PS
.set GPIO_2_0__SHIFT, 0
.set GPIO_2_0__SLW, CYREG_PRT2_SLW

/* GPIO_2_1 */
.set GPIO_2_1__0__MASK, 0x02
.set GPIO_2_1__0__PC, CYREG_PRT2_PC1
.set GPIO_2_1__0__PORT, 2
.set GPIO_2_1__0__SHIFT, 1
.set GPIO_2_1__AG, CYREG_PRT2_AG
.set GPIO_2_1__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_1__BIE, CYREG_PRT2_BIE
.set GPIO_2_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_1__BYP, CYREG_PRT2_BYP
.set GPIO_2_1__CTL, CYREG_PRT2_CTL
.set GPIO_2_1__DM0, CYREG_PRT2_DM0
.set GPIO_2_1__DM1, CYREG_PRT2_DM1
.set GPIO_2_1__DM2, CYREG_PRT2_DM2
.set GPIO_2_1__DR, CYREG_PRT2_DR
.set GPIO_2_1__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_1__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_1__MASK, 0x02
.set GPIO_2_1__PORT, 2
.set GPIO_2_1__PRT, CYREG_PRT2_PRT
.set GPIO_2_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_1__PS, CYREG_PRT2_PS
.set GPIO_2_1__SHIFT, 1
.set GPIO_2_1__SLW, CYREG_PRT2_SLW

/* GPIO_2_2 */
.set GPIO_2_2__0__MASK, 0x04
.set GPIO_2_2__0__PC, CYREG_PRT2_PC2
.set GPIO_2_2__0__PORT, 2
.set GPIO_2_2__0__SHIFT, 2
.set GPIO_2_2__AG, CYREG_PRT2_AG
.set GPIO_2_2__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_2__BIE, CYREG_PRT2_BIE
.set GPIO_2_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_2__BYP, CYREG_PRT2_BYP
.set GPIO_2_2__CTL, CYREG_PRT2_CTL
.set GPIO_2_2__DM0, CYREG_PRT2_DM0
.set GPIO_2_2__DM1, CYREG_PRT2_DM1
.set GPIO_2_2__DM2, CYREG_PRT2_DM2
.set GPIO_2_2__DR, CYREG_PRT2_DR
.set GPIO_2_2__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_2__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_2__MASK, 0x04
.set GPIO_2_2__PORT, 2
.set GPIO_2_2__PRT, CYREG_PRT2_PRT
.set GPIO_2_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_2__PS, CYREG_PRT2_PS
.set GPIO_2_2__SHIFT, 2
.set GPIO_2_2__SLW, CYREG_PRT2_SLW

/* GPIO_2_3 */
.set GPIO_2_3__0__MASK, 0x08
.set GPIO_2_3__0__PC, CYREG_PRT2_PC3
.set GPIO_2_3__0__PORT, 2
.set GPIO_2_3__0__SHIFT, 3
.set GPIO_2_3__AG, CYREG_PRT2_AG
.set GPIO_2_3__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_3__BIE, CYREG_PRT2_BIE
.set GPIO_2_3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_3__BYP, CYREG_PRT2_BYP
.set GPIO_2_3__CTL, CYREG_PRT2_CTL
.set GPIO_2_3__DM0, CYREG_PRT2_DM0
.set GPIO_2_3__DM1, CYREG_PRT2_DM1
.set GPIO_2_3__DM2, CYREG_PRT2_DM2
.set GPIO_2_3__DR, CYREG_PRT2_DR
.set GPIO_2_3__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_3__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_3__MASK, 0x08
.set GPIO_2_3__PORT, 2
.set GPIO_2_3__PRT, CYREG_PRT2_PRT
.set GPIO_2_3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_3__PS, CYREG_PRT2_PS
.set GPIO_2_3__SHIFT, 3
.set GPIO_2_3__SLW, CYREG_PRT2_SLW

/* GPIO_2_4 */
.set GPIO_2_4__0__MASK, 0x10
.set GPIO_2_4__0__PC, CYREG_PRT2_PC4
.set GPIO_2_4__0__PORT, 2
.set GPIO_2_4__0__SHIFT, 4
.set GPIO_2_4__AG, CYREG_PRT2_AG
.set GPIO_2_4__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_4__BIE, CYREG_PRT2_BIE
.set GPIO_2_4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_4__BYP, CYREG_PRT2_BYP
.set GPIO_2_4__CTL, CYREG_PRT2_CTL
.set GPIO_2_4__DM0, CYREG_PRT2_DM0
.set GPIO_2_4__DM1, CYREG_PRT2_DM1
.set GPIO_2_4__DM2, CYREG_PRT2_DM2
.set GPIO_2_4__DR, CYREG_PRT2_DR
.set GPIO_2_4__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_4__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_4__MASK, 0x10
.set GPIO_2_4__PORT, 2
.set GPIO_2_4__PRT, CYREG_PRT2_PRT
.set GPIO_2_4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_4__PS, CYREG_PRT2_PS
.set GPIO_2_4__SHIFT, 4
.set GPIO_2_4__SLW, CYREG_PRT2_SLW

/* GPIO_2_5 */
.set GPIO_2_5__0__MASK, 0x20
.set GPIO_2_5__0__PC, CYREG_PRT2_PC5
.set GPIO_2_5__0__PORT, 2
.set GPIO_2_5__0__SHIFT, 5
.set GPIO_2_5__AG, CYREG_PRT2_AG
.set GPIO_2_5__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_5__BIE, CYREG_PRT2_BIE
.set GPIO_2_5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_5__BYP, CYREG_PRT2_BYP
.set GPIO_2_5__CTL, CYREG_PRT2_CTL
.set GPIO_2_5__DM0, CYREG_PRT2_DM0
.set GPIO_2_5__DM1, CYREG_PRT2_DM1
.set GPIO_2_5__DM2, CYREG_PRT2_DM2
.set GPIO_2_5__DR, CYREG_PRT2_DR
.set GPIO_2_5__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_5__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_5__MASK, 0x20
.set GPIO_2_5__PORT, 2
.set GPIO_2_5__PRT, CYREG_PRT2_PRT
.set GPIO_2_5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_5__PS, CYREG_PRT2_PS
.set GPIO_2_5__SHIFT, 5
.set GPIO_2_5__SLW, CYREG_PRT2_SLW

/* GPIO_2_6 */
.set GPIO_2_6__0__MASK, 0x40
.set GPIO_2_6__0__PC, CYREG_PRT2_PC6
.set GPIO_2_6__0__PORT, 2
.set GPIO_2_6__0__SHIFT, 6
.set GPIO_2_6__AG, CYREG_PRT2_AG
.set GPIO_2_6__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_6__BIE, CYREG_PRT2_BIE
.set GPIO_2_6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_6__BYP, CYREG_PRT2_BYP
.set GPIO_2_6__CTL, CYREG_PRT2_CTL
.set GPIO_2_6__DM0, CYREG_PRT2_DM0
.set GPIO_2_6__DM1, CYREG_PRT2_DM1
.set GPIO_2_6__DM2, CYREG_PRT2_DM2
.set GPIO_2_6__DR, CYREG_PRT2_DR
.set GPIO_2_6__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_6__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_6__MASK, 0x40
.set GPIO_2_6__PORT, 2
.set GPIO_2_6__PRT, CYREG_PRT2_PRT
.set GPIO_2_6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_6__PS, CYREG_PRT2_PS
.set GPIO_2_6__SHIFT, 6
.set GPIO_2_6__SLW, CYREG_PRT2_SLW

/* GPIO_2_7 */
.set GPIO_2_7__0__MASK, 0x80
.set GPIO_2_7__0__PC, CYREG_PRT2_PC7
.set GPIO_2_7__0__PORT, 2
.set GPIO_2_7__0__SHIFT, 7
.set GPIO_2_7__AG, CYREG_PRT2_AG
.set GPIO_2_7__AMUX, CYREG_PRT2_AMUX
.set GPIO_2_7__BIE, CYREG_PRT2_BIE
.set GPIO_2_7__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GPIO_2_7__BYP, CYREG_PRT2_BYP
.set GPIO_2_7__CTL, CYREG_PRT2_CTL
.set GPIO_2_7__DM0, CYREG_PRT2_DM0
.set GPIO_2_7__DM1, CYREG_PRT2_DM1
.set GPIO_2_7__DM2, CYREG_PRT2_DM2
.set GPIO_2_7__DR, CYREG_PRT2_DR
.set GPIO_2_7__INP_DIS, CYREG_PRT2_INP_DIS
.set GPIO_2_7__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GPIO_2_7__LCD_EN, CYREG_PRT2_LCD_EN
.set GPIO_2_7__MASK, 0x80
.set GPIO_2_7__PORT, 2
.set GPIO_2_7__PRT, CYREG_PRT2_PRT
.set GPIO_2_7__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GPIO_2_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GPIO_2_7__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GPIO_2_7__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GPIO_2_7__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GPIO_2_7__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GPIO_2_7__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GPIO_2_7__PS, CYREG_PRT2_PS
.set GPIO_2_7__SHIFT, 7
.set GPIO_2_7__SLW, CYREG_PRT2_SLW

/* GPIO_4_0 */
.set GPIO_4_0__0__MASK, 0x01
.set GPIO_4_0__0__PC, CYREG_PRT4_PC0
.set GPIO_4_0__0__PORT, 4
.set GPIO_4_0__0__SHIFT, 0
.set GPIO_4_0__AG, CYREG_PRT4_AG
.set GPIO_4_0__AMUX, CYREG_PRT4_AMUX
.set GPIO_4_0__BIE, CYREG_PRT4_BIE
.set GPIO_4_0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set GPIO_4_0__BYP, CYREG_PRT4_BYP
.set GPIO_4_0__CTL, CYREG_PRT4_CTL
.set GPIO_4_0__DM0, CYREG_PRT4_DM0
.set GPIO_4_0__DM1, CYREG_PRT4_DM1
.set GPIO_4_0__DM2, CYREG_PRT4_DM2
.set GPIO_4_0__DR, CYREG_PRT4_DR
.set GPIO_4_0__INP_DIS, CYREG_PRT4_INP_DIS
.set GPIO_4_0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set GPIO_4_0__LCD_EN, CYREG_PRT4_LCD_EN
.set GPIO_4_0__MASK, 0x01
.set GPIO_4_0__PORT, 4
.set GPIO_4_0__PRT, CYREG_PRT4_PRT
.set GPIO_4_0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set GPIO_4_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set GPIO_4_0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set GPIO_4_0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set GPIO_4_0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set GPIO_4_0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set GPIO_4_0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set GPIO_4_0__PS, CYREG_PRT4_PS
.set GPIO_4_0__SHIFT, 0
.set GPIO_4_0__SLW, CYREG_PRT4_SLW

/* GPIO_4_1 */
.set GPIO_4_1__0__MASK, 0x02
.set GPIO_4_1__0__PC, CYREG_PRT4_PC1
.set GPIO_4_1__0__PORT, 4
.set GPIO_4_1__0__SHIFT, 1
.set GPIO_4_1__AG, CYREG_PRT4_AG
.set GPIO_4_1__AMUX, CYREG_PRT4_AMUX
.set GPIO_4_1__BIE, CYREG_PRT4_BIE
.set GPIO_4_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set GPIO_4_1__BYP, CYREG_PRT4_BYP
.set GPIO_4_1__CTL, CYREG_PRT4_CTL
.set GPIO_4_1__DM0, CYREG_PRT4_DM0
.set GPIO_4_1__DM1, CYREG_PRT4_DM1
.set GPIO_4_1__DM2, CYREG_PRT4_DM2
.set GPIO_4_1__DR, CYREG_PRT4_DR
.set GPIO_4_1__INP_DIS, CYREG_PRT4_INP_DIS
.set GPIO_4_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set GPIO_4_1__LCD_EN, CYREG_PRT4_LCD_EN
.set GPIO_4_1__MASK, 0x02
.set GPIO_4_1__PORT, 4
.set GPIO_4_1__PRT, CYREG_PRT4_PRT
.set GPIO_4_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set GPIO_4_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set GPIO_4_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set GPIO_4_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set GPIO_4_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set GPIO_4_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set GPIO_4_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set GPIO_4_1__PS, CYREG_PRT4_PS
.set GPIO_4_1__SHIFT, 1
.set GPIO_4_1__SLW, CYREG_PRT4_SLW

/* GPIO_4_2 */
.set GPIO_4_2__0__MASK, 0x04
.set GPIO_4_2__0__PC, CYREG_PRT4_PC2
.set GPIO_4_2__0__PORT, 4
.set GPIO_4_2__0__SHIFT, 2
.set GPIO_4_2__AG, CYREG_PRT4_AG
.set GPIO_4_2__AMUX, CYREG_PRT4_AMUX
.set GPIO_4_2__BIE, CYREG_PRT4_BIE
.set GPIO_4_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set GPIO_4_2__BYP, CYREG_PRT4_BYP
.set GPIO_4_2__CTL, CYREG_PRT4_CTL
.set GPIO_4_2__DM0, CYREG_PRT4_DM0
.set GPIO_4_2__DM1, CYREG_PRT4_DM1
.set GPIO_4_2__DM2, CYREG_PRT4_DM2
.set GPIO_4_2__DR, CYREG_PRT4_DR
.set GPIO_4_2__INP_DIS, CYREG_PRT4_INP_DIS
.set GPIO_4_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set GPIO_4_2__LCD_EN, CYREG_PRT4_LCD_EN
.set GPIO_4_2__MASK, 0x04
.set GPIO_4_2__PORT, 4
.set GPIO_4_2__PRT, CYREG_PRT4_PRT
.set GPIO_4_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set GPIO_4_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set GPIO_4_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set GPIO_4_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set GPIO_4_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set GPIO_4_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set GPIO_4_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set GPIO_4_2__PS, CYREG_PRT4_PS
.set GPIO_4_2__SHIFT, 2
.set GPIO_4_2__SLW, CYREG_PRT4_SLW

/* GPIO_4_3 */
.set GPIO_4_3__0__MASK, 0x08
.set GPIO_4_3__0__PC, CYREG_PRT4_PC3
.set GPIO_4_3__0__PORT, 4
.set GPIO_4_3__0__SHIFT, 3
.set GPIO_4_3__AG, CYREG_PRT4_AG
.set GPIO_4_3__AMUX, CYREG_PRT4_AMUX
.set GPIO_4_3__BIE, CYREG_PRT4_BIE
.set GPIO_4_3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set GPIO_4_3__BYP, CYREG_PRT4_BYP
.set GPIO_4_3__CTL, CYREG_PRT4_CTL
.set GPIO_4_3__DM0, CYREG_PRT4_DM0
.set GPIO_4_3__DM1, CYREG_PRT4_DM1
.set GPIO_4_3__DM2, CYREG_PRT4_DM2
.set GPIO_4_3__DR, CYREG_PRT4_DR
.set GPIO_4_3__INP_DIS, CYREG_PRT4_INP_DIS
.set GPIO_4_3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set GPIO_4_3__LCD_EN, CYREG_PRT4_LCD_EN
.set GPIO_4_3__MASK, 0x08
.set GPIO_4_3__PORT, 4
.set GPIO_4_3__PRT, CYREG_PRT4_PRT
.set GPIO_4_3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set GPIO_4_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set GPIO_4_3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set GPIO_4_3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set GPIO_4_3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set GPIO_4_3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set GPIO_4_3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set GPIO_4_3__PS, CYREG_PRT4_PS
.set GPIO_4_3__SHIFT, 3
.set GPIO_4_3__SLW, CYREG_PRT4_SLW

/* GPIO_4_4 */
.set GPIO_4_4__0__MASK, 0x10
.set GPIO_4_4__0__PC, CYREG_PRT4_PC4
.set GPIO_4_4__0__PORT, 4
.set GPIO_4_4__0__SHIFT, 4
.set GPIO_4_4__AG, CYREG_PRT4_AG
.set GPIO_4_4__AMUX, CYREG_PRT4_AMUX
.set GPIO_4_4__BIE, CYREG_PRT4_BIE
.set GPIO_4_4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set GPIO_4_4__BYP, CYREG_PRT4_BYP
.set GPIO_4_4__CTL, CYREG_PRT4_CTL
.set GPIO_4_4__DM0, CYREG_PRT4_DM0
.set GPIO_4_4__DM1, CYREG_PRT4_DM1
.set GPIO_4_4__DM2, CYREG_PRT4_DM2
.set GPIO_4_4__DR, CYREG_PRT4_DR
.set GPIO_4_4__INP_DIS, CYREG_PRT4_INP_DIS
.set GPIO_4_4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set GPIO_4_4__LCD_EN, CYREG_PRT4_LCD_EN
.set GPIO_4_4__MASK, 0x10
.set GPIO_4_4__PORT, 4
.set GPIO_4_4__PRT, CYREG_PRT4_PRT
.set GPIO_4_4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set GPIO_4_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set GPIO_4_4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set GPIO_4_4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set GPIO_4_4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set GPIO_4_4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set GPIO_4_4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set GPIO_4_4__PS, CYREG_PRT4_PS
.set GPIO_4_4__SHIFT, 4
.set GPIO_4_4__SLW, CYREG_PRT4_SLW

/* GPIO_4_5 */
.set GPIO_4_5__0__MASK, 0x20
.set GPIO_4_5__0__PC, CYREG_PRT4_PC5
.set GPIO_4_5__0__PORT, 4
.set GPIO_4_5__0__SHIFT, 5
.set GPIO_4_5__AG, CYREG_PRT4_AG
.set GPIO_4_5__AMUX, CYREG_PRT4_AMUX
.set GPIO_4_5__BIE, CYREG_PRT4_BIE
.set GPIO_4_5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set GPIO_4_5__BYP, CYREG_PRT4_BYP
.set GPIO_4_5__CTL, CYREG_PRT4_CTL
.set GPIO_4_5__DM0, CYREG_PRT4_DM0
.set GPIO_4_5__DM1, CYREG_PRT4_DM1
.set GPIO_4_5__DM2, CYREG_PRT4_DM2
.set GPIO_4_5__DR, CYREG_PRT4_DR
.set GPIO_4_5__INP_DIS, CYREG_PRT4_INP_DIS
.set GPIO_4_5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set GPIO_4_5__LCD_EN, CYREG_PRT4_LCD_EN
.set GPIO_4_5__MASK, 0x20
.set GPIO_4_5__PORT, 4
.set GPIO_4_5__PRT, CYREG_PRT4_PRT
.set GPIO_4_5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set GPIO_4_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set GPIO_4_5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set GPIO_4_5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set GPIO_4_5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set GPIO_4_5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set GPIO_4_5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set GPIO_4_5__PS, CYREG_PRT4_PS
.set GPIO_4_5__SHIFT, 5
.set GPIO_4_5__SLW, CYREG_PRT4_SLW

/* GPIO_4_6 */
.set GPIO_4_6__0__MASK, 0x40
.set GPIO_4_6__0__PC, CYREG_PRT4_PC6
.set GPIO_4_6__0__PORT, 4
.set GPIO_4_6__0__SHIFT, 6
.set GPIO_4_6__AG, CYREG_PRT4_AG
.set GPIO_4_6__AMUX, CYREG_PRT4_AMUX
.set GPIO_4_6__BIE, CYREG_PRT4_BIE
.set GPIO_4_6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set GPIO_4_6__BYP, CYREG_PRT4_BYP
.set GPIO_4_6__CTL, CYREG_PRT4_CTL
.set GPIO_4_6__DM0, CYREG_PRT4_DM0
.set GPIO_4_6__DM1, CYREG_PRT4_DM1
.set GPIO_4_6__DM2, CYREG_PRT4_DM2
.set GPIO_4_6__DR, CYREG_PRT4_DR
.set GPIO_4_6__INP_DIS, CYREG_PRT4_INP_DIS
.set GPIO_4_6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set GPIO_4_6__LCD_EN, CYREG_PRT4_LCD_EN
.set GPIO_4_6__MASK, 0x40
.set GPIO_4_6__PORT, 4
.set GPIO_4_6__PRT, CYREG_PRT4_PRT
.set GPIO_4_6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set GPIO_4_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set GPIO_4_6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set GPIO_4_6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set GPIO_4_6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set GPIO_4_6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set GPIO_4_6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set GPIO_4_6__PS, CYREG_PRT4_PS
.set GPIO_4_6__SHIFT, 6
.set GPIO_4_6__SLW, CYREG_PRT4_SLW

/* GPIO_4_7 */
.set GPIO_4_7__0__MASK, 0x80
.set GPIO_4_7__0__PC, CYREG_PRT4_PC7
.set GPIO_4_7__0__PORT, 4
.set GPIO_4_7__0__SHIFT, 7
.set GPIO_4_7__AG, CYREG_PRT4_AG
.set GPIO_4_7__AMUX, CYREG_PRT4_AMUX
.set GPIO_4_7__BIE, CYREG_PRT4_BIE
.set GPIO_4_7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set GPIO_4_7__BYP, CYREG_PRT4_BYP
.set GPIO_4_7__CTL, CYREG_PRT4_CTL
.set GPIO_4_7__DM0, CYREG_PRT4_DM0
.set GPIO_4_7__DM1, CYREG_PRT4_DM1
.set GPIO_4_7__DM2, CYREG_PRT4_DM2
.set GPIO_4_7__DR, CYREG_PRT4_DR
.set GPIO_4_7__INP_DIS, CYREG_PRT4_INP_DIS
.set GPIO_4_7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set GPIO_4_7__LCD_EN, CYREG_PRT4_LCD_EN
.set GPIO_4_7__MASK, 0x80
.set GPIO_4_7__PORT, 4
.set GPIO_4_7__PRT, CYREG_PRT4_PRT
.set GPIO_4_7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set GPIO_4_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set GPIO_4_7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set GPIO_4_7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set GPIO_4_7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set GPIO_4_7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set GPIO_4_7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set GPIO_4_7__PS, CYREG_PRT4_PS
.set GPIO_4_7__SHIFT, 7
.set GPIO_4_7__SLW, CYREG_PRT4_SLW

/* GPIO_5_0 */
.set GPIO_5_0__0__MASK, 0x01
.set GPIO_5_0__0__PC, CYREG_PRT5_PC0
.set GPIO_5_0__0__PORT, 5
.set GPIO_5_0__0__SHIFT, 0
.set GPIO_5_0__AG, CYREG_PRT5_AG
.set GPIO_5_0__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_0__BIE, CYREG_PRT5_BIE
.set GPIO_5_0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_0__BYP, CYREG_PRT5_BYP
.set GPIO_5_0__CTL, CYREG_PRT5_CTL
.set GPIO_5_0__DM0, CYREG_PRT5_DM0
.set GPIO_5_0__DM1, CYREG_PRT5_DM1
.set GPIO_5_0__DM2, CYREG_PRT5_DM2
.set GPIO_5_0__DR, CYREG_PRT5_DR
.set GPIO_5_0__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_0__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_0__MASK, 0x01
.set GPIO_5_0__PORT, 5
.set GPIO_5_0__PRT, CYREG_PRT5_PRT
.set GPIO_5_0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_0__PS, CYREG_PRT5_PS
.set GPIO_5_0__SHIFT, 0
.set GPIO_5_0__SLW, CYREG_PRT5_SLW

/* GPIO_5_1 */
.set GPIO_5_1__0__MASK, 0x02
.set GPIO_5_1__0__PC, CYREG_PRT5_PC1
.set GPIO_5_1__0__PORT, 5
.set GPIO_5_1__0__SHIFT, 1
.set GPIO_5_1__AG, CYREG_PRT5_AG
.set GPIO_5_1__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_1__BIE, CYREG_PRT5_BIE
.set GPIO_5_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_1__BYP, CYREG_PRT5_BYP
.set GPIO_5_1__CTL, CYREG_PRT5_CTL
.set GPIO_5_1__DM0, CYREG_PRT5_DM0
.set GPIO_5_1__DM1, CYREG_PRT5_DM1
.set GPIO_5_1__DM2, CYREG_PRT5_DM2
.set GPIO_5_1__DR, CYREG_PRT5_DR
.set GPIO_5_1__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_1__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_1__MASK, 0x02
.set GPIO_5_1__PORT, 5
.set GPIO_5_1__PRT, CYREG_PRT5_PRT
.set GPIO_5_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_1__PS, CYREG_PRT5_PS
.set GPIO_5_1__SHIFT, 1
.set GPIO_5_1__SLW, CYREG_PRT5_SLW

/* GPIO_5_2 */
.set GPIO_5_2__0__MASK, 0x04
.set GPIO_5_2__0__PC, CYREG_PRT5_PC2
.set GPIO_5_2__0__PORT, 5
.set GPIO_5_2__0__SHIFT, 2
.set GPIO_5_2__AG, CYREG_PRT5_AG
.set GPIO_5_2__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_2__BIE, CYREG_PRT5_BIE
.set GPIO_5_2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_2__BYP, CYREG_PRT5_BYP
.set GPIO_5_2__CTL, CYREG_PRT5_CTL
.set GPIO_5_2__DM0, CYREG_PRT5_DM0
.set GPIO_5_2__DM1, CYREG_PRT5_DM1
.set GPIO_5_2__DM2, CYREG_PRT5_DM2
.set GPIO_5_2__DR, CYREG_PRT5_DR
.set GPIO_5_2__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_2__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_2__MASK, 0x04
.set GPIO_5_2__PORT, 5
.set GPIO_5_2__PRT, CYREG_PRT5_PRT
.set GPIO_5_2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_2__PS, CYREG_PRT5_PS
.set GPIO_5_2__SHIFT, 2
.set GPIO_5_2__SLW, CYREG_PRT5_SLW

/* GPIO_5_3 */
.set GPIO_5_3__0__MASK, 0x08
.set GPIO_5_3__0__PC, CYREG_PRT5_PC3
.set GPIO_5_3__0__PORT, 5
.set GPIO_5_3__0__SHIFT, 3
.set GPIO_5_3__AG, CYREG_PRT5_AG
.set GPIO_5_3__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_3__BIE, CYREG_PRT5_BIE
.set GPIO_5_3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_3__BYP, CYREG_PRT5_BYP
.set GPIO_5_3__CTL, CYREG_PRT5_CTL
.set GPIO_5_3__DM0, CYREG_PRT5_DM0
.set GPIO_5_3__DM1, CYREG_PRT5_DM1
.set GPIO_5_3__DM2, CYREG_PRT5_DM2
.set GPIO_5_3__DR, CYREG_PRT5_DR
.set GPIO_5_3__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_3__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_3__MASK, 0x08
.set GPIO_5_3__PORT, 5
.set GPIO_5_3__PRT, CYREG_PRT5_PRT
.set GPIO_5_3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_3__PS, CYREG_PRT5_PS
.set GPIO_5_3__SHIFT, 3
.set GPIO_5_3__SLW, CYREG_PRT5_SLW

/* GPIO_5_4 */
.set GPIO_5_4__0__MASK, 0x10
.set GPIO_5_4__0__PC, CYREG_PRT5_PC4
.set GPIO_5_4__0__PORT, 5
.set GPIO_5_4__0__SHIFT, 4
.set GPIO_5_4__AG, CYREG_PRT5_AG
.set GPIO_5_4__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_4__BIE, CYREG_PRT5_BIE
.set GPIO_5_4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_4__BYP, CYREG_PRT5_BYP
.set GPIO_5_4__CTL, CYREG_PRT5_CTL
.set GPIO_5_4__DM0, CYREG_PRT5_DM0
.set GPIO_5_4__DM1, CYREG_PRT5_DM1
.set GPIO_5_4__DM2, CYREG_PRT5_DM2
.set GPIO_5_4__DR, CYREG_PRT5_DR
.set GPIO_5_4__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_4__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_4__MASK, 0x10
.set GPIO_5_4__PORT, 5
.set GPIO_5_4__PRT, CYREG_PRT5_PRT
.set GPIO_5_4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_4__PS, CYREG_PRT5_PS
.set GPIO_5_4__SHIFT, 4
.set GPIO_5_4__SLW, CYREG_PRT5_SLW

/* GPIO_5_5 */
.set GPIO_5_5__0__MASK, 0x20
.set GPIO_5_5__0__PC, CYREG_PRT5_PC5
.set GPIO_5_5__0__PORT, 5
.set GPIO_5_5__0__SHIFT, 5
.set GPIO_5_5__AG, CYREG_PRT5_AG
.set GPIO_5_5__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_5__BIE, CYREG_PRT5_BIE
.set GPIO_5_5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_5__BYP, CYREG_PRT5_BYP
.set GPIO_5_5__CTL, CYREG_PRT5_CTL
.set GPIO_5_5__DM0, CYREG_PRT5_DM0
.set GPIO_5_5__DM1, CYREG_PRT5_DM1
.set GPIO_5_5__DM2, CYREG_PRT5_DM2
.set GPIO_5_5__DR, CYREG_PRT5_DR
.set GPIO_5_5__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_5__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_5__MASK, 0x20
.set GPIO_5_5__PORT, 5
.set GPIO_5_5__PRT, CYREG_PRT5_PRT
.set GPIO_5_5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_5__PS, CYREG_PRT5_PS
.set GPIO_5_5__SHIFT, 5
.set GPIO_5_5__SLW, CYREG_PRT5_SLW

/* GPIO_5_6 */
.set GPIO_5_6__0__MASK, 0x40
.set GPIO_5_6__0__PC, CYREG_PRT5_PC6
.set GPIO_5_6__0__PORT, 5
.set GPIO_5_6__0__SHIFT, 6
.set GPIO_5_6__AG, CYREG_PRT5_AG
.set GPIO_5_6__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_6__BIE, CYREG_PRT5_BIE
.set GPIO_5_6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_6__BYP, CYREG_PRT5_BYP
.set GPIO_5_6__CTL, CYREG_PRT5_CTL
.set GPIO_5_6__DM0, CYREG_PRT5_DM0
.set GPIO_5_6__DM1, CYREG_PRT5_DM1
.set GPIO_5_6__DM2, CYREG_PRT5_DM2
.set GPIO_5_6__DR, CYREG_PRT5_DR
.set GPIO_5_6__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_6__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_6__MASK, 0x40
.set GPIO_5_6__PORT, 5
.set GPIO_5_6__PRT, CYREG_PRT5_PRT
.set GPIO_5_6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_6__PS, CYREG_PRT5_PS
.set GPIO_5_6__SHIFT, 6
.set GPIO_5_6__SLW, CYREG_PRT5_SLW

/* GPIO_5_7 */
.set GPIO_5_7__0__MASK, 0x80
.set GPIO_5_7__0__PC, CYREG_PRT5_PC7
.set GPIO_5_7__0__PORT, 5
.set GPIO_5_7__0__SHIFT, 7
.set GPIO_5_7__AG, CYREG_PRT5_AG
.set GPIO_5_7__AMUX, CYREG_PRT5_AMUX
.set GPIO_5_7__BIE, CYREG_PRT5_BIE
.set GPIO_5_7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set GPIO_5_7__BYP, CYREG_PRT5_BYP
.set GPIO_5_7__CTL, CYREG_PRT5_CTL
.set GPIO_5_7__DM0, CYREG_PRT5_DM0
.set GPIO_5_7__DM1, CYREG_PRT5_DM1
.set GPIO_5_7__DM2, CYREG_PRT5_DM2
.set GPIO_5_7__DR, CYREG_PRT5_DR
.set GPIO_5_7__INP_DIS, CYREG_PRT5_INP_DIS
.set GPIO_5_7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set GPIO_5_7__LCD_EN, CYREG_PRT5_LCD_EN
.set GPIO_5_7__MASK, 0x80
.set GPIO_5_7__PORT, 5
.set GPIO_5_7__PRT, CYREG_PRT5_PRT
.set GPIO_5_7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set GPIO_5_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set GPIO_5_7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set GPIO_5_7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set GPIO_5_7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set GPIO_5_7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set GPIO_5_7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set GPIO_5_7__PS, CYREG_PRT5_PS
.set GPIO_5_7__SHIFT, 7
.set GPIO_5_7__SLW, CYREG_PRT5_SLW

/* GPIO_clk */
.set GPIO_clk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set GPIO_clk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set GPIO_clk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set GPIO_clk__CFG2_SRC_SEL_MASK, 0x07
.set GPIO_clk__INDEX, 0x02
.set GPIO_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set GPIO_clk__PM_ACT_MSK, 0x04
.set GPIO_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set GPIO_clk__PM_STBY_MSK, 0x04

/* SAR_in_1 */
.set SAR_in_1__0__MASK, 0x10
.set SAR_in_1__0__PC, CYREG_IO_PC_PRT15_PC4
.set SAR_in_1__0__PORT, 15
.set SAR_in_1__0__SHIFT, 4
.set SAR_in_1__AG, CYREG_PRT15_AG
.set SAR_in_1__AMUX, CYREG_PRT15_AMUX
.set SAR_in_1__BIE, CYREG_PRT15_BIE
.set SAR_in_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SAR_in_1__BYP, CYREG_PRT15_BYP
.set SAR_in_1__CTL, CYREG_PRT15_CTL
.set SAR_in_1__DM0, CYREG_PRT15_DM0
.set SAR_in_1__DM1, CYREG_PRT15_DM1
.set SAR_in_1__DM2, CYREG_PRT15_DM2
.set SAR_in_1__DR, CYREG_PRT15_DR
.set SAR_in_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SAR_in_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SAR_in_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SAR_in_1__MASK, 0x10
.set SAR_in_1__PORT, 15
.set SAR_in_1__PRT, CYREG_PRT15_PRT
.set SAR_in_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SAR_in_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SAR_in_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SAR_in_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SAR_in_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SAR_in_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SAR_in_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SAR_in_1__PS, CYREG_PRT15_PS
.set SAR_in_1__SHIFT, 4
.set SAR_in_1__SLW, CYREG_PRT15_SLW

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__MASK, 0x04
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 2
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x04
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 2
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG2_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG2_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG2_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG2_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x02
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x04
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x04

/* DELSIG_IN */
.set DELSIG_IN__0__MASK, 0x20
.set DELSIG_IN__0__PC, CYREG_IO_PC_PRT15_PC5
.set DELSIG_IN__0__PORT, 15
.set DELSIG_IN__0__SHIFT, 5
.set DELSIG_IN__AG, CYREG_PRT15_AG
.set DELSIG_IN__AMUX, CYREG_PRT15_AMUX
.set DELSIG_IN__BIE, CYREG_PRT15_BIE
.set DELSIG_IN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set DELSIG_IN__BYP, CYREG_PRT15_BYP
.set DELSIG_IN__CTL, CYREG_PRT15_CTL
.set DELSIG_IN__DM0, CYREG_PRT15_DM0
.set DELSIG_IN__DM1, CYREG_PRT15_DM1
.set DELSIG_IN__DM2, CYREG_PRT15_DM2
.set DELSIG_IN__DR, CYREG_PRT15_DR
.set DELSIG_IN__INP_DIS, CYREG_PRT15_INP_DIS
.set DELSIG_IN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set DELSIG_IN__LCD_EN, CYREG_PRT15_LCD_EN
.set DELSIG_IN__MASK, 0x20
.set DELSIG_IN__PORT, 15
.set DELSIG_IN__PRT, CYREG_PRT15_PRT
.set DELSIG_IN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set DELSIG_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set DELSIG_IN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set DELSIG_IN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set DELSIG_IN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set DELSIG_IN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set DELSIG_IN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set DELSIG_IN__PS, CYREG_PRT15_PS
.set DELSIG_IN__SHIFT, 5
.set DELSIG_IN__SLW, CYREG_PRT15_SLW

/* GPIO_12_0 */
.set GPIO_12_0__0__MASK, 0x01
.set GPIO_12_0__0__PC, CYREG_PRT12_PC0
.set GPIO_12_0__0__PORT, 12
.set GPIO_12_0__0__SHIFT, 0
.set GPIO_12_0__AG, CYREG_PRT12_AG
.set GPIO_12_0__BIE, CYREG_PRT12_BIE
.set GPIO_12_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_0__BYP, CYREG_PRT12_BYP
.set GPIO_12_0__DM0, CYREG_PRT12_DM0
.set GPIO_12_0__DM1, CYREG_PRT12_DM1
.set GPIO_12_0__DM2, CYREG_PRT12_DM2
.set GPIO_12_0__DR, CYREG_PRT12_DR
.set GPIO_12_0__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_0__MASK, 0x01
.set GPIO_12_0__PORT, 12
.set GPIO_12_0__PRT, CYREG_PRT12_PRT
.set GPIO_12_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_0__PS, CYREG_PRT12_PS
.set GPIO_12_0__SHIFT, 0
.set GPIO_12_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_0__SLW, CYREG_PRT12_SLW

/* GPIO_12_1 */
.set GPIO_12_1__0__MASK, 0x02
.set GPIO_12_1__0__PC, CYREG_PRT12_PC1
.set GPIO_12_1__0__PORT, 12
.set GPIO_12_1__0__SHIFT, 1
.set GPIO_12_1__AG, CYREG_PRT12_AG
.set GPIO_12_1__BIE, CYREG_PRT12_BIE
.set GPIO_12_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_1__BYP, CYREG_PRT12_BYP
.set GPIO_12_1__DM0, CYREG_PRT12_DM0
.set GPIO_12_1__DM1, CYREG_PRT12_DM1
.set GPIO_12_1__DM2, CYREG_PRT12_DM2
.set GPIO_12_1__DR, CYREG_PRT12_DR
.set GPIO_12_1__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_1__MASK, 0x02
.set GPIO_12_1__PORT, 12
.set GPIO_12_1__PRT, CYREG_PRT12_PRT
.set GPIO_12_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_1__PS, CYREG_PRT12_PS
.set GPIO_12_1__SHIFT, 1
.set GPIO_12_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_1__SLW, CYREG_PRT12_SLW

/* GPIO_12_2 */
.set GPIO_12_2__0__MASK, 0x04
.set GPIO_12_2__0__PC, CYREG_PRT12_PC2
.set GPIO_12_2__0__PORT, 12
.set GPIO_12_2__0__SHIFT, 2
.set GPIO_12_2__AG, CYREG_PRT12_AG
.set GPIO_12_2__BIE, CYREG_PRT12_BIE
.set GPIO_12_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_2__BYP, CYREG_PRT12_BYP
.set GPIO_12_2__DM0, CYREG_PRT12_DM0
.set GPIO_12_2__DM1, CYREG_PRT12_DM1
.set GPIO_12_2__DM2, CYREG_PRT12_DM2
.set GPIO_12_2__DR, CYREG_PRT12_DR
.set GPIO_12_2__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_2__MASK, 0x04
.set GPIO_12_2__PORT, 12
.set GPIO_12_2__PRT, CYREG_PRT12_PRT
.set GPIO_12_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_2__PS, CYREG_PRT12_PS
.set GPIO_12_2__SHIFT, 2
.set GPIO_12_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_2__SLW, CYREG_PRT12_SLW

/* GPIO_12_3 */
.set GPIO_12_3__0__MASK, 0x08
.set GPIO_12_3__0__PC, CYREG_PRT12_PC3
.set GPIO_12_3__0__PORT, 12
.set GPIO_12_3__0__SHIFT, 3
.set GPIO_12_3__AG, CYREG_PRT12_AG
.set GPIO_12_3__BIE, CYREG_PRT12_BIE
.set GPIO_12_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_3__BYP, CYREG_PRT12_BYP
.set GPIO_12_3__DM0, CYREG_PRT12_DM0
.set GPIO_12_3__DM1, CYREG_PRT12_DM1
.set GPIO_12_3__DM2, CYREG_PRT12_DM2
.set GPIO_12_3__DR, CYREG_PRT12_DR
.set GPIO_12_3__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_3__MASK, 0x08
.set GPIO_12_3__PORT, 12
.set GPIO_12_3__PRT, CYREG_PRT12_PRT
.set GPIO_12_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_3__PS, CYREG_PRT12_PS
.set GPIO_12_3__SHIFT, 3
.set GPIO_12_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_3__SLW, CYREG_PRT12_SLW

/* GPIO_12_4 */
.set GPIO_12_4__0__MASK, 0x10
.set GPIO_12_4__0__PC, CYREG_PRT12_PC4
.set GPIO_12_4__0__PORT, 12
.set GPIO_12_4__0__SHIFT, 4
.set GPIO_12_4__AG, CYREG_PRT12_AG
.set GPIO_12_4__BIE, CYREG_PRT12_BIE
.set GPIO_12_4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_4__BYP, CYREG_PRT12_BYP
.set GPIO_12_4__DM0, CYREG_PRT12_DM0
.set GPIO_12_4__DM1, CYREG_PRT12_DM1
.set GPIO_12_4__DM2, CYREG_PRT12_DM2
.set GPIO_12_4__DR, CYREG_PRT12_DR
.set GPIO_12_4__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_4__MASK, 0x10
.set GPIO_12_4__PORT, 12
.set GPIO_12_4__PRT, CYREG_PRT12_PRT
.set GPIO_12_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_4__PS, CYREG_PRT12_PS
.set GPIO_12_4__SHIFT, 4
.set GPIO_12_4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_4__SLW, CYREG_PRT12_SLW

/* GPIO_12_5 */
.set GPIO_12_5__0__MASK, 0x20
.set GPIO_12_5__0__PC, CYREG_PRT12_PC5
.set GPIO_12_5__0__PORT, 12
.set GPIO_12_5__0__SHIFT, 5
.set GPIO_12_5__AG, CYREG_PRT12_AG
.set GPIO_12_5__BIE, CYREG_PRT12_BIE
.set GPIO_12_5__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_5__BYP, CYREG_PRT12_BYP
.set GPIO_12_5__DM0, CYREG_PRT12_DM0
.set GPIO_12_5__DM1, CYREG_PRT12_DM1
.set GPIO_12_5__DM2, CYREG_PRT12_DM2
.set GPIO_12_5__DR, CYREG_PRT12_DR
.set GPIO_12_5__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_5__MASK, 0x20
.set GPIO_12_5__PORT, 12
.set GPIO_12_5__PRT, CYREG_PRT12_PRT
.set GPIO_12_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_5__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_5__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_5__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_5__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_5__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_5__PS, CYREG_PRT12_PS
.set GPIO_12_5__SHIFT, 5
.set GPIO_12_5__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_5__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_5__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_5__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_5__SLW, CYREG_PRT12_SLW

/* GPIO_12_6 */
.set GPIO_12_6__0__MASK, 0x40
.set GPIO_12_6__0__PC, CYREG_PRT12_PC6
.set GPIO_12_6__0__PORT, 12
.set GPIO_12_6__0__SHIFT, 6
.set GPIO_12_6__AG, CYREG_PRT12_AG
.set GPIO_12_6__BIE, CYREG_PRT12_BIE
.set GPIO_12_6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_6__BYP, CYREG_PRT12_BYP
.set GPIO_12_6__DM0, CYREG_PRT12_DM0
.set GPIO_12_6__DM1, CYREG_PRT12_DM1
.set GPIO_12_6__DM2, CYREG_PRT12_DM2
.set GPIO_12_6__DR, CYREG_PRT12_DR
.set GPIO_12_6__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_6__MASK, 0x40
.set GPIO_12_6__PORT, 12
.set GPIO_12_6__PRT, CYREG_PRT12_PRT
.set GPIO_12_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_6__PS, CYREG_PRT12_PS
.set GPIO_12_6__SHIFT, 6
.set GPIO_12_6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_6__SLW, CYREG_PRT12_SLW

/* GPIO_12_7 */
.set GPIO_12_7__0__MASK, 0x80
.set GPIO_12_7__0__PC, CYREG_PRT12_PC7
.set GPIO_12_7__0__PORT, 12
.set GPIO_12_7__0__SHIFT, 7
.set GPIO_12_7__AG, CYREG_PRT12_AG
.set GPIO_12_7__BIE, CYREG_PRT12_BIE
.set GPIO_12_7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set GPIO_12_7__BYP, CYREG_PRT12_BYP
.set GPIO_12_7__DM0, CYREG_PRT12_DM0
.set GPIO_12_7__DM1, CYREG_PRT12_DM1
.set GPIO_12_7__DM2, CYREG_PRT12_DM2
.set GPIO_12_7__DR, CYREG_PRT12_DR
.set GPIO_12_7__INP_DIS, CYREG_PRT12_INP_DIS
.set GPIO_12_7__MASK, 0x80
.set GPIO_12_7__PORT, 12
.set GPIO_12_7__PRT, CYREG_PRT12_PRT
.set GPIO_12_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set GPIO_12_7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set GPIO_12_7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set GPIO_12_7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set GPIO_12_7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set GPIO_12_7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set GPIO_12_7__PS, CYREG_PRT12_PS
.set GPIO_12_7__SHIFT, 7
.set GPIO_12_7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set GPIO_12_7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set GPIO_12_7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set GPIO_12_7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set GPIO_12_7__SLW, CYREG_PRT12_SLW

/* PWM_out_1 */
.set PWM_out_1__0__MASK, 0x01
.set PWM_out_1__0__PC, CYREG_PRT6_PC0
.set PWM_out_1__0__PORT, 6
.set PWM_out_1__0__SHIFT, 0
.set PWM_out_1__AG, CYREG_PRT6_AG
.set PWM_out_1__AMUX, CYREG_PRT6_AMUX
.set PWM_out_1__BIE, CYREG_PRT6_BIE
.set PWM_out_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_1__BYP, CYREG_PRT6_BYP
.set PWM_out_1__CTL, CYREG_PRT6_CTL
.set PWM_out_1__DM0, CYREG_PRT6_DM0
.set PWM_out_1__DM1, CYREG_PRT6_DM1
.set PWM_out_1__DM2, CYREG_PRT6_DM2
.set PWM_out_1__DR, CYREG_PRT6_DR
.set PWM_out_1__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_1__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_1__MASK, 0x01
.set PWM_out_1__PORT, 6
.set PWM_out_1__PRT, CYREG_PRT6_PRT
.set PWM_out_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_1__PS, CYREG_PRT6_PS
.set PWM_out_1__SHIFT, 0
.set PWM_out_1__SLW, CYREG_PRT6_SLW

/* PWM_out_2 */
.set PWM_out_2__0__MASK, 0x02
.set PWM_out_2__0__PC, CYREG_PRT6_PC1
.set PWM_out_2__0__PORT, 6
.set PWM_out_2__0__SHIFT, 1
.set PWM_out_2__AG, CYREG_PRT6_AG
.set PWM_out_2__AMUX, CYREG_PRT6_AMUX
.set PWM_out_2__BIE, CYREG_PRT6_BIE
.set PWM_out_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_2__BYP, CYREG_PRT6_BYP
.set PWM_out_2__CTL, CYREG_PRT6_CTL
.set PWM_out_2__DM0, CYREG_PRT6_DM0
.set PWM_out_2__DM1, CYREG_PRT6_DM1
.set PWM_out_2__DM2, CYREG_PRT6_DM2
.set PWM_out_2__DR, CYREG_PRT6_DR
.set PWM_out_2__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_2__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_2__MASK, 0x02
.set PWM_out_2__PORT, 6
.set PWM_out_2__PRT, CYREG_PRT6_PRT
.set PWM_out_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_2__PS, CYREG_PRT6_PS
.set PWM_out_2__SHIFT, 1
.set PWM_out_2__SLW, CYREG_PRT6_SLW

/* PWM_out_3 */
.set PWM_out_3__0__MASK, 0x04
.set PWM_out_3__0__PC, CYREG_PRT6_PC2
.set PWM_out_3__0__PORT, 6
.set PWM_out_3__0__SHIFT, 2
.set PWM_out_3__AG, CYREG_PRT6_AG
.set PWM_out_3__AMUX, CYREG_PRT6_AMUX
.set PWM_out_3__BIE, CYREG_PRT6_BIE
.set PWM_out_3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_3__BYP, CYREG_PRT6_BYP
.set PWM_out_3__CTL, CYREG_PRT6_CTL
.set PWM_out_3__DM0, CYREG_PRT6_DM0
.set PWM_out_3__DM1, CYREG_PRT6_DM1
.set PWM_out_3__DM2, CYREG_PRT6_DM2
.set PWM_out_3__DR, CYREG_PRT6_DR
.set PWM_out_3__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_3__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_3__MASK, 0x04
.set PWM_out_3__PORT, 6
.set PWM_out_3__PRT, CYREG_PRT6_PRT
.set PWM_out_3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_3__PS, CYREG_PRT6_PS
.set PWM_out_3__SHIFT, 2
.set PWM_out_3__SLW, CYREG_PRT6_SLW

/* PWM_out_4 */
.set PWM_out_4__0__MASK, 0x08
.set PWM_out_4__0__PC, CYREG_PRT6_PC3
.set PWM_out_4__0__PORT, 6
.set PWM_out_4__0__SHIFT, 3
.set PWM_out_4__AG, CYREG_PRT6_AG
.set PWM_out_4__AMUX, CYREG_PRT6_AMUX
.set PWM_out_4__BIE, CYREG_PRT6_BIE
.set PWM_out_4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_4__BYP, CYREG_PRT6_BYP
.set PWM_out_4__CTL, CYREG_PRT6_CTL
.set PWM_out_4__DM0, CYREG_PRT6_DM0
.set PWM_out_4__DM1, CYREG_PRT6_DM1
.set PWM_out_4__DM2, CYREG_PRT6_DM2
.set PWM_out_4__DR, CYREG_PRT6_DR
.set PWM_out_4__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_4__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_4__MASK, 0x08
.set PWM_out_4__PORT, 6
.set PWM_out_4__PRT, CYREG_PRT6_PRT
.set PWM_out_4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_4__PS, CYREG_PRT6_PS
.set PWM_out_4__SHIFT, 3
.set PWM_out_4__SLW, CYREG_PRT6_SLW

/* PWM_out_5 */
.set PWM_out_5__0__MASK, 0x10
.set PWM_out_5__0__PC, CYREG_PRT6_PC4
.set PWM_out_5__0__PORT, 6
.set PWM_out_5__0__SHIFT, 4
.set PWM_out_5__AG, CYREG_PRT6_AG
.set PWM_out_5__AMUX, CYREG_PRT6_AMUX
.set PWM_out_5__BIE, CYREG_PRT6_BIE
.set PWM_out_5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_5__BYP, CYREG_PRT6_BYP
.set PWM_out_5__CTL, CYREG_PRT6_CTL
.set PWM_out_5__DM0, CYREG_PRT6_DM0
.set PWM_out_5__DM1, CYREG_PRT6_DM1
.set PWM_out_5__DM2, CYREG_PRT6_DM2
.set PWM_out_5__DR, CYREG_PRT6_DR
.set PWM_out_5__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_5__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_5__MASK, 0x10
.set PWM_out_5__PORT, 6
.set PWM_out_5__PRT, CYREG_PRT6_PRT
.set PWM_out_5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_5__PS, CYREG_PRT6_PS
.set PWM_out_5__SHIFT, 4
.set PWM_out_5__SLW, CYREG_PRT6_SLW

/* PWM_out_6 */
.set PWM_out_6__0__MASK, 0x20
.set PWM_out_6__0__PC, CYREG_PRT6_PC5
.set PWM_out_6__0__PORT, 6
.set PWM_out_6__0__SHIFT, 5
.set PWM_out_6__AG, CYREG_PRT6_AG
.set PWM_out_6__AMUX, CYREG_PRT6_AMUX
.set PWM_out_6__BIE, CYREG_PRT6_BIE
.set PWM_out_6__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_6__BYP, CYREG_PRT6_BYP
.set PWM_out_6__CTL, CYREG_PRT6_CTL
.set PWM_out_6__DM0, CYREG_PRT6_DM0
.set PWM_out_6__DM1, CYREG_PRT6_DM1
.set PWM_out_6__DM2, CYREG_PRT6_DM2
.set PWM_out_6__DR, CYREG_PRT6_DR
.set PWM_out_6__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_6__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_6__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_6__MASK, 0x20
.set PWM_out_6__PORT, 6
.set PWM_out_6__PRT, CYREG_PRT6_PRT
.set PWM_out_6__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_6__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_6__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_6__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_6__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_6__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_6__PS, CYREG_PRT6_PS
.set PWM_out_6__SHIFT, 5
.set PWM_out_6__SLW, CYREG_PRT6_SLW

/* PWM_out_7 */
.set PWM_out_7__0__MASK, 0x40
.set PWM_out_7__0__PC, CYREG_PRT6_PC6
.set PWM_out_7__0__PORT, 6
.set PWM_out_7__0__SHIFT, 6
.set PWM_out_7__AG, CYREG_PRT6_AG
.set PWM_out_7__AMUX, CYREG_PRT6_AMUX
.set PWM_out_7__BIE, CYREG_PRT6_BIE
.set PWM_out_7__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_7__BYP, CYREG_PRT6_BYP
.set PWM_out_7__CTL, CYREG_PRT6_CTL
.set PWM_out_7__DM0, CYREG_PRT6_DM0
.set PWM_out_7__DM1, CYREG_PRT6_DM1
.set PWM_out_7__DM2, CYREG_PRT6_DM2
.set PWM_out_7__DR, CYREG_PRT6_DR
.set PWM_out_7__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_7__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_7__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_7__MASK, 0x40
.set PWM_out_7__PORT, 6
.set PWM_out_7__PRT, CYREG_PRT6_PRT
.set PWM_out_7__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_7__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_7__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_7__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_7__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_7__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_7__PS, CYREG_PRT6_PS
.set PWM_out_7__SHIFT, 6
.set PWM_out_7__SLW, CYREG_PRT6_SLW

/* PWM_out_8 */
.set PWM_out_8__0__MASK, 0x80
.set PWM_out_8__0__PC, CYREG_PRT6_PC7
.set PWM_out_8__0__PORT, 6
.set PWM_out_8__0__SHIFT, 7
.set PWM_out_8__AG, CYREG_PRT6_AG
.set PWM_out_8__AMUX, CYREG_PRT6_AMUX
.set PWM_out_8__BIE, CYREG_PRT6_BIE
.set PWM_out_8__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PWM_out_8__BYP, CYREG_PRT6_BYP
.set PWM_out_8__CTL, CYREG_PRT6_CTL
.set PWM_out_8__DM0, CYREG_PRT6_DM0
.set PWM_out_8__DM1, CYREG_PRT6_DM1
.set PWM_out_8__DM2, CYREG_PRT6_DM2
.set PWM_out_8__DR, CYREG_PRT6_DR
.set PWM_out_8__INP_DIS, CYREG_PRT6_INP_DIS
.set PWM_out_8__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PWM_out_8__LCD_EN, CYREG_PRT6_LCD_EN
.set PWM_out_8__MASK, 0x80
.set PWM_out_8__PORT, 6
.set PWM_out_8__PRT, CYREG_PRT6_PRT
.set PWM_out_8__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PWM_out_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PWM_out_8__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PWM_out_8__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PWM_out_8__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PWM_out_8__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PWM_out_8__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PWM_out_8__PS, CYREG_PRT6_PS
.set PWM_out_8__SHIFT, 7
.set PWM_out_8__SLW, CYREG_PRT6_SLW

/* IDAC_out_1 */
.set IDAC_out_1__0__MASK, 0x40
.set IDAC_out_1__0__PC, CYREG_PRT0_PC6
.set IDAC_out_1__0__PORT, 0
.set IDAC_out_1__0__SHIFT, 6
.set IDAC_out_1__AG, CYREG_PRT0_AG
.set IDAC_out_1__AMUX, CYREG_PRT0_AMUX
.set IDAC_out_1__BIE, CYREG_PRT0_BIE
.set IDAC_out_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IDAC_out_1__BYP, CYREG_PRT0_BYP
.set IDAC_out_1__CTL, CYREG_PRT0_CTL
.set IDAC_out_1__DM0, CYREG_PRT0_DM0
.set IDAC_out_1__DM1, CYREG_PRT0_DM1
.set IDAC_out_1__DM2, CYREG_PRT0_DM2
.set IDAC_out_1__DR, CYREG_PRT0_DR
.set IDAC_out_1__INP_DIS, CYREG_PRT0_INP_DIS
.set IDAC_out_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IDAC_out_1__LCD_EN, CYREG_PRT0_LCD_EN
.set IDAC_out_1__MASK, 0x40
.set IDAC_out_1__PORT, 0
.set IDAC_out_1__PRT, CYREG_PRT0_PRT
.set IDAC_out_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IDAC_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IDAC_out_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IDAC_out_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IDAC_out_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IDAC_out_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IDAC_out_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IDAC_out_1__PS, CYREG_PRT0_PS
.set IDAC_out_1__SHIFT, 6
.set IDAC_out_1__SLW, CYREG_PRT0_SLW

/* VDAC_out_1 */
.set VDAC_out_1__0__MASK, 0x02
.set VDAC_out_1__0__PC, CYREG_PRT0_PC1
.set VDAC_out_1__0__PORT, 0
.set VDAC_out_1__0__SHIFT, 1
.set VDAC_out_1__AG, CYREG_PRT0_AG
.set VDAC_out_1__AMUX, CYREG_PRT0_AMUX
.set VDAC_out_1__BIE, CYREG_PRT0_BIE
.set VDAC_out_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VDAC_out_1__BYP, CYREG_PRT0_BYP
.set VDAC_out_1__CTL, CYREG_PRT0_CTL
.set VDAC_out_1__DM0, CYREG_PRT0_DM0
.set VDAC_out_1__DM1, CYREG_PRT0_DM1
.set VDAC_out_1__DM2, CYREG_PRT0_DM2
.set VDAC_out_1__DR, CYREG_PRT0_DR
.set VDAC_out_1__INP_DIS, CYREG_PRT0_INP_DIS
.set VDAC_out_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VDAC_out_1__LCD_EN, CYREG_PRT0_LCD_EN
.set VDAC_out_1__MASK, 0x02
.set VDAC_out_1__PORT, 0
.set VDAC_out_1__PRT, CYREG_PRT0_PRT
.set VDAC_out_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VDAC_out_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VDAC_out_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VDAC_out_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VDAC_out_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VDAC_out_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VDAC_out_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VDAC_out_1__PS, CYREG_PRT0_PS
.set VDAC_out_1__SHIFT, 1
.set VDAC_out_1__SLW, CYREG_PRT0_SLW

/* VDAC_out_2 */
.set VDAC_out_2__0__MASK, 0x20
.set VDAC_out_2__0__PC, CYREG_PRT0_PC5
.set VDAC_out_2__0__PORT, 0
.set VDAC_out_2__0__SHIFT, 5
.set VDAC_out_2__AG, CYREG_PRT0_AG
.set VDAC_out_2__AMUX, CYREG_PRT0_AMUX
.set VDAC_out_2__BIE, CYREG_PRT0_BIE
.set VDAC_out_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set VDAC_out_2__BYP, CYREG_PRT0_BYP
.set VDAC_out_2__CTL, CYREG_PRT0_CTL
.set VDAC_out_2__DM0, CYREG_PRT0_DM0
.set VDAC_out_2__DM1, CYREG_PRT0_DM1
.set VDAC_out_2__DM2, CYREG_PRT0_DM2
.set VDAC_out_2__DR, CYREG_PRT0_DR
.set VDAC_out_2__INP_DIS, CYREG_PRT0_INP_DIS
.set VDAC_out_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set VDAC_out_2__LCD_EN, CYREG_PRT0_LCD_EN
.set VDAC_out_2__MASK, 0x20
.set VDAC_out_2__PORT, 0
.set VDAC_out_2__PRT, CYREG_PRT0_PRT
.set VDAC_out_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set VDAC_out_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set VDAC_out_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set VDAC_out_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set VDAC_out_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set VDAC_out_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set VDAC_out_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set VDAC_out_2__PS, CYREG_PRT0_PS
.set VDAC_out_2__SHIFT, 5
.set VDAC_out_2__SLW, CYREG_PRT0_SLW

/* WaveDAC8_1_BuffAmp_ABuf */
.set WaveDAC8_1_BuffAmp_ABuf__CR, CYREG_OPAMP2_CR
.set WaveDAC8_1_BuffAmp_ABuf__MX, CYREG_OPAMP2_MX
.set WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK, 0x04
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK, 0x04
.set WaveDAC8_1_BuffAmp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set WaveDAC8_1_BuffAmp_ABuf__SW, CYREG_OPAMP2_SW
.set WaveDAC8_1_BuffAmp_ABuf__TR0, CYREG_OPAMP2_TR0
.set WaveDAC8_1_BuffAmp_ABuf__TR1, CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
.set WaveDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC1_CR0
.set WaveDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC1_CR1
.set WaveDAC8_1_VDAC8_viDAC8__D, CYREG_DAC1_D
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x02
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x02
.set WaveDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC1_STROBE
.set WaveDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC1_SW0
.set WaveDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC1_SW2
.set WaveDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC1_SW3
.set WaveDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC1_SW4
.set WaveDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC1_TR
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set WaveDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC1_TST

/* WaveDAC8_1_Wave1_DMA */
.set WaveDAC8_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave1_DMA__DRQ_NUMBER, 2
.set WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_1_Wave2_DMA */
.set WaveDAC8_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave2_DMA__DRQ_NUMBER, 3
.set WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL, 0

/* WaveDAC_clk */
.set WaveDAC_clk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set WaveDAC_clk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set WaveDAC_clk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set WaveDAC_clk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC_clk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set WaveDAC_clk__CFG3_PHASE_DLY_MASK, 0x0F
.set WaveDAC_clk__INDEX, 0x00
.set WaveDAC_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set WaveDAC_clk__PM_ACT_MSK, 0x01
.set WaveDAC_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set WaveDAC_clk__PM_STBY_MSK, 0x01

/* WaveDAC_out */
.set WaveDAC_out__0__MASK, 0x01
.set WaveDAC_out__0__PC, CYREG_PRT0_PC0
.set WaveDAC_out__0__PORT, 0
.set WaveDAC_out__0__SHIFT, 0
.set WaveDAC_out__AG, CYREG_PRT0_AG
.set WaveDAC_out__AMUX, CYREG_PRT0_AMUX
.set WaveDAC_out__BIE, CYREG_PRT0_BIE
.set WaveDAC_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WaveDAC_out__BYP, CYREG_PRT0_BYP
.set WaveDAC_out__CTL, CYREG_PRT0_CTL
.set WaveDAC_out__DM0, CYREG_PRT0_DM0
.set WaveDAC_out__DM1, CYREG_PRT0_DM1
.set WaveDAC_out__DM2, CYREG_PRT0_DM2
.set WaveDAC_out__DR, CYREG_PRT0_DR
.set WaveDAC_out__INP_DIS, CYREG_PRT0_INP_DIS
.set WaveDAC_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WaveDAC_out__LCD_EN, CYREG_PRT0_LCD_EN
.set WaveDAC_out__MASK, 0x01
.set WaveDAC_out__PORT, 0
.set WaveDAC_out__PRT, CYREG_PRT0_PRT
.set WaveDAC_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WaveDAC_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WaveDAC_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WaveDAC_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WaveDAC_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WaveDAC_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WaveDAC_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WaveDAC_out__PS, CYREG_PRT0_PS
.set WaveDAC_out__SHIFT, 0
.set WaveDAC_out__SLW, CYREG_PRT0_SLW

/* analog_in_1 */
.set analog_in_1__0__MASK, 0x01
.set analog_in_1__0__PC, CYREG_PRT3_PC0
.set analog_in_1__0__PORT, 3
.set analog_in_1__0__SHIFT, 0
.set analog_in_1__AG, CYREG_PRT3_AG
.set analog_in_1__AMUX, CYREG_PRT3_AMUX
.set analog_in_1__BIE, CYREG_PRT3_BIE
.set analog_in_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_1__BYP, CYREG_PRT3_BYP
.set analog_in_1__CTL, CYREG_PRT3_CTL
.set analog_in_1__DM0, CYREG_PRT3_DM0
.set analog_in_1__DM1, CYREG_PRT3_DM1
.set analog_in_1__DM2, CYREG_PRT3_DM2
.set analog_in_1__DR, CYREG_PRT3_DR
.set analog_in_1__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_1__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_1__MASK, 0x01
.set analog_in_1__PORT, 3
.set analog_in_1__PRT, CYREG_PRT3_PRT
.set analog_in_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_1__PS, CYREG_PRT3_PS
.set analog_in_1__SHIFT, 0
.set analog_in_1__SLW, CYREG_PRT3_SLW

/* analog_in_2 */
.set analog_in_2__0__MASK, 0x02
.set analog_in_2__0__PC, CYREG_PRT3_PC1
.set analog_in_2__0__PORT, 3
.set analog_in_2__0__SHIFT, 1
.set analog_in_2__AG, CYREG_PRT3_AG
.set analog_in_2__AMUX, CYREG_PRT3_AMUX
.set analog_in_2__BIE, CYREG_PRT3_BIE
.set analog_in_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_2__BYP, CYREG_PRT3_BYP
.set analog_in_2__CTL, CYREG_PRT3_CTL
.set analog_in_2__DM0, CYREG_PRT3_DM0
.set analog_in_2__DM1, CYREG_PRT3_DM1
.set analog_in_2__DM2, CYREG_PRT3_DM2
.set analog_in_2__DR, CYREG_PRT3_DR
.set analog_in_2__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_2__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_2__MASK, 0x02
.set analog_in_2__PORT, 3
.set analog_in_2__PRT, CYREG_PRT3_PRT
.set analog_in_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_2__PS, CYREG_PRT3_PS
.set analog_in_2__SHIFT, 1
.set analog_in_2__SLW, CYREG_PRT3_SLW

/* analog_in_3 */
.set analog_in_3__0__MASK, 0x04
.set analog_in_3__0__PC, CYREG_PRT3_PC2
.set analog_in_3__0__PORT, 3
.set analog_in_3__0__SHIFT, 2
.set analog_in_3__AG, CYREG_PRT3_AG
.set analog_in_3__AMUX, CYREG_PRT3_AMUX
.set analog_in_3__BIE, CYREG_PRT3_BIE
.set analog_in_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_3__BYP, CYREG_PRT3_BYP
.set analog_in_3__CTL, CYREG_PRT3_CTL
.set analog_in_3__DM0, CYREG_PRT3_DM0
.set analog_in_3__DM1, CYREG_PRT3_DM1
.set analog_in_3__DM2, CYREG_PRT3_DM2
.set analog_in_3__DR, CYREG_PRT3_DR
.set analog_in_3__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_3__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_3__MASK, 0x04
.set analog_in_3__PORT, 3
.set analog_in_3__PRT, CYREG_PRT3_PRT
.set analog_in_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_3__PS, CYREG_PRT3_PS
.set analog_in_3__SHIFT, 2
.set analog_in_3__SLW, CYREG_PRT3_SLW

/* analog_in_4 */
.set analog_in_4__0__MASK, 0x08
.set analog_in_4__0__PC, CYREG_PRT3_PC3
.set analog_in_4__0__PORT, 3
.set analog_in_4__0__SHIFT, 3
.set analog_in_4__AG, CYREG_PRT3_AG
.set analog_in_4__AMUX, CYREG_PRT3_AMUX
.set analog_in_4__BIE, CYREG_PRT3_BIE
.set analog_in_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_4__BYP, CYREG_PRT3_BYP
.set analog_in_4__CTL, CYREG_PRT3_CTL
.set analog_in_4__DM0, CYREG_PRT3_DM0
.set analog_in_4__DM1, CYREG_PRT3_DM1
.set analog_in_4__DM2, CYREG_PRT3_DM2
.set analog_in_4__DR, CYREG_PRT3_DR
.set analog_in_4__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_4__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_4__MASK, 0x08
.set analog_in_4__PORT, 3
.set analog_in_4__PRT, CYREG_PRT3_PRT
.set analog_in_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_4__PS, CYREG_PRT3_PS
.set analog_in_4__SHIFT, 3
.set analog_in_4__SLW, CYREG_PRT3_SLW

/* analog_in_5 */
.set analog_in_5__0__MASK, 0x10
.set analog_in_5__0__PC, CYREG_PRT3_PC4
.set analog_in_5__0__PORT, 3
.set analog_in_5__0__SHIFT, 4
.set analog_in_5__AG, CYREG_PRT3_AG
.set analog_in_5__AMUX, CYREG_PRT3_AMUX
.set analog_in_5__BIE, CYREG_PRT3_BIE
.set analog_in_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_5__BYP, CYREG_PRT3_BYP
.set analog_in_5__CTL, CYREG_PRT3_CTL
.set analog_in_5__DM0, CYREG_PRT3_DM0
.set analog_in_5__DM1, CYREG_PRT3_DM1
.set analog_in_5__DM2, CYREG_PRT3_DM2
.set analog_in_5__DR, CYREG_PRT3_DR
.set analog_in_5__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_5__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_5__MASK, 0x10
.set analog_in_5__PORT, 3
.set analog_in_5__PRT, CYREG_PRT3_PRT
.set analog_in_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_5__PS, CYREG_PRT3_PS
.set analog_in_5__SHIFT, 4
.set analog_in_5__SLW, CYREG_PRT3_SLW

/* analog_in_6 */
.set analog_in_6__0__MASK, 0x20
.set analog_in_6__0__PC, CYREG_PRT3_PC5
.set analog_in_6__0__PORT, 3
.set analog_in_6__0__SHIFT, 5
.set analog_in_6__AG, CYREG_PRT3_AG
.set analog_in_6__AMUX, CYREG_PRT3_AMUX
.set analog_in_6__BIE, CYREG_PRT3_BIE
.set analog_in_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_6__BYP, CYREG_PRT3_BYP
.set analog_in_6__CTL, CYREG_PRT3_CTL
.set analog_in_6__DM0, CYREG_PRT3_DM0
.set analog_in_6__DM1, CYREG_PRT3_DM1
.set analog_in_6__DM2, CYREG_PRT3_DM2
.set analog_in_6__DR, CYREG_PRT3_DR
.set analog_in_6__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_6__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_6__MASK, 0x20
.set analog_in_6__PORT, 3
.set analog_in_6__PRT, CYREG_PRT3_PRT
.set analog_in_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_6__PS, CYREG_PRT3_PS
.set analog_in_6__SHIFT, 5
.set analog_in_6__SLW, CYREG_PRT3_SLW

/* analog_in_7 */
.set analog_in_7__0__MASK, 0x40
.set analog_in_7__0__PC, CYREG_PRT3_PC6
.set analog_in_7__0__PORT, 3
.set analog_in_7__0__SHIFT, 6
.set analog_in_7__AG, CYREG_PRT3_AG
.set analog_in_7__AMUX, CYREG_PRT3_AMUX
.set analog_in_7__BIE, CYREG_PRT3_BIE
.set analog_in_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_7__BYP, CYREG_PRT3_BYP
.set analog_in_7__CTL, CYREG_PRT3_CTL
.set analog_in_7__DM0, CYREG_PRT3_DM0
.set analog_in_7__DM1, CYREG_PRT3_DM1
.set analog_in_7__DM2, CYREG_PRT3_DM2
.set analog_in_7__DR, CYREG_PRT3_DR
.set analog_in_7__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_7__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_7__MASK, 0x40
.set analog_in_7__PORT, 3
.set analog_in_7__PRT, CYREG_PRT3_PRT
.set analog_in_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_7__PS, CYREG_PRT3_PS
.set analog_in_7__SHIFT, 6
.set analog_in_7__SLW, CYREG_PRT3_SLW

/* analog_in_8 */
.set analog_in_8__0__MASK, 0x80
.set analog_in_8__0__PC, CYREG_PRT3_PC7
.set analog_in_8__0__PORT, 3
.set analog_in_8__0__SHIFT, 7
.set analog_in_8__AG, CYREG_PRT3_AG
.set analog_in_8__AMUX, CYREG_PRT3_AMUX
.set analog_in_8__BIE, CYREG_PRT3_BIE
.set analog_in_8__BIT_MASK, CYREG_PRT3_BIT_MASK
.set analog_in_8__BYP, CYREG_PRT3_BYP
.set analog_in_8__CTL, CYREG_PRT3_CTL
.set analog_in_8__DM0, CYREG_PRT3_DM0
.set analog_in_8__DM1, CYREG_PRT3_DM1
.set analog_in_8__DM2, CYREG_PRT3_DM2
.set analog_in_8__DR, CYREG_PRT3_DR
.set analog_in_8__INP_DIS, CYREG_PRT3_INP_DIS
.set analog_in_8__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set analog_in_8__LCD_EN, CYREG_PRT3_LCD_EN
.set analog_in_8__MASK, 0x80
.set analog_in_8__PORT, 3
.set analog_in_8__PRT, CYREG_PRT3_PRT
.set analog_in_8__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set analog_in_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set analog_in_8__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set analog_in_8__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set analog_in_8__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set analog_in_8__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set analog_in_8__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set analog_in_8__PS, CYREG_PRT3_PS
.set analog_in_8__SHIFT, 7
.set analog_in_8__SLW, CYREG_PRT3_SLW

/* analog_in_9 */
.set analog_in_9__0__MASK, 0x08
.set analog_in_9__0__PC, CYREG_PRT0_PC3
.set analog_in_9__0__PORT, 0
.set analog_in_9__0__SHIFT, 3
.set analog_in_9__AG, CYREG_PRT0_AG
.set analog_in_9__AMUX, CYREG_PRT0_AMUX
.set analog_in_9__BIE, CYREG_PRT0_BIE
.set analog_in_9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set analog_in_9__BYP, CYREG_PRT0_BYP
.set analog_in_9__CTL, CYREG_PRT0_CTL
.set analog_in_9__DM0, CYREG_PRT0_DM0
.set analog_in_9__DM1, CYREG_PRT0_DM1
.set analog_in_9__DM2, CYREG_PRT0_DM2
.set analog_in_9__DR, CYREG_PRT0_DR
.set analog_in_9__INP_DIS, CYREG_PRT0_INP_DIS
.set analog_in_9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set analog_in_9__LCD_EN, CYREG_PRT0_LCD_EN
.set analog_in_9__MASK, 0x08
.set analog_in_9__PORT, 0
.set analog_in_9__PRT, CYREG_PRT0_PRT
.set analog_in_9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set analog_in_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set analog_in_9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set analog_in_9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set analog_in_9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set analog_in_9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set analog_in_9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set analog_in_9__PS, CYREG_PRT0_PS
.set analog_in_9__SHIFT, 3
.set analog_in_9__SLW, CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_DelSig_1_Ext_CP_Clk__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x02
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x02

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG3_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG3_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG3_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG3_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x03
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x08
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x08

/* analog_in_10 */
.set analog_in_10__0__MASK, 0x80
.set analog_in_10__0__PC, CYREG_PRT0_PC7
.set analog_in_10__0__PORT, 0
.set analog_in_10__0__SHIFT, 7
.set analog_in_10__AG, CYREG_PRT0_AG
.set analog_in_10__AMUX, CYREG_PRT0_AMUX
.set analog_in_10__BIE, CYREG_PRT0_BIE
.set analog_in_10__BIT_MASK, CYREG_PRT0_BIT_MASK
.set analog_in_10__BYP, CYREG_PRT0_BYP
.set analog_in_10__CTL, CYREG_PRT0_CTL
.set analog_in_10__DM0, CYREG_PRT0_DM0
.set analog_in_10__DM1, CYREG_PRT0_DM1
.set analog_in_10__DM2, CYREG_PRT0_DM2
.set analog_in_10__DR, CYREG_PRT0_DR
.set analog_in_10__INP_DIS, CYREG_PRT0_INP_DIS
.set analog_in_10__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set analog_in_10__LCD_EN, CYREG_PRT0_LCD_EN
.set analog_in_10__MASK, 0x80
.set analog_in_10__PORT, 0
.set analog_in_10__PRT, CYREG_PRT0_PRT
.set analog_in_10__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set analog_in_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set analog_in_10__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set analog_in_10__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set analog_in_10__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set analog_in_10__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set analog_in_10__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set analog_in_10__PS, CYREG_PRT0_PS
.set analog_in_10__SHIFT, 7
.set analog_in_10__SLW, CYREG_PRT0_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB04_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB04_ST

/* ADC_SAR_Seq_1_FinalBuf */
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_SAR_Bypass */
.set ADC_SAR_Seq_1_SAR_Bypass__0__MASK, 0x10
.set ADC_SAR_Seq_1_SAR_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_Seq_1_SAR_Bypass__0__PORT, 0
.set ADC_SAR_Seq_1_SAR_Bypass__0__SHIFT, 4
.set ADC_SAR_Seq_1_SAR_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_Seq_1_SAR_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Seq_1_SAR_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Seq_1_SAR_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Seq_1_SAR_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Seq_1_SAR_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Seq_1_SAR_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Seq_1_SAR_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Seq_1_SAR_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Seq_1_SAR_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_Seq_1_SAR_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Seq_1_SAR_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Seq_1_SAR_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Seq_1_SAR_Bypass__MASK, 0x10
.set ADC_SAR_Seq_1_SAR_Bypass__PORT, 0
.set ADC_SAR_Seq_1_SAR_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Seq_1_SAR_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_Seq_1_SAR_Bypass__SHIFT, 4
.set ADC_SAR_Seq_1_SAR_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_Seq_1_TempBuf */
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* Port_2_Status */
.set Port_2_Status_sts_sts_reg__0__MASK, 0x01
.set Port_2_Status_sts_sts_reg__0__POS, 0
.set Port_2_Status_sts_sts_reg__1__MASK, 0x02
.set Port_2_Status_sts_sts_reg__1__POS, 1
.set Port_2_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Port_2_Status_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Port_2_Status_sts_sts_reg__2__MASK, 0x04
.set Port_2_Status_sts_sts_reg__2__POS, 2
.set Port_2_Status_sts_sts_reg__3__MASK, 0x08
.set Port_2_Status_sts_sts_reg__3__POS, 3
.set Port_2_Status_sts_sts_reg__4__MASK, 0x10
.set Port_2_Status_sts_sts_reg__4__POS, 4
.set Port_2_Status_sts_sts_reg__5__MASK, 0x20
.set Port_2_Status_sts_sts_reg__5__POS, 5
.set Port_2_Status_sts_sts_reg__6__MASK, 0x40
.set Port_2_Status_sts_sts_reg__6__POS, 6
.set Port_2_Status_sts_sts_reg__7__MASK, 0x80
.set Port_2_Status_sts_sts_reg__7__POS, 7
.set Port_2_Status_sts_sts_reg__MASK, 0xFF
.set Port_2_Status_sts_sts_reg__MASK_REG, CYREG_B0_UDB14_MSK
.set Port_2_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Port_2_Status_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Port_2_Status_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Port_2_Status_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set Port_2_Status_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set Port_2_Status_sts_sts_reg__STATUS_REG, CYREG_B0_UDB14_ST

/* Port_4_Status */
.set Port_4_Status_sts_sts_reg__0__MASK, 0x01
.set Port_4_Status_sts_sts_reg__0__POS, 0
.set Port_4_Status_sts_sts_reg__1__MASK, 0x02
.set Port_4_Status_sts_sts_reg__1__POS, 1
.set Port_4_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Port_4_Status_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Port_4_Status_sts_sts_reg__2__MASK, 0x04
.set Port_4_Status_sts_sts_reg__2__POS, 2
.set Port_4_Status_sts_sts_reg__3__MASK, 0x08
.set Port_4_Status_sts_sts_reg__3__POS, 3
.set Port_4_Status_sts_sts_reg__4__MASK, 0x10
.set Port_4_Status_sts_sts_reg__4__POS, 4
.set Port_4_Status_sts_sts_reg__5__MASK, 0x20
.set Port_4_Status_sts_sts_reg__5__POS, 5
.set Port_4_Status_sts_sts_reg__6__MASK, 0x40
.set Port_4_Status_sts_sts_reg__6__POS, 6
.set Port_4_Status_sts_sts_reg__7__MASK, 0x80
.set Port_4_Status_sts_sts_reg__7__POS, 7
.set Port_4_Status_sts_sts_reg__MASK, 0xFF
.set Port_4_Status_sts_sts_reg__MASK_REG, CYREG_B0_UDB01_MSK
.set Port_4_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Port_4_Status_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Port_4_Status_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Port_4_Status_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set Port_4_Status_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set Port_4_Status_sts_sts_reg__STATUS_REG, CYREG_B0_UDB01_ST

/* Port_5_Status */
.set Port_5_Status_sts_sts_reg__0__MASK, 0x01
.set Port_5_Status_sts_sts_reg__0__POS, 0
.set Port_5_Status_sts_sts_reg__1__MASK, 0x02
.set Port_5_Status_sts_sts_reg__1__POS, 1
.set Port_5_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Port_5_Status_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set Port_5_Status_sts_sts_reg__2__MASK, 0x04
.set Port_5_Status_sts_sts_reg__2__POS, 2
.set Port_5_Status_sts_sts_reg__3__MASK, 0x08
.set Port_5_Status_sts_sts_reg__3__POS, 3
.set Port_5_Status_sts_sts_reg__4__MASK, 0x10
.set Port_5_Status_sts_sts_reg__4__POS, 4
.set Port_5_Status_sts_sts_reg__5__MASK, 0x20
.set Port_5_Status_sts_sts_reg__5__POS, 5
.set Port_5_Status_sts_sts_reg__6__MASK, 0x40
.set Port_5_Status_sts_sts_reg__6__POS, 6
.set Port_5_Status_sts_sts_reg__7__MASK, 0x80
.set Port_5_Status_sts_sts_reg__7__POS, 7
.set Port_5_Status_sts_sts_reg__MASK, 0xFF
.set Port_5_Status_sts_sts_reg__MASK_REG, CYREG_B1_UDB10_MSK
.set Port_5_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Port_5_Status_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Port_5_Status_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Port_5_Status_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set Port_5_Status_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set Port_5_Status_sts_sts_reg__STATUS_REG, CYREG_B1_UDB10_ST

/* Port_12_Status */
.set Port_12_Status_sts_sts_reg__0__MASK, 0x01
.set Port_12_Status_sts_sts_reg__0__POS, 0
.set Port_12_Status_sts_sts_reg__1__MASK, 0x02
.set Port_12_Status_sts_sts_reg__1__POS, 1
.set Port_12_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Port_12_Status_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Port_12_Status_sts_sts_reg__2__MASK, 0x04
.set Port_12_Status_sts_sts_reg__2__POS, 2
.set Port_12_Status_sts_sts_reg__3__MASK, 0x08
.set Port_12_Status_sts_sts_reg__3__POS, 3
.set Port_12_Status_sts_sts_reg__4__MASK, 0x10
.set Port_12_Status_sts_sts_reg__4__POS, 4
.set Port_12_Status_sts_sts_reg__5__MASK, 0x20
.set Port_12_Status_sts_sts_reg__5__POS, 5
.set Port_12_Status_sts_sts_reg__6__MASK, 0x40
.set Port_12_Status_sts_sts_reg__6__POS, 6
.set Port_12_Status_sts_sts_reg__7__MASK, 0x80
.set Port_12_Status_sts_sts_reg__7__POS, 7
.set Port_12_Status_sts_sts_reg__MASK, 0xFF
.set Port_12_Status_sts_sts_reg__MASK_REG, CYREG_B1_UDB08_MSK
.set Port_12_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Port_12_Status_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Port_12_Status_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Port_12_Status_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set Port_12_Status_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set Port_12_Status_sts_sts_reg__STATUS_REG, CYREG_B1_UDB08_ST

/* Port_2_Control */
.set Port_2_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Port_2_Control_Sync_ctrl_reg__0__POS, 0
.set Port_2_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Port_2_Control_Sync_ctrl_reg__1__POS, 1
.set Port_2_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Port_2_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Port_2_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Port_2_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Port_2_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Port_2_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Port_2_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Port_2_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Port_2_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Port_2_Control_Sync_ctrl_reg__2__MASK, 0x04
.set Port_2_Control_Sync_ctrl_reg__2__POS, 2
.set Port_2_Control_Sync_ctrl_reg__3__MASK, 0x08
.set Port_2_Control_Sync_ctrl_reg__3__POS, 3
.set Port_2_Control_Sync_ctrl_reg__4__MASK, 0x10
.set Port_2_Control_Sync_ctrl_reg__4__POS, 4
.set Port_2_Control_Sync_ctrl_reg__5__MASK, 0x20
.set Port_2_Control_Sync_ctrl_reg__5__POS, 5
.set Port_2_Control_Sync_ctrl_reg__6__MASK, 0x40
.set Port_2_Control_Sync_ctrl_reg__6__POS, 6
.set Port_2_Control_Sync_ctrl_reg__7__MASK, 0x80
.set Port_2_Control_Sync_ctrl_reg__7__POS, 7
.set Port_2_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Port_2_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Port_2_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Port_2_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set Port_2_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Port_2_Control_Sync_ctrl_reg__MASK, 0xFF
.set Port_2_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Port_2_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Port_2_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* Port_4_Control */
.set Port_4_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Port_4_Control_Sync_ctrl_reg__0__POS, 0
.set Port_4_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Port_4_Control_Sync_ctrl_reg__1__POS, 1
.set Port_4_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Port_4_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Port_4_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Port_4_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Port_4_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Port_4_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Port_4_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Port_4_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Port_4_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Port_4_Control_Sync_ctrl_reg__2__MASK, 0x04
.set Port_4_Control_Sync_ctrl_reg__2__POS, 2
.set Port_4_Control_Sync_ctrl_reg__3__MASK, 0x08
.set Port_4_Control_Sync_ctrl_reg__3__POS, 3
.set Port_4_Control_Sync_ctrl_reg__4__MASK, 0x10
.set Port_4_Control_Sync_ctrl_reg__4__POS, 4
.set Port_4_Control_Sync_ctrl_reg__5__MASK, 0x20
.set Port_4_Control_Sync_ctrl_reg__5__POS, 5
.set Port_4_Control_Sync_ctrl_reg__6__MASK, 0x40
.set Port_4_Control_Sync_ctrl_reg__6__POS, 6
.set Port_4_Control_Sync_ctrl_reg__7__MASK, 0x80
.set Port_4_Control_Sync_ctrl_reg__7__POS, 7
.set Port_4_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Port_4_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Port_4_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Port_4_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set Port_4_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Port_4_Control_Sync_ctrl_reg__MASK, 0xFF
.set Port_4_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Port_4_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Port_4_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* Port_5_Control */
.set Port_5_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Port_5_Control_Sync_ctrl_reg__0__POS, 0
.set Port_5_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Port_5_Control_Sync_ctrl_reg__1__POS, 1
.set Port_5_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Port_5_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Port_5_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Port_5_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Port_5_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Port_5_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Port_5_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Port_5_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Port_5_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Port_5_Control_Sync_ctrl_reg__2__MASK, 0x04
.set Port_5_Control_Sync_ctrl_reg__2__POS, 2
.set Port_5_Control_Sync_ctrl_reg__3__MASK, 0x08
.set Port_5_Control_Sync_ctrl_reg__3__POS, 3
.set Port_5_Control_Sync_ctrl_reg__4__MASK, 0x10
.set Port_5_Control_Sync_ctrl_reg__4__POS, 4
.set Port_5_Control_Sync_ctrl_reg__5__MASK, 0x20
.set Port_5_Control_Sync_ctrl_reg__5__POS, 5
.set Port_5_Control_Sync_ctrl_reg__6__MASK, 0x40
.set Port_5_Control_Sync_ctrl_reg__6__POS, 6
.set Port_5_Control_Sync_ctrl_reg__7__MASK, 0x80
.set Port_5_Control_Sync_ctrl_reg__7__POS, 7
.set Port_5_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Port_5_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Port_5_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Port_5_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Port_5_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Port_5_Control_Sync_ctrl_reg__MASK, 0xFF
.set Port_5_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Port_5_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Port_5_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* Port_12_Control */
.set Port_12_Control_Sync_ctrl_reg__0__MASK, 0x01
.set Port_12_Control_Sync_ctrl_reg__0__POS, 0
.set Port_12_Control_Sync_ctrl_reg__1__MASK, 0x02
.set Port_12_Control_Sync_ctrl_reg__1__POS, 1
.set Port_12_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Port_12_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Port_12_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Port_12_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Port_12_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Port_12_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Port_12_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Port_12_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Port_12_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Port_12_Control_Sync_ctrl_reg__2__MASK, 0x04
.set Port_12_Control_Sync_ctrl_reg__2__POS, 2
.set Port_12_Control_Sync_ctrl_reg__3__MASK, 0x08
.set Port_12_Control_Sync_ctrl_reg__3__POS, 3
.set Port_12_Control_Sync_ctrl_reg__4__MASK, 0x10
.set Port_12_Control_Sync_ctrl_reg__4__POS, 4
.set Port_12_Control_Sync_ctrl_reg__5__MASK, 0x20
.set Port_12_Control_Sync_ctrl_reg__5__POS, 5
.set Port_12_Control_Sync_ctrl_reg__6__MASK, 0x40
.set Port_12_Control_Sync_ctrl_reg__6__POS, 6
.set Port_12_Control_Sync_ctrl_reg__7__MASK, 0x80
.set Port_12_Control_Sync_ctrl_reg__7__POS, 7
.set Port_12_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Port_12_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Port_12_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Port_12_Control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Port_12_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Port_12_Control_Sync_ctrl_reg__MASK, 0xFF
.set Port_12_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Port_12_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Port_12_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008003
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 1
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000000F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
