HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:hc4511
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal SM_8S[7:0]; possible missing assignment in an if or case statement.||hc4511.srr(32);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc4511\synthesis\hc4511.srr'/linenumber/32||hc4511.v(31);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MT530 ||@W:Found inferred clock hc4511|LE which controls 7 sequential elements including SM_8S[6:0]. This clock has no specified timing constraint which may adversely impact design performance. ||hc4511.srr(107);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc4511\synthesis\hc4511.srr'/linenumber/107||hc4511.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc4511\hdl\hc4511.v'/linenumber/31
Implementation;Synthesis|| MT420 ||@W:Found inferred clock hc4511|LE with period 10.00ns. Please declare a user-defined clock on object "p:LE"||hc4511.srr(235);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc4511\synthesis\hc4511.srr'/linenumber/235||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||hc4511.srr(251);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc4511\synthesis\hc4511.srr'/linenumber/251||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||hc4511.srr(253);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc4511\synthesis\hc4511.srr'/linenumber/253||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||hc4511.srr(268);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc4511\synthesis\hc4511.srr'/linenumber/268||null;null
