{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693919436748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693919436748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 10:10:36 2023 " "Processing started: Tue Sep 05 10:10:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693919436748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919436748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919436748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693919437047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693919437047 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ula.v " "Can't analyze file -- file ../quartus/ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693919443796 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ram.v " "Can't analyze file -- file ../quartus/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693919443797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaCore " "Found entity 1: ulaCore" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443802 ""} { "Info" "ISGN_ENTITY_NAME" "2 ulaIn1Mux " "Found entity 2: ulaIn1Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443802 ""} { "Info" "ISGN_ENTITY_NAME" "3 ulaIn2Mux " "Found entity 3: ulaIn2Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_out_sign_extend " "Found entity 1: dual_out_sign_extend" {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443804 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693919443805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.v 2 2 " "Found 2 design units, including 2 entities, in source file regmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 regmem " "Found entity 1: regmem" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443806 ""} { "Info" "ISGN_ENTITY_NAME" "2 regMemMux " "Found entity 2: regMemMux" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoregmux.v 1 1 " "Found 1 design units, including 1 entities, in source file memtoregmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 memToRegMux " "Found entity 1: memToRegMux" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443808 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mipsControl.v " "Can't analyze file -- file mipsControl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693919443808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intmem.v 1 1 " "Found 1 design units, including 1 entities, in source file intmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 intMem " "Found entity 1: intMem" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443810 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCNext " "Found entity 2: PCNext" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump.v 1 1 " "Found 1 design units, including 1 entities, in source file jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump " "Found entity 1: jump" {  } { { "jump.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_module.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_module " "Found entity 1: branch_module" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693919443812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919443812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693919444119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt MIPS.v(24) " "Verilog HDL or VHDL warning at MIPS.v(24): object \"rt\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693919444120 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs MIPS.v(25) " "Verilog HDL or VHDL warning at MIPS.v(25): object \"rs\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693919444120 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtMem MIPS.v(28) " "Verilog HDL or VHDL warning at MIPS.v(28): object \"rtMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693919444120 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsMem MIPS.v(29) " "Verilog HDL or VHDL warning at MIPS.v(29): object \"rsMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693919444120 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdMem MIPS.v(30) " "Verilog HDL or VHDL warning at MIPS.v(30): object \"rdMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693919444120 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS.v" "pc" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCNext PCNext:nextInstruction " "Elaborating entity \"PCNext\" for hierarchy \"PCNext:nextInstruction\"" {  } { { "MIPS.v" "nextInstruction" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump jump:jump " "Elaborating entity \"jump\" for hierarchy \"jump:jump\"" {  } { { "MIPS.v" "jump" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_module branch_module:b_module " "Elaborating entity \"branch_module\" for hierarchy \"branch_module:b_module\"" {  } { { "MIPS.v" "b_module" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444161 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "branch_module.v(9) " "Verilog HDL Case Statement warning at branch_module.v(9): incomplete case statement has no default case item" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693919444186 "|MIPS|branch_module:b_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_Result branch_module.v(9) " "Verilog HDL Always Construct warning at branch_module.v(9): inferring latch(es) for variable \"branch_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444186 "|MIPS|branch_module:b_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_Result branch_module.v(9) " "Inferred latch for \"branch_Result\" at branch_module.v(9)" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444187 "|MIPS|branch_module:b_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intMem intMem:intMem " "Elaborating entity \"intMem\" for hierarchy \"intMem:intMem\"" {  } { { "MIPS.v" "intMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444187 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 63 intMem.v(14) " "Verilog HDL warning at intMem.v(14): number of words (62) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693919444188 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.data_a 0 intMem.v(9) " "Net \"intMemory.data_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693919444189 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.waddr_a 0 intMem.v(9) " "Net \"intMemory.waddr_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693919444189 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.we_a 0 intMem.v(9) " "Net \"intMemory.we_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693919444189 "|MIPS|intMem:intMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "MIPS.v" "control" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(20) " "Verilog HDL assignment warning at control.v(20): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(58) " "Verilog HDL assignment warning at control.v(58): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(118) " "Verilog HDL assignment warning at control.v(118): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(127) " "Verilog HDL assignment warning at control.v(127): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(136) " "Verilog HDL assignment warning at control.v(136): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(144) " "Verilog HDL assignment warning at control.v(144): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(153) " "Verilog HDL assignment warning at control.v(153): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(162) " "Verilog HDL assignment warning at control.v(162): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(170) " "Verilog HDL assignment warning at control.v(170): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(178) " "Verilog HDL assignment warning at control.v(178): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(186) " "Verilog HDL assignment warning at control.v(186): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444233 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(195) " "Verilog HDL assignment warning at control.v(195): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(206) " "Verilog HDL assignment warning at control.v(206): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(219) " "Verilog HDL assignment warning at control.v(219): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.v(228) " "Verilog HDL assignment warning at control.v(228): truncated value with size 2 to match size of target (1)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(16) " "Verilog HDL Case Statement warning at control.v(16): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in1Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in1Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in2Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in2Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite control.v(11) " "Inferred latch for \"regWrite\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control.v(11) " "Inferred latch for \"branch\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst control.v(11) " "Inferred latch for \"regDst\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] control.v(11) " "Inferred latch for \"aluOp\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] control.v(11) " "Inferred latch for \"aluOp\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] control.v(11) " "Inferred latch for \"aluOp\[2\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] control.v(11) " "Inferred latch for \"aluOp\[3\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2Mux control.v(11) " "Inferred latch for \"in2Mux\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[0\] control.v(11) " "Inferred latch for \"in1Mux\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[1\] control.v(11) " "Inferred latch for \"in1Mux\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444234 "|MIPS|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMemMux regMemMux:regMemWriteMux " "Elaborating entity \"regMemMux\" for hierarchy \"regMemMux:regMemWriteMux\"" {  } { { "MIPS.v" "regMemWriteMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444235 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "regMem.v(55) " "Verilog HDL Case Statement warning at regMem.v(55): incomplete case statement has no default case item" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693919444277 "|MIPS|regMemMux:regMemWriteMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regMemMuxOutput regMem.v(55) " "Verilog HDL Always Construct warning at regMem.v(55): inferring latch(es) for variable \"regMemMuxOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444277 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[0\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[0\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444277 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[1\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[1\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444277 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[2\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[2\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444277 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[3\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[3\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444277 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regMemMuxOutput\[4\] regMem.v(55) " "Inferred latch for \"regMemMuxOutput\[4\]\" at regMem.v(55)" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444277 "|MIPS|regMemMux:regMemWriteMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmem regmem:regmem " "Elaborating entity \"regmem\" for hierarchy \"regmem:regmem\"" {  } { { "MIPS.v" "regmem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_out_sign_extend dual_out_sign_extend:sign_extend " "Elaborating entity \"dual_out_sign_extend\" for hierarchy \"dual_out_sign_extend:sign_extend\"" {  } { { "MIPS.v" "sign_extend" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn1Mux ulaIn1Mux:ulaIn1 " "Elaborating entity \"ulaIn1Mux\" for hierarchy \"ulaIn1Mux:ulaIn1\"" {  } { { "MIPS.v" "ulaIn1" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444399 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(46) " "Verilog HDL Case Statement warning at ula.v(46): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaIn1MuxOut ula.v(46) " "Verilog HDL Always Construct warning at ula.v(46): inferring latch(es) for variable \"ulaIn1MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[0\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[0\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[1\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[1\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[2\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[2\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[3\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[3\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[4\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[4\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[5\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[5\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[6\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[6\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[7\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[7\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[8\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[8\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[9\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[9\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444409 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[10\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[10\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[11\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[11\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[12\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[12\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[13\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[13\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[14\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[14\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[15\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[15\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[16\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[16\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[17\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[17\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[18\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[18\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[19\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[19\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[20\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[20\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[21\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[21\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[22\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[22\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[23\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[23\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[24\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[24\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[25\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[25\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[26\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[26\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[27\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[27\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[28\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[28\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[29\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[29\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[30\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[30\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[31\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[31\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444410 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn2Mux ulaIn2Mux:ulaIn2 " "Elaborating entity \"ulaIn2Mux\" for hierarchy \"ulaIn2Mux:ulaIn2\"" {  } { { "MIPS.v" "ulaIn2" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaCore ulaCore:ula " "Elaborating entity \"ulaCore\" for hierarchy \"ulaCore:ula\"" {  } { { "MIPS.v" "ula" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444429 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(18) " "Verilog HDL warning at ula.v(18): converting signed shift amount to unsigned" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 18 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1693919444441 "|MIPS|ulaCore:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "MIPS.v" "dataMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memToRegMux memToRegMux:memToRegMux " "Elaborating entity \"memToRegMux\" for hierarchy \"memToRegMux:memToRegMux\"" {  } { { "MIPS.v" "memToRegMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919444482 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memToRegMux.v(7) " "Verilog HDL Case Statement warning at memToRegMux.v(7): incomplete case statement has no default case item" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToRegOutput memToRegMux.v(7) " "Verilog HDL Always Construct warning at memToRegMux.v(7): inferring latch(es) for variable \"memToRegOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[0\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[0\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[1\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[1\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[2\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[2\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[3\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[3\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[4\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[4\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[5\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[5\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[6\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[6\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[7\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[7\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[8\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[8\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444508 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[9\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[9\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[10\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[10\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[11\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[11\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[12\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[12\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[13\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[13\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[14\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[14\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[15\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[15\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[16\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[16\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[17\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[17\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[18\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[18\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[19\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[19\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[20\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[20\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[21\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[21\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[22\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[22\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[23\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[23\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[24\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[24\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[25\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[25\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[26\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[26\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[27\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[27\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[28\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[28\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[29\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[29\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[30\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[30\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToRegOutput\[31\] memToRegMux.v(7) " "Inferred latch for \"memToRegOutput\[31\]\" at memToRegMux.v(7)" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919444509 "|MIPS|memToRegMux:memToRegMux"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[0\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[0\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[1\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[1\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[2\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[2\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[3\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[3\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regMemMux:regMemWriteMux\|regMemMuxOutput\[4\] " "LATCH primitive \"regMemMux:regMemWriteMux\|regMemMuxOutput\[4\]\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 55 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445157 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataMem:dataMem\|mainMemory " "RAM logic \"dataMem:dataMem\|mainMemory\" is uninferred due to asynchronous read logic" {  } { { "dataMem.v" "mainMemory" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1693919445178 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "intMem:intMem\|intMemory " "RAM logic \"intMem:intMem\|intMemory\" is uninferred due to inappropriate RAM size" {  } { { "intMem.v" "intMemory" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693919445178 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693919445178 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1693919445180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[0\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[0\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[1\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[1\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[2\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[2\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[3\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[3\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[4\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[4\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[5\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[5\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[6\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[6\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[7\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[7\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[8\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[8\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445596 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[9\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[9\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[10\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[10\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[11\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[11\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[12\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[12\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[13\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[13\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[14\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[14\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[15\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[15\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[16\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[16\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[17\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[17\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[18\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[18\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[19\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[19\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[20\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[20\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[21\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[21\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[22\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[22\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[23\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[23\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[24\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[24\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[25\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[25\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[26\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[26\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[27\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[27\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[28\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[28\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[29\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[29\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[30\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[30\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memToRegMux:memToRegMux\|memToRegOutput\[31\] " "LATCH primitive \"memToRegMux:memToRegMux\|memToRegOutput\[31\]\" is permanently enabled" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693919445597 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693919455820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_module:b_module\|branch_Result " "Latch branch_module:b_module\|branch_Result has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[0\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455946 ""}  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[0\] " "Latch control:control\|aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[5\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455946 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[1\] " "Latch control:control\|aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[0\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455946 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in2Mux " "Latch control:control\|in2Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[0\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455946 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455946 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455947 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455948 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455949 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455949 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455949 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455949 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[3\] " "Latch control:control\|aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[0\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455949 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[2\] " "Latch control:control\|aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[0\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455949 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|regWrite " "Latch control:control\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[0\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455949 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|regDst " "Latch control:control\|regDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[1\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[1\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455950 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[0\] " "Latch control:control\|in1Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[0\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455950 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455950 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[1\] " "Latch control:control\|in1Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[1\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[1\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693919455950 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693919455950 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693919465823 "|MIPS|instruction[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693919465823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693919466460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693919471925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693919471925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14005 " "Implemented 14005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693919473210 ""} { "Info" "ICUT_CUT_TM_OPINS" "192 " "Implemented 192 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693919473210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13811 " "Implemented 13811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693919473210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693919473210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693919473233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 10:11:13 2023 " "Processing ended: Tue Sep 05 10:11:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693919473233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693919473233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693919473233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693919473233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693919477856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693919477856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 10:11:15 2023 " "Processing started: Tue Sep 05 10:11:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693919477856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693919477856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693919477856 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693919478805 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1693919478806 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1693919478806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693919479015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693919479016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693919479085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693919479119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693919479119 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693919479675 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693919479715 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693919480596 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "194 194 " "No exact pin location assignment(s) for 194 pins of 194 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1693919480967 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1693919488936 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 9216 global CLKCTRL_G10 " "clock~inputCLKENA0 with 9216 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1693919489840 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1693919489840 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693919489840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693919489915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693919489940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693919489992 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693919490041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693919490042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693919490066 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1693919491955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693919491967 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693919491968 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: dataf  to: combout " "Cell: control\|Decoder1~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919492056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: datad  to: combout " "Cell: control\|Decoder1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919492056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datad  to: combout " "Cell: control\|WideOr16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919492056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datad  to: combout " "Cell: control\|WideOr16~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919492056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: dataf  to: combout " "Cell: control\|WideOr16~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919492056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: dataa  to: combout " "Cell: intMem\|intMemory~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919492056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: dataf  to: combout " "Cell: intMem\|intMemory~32  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919492056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datad  to: combout " "Cell: intMem\|intMemory~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919492056 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1693919492056 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693919492156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693919492156 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693919492160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693919492355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1693919492380 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693919492380 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693919493221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693919498373 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1693919500819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:41 " "Fitter placement preparation operations ending: elapsed time is 00:00:41" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693919539736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693919573837 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693919610996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693919610996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693919616067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 3.4% " "1e+04 ns of routing delay (approximately 3.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1693919641732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "62 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "D:/GitHub/Arquitetura-projeto-2/" { { 1 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1693919648274 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693919648274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1693919880295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:19 " "Fitter routing operations ending: elapsed time is 00:04:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693919880305 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 59.71 " "Total time spent on timing analysis during the Fitter is 59.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1693919897108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693919897204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693919903865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693919903871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693919911542 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693919926259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/Arquitetura-projeto-2/output_files/MIPS.fit.smsg " "Generated suppressed messages file D:/GitHub/Arquitetura-projeto-2/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693919927639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6912 " "Peak virtual memory: 6912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693919930767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 10:18:50 2023 " "Processing ended: Tue Sep 05 10:18:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693919930767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:35 " "Elapsed time: 00:07:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693919930767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:18 " "Total CPU time (on all processors): 00:09:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693919930767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693919930767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693919934201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693919934202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 10:18:54 2023 " "Processing started: Tue Sep 05 10:18:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693919934202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693919934202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693919934202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1693919935292 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693919945580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693919946235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 10:19:06 2023 " "Processing ended: Tue Sep 05 10:19:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693919946235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693919946235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693919946235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693919946235 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693919946860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693919947735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693919947735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 10:19:07 2023 " "Processing started: Tue Sep 05 10:19:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693919947735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693919947735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693919947735 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693919947811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693919948792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693919948792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919948825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919948826 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1693919949610 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693919949864 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919949864 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693919949896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:pc\|PC_out\[0\] PC:pc\|PC_out\[0\] " "create_clock -period 1.000 -name PC:pc\|PC_out\[0\] PC:pc\|PC_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693919949896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:control\|in1Mux\[0\] control:control\|in1Mux\[0\] " "create_clock -period 1.000 -name control:control\|in1Mux\[0\] control:control\|in1Mux\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693919949896 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693919949896 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: datac  to: combout " "Cell: control\|Decoder1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919949959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: dataa  to: combout " "Cell: control\|Decoder1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919949959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datac  to: combout " "Cell: control\|WideOr16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919949959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datae  to: combout " "Cell: control\|WideOr16~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919949959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: datab  to: combout " "Cell: control\|WideOr16~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919949959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: datae  to: combout " "Cell: intMem\|intMemory~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919949959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: datae  to: combout " "Cell: intMem\|intMemory~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919949959 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datab  to: combout " "Cell: intMem\|intMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919949959 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693919949959 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693919950013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693919950013 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693919950017 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693919950050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693919956978 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693919956978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.592 " "Worst-case setup slack is -22.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919956987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919956987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.592         -165762.229 clock  " "  -22.592         -165762.229 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919956987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.647            -117.681 PC:pc\|PC_out\[0\]  " "  -17.647            -117.681 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919956987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.116            -349.155 control:control\|in1Mux\[0\]  " "  -12.116            -349.155 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919956987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919956987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.448 " "Worst-case hold slack is -1.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448              -1.487 control:control\|in1Mux\[0\]  " "   -1.448              -1.487 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -0.155 clock  " "   -0.132              -0.155 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 PC:pc\|PC_out\[0\]  " "    0.278               0.000 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919957602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693919957605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693919957607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.143 " "Worst-case minimum pulse width slack is -4.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.143            -223.733 PC:pc\|PC_out\[0\]  " "   -4.143            -223.733 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724          -10273.447 clock  " "   -0.724          -10273.447 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 control:control\|in1Mux\[0\]  " "    0.160               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919957614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919957614 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693919958308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693919958415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693919966405 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: datac  to: combout " "Cell: control\|Decoder1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919967041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: dataa  to: combout " "Cell: control\|Decoder1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919967041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datac  to: combout " "Cell: control\|WideOr16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919967041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datae  to: combout " "Cell: control\|WideOr16~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919967041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: datab  to: combout " "Cell: control\|WideOr16~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919967041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: datae  to: combout " "Cell: intMem\|intMemory~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919967041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: datae  to: combout " "Cell: intMem\|intMemory~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919967041 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datab  to: combout " "Cell: intMem\|intMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919967041 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693919967041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693919967041 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693919968475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693919968475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.454 " "Worst-case setup slack is -22.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919968477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919968477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.454         -163604.467 clock  " "  -22.454         -163604.467 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919968477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.118            -118.552 PC:pc\|PC_out\[0\]  " "  -18.118            -118.552 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919968477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.150            -351.436 control:control\|in1Mux\[0\]  " "  -12.150            -351.436 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919968477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919968477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.596 " "Worst-case hold slack is -1.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596              -1.937 control:control\|in1Mux\[0\]  " "   -1.596              -1.937 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.782 PC:pc\|PC_out\[0\]  " "   -0.280              -0.782 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261              -1.284 clock  " "   -0.261              -1.284 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919969090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693919969093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693919969095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.269 " "Worst-case minimum pulse width slack is -4.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.269            -233.250 PC:pc\|PC_out\[0\]  " "   -4.269            -233.250 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724          -10257.573 clock  " "   -0.724          -10257.573 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 control:control\|in1Mux\[0\]  " "    0.213               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919969104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919969104 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693919969784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693919970063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693919977329 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: datac  to: combout " "Cell: control\|Decoder1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919977877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: dataa  to: combout " "Cell: control\|Decoder1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919977877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datac  to: combout " "Cell: control\|WideOr16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919977877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datae  to: combout " "Cell: control\|WideOr16~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919977877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: datab  to: combout " "Cell: control\|WideOr16~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919977877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: datae  to: combout " "Cell: intMem\|intMemory~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919977877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: datae  to: combout " "Cell: intMem\|intMemory~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919977877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datab  to: combout " "Cell: intMem\|intMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919977877 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693919977877 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693919977877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693919978468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693919978468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.923 " "Worst-case setup slack is -9.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.923          -70625.487 clock  " "   -9.923          -70625.487 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.246             -52.952 PC:pc\|PC_out\[0\]  " "   -7.246             -52.952 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.137            -140.584 control:control\|in1Mux\[0\]  " "   -5.137            -140.584 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919978469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919978469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.592 " "Worst-case hold slack is -0.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592              -0.600 control:control\|in1Mux\[0\]  " "   -0.592              -0.600 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 clock  " "    0.073               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 PC:pc\|PC_out\[0\]  " "    0.175               0.000 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919979067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693919979069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693919979072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.475 " "Worst-case minimum pulse width slack is -1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475             -53.176 PC:pc\|PC_out\[0\]  " "   -1.475             -53.176 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093            -777.965 clock  " "   -0.093            -777.965 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 control:control\|in1Mux\[0\]  " "    0.346               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919979081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919979081 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693919979860 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~3  from: datac  to: combout " "Cell: control\|Decoder1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919980263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|Decoder1~5  from: dataa  to: combout " "Cell: control\|Decoder1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919980263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~3  from: datac  to: combout " "Cell: control\|WideOr16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919980263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~6  from: datae  to: combout " "Cell: control\|WideOr16~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919980263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~7  from: datab  to: combout " "Cell: control\|WideOr16~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919980263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~10  from: datae  to: combout " "Cell: intMem\|intMemory~10  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919980263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~32  from: datae  to: combout " "Cell: intMem\|intMemory~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919980263 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: intMem\|intMemory~33  from: datab  to: combout " "Cell: intMem\|intMemory~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693919980263 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693919980263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693919980263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693919980863 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693919980863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.798 " "Worst-case setup slack is -8.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919980864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919980864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.798          -62318.740 clock  " "   -8.798          -62318.740 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919980864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.696             -47.503 PC:pc\|PC_out\[0\]  " "   -6.696             -47.503 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919980864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.589            -126.494 control:control\|in1Mux\[0\]  " "   -4.589            -126.494 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919980864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919980864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.562 " "Worst-case hold slack is -0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -0.621 control:control\|in1Mux\[0\]  " "   -0.562              -0.621 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 clock  " "   -0.002              -0.002 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 PC:pc\|PC_out\[0\]  " "    0.112               0.000 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919981469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693919981471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693919981474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.302 " "Worst-case minimum pulse width slack is -1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302             -46.580 PC:pc\|PC_out\[0\]  " "   -1.302             -46.580 PC:pc\|PC_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091            -787.819 clock  " "   -0.091            -787.819 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 control:control\|in1Mux\[0\]  " "    0.368               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693919981482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693919981482 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693919986538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693919988356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5590 " "Peak virtual memory: 5590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693919988901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 10:19:48 2023 " "Processing ended: Tue Sep 05 10:19:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693919988901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693919988901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693919988901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693919988901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1693919990769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693919990770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 10:19:50 2023 " "Processing started: Tue Sep 05 10:19:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693919990770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1693919990770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1693919990770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1693919991971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS.vo D:/GitHub/Arquitetura-projeto-2/simulation/modelsim/ simulation " "Generated file MIPS.vo in folder \"D:/GitHub/Arquitetura-projeto-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1693919993553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693919993679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 10:19:53 2023 " "Processing ended: Tue Sep 05 10:19:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693919993679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693919993679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693919993679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1693919993679 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus Prime Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1693919994326 ""}
