<stg><name>fp_conv</name>


<trans_list>

<trans id="428" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="9" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="12" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="18" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="19" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="1"/>
</and_exp><and_exp><literal name="or_ln575" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="23" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
arrayctor.loop7.preheader:0  %wtbuf_2_V = alloca i9

]]></Node>
<StgValue><ssdm name="wtbuf_2_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
arrayctor.loop7.preheader:1  %wtbuf_2_V_1 = alloca i9

]]></Node>
<StgValue><ssdm name="wtbuf_2_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="32">
<![CDATA[
arrayctor.loop7.preheader:2  %wtbuf_2_V_2 = alloca i9

]]></Node>
<StgValue><ssdm name="wtbuf_2_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop7.preheader:3  %N_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %N)

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop7.preheader:4  %o_index_V_2_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %o_index_V_2)

]]></Node>
<StgValue><ssdm name="o_index_V_2_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop7.preheader:5  %kh_index_V_2_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %kh_index_V_2)

]]></Node>
<StgValue><ssdm name="kh_index_V_2_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop7.preheader:6  %d_o_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_o_idx_V)

]]></Node>
<StgValue><ssdm name="d_o_idx_V_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop7.preheader:7  %d_i_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_i_idx_V)

]]></Node>
<StgValue><ssdm name="d_i_idx_V_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="20" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:8  %win_V = alloca [27 x i20], align 4

]]></Node>
<StgValue><ssdm name="win_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:9  %lbuf_V = alloca [192 x i20], align 4

]]></Node>
<StgValue><ssdm name="lbuf_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop7.preheader:10  %outwords_V = alloca [16 x i64], align 8

]]></Node>
<StgValue><ssdm name="outwords_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="1">
<![CDATA[
arrayctor.loop7.preheader:11  %zext_ln209 = zext i1 %kh_index_V_2_read to i11

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="1">
<![CDATA[
arrayctor.loop7.preheader:12  %zext_ln1372 = zext i1 %kh_index_V_2_read to i2

]]></Node>
<StgValue><ssdm name="zext_ln1372"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="16">
<![CDATA[
arrayctor.loop7.preheader:13  %trunc_ln209 = trunc i16 %o_index_V_2_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop7.preheader:14  br label %.preheader2254

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader2254:0  %p_0193_0 = phi i10 [ 0, %arrayctor.loop7.preheader ], [ %n_V, %LOOP_FP_CONV_O_end ]

]]></Node>
<StgValue><ssdm name="p_0193_0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10">
<![CDATA[
.preheader2254:1  %ret_V = trunc i10 %p_0193_0 to i1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="10">
<![CDATA[
.preheader2254:2  %zext_ln887 = zext i10 %p_0193_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader2254:3  %icmp_ln887 = icmp ult i16 %zext_ln887, %N_read

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2254:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2254:5  %n_V = add i10 1, %p_0193_0

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2254:6  br i1 %icmp_ln887, label %LOOP_FP_CONV_O_begin, label %12

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_FP_CONV_O_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln502"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_FP_CONV_O_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
LOOP_FP_CONV_O_begin:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln603"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %p_0180_0 = phi i2 [ 0, %LOOP_FP_CONV_O_begin ], [ %m_V_1, %LOOP_RESET_LINEBUFFERS_end ]

]]></Node>
<StgValue><ssdm name="p_0180_0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln887_3 = icmp eq i2 %p_0180_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %m_V_1 = add i2 %p_0180_0, 1

]]></Node>
<StgValue><ssdm name="m_V_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_3, label %2, label %LOOP_RESET_LINEBUFFERS_begin

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_RESET_LINEBUFFERS_begin:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln506"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_RESET_LINEBUFFERS_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
LOOP_RESET_LINEBUFFERS_begin:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_0180_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LOOP_RESET_LINEBUFFERS_begin:3  %or_ln203 = or i8 %tmp_s, 32

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
LOOP_RESET_LINEBUFFERS_begin:4  %tmp_22_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln203)

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
LOOP_RESET_LINEBUFFERS_begin:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_16 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0193_0, i32 1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="9">
<![CDATA[
:1  %zext_ln1372_1 = zext i9 %tmp_16 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1372_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:2  %select_ln519 = select i1 %ret_V, i12 -1755, i12 0

]]></Node>
<StgValue><ssdm name="select_ln519"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln519 = add i12 %zext_ln1372_1, %select_ln519

]]></Node>
<StgValue><ssdm name="add_ln519"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln519 = zext i12 %add_ln519 to i64

]]></Node>
<StgValue><ssdm name="zext_ln519"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %wt_mem_V_1_addr = getelementptr [4682 x i64]* %wt_mem_V_2, i64 0, i64 %zext_ln519

]]></Node>
<StgValue><ssdm name="wt_mem_V_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="13">
<![CDATA[
:6  %wt_word_V = load i64* %wt_mem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_word_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %p_0170_0 = phi i6 [ 0, %LOOP_RESET_LINEBUFFERS_begin ], [ %c_V, %PROLOG_COLS ]

]]></Node>
<StgValue><ssdm name="p_0170_0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln887_5 = icmp eq i6 %p_0170_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln887_5"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %c_V = add i6 %p_0170_0, 1

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_5, label %LOOP_RESET_LINEBUFFERS_end, label %PROLOG_COLS

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="6">
<![CDATA[
PROLOG_COLS:2  %zext_ln203_1 = zext i6 %p_0170_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
PROLOG_COLS:3  %add_ln203 = add i9 %tmp_22_cast, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="9">
<![CDATA[
PROLOG_COLS:4  %zext_ln203_2 = zext i9 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
PROLOG_COLS:5  %lbuf_V_addr = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lbuf_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="8">
<![CDATA[
PROLOG_COLS:10  %lbuf_V_load = load i20* %lbuf_V_addr, align 4

]]></Node>
<StgValue><ssdm name="lbuf_V_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_RESET_LINEBUFFERS_end:0  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str29, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
LOOP_RESET_LINEBUFFERS_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
PROLOG_COLS:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln507"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
PROLOG_COLS:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
PROLOG_COLS:6  %tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_0180_0, i6 %p_0170_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
PROLOG_COLS:7  %zext_ln203 = zext i8 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
PROLOG_COLS:8  %lbuf_V_addr_1 = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="lbuf_V_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
PROLOG_COLS:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln508"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="8">
<![CDATA[
PROLOG_COLS:10  %lbuf_V_load = load i20* %lbuf_V_addr, align 4

]]></Node>
<StgValue><ssdm name="lbuf_V_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="20" op_1_bw="8">
<![CDATA[
PROLOG_COLS:11  store i20 %lbuf_V_load, i20* %lbuf_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln510"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="20" op_1_bw="8" op_2_bw="20">
<![CDATA[
PROLOG_COLS:12  store i20 0, i20* %lbuf_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln512"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
PROLOG_COLS:13  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str30, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
PROLOG_COLS:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="13">
<![CDATA[
:6  %wt_word_V = load i64* %wt_mem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_word_V"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0  %p_0352_0 = phi i2 [ 0, %2 ], [ %m_V, %branch0.backedge ]

]]></Node>
<StgValue><ssdm name="p_0352_0"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1  %icmp_ln887_4 = icmp eq i2 %p_0352_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_4"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:3  %m_V = add i2 %p_0352_0, 1

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:4  br i1 %icmp_ln887_4, label %_ifconv5, label %3

]]></Node>
<StgValue><ssdm name="br_ln521"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln521"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="1" op_3_bw="2">
<![CDATA[
:1  %tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2(i2 %p_0352_0, i1 false, i2 %p_0352_0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="5">
<![CDATA[
:2  %Lo = zext i5 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="Lo"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="5">
<![CDATA[
:3  %zext_ln555_1 = zext i5 %tmp_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln555_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %Hi = add i6 8, %zext_ln555_1

]]></Node>
<StgValue><ssdm name="Hi"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
:5  %zext_ln555_2 = zext i6 %Hi to i32

]]></Node>
<StgValue><ssdm name="zext_ln555_2"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln647 = icmp ugt i32 %Lo, %zext_ln555_2

]]></Node>
<StgValue><ssdm name="icmp_ln647"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="5">
<![CDATA[
:7  %zext_ln647 = zext i5 %tmp_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="6">
<![CDATA[
:8  %zext_ln647_1 = zext i6 %Hi to i7

]]></Node>
<StgValue><ssdm name="zext_ln647_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_17 = call i64 @llvm.part.select.i64(i64 %wt_word_V, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %sub_ln647 = sub i7 %zext_ln647, %zext_ln647_1

]]></Node>
<StgValue><ssdm name="sub_ln647"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11  %xor_ln647 = xor i7 %zext_ln647, 63

]]></Node>
<StgValue><ssdm name="xor_ln647"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %sub_ln647_1 = sub i7 %zext_ln647_1, %zext_ln647

]]></Node>
<StgValue><ssdm name="sub_ln647_1"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:13  %select_ln647 = select i1 %icmp_ln647, i7 %sub_ln647, i7 %sub_ln647_1

]]></Node>
<StgValue><ssdm name="select_ln647"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %select_ln647_1 = select i1 %icmp_ln647, i64 %tmp_17, i64 %wt_word_V

]]></Node>
<StgValue><ssdm name="select_ln647_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:15  %select_ln647_2 = select i1 %icmp_ln647, i7 %xor_ln647, i7 %zext_ln647

]]></Node>
<StgValue><ssdm name="select_ln647_2"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16  %sub_ln647_2 = sub i7 63, %select_ln647

]]></Node>
<StgValue><ssdm name="sub_ln647_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="7">
<![CDATA[
:17  %zext_ln647_2 = zext i7 %select_ln647_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln647_2"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="7">
<![CDATA[
:18  %zext_ln647_3 = zext i7 %sub_ln647_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln647_3"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %lshr_ln647 = lshr i64 %select_ln647_1, %zext_ln647_2

]]></Node>
<StgValue><ssdm name="lshr_ln647"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %lshr_ln647_1 = lshr i64 -1, %zext_ln647_3

]]></Node>
<StgValue><ssdm name="lshr_ln647_1"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %p_Result_4 = and i64 %lshr_ln647, %lshr_ln647_1

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="64">
<![CDATA[
:22  %wtbuf_0_V = trunc i64 %p_Result_4 to i9

]]></Node>
<StgValue><ssdm name="wtbuf_0_V"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:23  switch i2 %p_0352_0, label %branch2 [
    i2 0, label %.branch0.backedge_crit_edge
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln522"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
<literal name="p_0352_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch1:0  store i9 %wtbuf_0_V, i9* %wtbuf_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
<literal name="p_0352_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln522"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
<literal name="p_0352_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
.branch0.backedge_crit_edge:0  store i9 %wtbuf_0_V, i9* %wtbuf_2_V

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
<literal name="p_0352_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.branch0.backedge_crit_edge:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln522"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
<literal name="p_0352_0" val="!0"/>
<literal name="p_0352_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch2:0  store i9 %wtbuf_0_V, i9* %wtbuf_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln522"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
<literal name="p_0352_0" val="!0"/>
<literal name="p_0352_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln522"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch0.backedge:0  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="10">
<![CDATA[
_ifconv5:0  %zext_ln209_1 = zext i10 %p_0193_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv5:1  %add_ln209 = add i11 %zext_ln209_1, %zext_ln209

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:2  %ret_V_s = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %add_ln209, i32 2, i32 10)

]]></Node>
<StgValue><ssdm name="ret_V_s"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="9">
<![CDATA[
_ifconv5:3  %zext_ln544 = zext i9 %ret_V_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:4  %kh_mem_V_1_addr = getelementptr [64 x i64]* %kh_mem_V_2, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="kh_mem_V_1_addr"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="6">
<![CDATA[
_ifconv5:5  %kh_word_V = load i64* %kh_mem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="10">
<![CDATA[
_ifconv5:6  %trunc_ln1372 = trunc i10 %p_0193_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1372"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv5:7  %off_V = add i2 %zext_ln1372, %trunc_ln1372

]]></Node>
<StgValue><ssdm name="off_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="6">
<![CDATA[
_ifconv5:5  %kh_word_V = load i64* %kh_mem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv5:8  %icmp_ln879 = icmp eq i2 %off_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv5:9  %icmp_ln879_3 = icmp eq i2 %off_V, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv5:10  %icmp_ln879_4 = icmp eq i2 %off_V, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:11  %xor_ln879 = xor i1 %icmp_ln879, true

]]></Node>
<StgValue><ssdm name="xor_ln879"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:12  %and_ln879 = and i1 %icmp_ln879_3, %xor_ln879

]]></Node>
<StgValue><ssdm name="and_ln879"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:13  %or_ln879 = or i1 %icmp_ln879, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="or_ln879"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:14  %xor_ln879_1 = xor i1 %or_ln879, true

]]></Node>
<StgValue><ssdm name="xor_ln879_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:15  %and_ln879_1 = and i1 %icmp_ln879_4, %xor_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln879_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv5:16  %or_ln879_1 = or i1 %and_ln879_1, %and_ln879

]]></Node>
<StgValue><ssdm name="or_ln879_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:17  %tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:18  %tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:19  %select_ln879 = select i1 %and_ln879_1, i16 %tmp_1, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
_ifconv5:20  %trunc_ln728 = trunc i64 %kh_word_V to i16

]]></Node>
<StgValue><ssdm name="trunc_ln728"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:21  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:22  %select_ln879_3 = select i1 %icmp_ln879, i16 %trunc_ln728, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln879_3"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:23  %select_ln879_4 = select i1 %or_ln879_1, i16 %select_ln879, i16 %select_ln879_3

]]></Node>
<StgValue><ssdm name="select_ln879_4"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
_ifconv5:24  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %select_ln879_4, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="22">
<![CDATA[
_ifconv5:25  %sext_ln533 = sext i22 %shl_ln to i24

]]></Node>
<StgValue><ssdm name="sext_ln533"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
_ifconv5:26  br label %4

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %p_0517_0 = phi i6 [ 0, %_ifconv5 ], [ %r_V, %LOOP_CONV_ROWS_end ]

]]></Node>
<StgValue><ssdm name="p_0517_0"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln887_6 = icmp eq i6 %p_0517_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln887_6"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %r_V = add i6 %p_0517_0, 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_6, label %.preheader.preheader, label %LOOP_CONV_ROWS_begin

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_CONV_ROWS_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln533"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_CONV_ROWS_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
LOOP_CONV_ROWS_begin:2  %shl_ln1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %p_0517_0, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_CONV_ROWS_begin:3  %icmp_ln895 = icmp eq i6 %p_0517_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_CONV_ROWS_begin:4  %ret_V_15 = add i6 -1, %p_0517_0

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
LOOP_CONV_ROWS_begin:5  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V_15, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_CONV_ROWS_begin:6  %sub_ln1371 = sub i6 1, %p_0517_0

]]></Node>
<StgValue><ssdm name="sub_ln1371"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_CONV_ROWS_begin:7  %trunc_ln1371_1 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %sub_ln1371, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln1371_1"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="5">
<![CDATA[
LOOP_CONV_ROWS_begin:8  %sext_ln1371_1 = sext i5 %trunc_ln1371_1 to i6

]]></Node>
<StgValue><ssdm name="sext_ln1371_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="6">
<![CDATA[
LOOP_CONV_ROWS_begin:9  %zext_ln1371 = zext i6 %sext_ln1371_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
LOOP_CONV_ROWS_begin:10  %sub_ln1371_1 = sub i7 0, %zext_ln1371

]]></Node>
<StgValue><ssdm name="sub_ln1371_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
LOOP_CONV_ROWS_begin:11  %trunc_ln1371_2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %ret_V_15, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln1371_2"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="5">
<![CDATA[
LOOP_CONV_ROWS_begin:12  %sext_ln1371_2 = sext i5 %trunc_ln1371_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln1371_2"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="6">
<![CDATA[
LOOP_CONV_ROWS_begin:13  %zext_ln1371_1 = zext i6 %sext_ln1371_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1371_1"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
LOOP_CONV_ROWS_begin:14  %select_ln1371 = select i1 %tmp_19, i7 %sub_ln1371_1, i7 %zext_ln1371_1

]]></Node>
<StgValue><ssdm name="select_ln1371"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="33" op_0_bw="7">
<![CDATA[
LOOP_CONV_ROWS_begin:15  %sext_ln1371 = sext i7 %select_ln1371 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1371"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="33">
<![CDATA[
LOOP_CONV_ROWS_begin:16  %zext_ln544_6 = zext i33 %sext_ln1371 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="6">
<![CDATA[
LOOP_CONV_ROWS_begin:17  %trunc_ln1372_1 = trunc i6 %ret_V_15 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln1372_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="6">
<![CDATA[
LOOP_CONV_ROWS_begin:18  %trunc_ln1372_2 = trunc i6 %sub_ln1371 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln1372_2"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_CONV_ROWS_begin:19  %tmp_20 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %trunc_ln1372_2)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
LOOP_CONV_ROWS_begin:20  %sub_ln555 = sub i2 0, %tmp_20

]]></Node>
<StgValue><ssdm name="sub_ln555"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
LOOP_CONV_ROWS_begin:21  %tmp_11 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %trunc_ln1372_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
LOOP_CONV_ROWS_begin:22  %select_ln1372 = select i1 %tmp_19, i2 %sub_ln555, i2 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln1372"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
LOOP_CONV_ROWS_begin:23  %shl_ln2 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln1372, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_CONV_ROWS_begin:24  %outwords_V_addr = getelementptr [16 x i64]* %outwords_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="outwords_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="6">
<![CDATA[
LOOP_CONV_ROWS_begin:25  %trunc_ln209_1 = trunc i6 %p_0517_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln209_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
LOOP_CONV_ROWS_begin:26  %trunc_ln209_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln209_1, i5 0)

]]></Node>
<StgValue><ssdm name="trunc_ln209_2"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
LOOP_CONV_ROWS_begin:27  br label %5

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:0  %img_idx_V = add i16 %zext_ln887, %o_index_V_2_read

]]></Node>
<StgValue><ssdm name="img_idx_V"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1  %ret_V_18 = xor i1 %trunc_ln209, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %img_idx_V, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="10">
<![CDATA[
.preheader.preheader:3  %tmp_10 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %d_o_idx_V_read, i1 %ret_V_18, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="14" op_0_bw="12">
<![CDATA[
.preheader.preheader:4  %zext_ln887_1 = zext i12 %tmp_10 to i14

]]></Node>
<StgValue><ssdm name="zext_ln887_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln596"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %p_0507_0 = phi i6 [ 0, %LOOP_CONV_ROWS_begin ], [ %c_V_1, %LOOP_CONV_COLS_end ]

]]></Node>
<StgValue><ssdm name="p_0507_0"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln887_8 = icmp eq i6 %p_0507_0, -31

]]></Node>
<StgValue><ssdm name="icmp_ln887_8"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %c_V_1 = add i6 %p_0507_0, 1

]]></Node>
<StgValue><ssdm name="c_V_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_8, label %LOOP_CONV_ROWS_end, label %LOOP_CONV_COLS_begin

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="6">
<![CDATA[
LOOP_CONV_COLS_begin:4  %zext_ln209_2 = zext i6 %p_0507_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln209_2"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="6">
<![CDATA[
LOOP_CONV_COLS_begin:5  %zext_ln209_3 = zext i6 %p_0507_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln209_3"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LOOP_CONV_COLS_begin:6  %addr_V = add i11 %shl_ln1, %zext_ln209_2

]]></Node>
<StgValue><ssdm name="addr_V"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
LOOP_CONV_COLS_begin:7  %ret_V_13 = add i10 %zext_ln209_3, %trunc_ln209_2

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
LOOP_CONV_COLS_begin:8  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %addr_V, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="21" op_1_bw="9" op_2_bw="1" op_3_bw="1" op_4_bw="10">
<![CDATA[
LOOP_CONV_COLS_begin:9  %tmp_12 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i1.i1.i10(i9 0, i1 %d_i_idx_V_read, i1 %tmp_23, i10 %ret_V_13)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="21">
<![CDATA[
LOOP_CONV_COLS_begin:10  %zext_ln180_4 = zext i21 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_4"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_CONV_COLS_begin:11  %dmem_V_1_addr_1 = getelementptr [4096 x i64]* %dmem_V_2, i64 0, i64 %zext_ln180_4

]]></Node>
<StgValue><ssdm name="dmem_V_1_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="12">
<![CDATA[
LOOP_CONV_COLS_begin:12  %inword_V = load i64* %dmem_V_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="inword_V"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_CONV_ROWS_end:0  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str32, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
LOOP_CONV_ROWS_end:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_CONV_COLS_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln534"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_CONV_COLS_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_CONV_COLS_begin:2  %or_ln537 = or i6 %p_0507_0, %p_0517_0

]]></Node>
<StgValue><ssdm name="or_ln537"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
LOOP_CONV_COLS_begin:3  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %or_ln537, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="12">
<![CDATA[
LOOP_CONV_COLS_begin:12  %inword_V = load i64* %dmem_V_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="inword_V"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_CONV_COLS_begin:13  %p_Val2_3 = select i1 %tmp_22, i64 0, i64 %inword_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP_CONV_COLS_begin:14  %icmp_ln883 = icmp eq i6 %p_0507_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="6">
<![CDATA[
LOOP_CONV_COLS_begin:15  %zext_ln542 = zext i6 %p_0507_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
LOOP_CONV_COLS_begin:16  br label %6

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %p_0564_0 = phi i2 [ 0, %LOOP_CONV_COLS_begin ], [ %m_V_3, %._crit_edge2257 ]

]]></Node>
<StgValue><ssdm name="p_0564_0"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln887_9 = icmp eq i2 %p_0564_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_9"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %m_V_3 = add i2 %p_0564_0, 1

]]></Node>
<StgValue><ssdm name="m_V_3"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_9, label %10, label %7

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="2" op_3_bw="2">
<![CDATA[
:0  %Lo_1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %p_0564_0, i2 %p_0564_0, i2 0)

]]></Node>
<StgValue><ssdm name="Lo_1"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="6">
<![CDATA[
:1  %zext_ln555 = zext i6 %Lo_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln555"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="6">
<![CDATA[
:2  %zext_ln555_3 = zext i6 %Lo_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln555_3"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %Hi_1 = add i7 19, %zext_ln555

]]></Node>
<StgValue><ssdm name="Hi_1"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="7">
<![CDATA[
:4  %zext_ln555_4 = zext i7 %Hi_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln555_4"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln647_1 = icmp ugt i32 %zext_ln555_3, %zext_ln555_4

]]></Node>
<StgValue><ssdm name="icmp_ln647_1"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="6">
<![CDATA[
:6  %zext_ln647_4 = zext i6 %Lo_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln647_4"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_24 = call i64 @llvm.part.select.i64(i64 %p_Val2_3, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %sub_ln647_3 = sub i7 %zext_ln647_4, %Hi_1

]]></Node>
<StgValue><ssdm name="sub_ln647_3"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %xor_ln647_1 = xor i7 %zext_ln647_4, 63

]]></Node>
<StgValue><ssdm name="xor_ln647_1"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %sub_ln647_4 = sub i7 %Hi_1, %zext_ln647_4

]]></Node>
<StgValue><ssdm name="sub_ln647_4"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:11  %select_ln647_3 = select i1 %icmp_ln647_1, i7 %sub_ln647_3, i7 %sub_ln647_4

]]></Node>
<StgValue><ssdm name="select_ln647_3"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %select_ln647_4 = select i1 %icmp_ln647_1, i64 %tmp_24, i64 %p_Val2_3

]]></Node>
<StgValue><ssdm name="select_ln647_4"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:13  %select_ln647_5 = select i1 %icmp_ln647_1, i7 %xor_ln647_1, i7 %zext_ln647_4

]]></Node>
<StgValue><ssdm name="select_ln647_5"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %sub_ln647_5 = sub i7 63, %select_ln647_3

]]></Node>
<StgValue><ssdm name="sub_ln647_5"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="7">
<![CDATA[
:15  %zext_ln647_5 = zext i7 %select_ln647_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln647_5"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="7">
<![CDATA[
:16  %zext_ln647_6 = zext i7 %sub_ln647_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln647_6"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %lshr_ln647_2 = lshr i64 %select_ln647_4, %zext_ln647_5

]]></Node>
<StgValue><ssdm name="lshr_ln647_2"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %lshr_ln647_3 = lshr i64 -1, %zext_ln647_6

]]></Node>
<StgValue><ssdm name="lshr_ln647_3"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %p_Result_5 = and i64 %lshr_ln647_2, %lshr_ln647_3

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="20" op_0_bw="64">
<![CDATA[
:20  %p_Result_6 = trunc i64 %p_Result_5 to i20

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="2">
<![CDATA[
:21  %zext_ln203_4 = zext i2 %p_0564_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="2">
<![CDATA[
:22  %zext_ln203_5 = zext i2 %p_0564_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %tmp_13 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_0564_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="4">
<![CDATA[
:24  %zext_ln203_6 = zext i4 %tmp_13 to i5

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:25  %sub_ln203 = sub i5 %zext_ln203_6, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="5">
<![CDATA[
:26  %sext_ln203 = sext i5 %sub_ln203 to i6

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:27  %tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_0564_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="5">
<![CDATA[
:28  %zext_ln203_7 = zext i5 %tmp_14 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:29  %add_ln203_1 = add i6 %zext_ln203_4, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:30  %add_ln203_2 = add i6 8, %add_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="6">
<![CDATA[
:31  %sext_ln203_1 = sext i6 %add_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %win_V_addr = getelementptr [27 x i20]* %win_V, i64 0, i64 %sext_ln203_1

]]></Node>
<StgValue><ssdm name="win_V_addr"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:33  %tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %p_0564_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="3">
<![CDATA[
:34  %zext_ln203_8 = zext i3 %tmp_15 to i4

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:35  %tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_0564_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %or_ln203_1 = or i8 %tmp_25, 32

]]></Node>
<StgValue><ssdm name="or_ln203_1"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
:37  %tmp_41_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln203_1)

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:38  %add_ln203_3 = add i9 %tmp_41_cast, %zext_ln542

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="9">
<![CDATA[
:39  %zext_ln203_9 = zext i9 %add_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %lbuf_V_addr_2 = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="lbuf_V_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:41  %tmp_26 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_0564_0, i6 %p_0507_0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="8">
<![CDATA[
:42  %zext_ln203_3 = zext i8 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %lbuf_V_addr_3 = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="lbuf_V_addr_3"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:44  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln551"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %icmp_ln895_1 = icmp eq i6 %p_0507_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_ln575 = or i1 %icmp_ln895, %icmp_ln895_1

]]></Node>
<StgValue><ssdm name="or_ln575"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_ln575, label %LOOP_CONV_COLS_end, label %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_9" val="1"/>
<literal name="or_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.preheader:0  br label %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_0787_0 = phi i2 [ 0, %7 ], [ %wr_V, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0787_0"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %icmp_ln887_10 = icmp eq i2 %p_0787_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_10"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %wr_V = add i2 %p_0787_0, 1

]]></Node>
<StgValue><ssdm name="wr_V"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln887_10, label %.preheader2252.preheader, label %.preheader2253.preheader

]]></Node>
<StgValue><ssdm name="br_ln551"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="2">
<![CDATA[
.preheader2253.preheader:0  %zext_ln203_10 = zext i2 %p_0787_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2253.preheader:1  %add_ln203_4 = add i6 %zext_ln203_10, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2253.preheader:2  %shl_ln203 = shl i6 %add_ln203_4, 2

]]></Node>
<StgValue><ssdm name="shl_ln203"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2253.preheader:3  %sub_ln203_1 = sub i6 %shl_ln203, %add_ln203_4

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.preheader2253.preheader:4  br label %.preheader2253

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
.preheader2252.preheader:0  br label %.preheader2252

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2253:0  %p_0777_0 = phi i2 [ %ret_V_17, %8 ], [ 0, %.preheader2253.preheader ]

]]></Node>
<StgValue><ssdm name="p_0777_0"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2253:1  %icmp_ln887_13 = icmp eq i2 %p_0777_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887_13"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2253:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2253:3  %ret_V_17 = add i2 %p_0777_0, 1

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2253:4  br i1 %icmp_ln887_13, label %.loopexit.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="2">
<![CDATA[
:0  %zext_ln203_14 = zext i2 %p_0777_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln203_7 = add i6 %sub_ln203_1, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="2">
<![CDATA[
:4  %zext_ln203_16 = zext i2 %ret_V_17 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %add_ln203_8 = add i6 %sub_ln203_1, %zext_ln203_16

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln203_17 = zext i6 %add_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %win_V_addr_1 = getelementptr [27 x i20]* %win_V, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="win_V_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="20" op_0_bw="5">
<![CDATA[
:8  %win_V_load = load i20* %win_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="win_V_load"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln203_15 = zext i6 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %win_V_addr_2 = getelementptr [27 x i20]* %win_V, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="win_V_addr_2"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="20" op_0_bw="5">
<![CDATA[
:8  %win_V_load = load i20* %win_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="win_V_load"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:9  store i20 %win_V_load, i20* %win_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln553"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader2253

]]></Node>
<StgValue><ssdm name="br_ln552"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2252:0  %p_0870_0 = phi i2 [ %wr_V_2, %_ifconv ], [ 0, %.preheader2252.preheader ]

]]></Node>
<StgValue><ssdm name="p_0870_0"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2252:1  %icmp_ln887_12 = icmp eq i2 %p_0870_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln887_12"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2252:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2252:3  %wr_V_2 = add i2 %p_0870_0, 1

]]></Node>
<StgValue><ssdm name="wr_V_2"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2252:4  br i1 %icmp_ln887_12, label %9, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="2">
<![CDATA[
_ifconv:0  %zext_ln203_11 = zext i2 %p_0870_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="2">
<![CDATA[
_ifconv:1  %zext_ln203_12 = zext i2 %p_0870_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:2  %add_ln203_5 = add i6 %zext_ln203_12, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:8  %add_ln558 = add i4 %zext_ln203_11, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="add_ln558"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
_ifconv:9  %tmp_47_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln558, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:10  %add_ln558_1 = add i9 %zext_ln542, %tmp_47_cast

]]></Node>
<StgValue><ssdm name="add_ln558_1"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:11  %zext_ln558 = zext i9 %add_ln558_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %lbuf_V_addr_4 = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln558

]]></Node>
<StgValue><ssdm name="lbuf_V_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="0"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="20" op_0_bw="8">
<![CDATA[
_ifconv:13  %val_V = load i20* %lbuf_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
:0  store i20 %p_Result_6, i20* %win_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln563"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln883, label %._crit_edge2257, label %.preheader2251

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_12" val="1"/>
<literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="20" op_0_bw="8">
<![CDATA[
.preheader2251:0  %lbuf_V_load_1 = load i20* %lbuf_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="lbuf_V_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:3  %shl_ln203_1 = shl i6 %add_ln203_5, 2

]]></Node>
<StgValue><ssdm name="shl_ln203_1"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:4  %sub_ln203_2 = sub i6 %shl_ln203_1, %add_ln203_5

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:5  %add_ln203_6 = add i6 2, %sub_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:6  %zext_ln203_13 = zext i6 %add_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %win_V_addr_3 = getelementptr [27 x i20]* %win_V, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="win_V_addr_3"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="20" op_0_bw="8">
<![CDATA[
_ifconv:13  %val_V = load i20* %lbuf_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:14  %select_ln883 = select i1 %icmp_ln883, i20 0, i20 %val_V

]]></Node>
<StgValue><ssdm name="select_ln883"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="20" op_1_bw="5">
<![CDATA[
_ifconv:15  store i20 %select_ln883, i20* %win_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:16  br label %.preheader2252

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="331" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="20" op_0_bw="8">
<![CDATA[
.preheader2251:0  %lbuf_V_load_1 = load i20* %lbuf_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="lbuf_V_load_1"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="20" op_1_bw="8">
<![CDATA[
.preheader2251:1  store i20 %lbuf_V_load_1, i20* %lbuf_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="20" op_1_bw="8" op_2_bw="20">
<![CDATA[
.preheader2251:2  store i20 %p_Result_6, i20* %lbuf_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
.preheader2251:3  br label %._crit_edge2257

]]></Node>
<StgValue><ssdm name="br_ln571"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2257:0  br label %6

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:0  %p_0888_1 = phi i24 [ %p_0888_2, %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ], [ 0, %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_0888_1"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:1  %p_0884_0 = phi i2 [ %m_V_2, %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ], [ 0, %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_0884_0"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:2  %icmp_ln887_11 = icmp eq i2 %p_0884_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_11"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:4  %m_V_2 = add i2 %p_0884_0, 1

]]></Node>
<StgValue><ssdm name="m_V_2"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit:5  br i1 %icmp_ln887_11, label %_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, label %.preheader2250.preheader

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="9">
<![CDATA[
.preheader2250.preheader:0  %wtbuf_2_V_load = load i9* %wtbuf_2_V

]]></Node>
<StgValue><ssdm name="wtbuf_2_V_load"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="9">
<![CDATA[
.preheader2250.preheader:1  %wtbuf_2_V_1_load = load i9* %wtbuf_2_V_1

]]></Node>
<StgValue><ssdm name="wtbuf_2_V_1_load"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="9">
<![CDATA[
.preheader2250.preheader:2  %wtbuf_2_V_2_load = load i9* %wtbuf_2_V_2

]]></Node>
<StgValue><ssdm name="wtbuf_2_V_2_load"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="2">
<![CDATA[
.preheader2250.preheader:3  %zext_ln580 = zext i2 %p_0884_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln580"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2250.preheader:4  %tmp_29 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_0884_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="4">
<![CDATA[
.preheader2250.preheader:5  %zext_ln580_1 = zext i4 %tmp_29 to i5

]]></Node>
<StgValue><ssdm name="zext_ln580_1"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2250.preheader:6  %sub_ln580 = sub i5 %zext_ln580_1, %zext_ln580

]]></Node>
<StgValue><ssdm name="sub_ln580"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="5">
<![CDATA[
.preheader2250.preheader:7  %sext_ln580 = sext i5 %sub_ln580 to i6

]]></Node>
<StgValue><ssdm name="sext_ln580"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="9" op_3_bw="9" op_4_bw="2">
<![CDATA[
.preheader2250.preheader:8  %p_Val2_4 = call i9 @_ssdm_op_Mux.ap_auto.3i9.i2(i9 %wtbuf_2_V_load, i9 %wtbuf_2_V_1_load, i9 %wtbuf_2_V_2_load, i2 %p_0884_0)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.preheader2250.preheader:9  br label %.preheader2250

]]></Node>
<StgValue><ssdm name="br_ln578"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %add_ln555 = add i6 %p_0507_0, -1

]]></Node>
<StgValue><ssdm name="add_ln555"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="6">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %zext_ln555_5 = zext i6 %add_ln555 to i7

]]></Node>
<StgValue><ssdm name="zext_ln555_5"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %bvh_d_index = add i7 %shl_ln2, %zext_ln555_5

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %zext_ln555_6 = zext i7 %bvh_d_index to i32

]]></Node>
<StgValue><ssdm name="zext_ln555_6"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  %icmp_ln1496 = icmp slt i24 %p_0888_1, %sext_ln533

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %p_Repl2_1 = zext i1 %icmp_ln1496 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %tmp_27 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln555_6, i64 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([16 x i64]* %outwords_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln588"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8  %tmp_28 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9  %zext_ln821 = zext i4 %tmp_28 to i8

]]></Node>
<StgValue><ssdm name="zext_ln821"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10  %shl_ln821 = shl i8 -1, %zext_ln821

]]></Node>
<StgValue><ssdm name="shl_ln821"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  call void @_ssdm_op_Write.bram.i64(i64* %outwords_V_addr, i64 %tmp_27, i8 %shl_ln821)

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln575" val="0"/>
<literal name="icmp_ln887_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12  br label %LOOP_CONV_COLS_end

]]></Node>
<StgValue><ssdm name="br_ln589"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="1"/>
</and_exp><and_exp><literal name="or_ln575" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_CONV_COLS_end:0  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str33, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_11" val="1"/>
</and_exp><and_exp><literal name="or_ln575" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
LOOP_CONV_COLS_end:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader2250:0  %p_0888_2 = phi i24 [ %p_0888_1, %.preheader2250.preheader ], [ %p_Val2_6, %.preheader2250.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0888_2"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2250:1  %p_01033_0 = phi i2 [ 0, %.preheader2250.preheader ], [ %wr_V_1, %.preheader2250.loopexit ]

]]></Node>
<StgValue><ssdm name="p_01033_0"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2250:2  %icmp_ln887_14 = icmp eq i2 %p_01033_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_14"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2250:3  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2250:4  %wr_V_1 = add i2 %p_01033_0, 1

]]></Node>
<StgValue><ssdm name="wr_V_1"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2250:5  br i1 %icmp_ln887_14, label %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit, label %.preheader2249.preheader

]]></Node>
<StgValue><ssdm name="br_ln578"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="2">
<![CDATA[
.preheader2249.preheader:0  %zext_ln580_2 = zext i2 %p_01033_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln580_2"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2249.preheader:1  %add_ln580 = add i6 %zext_ln580_2, %sext_ln580

]]></Node>
<StgValue><ssdm name="add_ln580"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2249.preheader:2  %shl_ln580 = shl i6 %add_ln580, 2

]]></Node>
<StgValue><ssdm name="shl_ln580"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2249.preheader:3  %sub_ln580_1 = sub i6 %shl_ln580, %add_ln580

]]></Node>
<StgValue><ssdm name="sub_ln580_1"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="2">
<![CDATA[
.preheader2249.preheader:4  %zext_ln791_cast = zext i2 %p_01033_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln791_cast"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2249.preheader:5  %tmp_30 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_01033_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="4">
<![CDATA[
.preheader2249.preheader:6  %p_shl5 = zext i4 %tmp_30 to i5

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2249.preheader:7  %empty_59 = sub i5 %zext_ln791_cast, %p_shl5

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2249.preheader:8  %add_ln791 = add i5 8, %empty_59

]]></Node>
<StgValue><ssdm name="add_ln791"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
.preheader2249.preheader:9  br label %.preheader2249

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit:0  br label %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader2249:0  %p_Val2_6 = phi i24 [ %res_V, %_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %p_0888_2, %.preheader2249.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2249:1  %p_01023_0 = phi i2 [ %wc_V_1, %_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %.preheader2249.preheader ]

]]></Node>
<StgValue><ssdm name="p_01023_0"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2249:2  %icmp_ln887_15 = icmp eq i2 %p_01023_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln887_15"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2249:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2249:4  %wc_V_1 = add i2 %p_01023_0, 1

]]></Node>
<StgValue><ssdm name="wc_V_1"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2249:5  br i1 %icmp_ln887_15, label %.preheader2250.loopexit, label %_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0  %zext_ln580_3 = zext i2 %p_01023_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln580_3"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1  %add_ln580_1 = add i6 %sub_ln580_1, %zext_ln580_3

]]></Node>
<StgValue><ssdm name="add_ln580_1"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2  %zext_ln580_4 = zext i6 %add_ln580_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln580_4"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3  %win_V_addr_4 = getelementptr [27 x i20]* %win_V, i64 0, i64 %zext_ln580_4

]]></Node>
<StgValue><ssdm name="win_V_addr_4"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4  %zext_ln791 = zext i2 %p_01023_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln791"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5  %sub_ln791 = sub i5 %add_ln791, %zext_ln791

]]></Node>
<StgValue><ssdm name="sub_ln791"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6  %sext_ln791 = sext i5 %sub_ln791 to i9

]]></Node>
<StgValue><ssdm name="sext_ln791"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7  %shl_ln791 = shl i9 1, %sext_ln791

]]></Node>
<StgValue><ssdm name="shl_ln791"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8  %and_ln791 = and i9 %shl_ln791, %p_Val2_4

]]></Node>
<StgValue><ssdm name="and_ln791"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9  %p_Result_s = icmp eq i9 %and_ln791, 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="20" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10  %p_Val2_5 = load i20* %win_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
.preheader2250.loopexit:0  br label %.preheader2250

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="402" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="20" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10  %p_Val2_5 = load i20* %win_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:11  %sub_ln703 = sub i20 0, %p_Val2_5

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:12  %p_Val2_7 = select i1 %p_Result_s, i20 %p_Val2_5, i20 %sub_ln703

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="20">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:13  %sext_ln703 = sext i20 %p_Val2_7 to i24

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:14  %res_V = add i24 %p_Val2_6, %sext_ln703

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:15  br label %.preheader2249

]]></Node>
<StgValue><ssdm name="br_ln579"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %p_01278_0 = phi i5 [ %i_V, %11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_01278_0"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln887_7 = icmp eq i5 %p_01278_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln887_7"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_V = add i5 %p_01278_0, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln887_7, label %LOOP_FP_CONV_O_end, label %11

]]></Node>
<StgValue><ssdm name="br_ln596"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
:1  %tmp_21 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_18, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="5">
<![CDATA[
:2  %zext_ln1353 = zext i5 %p_01278_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1353"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %add_ln180_21 = add i14 %zext_ln1353, %tmp_21

]]></Node>
<StgValue><ssdm name="add_ln180_21"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %add_ln180 = add i14 %zext_ln887_1, %add_ln180_21

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln544_7 = zext i5 %p_01278_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %outwords_V_addr_1 = getelementptr [16 x i64]* %outwords_V, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="outwords_V_addr_1"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="4">
<![CDATA[
:9  %outwords_V_load = load i64* %outwords_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="outwords_V_load"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_FP_CONV_O_end:0  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str28, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
LOOP_FP_CONV_O_end:1  br label %.preheader2254

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln596"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="14">
<![CDATA[
:5  %zext_ln180 = zext i14 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dmem_V_1_addr = getelementptr [4096 x i64]* %dmem_V_2, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="dmem_V_1_addr"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="4">
<![CDATA[
:9  %outwords_V_load = load i64* %outwords_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="outwords_V_load"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
:10  store i64 %outwords_V_load, i64* %dmem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln600"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln596"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
