INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/clock_gen_udemy_sv_3/clock_gen_udemy_sv_3.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-8884] decimal constant 10000000000 should be smaller than 2147483648; using 1410065408 instead [/home/aditya/vivado_projects/clock_gen_udemy_sv_3/clock_gen_udemy_sv_3.srcs/sim_1/new/tb.sv:44]
