<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Madgwick_qDot_fixpt_tc.vhd</title>
<style> .LN { font-style: italic; color: #888888 } </style>
<style> .CT { font-style: italic; color: #117755 } </style>
<style> .PP { font-style: bold;   color: #992211 } </style>
<style> .KW { font-style: bold;   color: #112266 } </style>
<style> .DT { font-style: bold;   color: #112266 } </style>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" text="#1122aa" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../Madgwick_qDot_fixpt_tc.vhd" target="rtwreport_document_frame" id="linkToText_plain">Madgwick_qDot_fixpt_tc.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: C:\EELE_466\lab3\hdl_coder_Madgwick_qDot\codegen\Madgwick_qDot\hdlsrc\Madgwick_qDot_fixpt_tc.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2018-01-30 13:06:53</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.1, MATLAB Coder 3.2 and HDL Coder 3.9</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- </span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Module: Madgwick_qDot_fixpt_tc</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Source Path: Madgwick_qDot_fixpt_tc</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- Master clock enable input: clkenable</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- enb         : identical to clkenable</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- enb_1_4_0   : 4x slower than clkenable with last phase</span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- enb_1_4_1   : 4x slower than clkenable with phase 1</span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- </span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="25">   25   </a>LIBRARY IEEE;
</span><span><a class="LN" name="26">   26   </a>USE IEEE.std_logic_1164.ALL;
</span><span><a class="LN" name="27">   27   </a>USE IEEE.numeric_std.ALL;
</span><span><a class="LN" name="28">   28   </a>
</span><span><a class="LN" name="29">   29   </a>ENTITY Madgwick_qDot_fixpt_tc IS
</span><span><a class="LN" name="30">   30   </a>  PORT( clk                               :   IN    std_logic;
</span><span><a class="LN" name="31">   31   </a>        resetx                            :   IN    std_logic;
</span><span><a class="LN" name="32">   32   </a>        clkenable                         :   IN    std_logic;
</span><span><a class="LN" name="33">   33   </a>        enb                               :   OUT   std_logic;
</span><span><a class="LN" name="34">   34   </a>        enb_1_4_0                         :   OUT   std_logic;
</span><span><a class="LN" name="35">   35   </a>        enb_1_4_1                         :   OUT   std_logic
</span><span><a class="LN" name="36">   36   </a>        );
</span><span><a class="LN" name="37">   37   </a>END Madgwick_qDot_fixpt_tc;
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>
</span><span><a class="LN" name="40">   40   </a>ARCHITECTURE rtl OF Madgwick_qDot_fixpt_tc IS
</span><span><a class="LN" name="41">   41   </a>
</span><span><a class="LN" name="42">   42   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="43">   43   </a>  SIGNAL count4                           : <span class="DT">unsigned</span>(1 DOWNTO 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="44">   44   </a>  SIGNAL phase_all                        : std_logic;
</span><span><a class="LN" name="45">   45   </a>  SIGNAL phase_0                          : std_logic;
</span><span><a class="LN" name="46">   46   </a>  SIGNAL phase_0_tmp                      : std_logic;
</span><span><a class="LN" name="47">   47   </a>  SIGNAL phase_1                          : std_logic;
</span><span><a class="LN" name="48">   48   </a>  SIGNAL phase_1_tmp                      : std_logic;
</span><span><a class="LN" name="49">   49   </a>
</span><span><a class="LN" name="50">   50   </a>BEGIN
</span><span><a class="LN" name="51">   51   </a>  Counter4 : PROCESS (clk, resetx)
</span><span><a class="LN" name="52">   52   </a>  BEGIN
</span><span><a class="LN" name="53">   53   </a>    IF resetx = '1' THEN
</span><span><a class="LN" name="54">   54   </a>      count4 &lt;= to_unsigned(1, 2);
</span><span><a class="LN" name="55">   55   </a>    ELSIF rising_edge(clk) THEN
</span><span><a class="LN" name="56">   56   </a>      IF clkenable = '1' THEN
</span><span><a class="LN" name="57">   57   </a>        IF count4 = to_unsigned(3, 2) THEN
</span><span><a class="LN" name="58">   58   </a>          count4 &lt;= to_unsigned(0, 2);
</span><span><a class="LN" name="59">   59   </a>        ELSE
</span><span><a class="LN" name="60">   60   </a>          count4 &lt;= count4 + 1;
</span><span><a class="LN" name="61">   61   </a>        END IF;
</span><span><a class="LN" name="62">   62   </a>      END IF;
</span><span><a class="LN" name="63">   63   </a>    END IF; 
</span><span><a class="LN" name="64">   64   </a>  END PROCESS Counter4;
</span><span><a class="LN" name="65">   65   </a>
</span><span><a class="LN" name="66">   66   </a>  phase_all &lt;= '1' WHEN clkenable = '1' ELSE '0';
</span><span><a class="LN" name="67">   67   </a>
</span><span><a class="LN" name="68">   68   </a>  temp_process1 : PROCESS (clk, resetx)
</span><span><a class="LN" name="69">   69   </a>  BEGIN
</span><span><a class="LN" name="70">   70   </a>    IF resetx = '1' THEN
</span><span><a class="LN" name="71">   71   </a>      phase_0 &lt;= '0';
</span><span><a class="LN" name="72">   72   </a>    ELSIF rising_edge(clk) THEN
</span><span><a class="LN" name="73">   73   </a>      IF clkenable = '1' THEN
</span><span><a class="LN" name="74">   74   </a>        phase_0 &lt;= phase_0_tmp;
</span><span><a class="LN" name="75">   75   </a>      END IF;
</span><span><a class="LN" name="76">   76   </a>    END IF; 
</span><span><a class="LN" name="77">   77   </a>  END PROCESS temp_process1;
</span><span><a class="LN" name="78">   78   </a>
</span><span><a class="LN" name="79">   79   </a>  phase_0_tmp &lt;= '1' WHEN count4 = to_unsigned(3, 2) AND clkenable = '1' ELSE '0';
</span><span><a class="LN" name="80">   80   </a>
</span><span><a class="LN" name="81">   81   </a>  temp_process2 : PROCESS (clk, resetx)
</span><span><a class="LN" name="82">   82   </a>  BEGIN
</span><span><a class="LN" name="83">   83   </a>    IF resetx = '1' THEN
</span><span><a class="LN" name="84">   84   </a>      phase_1 &lt;= '1';
</span><span><a class="LN" name="85">   85   </a>    ELSIF rising_edge(clk) THEN
</span><span><a class="LN" name="86">   86   </a>      IF clkenable = '1' THEN
</span><span><a class="LN" name="87">   87   </a>        phase_1 &lt;= phase_1_tmp;
</span><span><a class="LN" name="88">   88   </a>      END IF;
</span><span><a class="LN" name="89">   89   </a>    END IF; 
</span><span><a class="LN" name="90">   90   </a>  END PROCESS temp_process2;
</span><span><a class="LN" name="91">   91   </a>
</span><span><a class="LN" name="92">   92   </a>  phase_1_tmp &lt;= '1' WHEN count4 = to_unsigned(0, 2) AND clkenable = '1' ELSE '0';
</span><span><a class="LN" name="93">   93   </a>
</span><span><a class="LN" name="94">   94   </a>  enb &lt;=  phase_all AND clkenable;
</span><span><a class="LN" name="95">   95   </a>
</span><span><a class="LN" name="96">   96   </a>  enb_1_4_0 &lt;=  phase_0 AND clkenable;
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>  enb_1_4_1 &lt;=  phase_1 AND clkenable;
</span><span><a class="LN" name="99">   99   </a>
</span><span><a class="LN" name="100">  100   </a>
</span><span><a class="LN" name="101">  101   </a>END rtl;
</span><span><a class="LN" name="102">  102   </a>
</span><span><a class="LN" name="103">  103   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>