#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 27 14:40:10 2019
# Process ID: 30040
# Current directory: E:/digital-systems/Digital_Systems/project_2_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32984 E:\digital-systems\Digital_Systems\project_2_test\project_2_test.xpr
# Log file: E:/digital-systems/Digital_Systems/project_2_test/vivado.log
# Journal file: E:/digital-systems/Digital_Systems/project_2_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/digital-systems/Digital_Systems/project_2_test/project_2_test.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/digital-systems/Digital_Systems/Digital Systems/your_mem.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/digital-systems/Digital_Systems/ES 203/Image4_reduced.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/digital-systems/Digital_Systems/Digital Systems/Image5_reduced.coe'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/Kushagra'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/digital-systems/AppData/Roaming/Xilinx/Vivado/Sharma/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 878.719 ; gain = 204.523
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/digital-systems/Digital_Systems/Digital Systems/your_mem.coe}}] -no_script -reset -force -quiet
remove_files  {{E:/digital-systems/Digital_Systems/Digital Systems/your_mem.coe}}
export_ip_user_files -of_objects  [get_files {{E:/digital-systems/Digital_Systems/Digital Systems/Image5_reduced.coe}}] -no_script -reset -force -quiet
remove_files  {{E:/digital-systems/Digital_Systems/Digital Systems/Image5_reduced.coe}}
export_ip_user_files -of_objects  [get_files {{e:/digital-systems/Digital_Systems/Digital Systems/Image4_reduced.coe}}] -no_script -reset -force -quiet
remove_files  {{e:/digital-systems/Digital_Systems/Digital Systems/Image4_reduced.coe}}
export_ip_user_files -of_objects  [get_files {{E:/digital-systems/Digital_Systems/ES 203/Image4_reduced.coe}}] -no_script -reset -force -quiet
remove_files  {{E:/digital-systems/Digital_Systems/ES 203/Image4_reduced.coe}}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/digital-systems/Digital_Systems/Image4_reduced.coe' provided. It will be converted relative to IP Instance files '../../../../../Image4_reduced.coe'
set_property -dict [list CONFIG.Coe_File {E:/digital-systems/Digital_Systems/Image4_reduced.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/digital-systems/Digital_Systems/Image4_reduced.coe' provided. It will be converted relative to IP Instance files '../../../../../Image4_reduced.coe'
generate_target all [get_files  E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 948.594 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 6 blk_mem_gen_0_synth_1
[Sun Oct 27 14:42:40 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory E:/digital-systems/Digital_Systems/project_2_test/project_2_test.ip_user_files/sim_scripts -ip_user_files_dir E:/digital-systems/Digital_Systems/project_2_test/project_2_test.ip_user_files -ipstatic_source_dir E:/digital-systems/Digital_Systems/project_2_test/project_2_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/digital-systems/Digital_Systems/project_2_test/project_2_test.cache/compile_simlib/modelsim} {questa=E:/digital-systems/Digital_Systems/project_2_test/project_2_test.cache/compile_simlib/questa} {riviera=E:/digital-systems/Digital_Systems/project_2_test/project_2_test.cache/compile_simlib/riviera} {activehdl=E:/digital-systems/Digital_Systems/project_2_test/project_2_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 27 14:43:09 2019] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1/runme.log
[Sun Oct 27 14:43:09 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 27 14:47:44 2019] Launched synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1/runme.log
[Sun Oct 27 14:47:44 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 27 14:51:05 2019] Launched synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1/runme.log
[Sun Oct 27 14:51:05 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 968.930 ; gain = 12.453
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2087.941 ; gain = 1119.012
set_property PROGRAM.FILE {E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
create_project project_2_temp E:/digital-systems/Digital_Systems/project_2_temp -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -norecurse E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v] -no_script -reset -force -quiet
remove_files  E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v
add_files -norecurse E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v w ]
add_files -fileset sim_1 E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/digital-systems/Digital_Systems/Image4_reduced.coe' provided. It will be converted relative to IP Instance files '../../../../../Image4_reduced.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir e:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip
set_property -dict [list CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {86000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/digital-systems/Digital_Systems/Image4_reduced.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/digital-systems/Digital_Systems/Image4_reduced.coe' provided. It will be converted relative to IP Instance files '../../../../../Image4_reduced.coe'
generate_target {instantiation_template} [get_files e:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  e:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2301.168 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Sun Oct 27 15:32:15 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.ip_user_files/sim_scripts -ip_user_files_dir E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.ip_user_files -ipstatic_source_dir E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.cache/compile_simlib/modelsim} {questa=E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.cache/compile_simlib/questa} {riviera=E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.cache/compile_simlib/riviera} {activehdl=E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/xsim.dir/radius_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/xsim.dir/radius_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 27 15:32:51 2019. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 27 15:32:51 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2301.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 16597 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 188f2 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1adfc is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1d4b5 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1fd1d is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17cf9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b488 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1edc6 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16895 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1ad9c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1f452 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16f21 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1bff1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16d42 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c82c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1a7ff is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b1e9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 171bf is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1e5ea is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c76c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c3de is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 152e1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1db40 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17e77 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c4fd is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 18b8f is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16148 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1eb26 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 2301.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2301.168 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 16597 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 188f2 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1adfc is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1d4b5 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1fd1d is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17cf9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b488 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1edc6 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16895 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1ad9c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1f452 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16f21 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1bff1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16d42 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c82c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1a7ff is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b1e9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 171bf is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1e5ea is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c76c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c3de is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 152e1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1db40 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17e77 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c4fd is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 18b8f is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16148 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1eb26 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'val' [E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 16597 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 188f2 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1adfc is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1d4b5 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1fd1d is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17cf9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b488 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1edc6 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16895 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1ad9c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1f452 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16f21 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1bff1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16d42 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c82c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1a7ff is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b1e9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 171bf is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1e5ea is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c76c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c3de is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 152e1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1db40 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17e77 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c4fd is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 18b8f is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16148 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1eb26 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 16597 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 188f2 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1adfc is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1d4b5 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1fd1d is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17cf9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b488 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1edc6 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16895 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1ad9c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1f452 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16f21 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1bff1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16d42 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c82c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1a7ff is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b1e9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 171bf is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1e5ea is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c76c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c3de is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 152e1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1db40 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17e77 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c4fd is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 18b8f is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16148 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1eb26 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2301.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'out2' on this module [E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 16597 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 188f2 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1adfc is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1d4b5 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1fd1d is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17cf9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b488 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1edc6 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16895 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1ad9c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1f452 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16f21 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1bff1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16d42 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c82c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1a7ff is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b1e9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 171bf is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1e5ea is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c76c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c3de is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 152e1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1db40 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17e77 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c4fd is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 18b8f is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16148 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1eb26 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.168 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/radius_test/uut/addra}} 
current_wave_config {Untitled 7}
Untitled 7
log_wave {/radius_test/uut/addra} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/radius_test/uut/addra[14]}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 16597 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 188f2 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1adfc is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1d4b5 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1fd1d is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17cf9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b488 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1edc6 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16895 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1ad9c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1f452 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16f21 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1bff1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16d42 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c82c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1a7ff is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b1e9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 171bf is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1e5ea is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c76c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c3de is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 152e1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1db40 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17e77 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c4fd is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 18b8f is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16148 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1eb26 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2448.449 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/radius_test/uut/addra}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 16597 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 188f2 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1adfc is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1d4b5 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1fd1d is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17cf9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b488 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1edc6 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16895 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1ad9c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1f452 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16f21 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1bff1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16d42 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c82c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1a7ff is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b1e9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 171bf is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1e5ea is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c76c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c3de is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 152e1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1db40 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17e77 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c4fd is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 18b8f is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16148 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1eb26 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3087.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 WARNING: Address 16597 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 188f2 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1adfc is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1d4b5 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1fd1d is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17cf9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b488 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1edc6 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16895 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1ad9c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1f452 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16f21 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1bff1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16d42 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c82c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1a7ff is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1b1e9 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 171bf is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1e5ea is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c76c is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c3de is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 152e1 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1db40 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 17e77 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1c4fd is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 18b8f is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 16148 is outside range for A Read
blk_mem_gen_v8_4_3 WARNING: Address 1eb26 is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3087.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3087.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3087.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3087.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
ERROR: [VRFC 10-4982] syntax error near '#' [E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v:12]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v:12]
ERROR: [VRFC 10-2865] module 'radius_test' ignored due to previous errors [E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'radius_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj radius_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.srcs/sim_1/new/radius_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radius_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
"xelab -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17bcaee837d24d0ba7e08b4bfac06d34 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot radius_test_behav xil_defaultlib.radius_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/radius.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.radius
Compiling module xil_defaultlib.radius_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot radius_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_temp/project_2_temp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radius_test_behav -key {Behavioral:sim_1:Functional:radius_test} -tclbatch {radius_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radius_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module radius_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radius_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3254.926 ; gain = 0.000
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/radius_test/uut/ini}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project E:/digital-systems/Digital_Systems/project_2_test/project_2_test.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/Kushagra'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/digital-systems/AppData/Roaming/Xilinx/Vivado/Sharma/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
file mkdir E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v w ]
add_files -fileset sim_1 E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refreshcounter
INFO: [VRFC 10-311] analyzing module anode_control
INFO: [VRFC 10-311] analyzing module BCD_to_cathodes
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module BCD_control
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'temp1' on this module [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'input1' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/xsim.dir/final_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/xsim.dir/final_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 27 16:47:19 2019. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.383 ; gain = 23.289
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 27 16:47:19 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3387.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3387.863 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'input1' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'input1' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'input1' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ytemp' on this module [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3387.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3628.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3628.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3628.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3628.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3628.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3686.422 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3686.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3686.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3707.746 ; gain = 0.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3724.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3724.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'final_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim/Image4_reduced.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj final_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sim_1/new/image_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
"xelab -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdbb6c16343e4c4795b904d4c42005fb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot final_test_behav xil_defaultlib.final_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/digital-systems/Digital_Systems/project_2_test/project_2_test.srcs/sources_1/new/Image.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.final_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/digital-systems/Digital_Systems/project_2_test/project_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "final_test_behav -key {Behavioral:sim_1:Functional:final_test} -tclbatch {final_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source final_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module final_test.uut.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'final_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3724.043 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 27 18:14:39 2019] Launched synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1/runme.log
[Sun Oct 27 18:14:39 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct 27 18:18:45 2019] Launched synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Oct 27 18:19:37 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Oct 27 18:25:09 2019] Launched synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Oct 27 18:26:02 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 27 18:28:02 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 27 18:29:13 2019] Launched synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1/runme.log
[Sun Oct 27 18:29:13 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3724.043 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
set_property PROGRAM.FILE {E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Oct 27 18:41:30 2019] Launched synth_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/synth_1/runme.log
[Sun Oct 27 18:41:30 2019] Launched impl_1...
Run output will be captured here: E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
set_property PROGRAM.FILE {E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/digital-systems/Digital_Systems/project_2_test/project_2_test.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4A0A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
