// Seed: 40872398
module module_0 ();
  assign id_0 = 1;
  assign id_1 = 1;
  reg   id_2;
  logic id_3;
  logic id_4 = id_3;
  initial begin
    #1 begin
      id_1 <= 1;
    end
    @(posedge id_1 == 1 or posedge 1'b0 - 1) #1;
  end
  initial @(negedge 1'b0 or posedge 1) SystemTFIdentifier;
  logic id_5;
  logic id_6;
  initial id_1 <= id_2;
  logic id_7 = 1'b0;
endmodule
