#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sun Jan 18 13:51:37 2026
# Process ID         : 939546
# Current directory  : /home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware
# Command line       : vivado -mode batch -source captain.tcl
# Log file           : /home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/vivado.log
# Journal file       : /home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/vivado.jou
# Running On         : omarchy
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : Intel(R) Core(TM) Ultra 5 135U
# CPU Frequency      : 583.117 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 14
# Host memory        : 33054 MB
# Swap memory        : 4294 MB
# Total Virtual      : 37349 MB
# Available Virtual  : 24183 MB
#-----------------------------------------------------------
source captain.tcl
# create_project -force -name captain -part xc7a35tfgg484-2
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v}
# read_xdc captain.xdc
# set_property PROCESSING_ORDER EARLY [get_files captain.xdc]
# set_property XPM_LIBRARIES XPM_MEMORY [current_project]
# create_ip -vendor xilinx.com -name pcie_7x -module_name pcie_s7
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2025.2/data/ip'.
# set obj [get_ips pcie_s7]
# set_property -dict [list \
# CONFIG.Bar0_Scale {Kilobytes} \
# CONFIG.Bar0_Size {4} \
# CONFIG.Buf_Opt_BMA {True} \
# CONFIG.Component_Name {pcie} \
# CONFIG.Device_ID {ED01} \
# CONFIG.Interface_Width {64_bit} \
# CONFIG.Link_Speed {5.0_GT/s} \
# CONFIG.Max_Payload_Size {512_bytes} \
# CONFIG.Maximum_Link_Width {X1} \
# CONFIG.PCIe_Blk_Locn {X0Y0} \
# CONFIG.Ref_Clk_Freq {100_MHz} \
# CONFIG.Trans_Buf_Pipeline {None} \
# CONFIG.Trgt_Link_Speed {4'h2} \
# CONFIG.User_Clk_Freq {125} \
# CONFIG.Legacy_Interrupt {INTA} \
# CONFIG.IntX_Generation {True} \
# CONFIG.MSI_64b {False} \
# CONFIG.Multiple_Message_Capable {1_vector} \
# CONFIG.Vendor_ID {13B5} \
# CONFIG.Revision_ID {01} \
# CONFIG.Subsystem_Vendor_ID {13B5} \
# CONFIG.Subsystem_ID {ED01} \
# CONFIG.Bar0_Enabled {True} \
# CONFIG.Bar0_Type {Memory} \
# CONFIG.Bar0_Prefetchable {false} \
# CONFIG.Bar1_Enabled {True} \
# CONFIG.Bar1_Scale {Kilobytes} \
# CONFIG.Bar1_Size {16} \
# CONFIG.Bar1_Type {Memory} \
# CONFIG.Bar1_Prefetchable {false} \
# CONFIG.Bar2_Enabled {True} \
# CONFIG.Bar2_Scale {Kilobytes} \
# CONFIG.Bar2_Size {32} \
# CONFIG.Bar2_Type {Memory} \
# CONFIG.Bar2_Prefetchable {false} \
# CONFIG.Bar3_Enabled {False} \
# CONFIG.Bar4_Enabled {False} \
# CONFIG.Bar5_Enabled {True} \
# CONFIG.Bar5_Scale {Kilobytes} \
# CONFIG.Bar5_Size {4} \
# CONFIG.Bar5_Type {Memory} \
# CONFIG.Bar5_Prefetchable {false} \
# CONFIG.MSI_Enabled {False} \
# CONFIG.MSIx_Enabled {True} \
# CONFIG.MSIx_Table_Size {0F} \
# CONFIG.MSIx_Table_BIR {BAR_2} \
# CONFIG.MSIx_Table_Offset {0} \
# CONFIG.MSIx_PBA_BIR {BAR_5} \
# CONFIG.MSIx_PBA_Offset {0} \
# CONFIG.AER_Enabled {True} \
# CONFIG.AER_ECRC_Check_Capable {False} \
# CONFIG.AER_ECRC_Gen_Capable {False} \
# CONFIG.AER_Multiheader {False} \
# CONFIG.AER_Permit_Root_Error_Update {False} \
# CONFIG.EXT_PCI_CFG_Space {True} \
# CONFIG.EXT_PCI_CFG_Space_Addr {6B} \
# ] $obj
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pcie_s7' to 'pcie' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MSI_64b' from 'true' to 'False' has been ignored for IP 'pcie_s7'
# synth_ip $obj
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_s7'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2025.2/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.srcs/sources_1/ip/pcie_s7/pcie_s7.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top pcie_s7 -part xc7a35tfgg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 939937
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2256.496 ; gain = 482.188 ; free physical = 6541 ; free virtual = 21621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/synth/pcie_s7.v:53]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie2_top' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie2_top.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_core_top' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_core_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/xilinx/2025.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/opt/xilinx/2025.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_top' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_top' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx_pipeline' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx_pipeline' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_rx_null_gen' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-226] default block is never used [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_rx_null_gen.v:253]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx_null_gen' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_rx' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_rx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx_thrtl_ctl' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-226] default block is never used [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:573]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx_thrtl_ctl' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_axi_basic_tx_pipeline' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx_pipeline' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_tx' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_axi_basic_top' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_top.v:68]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_7x' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_bram_top_7x' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_bram_top_7x.v:72]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_bram_top_7x.v:139]
INFO: [Synth 8-251] [1'b0]  ROWS_TX 1 COLS_TX 4 [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_bram_top_7x.v:139]
WARNING: [Synth 8-11581] system function call 'time' not supported [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_bram_top_7x.v:140]
INFO: [Synth 8-251] [1'b0]  ROWS_RX 1 COLS_RX 4 [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_bram_top_7x.v:140]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_brams_7x' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_brams_7x.v:65]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_bram_7x' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_bram_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' [/opt/xilinx/2025.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:159948]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:159948]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_TDP_MACRO' (0#1) [/opt/xilinx/2025.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_bram_7x' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_bram_7x.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_brams_7x' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_brams_7x.v:65]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_bram_top_7x' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_bram_top_7x.v:72]
INFO: [Synth 8-6157] synthesizing module 'PCIE_2_1' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:129233]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_2_1' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:129233]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_7x' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_7x.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_pipeline' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_misc' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_pipe_misc.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_misc' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_pipe_misc.v:63]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pcie_pipe_lane' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_lane' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_pipe_lane.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_pipe_pipeline' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie_top' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_top' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_top.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_rx_valid_filter_7x' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_rx_valid_filter_7x.v:191]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_rx_valid_filter_7x' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_wrapper' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_wrapper.v:156]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_reset' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtp_pipe_reset.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_reset' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtp_pipe_reset.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_qpll_reset' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_qpll_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_qpll_reset' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_qpll_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_rate' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtp_pipe_rate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_rate' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtp_pipe_rate.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_pipe_drp' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtp_pipe_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_pipe_drp' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtp_pipe_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_eq' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_eq.v:67]
INFO: [Synth 8-226] default block is never used [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_eq.v:402]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_rxeq_scan' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_rxeq_scan' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_eq' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_eq.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_common' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_common.v:56]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_qpll_drp' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_qpll_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_qpll_drp' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_qpll_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_qpll_wrapper' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_qpll_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:60056]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:60056]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtp_cpllpd_ovrd' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtp_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtp_cpllpd_ovrd' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtp_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_qpll_wrapper' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_qpll_wrapper.v:67]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_common' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_common.v:56]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_user' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_user.v:67]
INFO: [Synth 8-226] default block is never used [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_user.v:354]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_user' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_user.v:67]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_pipe_sync' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_sync.v:72]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_sync' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_sync.v:72]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gt_wrapper' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:59354]
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:59354]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7_gtx_cpllpd_ovrd' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gtx_cpllpd_ovrd' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_wrapper' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_wrapper.v:67]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pipe_wrapper' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_wrapper.v:156]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_gt_top' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_core_top' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_core_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7_pcie2_top' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pcie2_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/synth/pcie_s7.v:53]
INFO: [Synth 8-6014] Unused sequential element trn_rdllp_src_rdy_d_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:421]
INFO: [Synth 8-6014] Unused sequential element reg_tlast_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx_thrtl_ctl.v:655]
INFO: [Synth 8-6014] Unused sequential element flush_axi_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_axi_basic_tx_pipeline.v:528]
INFO: [Synth 8-6014] Unused sequential element reg_eios_detected_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_rx_valid_filter_7x.v:135]
INFO: [Synth 8-6014] Unused sequential element gt_rx_is_skp0_q_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_rx_valid_filter_7x.v:144]
INFO: [Synth 8-6014] Unused sequential element gt_rx_is_skp1_q_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_gt_rx_valid_filter_7x.v:145]
INFO: [Synth 8-6014] Unused sequential element gen3_rdy_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_user.v:562]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_sync.v:613]
INFO: [Synth 8-6014] Unused sequential element pipe_lane[0].gt_rxrcvrdet_c_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7_pipe_wrapper.v:1627]
INFO: [Synth 8-7129] Port GT_RXDISPERR[7] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXDISPERR[6] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXDISPERR[5] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXDISPERR[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXNOTINTABLE[7] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXNOTINTABLE[6] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXNOTINTABLE[5] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXNOTINTABLE[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXCHBONDO[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_GEN3 in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RX_CONVERGE in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_GTREFCLK0 in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_CPLLPD in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_CPLLRESET in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXDFELPMRESET in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port GT_RXCHBONDI[4] in module pcie_s7_gt_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port INT_QPLLLOCK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port INT_QPLLOUTCLK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port INT_QPLLOUTREFCLK_OUT[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_QPLLRESET[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port PIPE_MMCM_RST_N in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port INT_PCLK_SEL_SLAVE[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port PIPE_JTAG_EN in module pcie_s7_pipe_wrapper is either unconnected or has no load
INFO: [Synth 8-7129] Port PLM_IN_RS in module pcie_s7_gt_rx_valid_filter_7x is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx_reset in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_rx1_polarity in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_compliance in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_char_is_k[1] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_char_is_k[0] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[15] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[14] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[13] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[12] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[11] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[10] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[9] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[8] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[7] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[6] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[5] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[4] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[3] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[2] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[1] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_data[0] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_elec_idle in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_powerdown[1] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx1_powerdown[0] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_rx2_polarity in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_compliance in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_char_is_k[1] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_char_is_k[0] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_data[15] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_data[14] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_data[13] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_data[12] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_data[11] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_data[10] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Synth 8-7129] Port pipe_tx2_data[9] in module pcie_s7_gt_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2387.465 ; gain = 613.156 ; free physical = 6443 ; free virtual = 21530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2402.309 ; gain = 628.000 ; free physical = 6452 ; free virtual = 21535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2402.309 ; gain = 628.000 ; free physical = 6452 ; free virtual = 21535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2408.246 ; gain = 0.000 ; free physical = 6443 ; free virtual = 21526
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/synth/pcie_s7_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/synth/pcie_s7_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/ip_xilinx_pcie_2_1_7x_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/2025.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_s7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_s7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.047 ; gain = 0.000 ; free physical = 6406 ; free virtual = 21500
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2492.082 ; gain = 0.000 ; free physical = 6413 ; free virtual = 21504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2492.082 ; gain = 717.773 ; free physical = 6471 ; free virtual = 21562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2500.051 ; gain = 725.742 ; free physical = 6470 ; free virtual = 21561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2500.051 ; gain = 725.742 ; free physical = 6471 ; free virtual = 21562
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_eios_det_reg' in module 'pcie_s7_gt_rx_valid_filter_7x'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_gtp_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_gtp_pipe_rate'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_s7_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_s7_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_s7_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'resetovrd.fsm_reg' in module 'pcie_s7_pipe_user'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie_s7_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            EIOS_DET_IDL |                            00001 |                            00001
        EIOS_DET_NO_STR0 |                            00010 |                            00010
           EIOS_DET_STR0 |                            00100 |                            00100
           EIOS_DET_STR1 |                            01000 |                            01000
           EIOS_DET_DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_state_eios_det_reg' using encoding 'one-hot' in module 'pcie_s7_gt_rx_valid_filter_7x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                  000000000000001 |                            00001
            FSM_PLLRESET |                  001000000000000 |                            00010
       FSM_DRP_X16_START |                  000001000000000 |                            00011
        FSM_DRP_X16_DONE |                  000010000000000 |                            00100
             FSM_PLLLOCK |                  000000100000000 |                            00101
             FSM_GTRESET |                  000000001000000 |                            00110
    FSM_RXPMARESETDONE_1 |                  000000000000100 |                            00111
    FSM_RXPMARESETDONE_2 |                  000000000001000 |                            01000
       FSM_DRP_X20_START |                  000000000010000 |                            01001
        FSM_DRP_X20_DONE |                  000000000100000 |                            01010
           FSM_MMCM_LOCK |                  100000000000000 |                            01011
           FSM_RESETDONE |                  010000000000000 |                            01100
        FSM_TXSYNC_START |                  000100000000000 |                            01101
         FSM_TXSYNC_DONE |                  000000010000000 |                            01110
                FSM_IDLE |                  000000000000010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_gtp_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                         00000001 |                             0010
           FSM_MMCM_LOCK |                         00000010 |                             0011
       FSM_DRP_START_NOM |                         00000100 |                             0100
        FSM_DRP_DONE_NOM |                         00001000 |                             0101
            FSM_QPLLLOCK |                         00010000 |                             0110
        FSM_QPLL_PDRESET |                         00100000 |                             1011
             FSM_QPLL_PD |                         01000000 |                             1100
                FSM_IDLE |                         10000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                    0000000010000 |                             0000
         FSM_TXDATA_WAIT |                    0000100000000 |                             0001
            FSM_PCLK_SEL |                    0000000001000 |                             0010
       FSM_DRP_X16_START |                    0000000000001 |                             0011
        FSM_DRP_X16_DONE |                    0000000000010 |                             0100
            FSM_RATE_SEL |                    0000000000100 |                             0101
      FSM_RXPMARESETDONE |                    1000000000000 |                             0110
       FSM_DRP_X20_START |                    0001000000000 |                             0111
        FSM_DRP_X20_DONE |                    0010000000000 |                             1000
           FSM_RATE_DONE |                    0100000000000 |                             1001
        FSM_TXSYNC_START |                    0000010000000 |                             1010
         FSM_TXSYNC_DONE |                    0000001000000 |                             1011
                FSM_DONE |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_gtp_pipe_rate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'pcie_s7_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_s7_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                             0010 |                               00
           FSM_RESETOVRD |                             1000 |                               01
          FSM_RESET_INIT |                             0100 |                               10
               FSM_RESET |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'resetovrd.fsm_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_s7_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2500.051 ; gain = 725.742 ; free physical = 6487 ; free virtual = 21579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 240   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 4     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   7 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   7 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 13    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 10    
	   9 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 12    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 19    
	   3 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	  15 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 53    
	   5 Input    1 Bit        Muxes := 11    
	  15 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 7     
	  13 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 17    
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[7]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[6]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[5]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[4]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[3]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/FSM_onehot_fsm_reg[8]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/FSM_onehot_fsm_reg[7]) is unused and will be removed from module pcie_s7_pcie2_top.
INFO: [Synth 8-3332] Sequential element (inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module pcie_s7_pcie2_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2500.051 ; gain = 725.742 ; free physical = 6496 ; free virtual = 21585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2651.051 ; gain = 876.742 ; free physical = 6389 ; free virtual = 21469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2685.074 ; gain = 910.766 ; free physical = 6356 ; free virtual = 21436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2695.098 ; gain = 920.789 ; free physical = 6355 ; free virtual = 21436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.910 ; gain = 1083.602 ; free physical = 6187 ; free virtual = 21268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.910 ; gain = 1083.602 ; free physical = 6187 ; free virtual = 21268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.910 ; gain = 1083.602 ; free physical = 6181 ; free virtual = 21262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.910 ; gain = 1083.602 ; free physical = 6181 ; free virtual = 21261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.910 ; gain = 1083.602 ; free physical = 6181 ; free virtual = 21261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.910 ; gain = 1083.602 ; free physical = 6181 ; free virtual = 21261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie_s7_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|pcie_s7_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|pcie_s7_pcie2_top | inst/ltssm_reg2_reg[5]                                                                                                                            | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |CARRY4        |    12|
|3     |GTPE2_CHANNEL |     1|
|4     |GTPE2_COMMON  |     1|
|5     |LUT1          |    51|
|6     |LUT2          |   107|
|7     |LUT3          |   163|
|8     |LUT4          |    87|
|9     |LUT5          |   118|
|10    |LUT6          |   121|
|11    |PCIE_2        |     1|
|12    |RAMB36E1      |     8|
|13    |SRL16E        |     6|
|14    |SRLC32E       |     7|
|15    |FDCE          |     9|
|16    |FDPE          |     2|
|17    |FDRE          |  1020|
|18    |FDSE          |    31|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.910 ; gain = 1083.602 ; free physical = 6181 ; free virtual = 21261
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2857.910 ; gain = 993.828 ; free physical = 6182 ; free virtual = 21262
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2857.918 ; gain = 1083.602 ; free physical = 6182 ; free virtual = 21262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2857.918 ; gain = 0.000 ; free physical = 6347 ; free virtual = 21427
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/synth/pcie_s7_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-633] Creating clock pcie_s7_usrclk2 with 2 sources. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/synth/pcie_s7_ooc.xdc:74]
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/synth/pcie_s7_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'inst'
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.938 ; gain = 0.000 ; free physical = 6352 ; free virtual = 21432
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e5a333e4
INFO: [Common 17-83] Releasing license: Synthesis
253 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:54 . Memory (MB): peak = 2913.973 ; gain = 1288.047 ; free physical = 6351 ; free virtual = 21432
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2292.989; main = 2292.989; forked = 345.009
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3641.652; main = 2913.941; forked = 988.598
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.953 ; gain = 0.000 ; free physical = 6357 ; free virtual = 21438
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.953 ; gain = 0.000 ; free physical = 6357 ; free virtual = 21438
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.953 ; gain = 0.000 ; free physical = 6357 ; free virtual = 21438
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2945.953 ; gain = 0.000 ; free physical = 6357 ; free virtual = 21438
Wrote PlaceStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2945.953 ; gain = 0.000 ; free physical = 6357 ; free virtual = 21438
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.953 ; gain = 0.000 ; free physical = 6357 ; free virtual = 21438
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.953 ; gain = 0.000 ; free physical = 6357 ; free virtual = 21439
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2945.953 ; gain = 0.000 ; free physical = 6357 ; free virtual = 21439
INFO: [Common 17-1381] The checkpoint '/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/pcie_s7.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 2945.953 ; gain = 1320.027 ; free physical = 6360 ; free virtual = 21443
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2295.068; main = 2295.068; forked = 345.009
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3641.652; main = 2945.957; forked = 988.598
# synth_design -directive default -top captain -part xc7a35tfgg484-2
Command: synth_design -directive default -top captain -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6162 ; free virtual = 21247
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'captain' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
INFO: [Synth 8-3876] $readmem data file 'captain_mem.init' is read successfully [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16324]
INFO: [Synth 8-3876] $readmem data file 'captain_mem_1.init' is read successfully [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16588]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:6056]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:6079]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:9134]
INFO: [Synth 8-226] default block is never used [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:12318]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14030]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14441]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14551]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15542]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15571]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15595]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16202]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:83044]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:83044]
WARNING: [Synth 8-7071] port 'ODIV2' of module 'IBUFDS_GTE2' is unconnected for instance 'IBUFDS_GTE2' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16347]
WARNING: [Synth 8-7023] instance 'IBUFDS_GTE2' of module 'IBUFDS_GTE2' has 5 connections declared, but only 4 given [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16347]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2740]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2740]
WARNING: [Synth 8-7071] port 'IGNORE0' of module 'BUFGCTRL' is unconnected for instance 'BUFGCTRL' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16473]
WARNING: [Synth 8-7071] port 'IGNORE1' of module 'BUFGCTRL' is unconnected for instance 'BUFGCTRL' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16473]
WARNING: [Synth 8-7023] instance 'BUFGCTRL' of module 'BUFGCTRL' has 9 connections declared, but only 7 given [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16473]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [/opt/xilinx/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9490]
	Parameter MEMORY_SIZE bound to: 131072 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/xilinx/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/xilinx/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:524]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/opt/xilinx/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (0#1) [/opt/xilinx/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9490]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49180]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49180]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:133907]
	Parameter CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 1.000000e+01 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000e+00 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 1.000000e-02 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:133907]
WARNING: [Synth 8-7071] port 'CLKOUT1' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'DO' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'DRDY' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'CLKINSEL' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'DADDR' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'DCLK' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'DEN' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'DI' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7071] port 'DWE' of module 'PLLE2_ADV' is unconnected for instance 'PLLE2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 7 given [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16988]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:95844]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 1.000000e+01 - type: double 
	Parameter CLKIN1_PERIOD bound to: 1.000000e+01 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000e+00 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000e+00 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_PHASE bound to: 0.000000e+00 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_PHASE bound to: 0.000000e+00 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_PHASE bound to: 0.000000e+00 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 1.000000e-02 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:95844]
WARNING: [Synth 8-7071] port 'CLKFBOUTB' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKOUT0B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKOUT1B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKOUT2B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKOUT3B' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKOUT6' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'DO' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'DRDY' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKIN2' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'CLKINSEL' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'DADDR' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'DCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'DEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'DI' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'DWE' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME2_ADV' is unconnected for instance 'MMCME2_ADV' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
WARNING: [Synth 8-7023] instance 'MMCME2_ADV' of module 'MMCME2_ADV' has 33 connections declared, but only 10 given [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17131]
INFO: [Synth 8-6157] synthesizing module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/.Xil/Vivado-939546-omarchy/realtime/pcie_s7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie_s7' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/.Xil/Vivado-939546-omarchy/realtime/pcie_s7_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_dcommand2' does not match port width (16) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17244]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_dstatus' does not match port width (16) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17246]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_interrupt_do' does not match port width (8) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17250]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_interrupt_mmenable' does not match port width (3) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17251]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_lcommand' does not match port width (16) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17256]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_lstatus' does not match port width (16) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17257]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_mgmt_do' does not match port width (32) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17258]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_msg_data' does not match port width (16) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17260]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_pcie_link_state' does not match port width (3) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17277]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_pmcsr_powerstate' does not match port width (2) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17280]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_status' does not match port width (16) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17287]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_vc_tcvc_map' does not match port width (7) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17289]
WARNING: [Synth 8-689] width (1) of port connection 'fc_cpld' does not match port width (12) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17290]
WARNING: [Synth 8-689] width (1) of port connection 'fc_cplh' does not match port width (8) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17291]
WARNING: [Synth 8-689] width (1) of port connection 'fc_npd' does not match port width (12) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17292]
WARNING: [Synth 8-689] width (1) of port connection 'fc_nph' does not match port width (8) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17293]
WARNING: [Synth 8-689] width (1) of port connection 'fc_pd' does not match port width (12) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17294]
WARNING: [Synth 8-689] width (1) of port connection 'fc_ph' does not match port width (8) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17295]
WARNING: [Synth 8-689] width (32) of port connection 'm_axis_rx_tuser' does not match port width (22) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17299]
WARNING: [Synth 8-689] width (1) of port connection 'pcie_drp_do' does not match port width (16) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17303]
WARNING: [Synth 8-689] width (1) of port connection 'pl_initial_link_width' does not match port width (3) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17310]
WARNING: [Synth 8-689] width (1) of port connection 'pl_lane_reversal_mode' does not match port width (2) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17311]
WARNING: [Synth 8-689] width (1) of port connection 'pl_rx_pm_state' does not match port width (2) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17318]
WARNING: [Synth 8-689] width (1) of port connection 'pl_tx_pm_state' does not match port width (3) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17321]
WARNING: [Synth 8-689] width (1) of port connection 'tx_buf_av' does not match port width (6) of module 'pcie_s7' [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17323]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49336]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (0#1) [/opt/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49336]
INFO: [Synth 8-6155] done synthesizing module 'captain' (0#1) [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_tx_datapath_pipe_ready_sink_d_ready_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:13845]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_tx_datapath_pipe_ready_sink_d_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:13846]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_bar_hit_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:13850]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_pasid_en_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:13851]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_pasid_val_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:13852]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_privileged_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:13853]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_execute_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:13854]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_rx_datapath_pipe_ready_sink_d_ready_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:13865]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_rx_datapath_pipe_valid_source_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:6342]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_rx_datapath_pipe_valid_source_payload_be_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:6345]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_rx_datapath_pipe_valid_source_payload_pasid_en_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:6347]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_rx_datapath_pipe_valid_source_payload_pasid_val_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:6348]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_rx_datapath_pipe_valid_source_payload_privileged_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:6349]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_rx_datapath_pipe_valid_source_payload_execute_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:6350]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_dma_handler_req_we_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14012]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_msix_table_req_we_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14055]
WARNING: [Synth 8-6014] Unused sequential element sync_lhs_self0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14061]
WARNING: [Synth 8-6014] Unused sequential element sync_lhs_self1_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14069]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_msix_pba_pba_qword_idx_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14090]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_depacketizer_header_extracter_be_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14158]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_depacketizer_dispatcher_ongoing1_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:7745]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_packetizer_status0_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14220]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_packetizer_status1_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14228]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_bar_hit_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:8032]
WARNING: [Synth 8-6014] Unused sequential element subfragments_litepciemultibarendpoint_s_dispatcher_ongoing1_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:8408]
WARNING: [Synth 8-6014] Unused sequential element subfragments_litepciemultibarendpoint_s_arbiter_status0_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14290]
WARNING: [Synth 8-6014] Unused sequential element subfragments_litepciemultibarendpoint_s_arbiter_status1_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14298]
WARNING: [Synth 8-6014] Unused sequential element subfragments_litepciemultibarendpoint_m_arbiter_status0_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14478]
WARNING: [Synth 8-6014] Unused sequential element subfragments_litepciemultibarendpoint_m_arbiter_status1_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14486]
WARNING: [Synth 8-6014] Unused sequential element subfragments_litepciemultibarendpoint_m_arbiter_status2_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14494]
WARNING: [Synth 8-6014] Unused sequential element subfragments_litepciemultibarendpoint_m_dispatcher_ongoing1_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:9328]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_config_space_latched_wdata_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14730]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_dma_engine_current_tag_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14752]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_dma_engine_cpl_bytes_received_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14782]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_dma_engine_cpl_bytes_expected_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14785]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_atc_lookup_perm_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14799]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_atc_range_size_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:5847]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_atc_permissions_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14799]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_ats_engine_current_tag_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14853]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_ats_engine_cpl_valid_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14862]
WARNING: [Synth 8-6014] Unused sequential element usb_core_depacketizer_pack_source_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14961]
WARNING: [Synth 8-6014] Unused sequential element usb_core_depacketizer_pack_source_last_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14962]
WARNING: [Synth 8-6014] Unused sequential element subfragments_status0_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15009]
WARNING: [Synth 8-6014] Unused sequential element subfragments_status1_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15017]
WARNING: [Synth 8-6014] Unused sequential element subfragments_ongoing1_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11108]
WARNING: [Synth 8-6014] Unused sequential element etherbone_tx_packetizer_fsm_from_idle_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15045]
WARNING: [Synth 8-6014] Unused sequential element etherbone_rx_depacketizer_fsm_from_idle_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15059]
WARNING: [Synth 8-6014] Unused sequential element etherbone_probe_pipe_valid_source_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11465]
WARNING: [Synth 8-6014] Unused sequential element etherbone_probe_pipe_valid_source_payload_last_be_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11468]
WARNING: [Synth 8-6014] Unused sequential element etherbone_probe_pipe_valid_source_payload_error_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11469]
WARNING: [Synth 8-6014] Unused sequential element etherbone_record_last_ip_address_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15088]
WARNING: [Synth 8-6014] Unused sequential element etherbone_record_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15087]
WARNING: [Synth 8-6014] Unused sequential element etherbone_record_packetizer_fsm_from_idle_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15211]
WARNING: [Synth 8-6014] Unused sequential element etherbone_record_packetizer_delayed_last_be_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15215]
WARNING: [Synth 8-6014] Unused sequential element etherbone_dispatcher_ongoing1_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:12361]
WARNING: [Synth 8-6014] Unused sequential element etherbone_status0_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15246]
WARNING: [Synth 8-6014] Unused sequential element etherbone_status1_first_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15254]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_rx_capture_latched_pasid_valid_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15344]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_rx_capture_latched_pasid_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15345]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_rx_capture_latched_privileged_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15346]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_rx_capture_latched_execute_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15347]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_tx_capture_latched_bar_hit_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15438]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_config_space_ats_ctrl_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15563]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_config_space_pasid_ctrl_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15564]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_config_space_acs_ctrl_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15565]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_config_space_dpc_ctrl_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15566]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_config_space_dpc_status_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15567]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_config_space_dvsec_ctrl_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15568]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_scratch_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15590]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_bus_errors_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15591]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_link_status_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15619]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_msi_enable_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15620]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_msix_enable_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15621]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_bus_master_enable_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15622]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_max_request_size_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15623]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_max_payload_size_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15624]
WARNING: [Synth 8-6014] Unused sequential element squirrelsoc_s7pciephy_re_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:15625]
WARNING: [Synth 8-6014] Unused sequential element storage_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16368]
WARNING: [Synth 8-6014] Unused sequential element storage_1_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16388]
WARNING: [Synth 8-6014] Unused sequential element storage_2_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16408]
WARNING: [Synth 8-6014] Unused sequential element storage_3_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16428]
WARNING: [Synth 8-6014] Unused sequential element storage_4_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16507]
WARNING: [Synth 8-6014] Unused sequential element fifo_mem_adr0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16618]
WARNING: [Synth 8-6014] Unused sequential element storage_5_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16638]
WARNING: [Synth 8-6014] Unused sequential element storage_6_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16658]
WARNING: [Synth 8-6014] Unused sequential element storage_7_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16677]
WARNING: [Synth 8-6014] Unused sequential element storage_8_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16700]
WARNING: [Synth 8-6014] Unused sequential element storage_9_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16719]
WARNING: [Synth 8-6014] Unused sequential element storage_10_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16740]
WARNING: [Synth 8-6014] Unused sequential element storage_11_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16761]
WARNING: [Synth 8-6014] Unused sequential element storage_12_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16782]
WARNING: [Synth 8-6014] Unused sequential element storage_13_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16802]
WARNING: [Synth 8-6014] Unused sequential element storage_14_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16820]
WARNING: [Synth 8-6014] Unused sequential element storage_15_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16838]
WARNING: [Synth 8-6014] Unused sequential element storage_16_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16856]
WARNING: [Synth 8-6014] Unused sequential element storage_17_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17343]
WARNING: [Synth 8-6014] Unused sequential element storage_18_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17364]
WARNING: [Synth 8-6014] Unused sequential element storage_19_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17385]
WARNING: [Synth 8-6014] Unused sequential element storage_20_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17406]
WARNING: [Synth 8-6014] Unused sequential element storage_21_dat0_reg was removed.  [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17427]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'squirrelsoc_bsa_regs_bus_adr_reg' and it is trimmed from '32' to '10' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:5957]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_3_dat1_reg' and it is trimmed from '3' to '1' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16431]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_5_dat1_reg' and it is trimmed from '34' to '32' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16641]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_6_dat1_reg' and it is trimmed from '34' to '32' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16661]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_2_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16411]
WARNING: [Synth 8-4767] Trying to implement RAM 'storage_2_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16411]
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
WARNING: [Synth 8-3917] design captain has port ft2232_rst_n driven by constant 1
WARNING: [Synth 8-3917] design captain has port usb_fifo_rst_n driven by constant 1
WARNING: [Synth 8-3917] design captain has port usb_fifo_siwu_n driven by constant 1
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6170 ; free virtual = 21258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6177 ; free virtual = 21265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6177 ; free virtual = 21265
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6171 ; free virtual = 21259
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCTRL' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/pcie_s7/pcie_s7_in_context.xdc] for cell 'pcie_s7'
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/pcie_s7/pcie_s7_in_context.xdc] for cell 'pcie_s7'
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:266]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:266]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:266]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:268]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:268]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:270]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:270]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:272]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:272]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:274]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:274]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:276]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:276]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:278]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:278]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:280]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:280]
INFO: [Timing 38-2] Deriving generated clocks [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:304]
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/captain_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/captain_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/captain_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/2025.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/captain_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/captain_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6174 ; free virtual = 21267
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6173 ; free virtual = 21267
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6193 ; free virtual = 21286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6193 ; free virtual = 21286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6190 ; free virtual = 21285
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_12_dat1_reg' and it is trimmed from '47' to '45' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16786]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_18_dat1_reg' and it is trimmed from '20' to '10' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17368]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_17_dat1_reg' and it is trimmed from '4' to '2' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:17347]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_10_dat1_reg' and it is trimmed from '32' to '29' bits. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:16744]
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_bsadmabufferhandler_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_litepciemsixtable_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_litepciemsixpba_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_litepciemultibarendpoint_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_litepciemultibarendpoint_fsm0_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_litepciemultibarendpoint_fsm1_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_litepciemultibarendpoint_m_arbiter_grant_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_litepciewishbonebridge_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_bsadmaengine_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_litepciemsixcontroller_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_usbdepacketizer_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_usbpacketizer_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_usbetherbonepackettx_packetizer_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_usbetherbonepacketrx_depacketizer_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_usbetherbonepacketrx_fsm_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_fsm0_state0_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_liteethetherbonerecordreceiver_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_liteethetherbonerecordsender_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_fsm0_state1_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_liteethetherbonewishbonemaster_state_reg' in module 'captain'
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_usbmonitorsubsystem_state_reg' in module 'captain'
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_usbdepacketizer_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_usbetherbonepacketrx_depacketizer_state_reg' using encoding 'one-hot' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 |                               00
*
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_fsm0_state0_reg' using encoding 'one-hot' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_litepciemultibarendpoint_fsm1_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
*
                 iSTATE2 |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_litepciemsixpba_state_reg' using encoding 'one-hot' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_litepciemultibarendpoint_fsm0_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE4 |                              001 |                              001
                 iSTATE3 |                              010 |                              100
                 iSTATE1 |                              011 |                              101
                 iSTATE2 |                              100 |                              010
                 iSTATE0 |                              101 |                              011
                 iSTATE5 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_bsadmaengine_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE0 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_litepciemultibarendpoint_m_arbiter_grant_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_litepciemsixcontroller_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE3 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_litepciemsixtable_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE3 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_bsadmabufferhandler_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_litepciemultibarendpoint_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_litepciewishbonebridge_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 |                               00
*
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_fsm0_state1_reg' using encoding 'one-hot' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_liteethetherbonerecordsender_state_reg' using encoding 'one-hot' in module 'captain'
WARNING: [Synth 8-6430] The Block RAM "captain/fifo_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_usbmonitorsubsystem_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
*
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_liteethetherbonewishbonemaster_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_liteethetherbonerecordreceiver_state_reg' using encoding 'sequential' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_usbetherbonepackettx_packetizer_state_reg' using encoding 'one-hot' in module 'captain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_usbpacketizer_state_reg' using encoding 'one-hot' in module 'captain'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6197 ; free virtual = 21293
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM fifo_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   64 Bit       Adders := 2     
	   4 Input   64 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 13    
	   2 Input    8 Bit       Adders := 20    
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 7     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 15    
	   2 Input    2 Bit       Adders := 16    
	   2 Input    1 Bit       Adders := 14    
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 4     
+---Registers : 
	              181 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	              103 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 43    
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 51    
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 9     
	               16 Bit    Registers := 24    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 50    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 179   
+---RAMs : 
	             128K Bit	(2048 X 64 bit)          RAMs := 1     
	              45K Bit	(256 X 181 bit)          RAMs := 4     
	              32K Bit	(512 X 64 bit)          RAMs := 2     
	               5K Bit	(32 X 160 bit)          RAMs := 1     
	               4K Bit	(64 X 70 bit)          RAMs := 1     
	               4K Bit	(128 X 32 bit)          RAMs := 2     
	               2K Bit	(64 X 42 bit)          RAMs := 1     
	               2K Bit	(32 X 64 bit)          RAMs := 1     
	             1024 Bit	(4 X 256 bit)          RAMs := 2     
	               1K Bit	(128 X 13 bit)          RAMs := 1     
	               1K Bit	(16 X 103 bit)          RAMs := 2     
	              182 Bit	(2 X 91 bit)          RAMs := 1     
	              136 Bit	(4 X 34 bit)          RAMs := 1     
	               94 Bit	(2 X 47 bit)          RAMs := 1     
	               80 Bit	(4 X 20 bit)          RAMs := 1     
	               64 Bit	(2 X 32 bit)          RAMs := 1     
	               16 Bit	(4 X 4 bit)          RAMs := 1     
	                4 Bit	(4 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 95    
	   5 Input   64 Bit        Muxes := 6     
	   3 Input   64 Bit        Muxes := 5     
	   4 Input   64 Bit        Muxes := 10    
	   6 Input   64 Bit        Muxes := 3     
	   7 Input   64 Bit        Muxes := 5     
	   5 Input   32 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 60    
	   4 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 14    
	   4 Input   31 Bit        Muxes := 1     
	   4 Input   30 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   7 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 5     
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 8     
	   3 Input   20 Bit        Muxes := 1     
	   5 Input   20 Bit        Muxes := 1     
	   7 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 31    
	   3 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 12    
	   5 Input   16 Bit        Muxes := 6     
	   7 Input   16 Bit        Muxes := 2     
	   7 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 8     
	   7 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 7     
	   5 Input   12 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   5 Input   11 Bit        Muxes := 2     
	   7 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 20    
	   4 Input   10 Bit        Muxes := 7     
	   5 Input   10 Bit        Muxes := 4     
	   7 Input   10 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 47    
	   4 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 8     
	   7 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   3 Input    6 Bit        Muxes := 3     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 20    
	   4 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 32    
	   7 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 64    
	   4 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 11    
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 290   
	   4 Input    1 Bit        Muxes := 79    
	   7 Input    1 Bit        Muxes := 44    
	   3 Input    1 Bit        Muxes := 88    
	   5 Input    1 Bit        Muxes := 41    
	   6 Input    1 Bit        Muxes := 10    
	  26 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design captain has port ft2232_rst_n driven by constant 1
WARNING: [Synth 8-3917] design captain has port usb_fifo_rst_n driven by constant 1
WARNING: [Synth 8-3917] design captain has port usb_fifo_siwu_n driven by constant 1
INFO: [Synth 8-3971] The signal "i_0/xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM fifo_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fifo_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM fifo_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "captain/fifo_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 62 bits of RAM "storage_22_reg" due to constant propagation. Old ram width 181 bits, new ram width 119 bits.
INFO: [Synth 8-5784] Optimized 63 bits of RAM "storage_21_reg" due to constant propagation. Old ram width 181 bits, new ram width 118 bits.
INFO: [Synth 8-5784] Optimized 63 bits of RAM "storage_20_reg" due to constant propagation. Old ram width 181 bits, new ram width 118 bits.
INFO: [Synth 8-5784] Optimized 64 bits of RAM "storage_19_reg" due to constant propagation. Old ram width 181 bits, new ram width 117 bits.
INFO: [Synth 8-12589] Found 2 bits of RAM  (i_1/i_171) with no load. RAM width may be reduced from 34 to 32 
RAM Pipeline Warning: Read Address Register Found For RAM fifo_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6169 ; free virtual = 21284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|captain     | mem        | 64x8          | LUT            | 
|captain     | p_0_out    | 64x8          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/xpm_memory_tdpram/xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 64(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|captain                                    | storage_9_reg                                    | 64 x 42(READ_FIRST)    | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|captain                                    | storage_11_reg                                   | 64 x 70(READ_FIRST)    | W |   | 64 x 70(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|captain                                    | fifo_mem_reg                                     | 32 x 160(READ_FIRST)   | W |   | 32 x 160(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|captain                                    | storage_22_reg                                   | 256 x 181(READ_FIRST)  | W |   | 256 x 181(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|captain                                    | storage_21_reg                                   | 256 x 181(READ_FIRST)  | W |   | 256 x 181(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|captain                                    | storage_20_reg                                   | 256 x 181(READ_FIRST)  | W |   | 256 x 181(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|captain                                    | storage_19_reg                                   | 256 x 181(READ_FIRST)  | W |   | 256 x 181(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|captain                                    | mem_1_reg                                        | 32 x 64(READ_FIRST)    | W | R | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|captain                                    | storage_1_reg                                    | 16 x 103(NO_CHANGE)    | W |   | 16 x 103(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|captain                                    | storage_5_reg                                    | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|captain                                    | storage_reg                                      | 16 x 103(NO_CHANGE)    | W |   | 16 x 103(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|captain                                    | storage_6_reg                                    | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------+-----------+----------------------+---------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------+-----------+----------------------+---------------+
|captain     | storage_10_reg | Implied   | 2 x 32               | RAM32M x 6    | 
|captain     | storage_14_reg | Implied   | 512 x 64             | RAM64M x 176  | 
|captain     | storage_16_reg | Implied   | 512 x 64             | RAM64M x 176  | 
|captain     | storage_13_reg | Implied   | 4 x 256              | RAM32M x 43   | 
|captain     | storage_15_reg | Implied   | 4 x 256              | RAM32M x 43   | 
|captain     | storage_12_reg | Implied   | 2 x 47               | RAM32M x 8    | 
|captain     | storage_17_reg | Implied   | 4 x 2                | RAM32M x 1    | 
|captain     | storage_18_reg | Implied   | 4 x 20               | RAM32M x 4    | 
|captain     | storage_4_reg  | Implied   | 128 x 13             | RAM64M x 10   | 
|captain     | storage_7_reg  | Implied   | 4 x 32               | RAM32M x 6    | 
|captain     | storage_8_reg  | Implied   | 2 x 91               | RAM32M x 16   | 
|captain     | storage_3_reg  | Implied   | 4 x 1                | RAM16X1D x 1  | 
+------------+----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 298 of /home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:298]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 2945.988 ; gain = 0.000 ; free physical = 6169 ; free virtual = 21284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 3006.953 ; gain = 60.965 ; free physical = 6114 ; free virtual = 21226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/xpm_memory_tdpram/xpm_memory_base_inst | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 64(READ_FIRST)   | W | R | 2 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
|captain                                    | storage_9_reg                                    | 64 x 42(READ_FIRST)    | W |   | 64 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|captain                                    | storage_11_reg                                   | 64 x 70(READ_FIRST)    | W |   | 64 x 70(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|captain                                    | fifo_mem_reg                                     | 32 x 160(READ_FIRST)   | W |   | 32 x 160(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|captain                                    | storage_22_reg                                   | 256 x 181(READ_FIRST)  | W |   | 256 x 181(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|captain                                    | storage_21_reg                                   | 256 x 181(READ_FIRST)  | W |   | 256 x 181(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|captain                                    | storage_20_reg                                   | 256 x 181(READ_FIRST)  | W |   | 256 x 181(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|captain                                    | storage_19_reg                                   | 256 x 181(READ_FIRST)  | W |   | 256 x 181(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|captain                                    | mem_1_reg                                        | 32 x 64(READ_FIRST)    | W | R | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|captain                                    | storage_1_reg                                    | 16 x 103(NO_CHANGE)    | W |   | 16 x 103(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|captain                                    | storage_5_reg                                    | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|captain                                    | storage_reg                                      | 16 x 103(NO_CHANGE)    | W |   | 16 x 103(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|captain                                    | storage_6_reg                                    | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+----------------+-----------+----------------------+---------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------+-----------+----------------------+---------------+
|captain     | storage_10_reg | Implied   | 2 x 32               | RAM32M x 6    | 
|captain     | storage_14_reg | Implied   | 512 x 64             | RAM64M x 176  | 
|captain     | storage_16_reg | Implied   | 512 x 64             | RAM64M x 176  | 
|captain     | storage_13_reg | Implied   | 4 x 256              | RAM32M x 43   | 
|captain     | storage_15_reg | Implied   | 4 x 256              | RAM32M x 43   | 
|captain     | storage_12_reg | Implied   | 2 x 47               | RAM32M x 8    | 
|captain     | storage_17_reg | Implied   | 4 x 2                | RAM32M x 1    | 
|captain     | storage_18_reg | Implied   | 4 x 20               | RAM32M x 4    | 
|captain     | storage_4_reg  | Implied   | 128 x 13             | RAM64M x 10   | 
|captain     | storage_7_reg  | Implied   | 4 x 32               | RAM32M x 6    | 
|captain     | storage_8_reg  | Implied   | 2 x 91               | RAM32M x 16   | 
|captain     | storage_3_reg  | Implied   | 4 x 1                | RAM16X1D x 1  | 
+------------+----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance xpm_memory_tdpram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fifo_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fifo_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance fifo_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_22_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_22_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_21_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_21_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_20_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_20_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_19_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_19_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance storage_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6139 ; free virtual = 21246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14180]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14180]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14180]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14180]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14180]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14180]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14180]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14180]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14441]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:21]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:8031]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:8031]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:14724]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.v:11310]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6137 ; free virtual = 21228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6143 ; free virtual = 21234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:02:58 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6168 ; free virtual = 21246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:02:58 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6168 ; free virtual = 21246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:02:59 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6177 ; free virtual = 21255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:02:59 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6177 ; free virtual = 21255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pcie_s7       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |pcie_s7     |     1|
|2     |BUFG        |     6|
|3     |BUFGCTRL    |     1|
|4     |CARRY4      |   275|
|5     |IBUFDS_GTE2 |     1|
|6     |LUT1        |   196|
|7     |LUT2        |   900|
|8     |LUT3        |  1135|
|9     |LUT4        |  1764|
|10    |LUT5        |  1136|
|11    |LUT6        |  2452|
|12    |MMCME2_ADV  |     1|
|13    |MUXF7       |   202|
|14    |MUXF8       |    56|
|15    |PLLE2_ADV   |     1|
|16    |RAM16X1D    |     1|
|17    |RAM32M      |    82|
|18    |RAM32X1D    |     6|
|19    |RAM64M      |   344|
|20    |RAM64X1D    |    18|
|21    |RAMB18E1    |     5|
|24    |RAMB36E1    |    20|
|30    |FDPE        |    20|
|31    |FDRE        |  5347|
|32    |FDSE        |    68|
|33    |IBUF        |     9|
|34    |IOBUF       |    32|
|35    |OBUF        |    10|
|36    |OBUFT       |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:02:59 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6173 ; free virtual = 21251
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5587 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:50 ; elapsed = 00:02:53 . Memory (MB): peak = 3015.953 ; gain = 69.965 ; free physical = 6173 ; free virtual = 21251
Synthesis Optimization Complete : Time (s): cpu = 00:02:58 ; elapsed = 00:02:59 . Memory (MB): peak = 3015.961 ; gain = 69.965 ; free physical = 6173 ; free virtual = 21251
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/pcie_s7.dcp' for cell 'pcie_s7'
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3015.961 ; gain = 0.000 ; free physical = 6332 ; free virtual = 21410
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCTRL' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1063 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'captain' is not ideal for floorplanning, since the cellview 'captain' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:266]
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:266]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:266]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3436.906 ; gain = 420.945 ; free physical = 5972 ; free virtual = 21062
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks usb_fifo_clk]'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:266]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:268]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:268]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks usb_fifo_clk]'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:268]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:270]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:270]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks usb_fifo_clk]'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:270]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:272]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:272]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks usb_fifo_clk]'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:272]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:274]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:274]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks usb_fifo_clk]'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:274]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:276]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:276]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks usb_fifo_clk]'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:276]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:278]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:278]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks usb_fifo_clk]'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:278]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'usb_fifo_clk'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:280]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:280]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks usb_fifo_clk]'. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:280]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-2] Deriving generated clocks [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc:304]
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.xdc]
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'pcie_s7/inst'
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc] for cell 'pcie_s7/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/pcie_s7.dcp'
Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'pcie_s7/inst'
Finished Parsing XDC File [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/ip_xilinx_pcie_2_1_7x_late.xdc] for cell 'pcie_s7/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3439.875 ; gain = 0.000 ; free physical = 5929 ; free virtual = 21018
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 483 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 82 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 344 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 18 instances

Synth Design complete | Checksum: ba2f3bb4
INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 316 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:24 ; elapsed = 00:03:19 . Memory (MB): peak = 3439.910 ; gain = 493.957 ; free physical = 5923 ; free virtual = 21015
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2754.404; main = 2754.404; forked = 344.810
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4004.551; main = 3439.879; forked = 988.594
# report_timing_summary -file captain_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file captain_utilization_hierarchical_synth.rpt
# report_utilization -file captain_utilization_synth.rpt
# write_checkpoint -force captain_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5923 ; free virtual = 21012
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5923 ; free virtual = 21012
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5922 ; free virtual = 21012
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5921 ; free virtual = 21012
Wrote PlaceStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5920 ; free virtual = 21011
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5920 ; free virtual = 21011
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5920 ; free virtual = 21012
Write Physdb Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5918 ; free virtual = 21010
INFO: [Common 17-1381] The checkpoint '/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain_synth.dcp' has been generated.
# write_verilog -force captain_synth.v
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 4 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5889 ; free virtual = 20989

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2917631ca

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5903 ; free virtual = 21004

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2917631ca

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2917631ca

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008
Phase 1 Initialization | Checksum: 2917631ca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 2917631ca

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 2917631ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5906 ; free virtual = 21010

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 2917631ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5906 ; free virtual = 21010
Phase 2 Timer Update And Timing Data Collection | Checksum: 2917631ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5906 ; free virtual = 21010

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 28 inverters resulting in an inversion of 179 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d9ad68a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008
Retarget | Checksum: 1d9ad68a7
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 55 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2033fe7ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008
Constant propagation | Checksum: 2033fe7ed
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5900 ; free virtual = 21004
Phase 5 Sweep | Checksum: 15fb0c7d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5906 ; free virtual = 21010
Sweep | Checksum: 15fb0c7d4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 438 cells
INFO: [Opt 31-1021] In phase Sweep, 639 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 15ccb14a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008
BUFG optimization | Checksum: 15ccb14a8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15ccb14a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008
Shift Register Optimization | Checksum: 15ccb14a8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 15fb0c7d4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5904 ; free virtual = 21008
Post Processing Netlist | Checksum: 15fb0c7d4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1fe8377ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5896 ; free virtual = 21000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5896 ; free virtual = 21000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1fe8377ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5896 ; free virtual = 21000
Phase 9 Finalization | Checksum: 1fe8377ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5895 ; free virtual = 21000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              55  |                                              9  |
|  Constant propagation         |               4  |              14  |                                              6  |
|  Sweep                        |               0  |             438  |                                            639  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1fe8377ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3447.879 ; gain = 0.000 ; free physical = 5895 ; free virtual = 21000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 245958b16

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5729 ; free virtual = 20861
Ending Power Optimization Task | Checksum: 245958b16

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3696.770 ; gain = 248.891 ; free physical = 5742 ; free virtual = 20874

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 245958b16

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5742 ; free virtual = 20874
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5742 ; free virtual = 20874
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3696.770 ; gain = 248.891 ; free physical = 5742 ; free virtual = 20874
# reset_property LOC [get_cells -hierarchical -filter {NAME=~pcie_s7/*gtp_channel.gtpe2_channel_i}]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:95]
# set_property LOC GTPE2_CHANNEL_X0Y2 [get_cells -hierarchical -filter {NAME=~pcie_s7/*gtp_channel.gtpe2_channel_i}]
INFO: [Timing 38-35] Done setting XDC timing constraints.
# set_clock_groups -asynchronous -group [get_clocks squirrelsoc_clkout] -group [get_clocks {clk125_clk clk250_clk squirrelsoc_s7pciephy_clkout*}]
# reset_property LOC [get_cells -hierarchical -filter {NAME=~pcie_s7/*gtp_common.gtpe2_common_i}]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:98]
# reset_property LOC [get_cells -hierarchical -filter {NAME=~pcie_s7/*genblk*.bram36_tdp_bl.bram36_tdp_bl}]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:113]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:112]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:111]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:110]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:114]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:115]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:116]
CRITICAL WARNING: [Constraints 18-4427] You are overriding a physical property set by a constraint that originated in a read only source. Your changes will not be saved with a project save. If you wish to make this change permanent, it is recommended you use an unmanaged Tcl file. [/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain.gen/sources_1/ip/pcie_s7/source/pcie_s7-PCIE_X0Y0.xdc:117]
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'default' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5752 ; free virtual = 20881
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 25265f6b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5752 ; free virtual = 20881
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5752 ; free virtual = 20881

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'usb_clk_inst' is driving clock pin of 161 registers. This could lead to large hold time violations. First few involved registers are:
	storage_7_reg_0_3_24_29/RAMB_D1 {RAMD32}
	storage_7_reg_0_3_24_29/RAMA_D1 {RAMD32}
	storage_7_reg_0_3_24_29/RAMA {RAMD32}
	storage_7_reg_0_3_24_29/RAMB {RAMD32}
	storage_7_reg_0_3_24_29/RAMC {RAMD32}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12cedde06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5755 ; free virtual = 20879

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1afa94859

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5651 ; free virtual = 20863

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1afa94859

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5651 ; free virtual = 20863
Phase 1 Placer Initialization | Checksum: 1afa94859

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5651 ; free virtual = 20863

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173638e14

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5684 ; free virtual = 20877

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d67efd07

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5485 ; free virtual = 20709

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d67efd07

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5486 ; free virtual = 20712

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2ad07e9cb

Time (s): cpu = 00:01:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5212 ; free virtual = 20400

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1fdca4b97

Time (s): cpu = 00:01:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5202 ; free virtual = 20389

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 18 LUTNM shape to break, 1221 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 1, total 18, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 556 nets or LUTs. Breaked 18 LUTs, combined 538 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5248 ; free virtual = 20434

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           18  |            538  |                   556  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           18  |            538  |                   556  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1bf30fbc4

Time (s): cpu = 00:01:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5266 ; free virtual = 20460
Phase 2.5 Global Place Phase2 | Checksum: 251364cd5

Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5271 ; free virtual = 20465
Phase 2 Global Placement | Checksum: 251364cd5

Time (s): cpu = 00:01:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5271 ; free virtual = 20465

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26e83317a

Time (s): cpu = 00:01:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5314 ; free virtual = 20504

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b561499

Time (s): cpu = 00:01:55 ; elapsed = 00:00:35 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5360 ; free virtual = 20550

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19ddc0fdd

Time (s): cpu = 00:01:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5359 ; free virtual = 20549

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 195dbf4b6

Time (s): cpu = 00:01:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5347 ; free virtual = 20537

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b0ab6989

Time (s): cpu = 00:02:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5385 ; free virtual = 20575

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bf761a39

Time (s): cpu = 00:02:16 ; elapsed = 00:00:44 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5436 ; free virtual = 20609

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fce5c61e

Time (s): cpu = 00:02:17 ; elapsed = 00:00:45 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5433 ; free virtual = 20605

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2afa4dedc

Time (s): cpu = 00:02:17 ; elapsed = 00:00:45 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5432 ; free virtual = 20605

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c849eaa3

Time (s): cpu = 00:02:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5489 ; free virtual = 20674
Phase 3 Detail Placement | Checksum: 1c849eaa3

Time (s): cpu = 00:02:39 ; elapsed = 00:00:52 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5489 ; free virtual = 20674

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 211d047f0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.462 | TNS=-27.317 |
Phase 1 Physical Synthesis Initialization | Checksum: 17695f025

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5509 ; free virtual = 20694
INFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 208e3dcc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5507 ; free virtual = 20692
Phase 4.1.1.1 BUFG Insertion | Checksum: 211d047f0

Time (s): cpu = 00:02:56 ; elapsed = 00:00:56 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5506 ; free virtual = 20691

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.283. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a47b8bb5

Time (s): cpu = 00:04:11 ; elapsed = 00:02:09 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5551 ; free virtual = 20714

Time (s): cpu = 00:04:11 ; elapsed = 00:02:09 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5551 ; free virtual = 20714
Phase 4.1 Post Commit Optimization | Checksum: 1a47b8bb5

Time (s): cpu = 00:04:11 ; elapsed = 00:02:09 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5551 ; free virtual = 20714

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a47b8bb5

Time (s): cpu = 00:04:12 ; elapsed = 00:02:10 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5552 ; free virtual = 20715

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a47b8bb5

Time (s): cpu = 00:04:12 ; elapsed = 00:02:10 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5563 ; free virtual = 20726
Phase 4.3 Placer Reporting | Checksum: 1a47b8bb5

Time (s): cpu = 00:04:12 ; elapsed = 00:02:10 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5563 ; free virtual = 20726

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5563 ; free virtual = 20726

Time (s): cpu = 00:04:12 ; elapsed = 00:02:10 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5563 ; free virtual = 20726
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1581a2863

Time (s): cpu = 00:04:13 ; elapsed = 00:02:10 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5563 ; free virtual = 20726
Ending Placer Task | Checksum: 15730fec2

Time (s): cpu = 00:04:13 ; elapsed = 00:02:10 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5563 ; free virtual = 20726
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:18 ; elapsed = 00:02:12 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5563 ; free virtual = 20726
# report_utilization -hierarchical -file captain_utilization_hierarchical_place.rpt
# report_utilization -file captain_utilization_place.rpt
# report_io -file captain_io.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5540 ; free virtual = 20703
# report_control_sets -verbose -file captain_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5541 ; free virtual = 20704
# report_clock_utilization -file captain_clock_utilization.rpt
# write_checkpoint -force captain_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5558 ; free virtual = 20721
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5558 ; free virtual = 20721
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5557 ; free virtual = 20722
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5557 ; free virtual = 20722
Wrote PlaceStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5549 ; free virtual = 20724
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5545 ; free virtual = 20722
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5545 ; free virtual = 20723
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5545 ; free virtual = 20723
INFO: [Common 17-1381] The checkpoint '/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain_place.dcp' has been generated.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1ff4c16a ConstDB: 0 ShapeSum: 96bae101 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 1b5709b2 | NumContArr: 55d7fa80 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f680f96c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5650 ; free virtual = 20851

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f680f96c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5650 ; free virtual = 20851

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f680f96c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5650 ; free virtual = 20851
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18eea5cb5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5687 ; free virtual = 20862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.367  | TNS=0.000  | WHS=-0.697 | THS=-611.263|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1b38822f2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5518 ; free virtual = 20723

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0125967 %
  Global Horizontal Routing Utilization  = 0.00650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14323
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14323
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 209713728

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5525 ; free virtual = 20728

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 209713728

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5525 ; free virtual = 20728

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 210ca58a8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5488 ; free virtual = 20699
Phase 4 Initial Routing | Checksum: 210ca58a8

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5488 ; free virtual = 20699
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+====================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                |
+====================+===================+====================================================================================================================+
| clk250_clk         | clk250_clk        | pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D                     |
| clk250_clk         | clk250_clk        | pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[1]/D |
| clk250_clk         | clk250_clk        | pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D            |
| clk250_clk         | clk250_clk        | pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/FSM_onehot_reg_state_eios_det_reg[3]/D |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2652
 Number of Nodes with overlaps = 525
 Number of Nodes with overlaps = 211
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.241 | TNS=-0.887 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 147c57f65

Time (s): cpu = 00:02:30 ; elapsed = 00:01:08 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5629 ; free virtual = 20807

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.036 | TNS=-0.036 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2fcb920fd

Time (s): cpu = 00:02:49 ; elapsed = 00:01:18 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5639 ; free virtual = 20815

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2a8257aa8

Time (s): cpu = 00:03:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5623 ; free virtual = 20833
Phase 5 Rip-up And Reroute | Checksum: 2a8257aa8

Time (s): cpu = 00:03:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5623 ; free virtual = 20833

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2a8257aa8

Time (s): cpu = 00:03:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5623 ; free virtual = 20833

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a8257aa8

Time (s): cpu = 00:03:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5623 ; free virtual = 20833
Phase 6 Delay and Skew Optimization | Checksum: 2a8257aa8

Time (s): cpu = 00:03:04 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5623 ; free virtual = 20833

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.078  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26a6ba662

Time (s): cpu = 00:03:07 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5626 ; free virtual = 20837
Phase 7 Post Hold Fix | Checksum: 26a6ba662

Time (s): cpu = 00:03:07 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5626 ; free virtual = 20837

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.0422 %
  Global Horizontal Routing Utilization  = 10.1644 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26a6ba662

Time (s): cpu = 00:03:08 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5626 ; free virtual = 20837

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26a6ba662

Time (s): cpu = 00:03:08 ; elapsed = 00:01:26 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5626 ; free virtual = 20837

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23861eb99

Time (s): cpu = 00:03:10 ; elapsed = 00:01:28 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5629 ; free virtual = 20837

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23861eb99

Time (s): cpu = 00:03:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5629 ; free virtual = 20837

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.078  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 23861eb99

Time (s): cpu = 00:03:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5619 ; free virtual = 20827
Total Elapsed time in route_design: 87.91 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 261d027d7

Time (s): cpu = 00:03:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5626 ; free virtual = 20834
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 261d027d7

Time (s): cpu = 00:03:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5626 ; free virtual = 20834

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5627 ; free virtual = 20835
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default

Starting Initial Update Timing Task

Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5411 ; free virtual = 20689
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.082 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force captain_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5545 ; free virtual = 20753
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5545 ; free virtual = 20753
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5543 ; free virtual = 20752
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5542 ; free virtual = 20757
Wrote PlaceStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5533 ; free virtual = 20758
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5533 ; free virtual = 20760
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5532 ; free virtual = 20760
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5532 ; free virtual = 20760
INFO: [Common 17-1381] The checkpoint '/home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (41)
7. checking multiple_clock (344)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (344)
--------------------------------
 There are 344 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.082        0.000                      0                31102        0.032        0.000                      0                31102        0.000        0.000                       0                  8385  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk100                             {0.000 5.000}        10.000          100.000         
  squirrelsoc_clkout               {0.000 4.000}        8.000           125.000         
  subfragments_squirrelcrg_pll_fb  {0.000 5.000}        10.000          100.000         
pcie_x1_clk_p                      {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                      {0.000 5.000}        10.000          100.000         
  clk125_clk                       {0.000 4.000}        8.000           125.000         
  clk250_clk                       {0.000 2.000}        4.000           250.000         
  squirrelsoc_s7pciephy_clkout2    {0.000 4.000}        8.000           125.000         
  squirrelsoc_s7pciephy_clkout3    {0.000 4.000}        8.000           125.000         
  subfragments_s7pciephy_mmcm_fb   {0.000 5.000}        10.000          100.000         
usb_fifo_clk                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                               3.000        0.000                       0                     1  
  squirrelsoc_clkout                     0.082        0.000                      0                27827        0.047        0.000                      0                27827        2.870        0.000                       0                  7172  
  subfragments_squirrelcrg_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
pcie_x1_clk_p                            8.692        0.000                      0                    7        0.215        0.000                      0                    7        4.146        0.000                       0                    12  
txoutclk_x0y0                                                                                                                                                                        3.000        0.000                       0                     3  
  clk125_clk                             4.727        0.000                      0                 1041        0.119        0.000                      0                 1041        0.047        0.000                       0                   492  
  clk250_clk                             0.734        0.000                      0                  699        0.271        0.000                      0                  699        0.000        0.000                       0                   346  
  squirrelsoc_s7pciephy_clkout2          4.151        0.000                      0                  466        0.059        0.000                      0                  466        0.049        0.000                       0                    19  
  squirrelsoc_s7pciephy_clkout3          1.365        0.000                      0                 1405        0.058        0.000                      0                 1405        3.500        0.000                       0                   518  
  subfragments_s7pciephy_mmcm_fb                                                                                                                                                     8.751        0.000                       0                     2  
usb_fifo_clk                             0.541        0.000                      0                  354        0.243        0.000                      0                  354        3.870        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk250_clk    clk125_clk          0.536        0.000                      0                  703        0.032        0.000                      0                  703  
clk125_clk    clk250_clk          0.536        0.000                      0                  702        0.032        0.000                      0                  702  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              squirrelsoc_s7pciephy_clkout3  squirrelsoc_s7pciephy_clkout3        6.099        0.000                      0                    2        0.689        0.000                      0                    2  


# report_route_status -file captain_route_status.rpt
# report_drc -file captain_drc.rpt
Command: report_drc -file captain_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sjalloq/Work/bsa-pcie-exerciser/build/captain/gateware/captain_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file captain_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file captain_power.rpt
Command: report_power -file captain_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property CFGBVS Vcco [current_design]
# set_property CONFIG_VOLTAGE 3.3 [current_design]
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
# set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
# set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
# write_bitstream -force captain.bit 
Command: write_bitstream -force captain.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7517664 bits.
Writing bitstream ./captain.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3696.770 ; gain = 0.000 ; free physical = 5443 ; free virtual = 20701
# report_timing -delay_type max -max_paths 50 -nworst 10 -path_type full -sort_by slack -file captain_timing_max.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 10 -delay_type max -sort_by slack.
# report_timing -delay_type min -max_paths 50 -nworst 10 -path_type full -sort_by slack -file captain_timing_min.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 10 -delay_type min -sort_by slack.
# report_pulse_width -file captain_timing_pulse_width.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# write_verilog -force captain_routed.v
# write_cfgmem -force -format bin -size 32 -interface SPIx4 -loadbit {up 0x0 captain.bit} captain.bin
Command: write_cfgmem -force -format bin -size 32 -interface SPIx4 -loadbit {up 0x0 captain.bit} captain.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile captain.bit
Writing file ./captain.bin
Writing log file ./captain.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00131BCB    Jan 18 14:01:00 2026    captain.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 18 14:01:04 2026...
