Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec  3 11:53:17 2024
| Host         : WinLab running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file intConv_control_sets_placed.rpt
| Design       : intConv
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uut/operand_bb[3]_i_1_n_0 | uut/multiplicand[7]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                           |                             |                1 |              7 |         7.00 |
|  uut/E[0]      |                           |                             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uut/operand_bb[3]_i_1_n_0 |                             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uut/product               | uut/product[7]_i_1_n_0      |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uut/partial_product_n_0   | uut/product[7]_i_1_n_0      |                2 |              8 |         4.00 |
+----------------+---------------------------+-----------------------------+------------------+----------------+--------------+


