
*** Running vivado
    with args -log system_DAC_CONTROL_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_DAC_CONTROL_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_DAC_CONTROL_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1260.637 ; gain = 24.832
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/Phasemeter_V4_Project/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/Phasemeter_V4_Project/tmp/project/project.cache/ip 
Command: synth_design -top system_DAC_CONTROL_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_DAC_CONTROL_0_0' [z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/Phasemeter_V4_Project/tmp/project/project.gen/sources_1/bd/system/ip/system_DAC_CONTROL_0_0/synth/system_DAC_CONTROL_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DAC_CONTROL' [Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/Phasemeter_V4_Project/tmp/project/project.srcs/sources_1/new/DAC_CONTROL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DAC_CONTROL' (1#1) [Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/Phasemeter_V4_Project/tmp/project/project.srcs/sources_1/new/DAC_CONTROL.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_DAC_CONTROL_0_0' (2#1) [z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/Phasemeter_V4_Project/tmp/project/project.gen/sources_1/bd/system/ip/system_DAC_CONTROL_0_0/synth/system_DAC_CONTROL_0_0.v:58]
WARNING: [Synth 8-7129] Port clk in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[31] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[30] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[29] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[28] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[27] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[26] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[25] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[24] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[23] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[22] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[21] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[20] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[19] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[18] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[17] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[16] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[15] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[14] in module DAC_CONTROL is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tvalid in module DAC_CONTROL is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1260.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design system_DAC_CONTROL_0_0 has an empty top module
INFO: [Synth 8-3917] design system_DAC_CONTROL_0_0 has port M_AXIS_DAC_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design system_DAC_CONTROL_0_0 has port M_AXIS_DAC_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design system_DAC_CONTROL_0_0 has port M_AXIS_DAC_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design system_DAC_CONTROL_0_0 has port M_AXIS_DAC_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design system_DAC_CONTROL_0_0 has port M_AXIS_DAC_tvalid driven by constant 1
WARNING: [Synth 8-7129] Port clk in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[31] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[30] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[29] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[28] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[27] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[26] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[25] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[24] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[23] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[22] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[21] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[20] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[19] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[18] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[17] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[16] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[15] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tdata[14] in module system_DAC_CONTROL_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_ADC_tvalid in module system_DAC_CONTROL_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 1260.637 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 1260.637 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1260.637 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1260.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b2e8df68
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:21 . Memory (MB): peak = 1260.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/Phasemeter_V4_Project/tmp/project/project.runs/system_DAC_CONTROL_0_0_synth_1/system_DAC_CONTROL_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_DAC_CONTROL_0_0, cache-ID = e90f4fde4532ed29
INFO: [Common 17-1381] The checkpoint 'Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/Phasemeter_V4_Project/tmp/project/project.runs/system_DAC_CONTROL_0_0_synth_1/system_DAC_CONTROL_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_DAC_CONTROL_0_0_utilization_synth.rpt -pb system_DAC_CONTROL_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 15:26:10 2022...
