Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,23481
design__instance__area,521615
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,33
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,31
design__max_cap_violation__count__corner:nom_tt_025C_3v30,163
power__internal__total,0.02060380019247532
power__switching__total,0.00706512201577425
power__leakage__total,0.0000023918628357932903
power__total,0.027671314775943756
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.8153336014892087
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.825833425019254
timing__hold__ws__corner:nom_tt_025C_3v30,0.5474909569556529
timing__setup__ws__corner:nom_tt_025C_3v30,9.618695445720695
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.547491
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,17.961813
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,869
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,31
design__max_cap_violation__count__corner:nom_ss_125C_3v00,163
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.3636363535434268
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.3875114783186204
timing__hold__ws__corner:nom_ss_125C_3v00,1.4012773560348784
timing__setup__ws__corner:nom_ss_125C_3v00,-11.140336968240627
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-649.8161339612903
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-11.140336968240627
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.401277
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,99
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-11.140337
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,99
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,31
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,163
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.5808639289528298
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.5887803744538119
timing__hold__ws__corner:nom_ff_n40C_3v60,0.1952644767812946
timing__setup__ws__corner:nom_ff_n40C_3v60,12.37844706217771
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.195264
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,21.750105
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,1452
design__max_fanout_violation__count,31
design__max_cap_violation__count,214
clock__skew__worst_hold,-0.5742035898174338
clock__skew__worst_setup,0.5818149460226204
timing__hold__ws,0.19290569687646514
timing__setup__ws,-13.944010785150855
timing__hold__tns,0.0
timing__setup__tns,-901.8950463956664
timing__hold__wns,0
timing__setup__wns,-13.944010785150855
timing__hold_vio__count,0
timing__hold_r2r__ws,0.192906
timing__hold_r2r_vio__count,0
timing__setup_vio__count,292
timing__setup_r2r__ws,-13.944011
timing__setup_r2r_vio__count,292
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,23481
design__instance__area__stdcell,521615
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.669201
design__instance__utilization__stdcell,0.669201
design__instance__count__class:tie_cell,3
design__instance__count__class:buffer,50
design__instance__count__class:inverter,943
design__instance__count__class:sequential_cell,2440
design__instance__count__class:multi_input_combinational_cell,11884
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,918246
design__violations,0
design__instance__count__class:timing_repair_buffer,1837
design__instance__count__class:clock_buffer,576
design__instance__count__class:clock_inverter,281
design__instance__count__setup_buffer,91
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,15
design__instance__count__class:antenna_cell,15
route__net,17630
route__net__special,2
route__drc_errors__iter:1,7787
route__wirelength__iter:1,1144052
route__drc_errors__iter:2,2912
route__wirelength__iter:2,1137322
route__drc_errors__iter:3,2746
route__wirelength__iter:3,1134247
route__drc_errors__iter:4,312
route__wirelength__iter:4,1132984
route__drc_errors__iter:5,72
route__wirelength__iter:5,1132838
route__drc_errors__iter:6,11
route__wirelength__iter:6,1132977
route__drc_errors__iter:7,0
route__wirelength__iter:7,1132959
route__drc_errors,0
route__wirelength,1132959
route__vias,131057
route__vias__singlecut,131057
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1703.92
design__instance__count__class:fill_cell,24403
timing__unannotated_net__count__corner:nom_tt_025C_3v30,461
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,461
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,461
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,14
design__max_fanout_violation__count__corner:min_tt_025C_3v30,31
design__max_cap_violation__count__corner:min_tt_025C_3v30,126
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.8036336268356011
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.817292257004647
timing__hold__ws__corner:min_tt_025C_3v30,0.5506235623305313
timing__setup__ws__corner:min_tt_025C_3v30,9.791595367216823
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.550624
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,18.352818
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,461
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,557
design__max_fanout_violation__count__corner:min_ss_125C_3v00,31
design__max_cap_violation__count__corner:min_ss_125C_3v00,129
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.3364500995259458
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.3651253847061666
timing__hold__ws__corner:min_ss_125C_3v00,1.4074342090143672
timing__setup__ws__corner:min_ss_125C_3v00,-8.809571987917664
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-444.3794933363857
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-8.809571987917664
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.407434
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,94
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-8.809572
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,94
timing__unannotated_net__count__corner:min_ss_125C_3v00,461
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,31
design__max_cap_violation__count__corner:min_ff_n40C_3v60,127
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5742035898174338
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5818149460226204
timing__hold__ws__corner:min_ff_n40C_3v60,0.19722535274284492
timing__setup__ws__corner:min_ff_n40C_3v60,12.484666098750566
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.197225
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,21.989803
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,461
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,66
design__max_fanout_violation__count__corner:max_tt_025C_3v30,31
design__max_cap_violation__count__corner:max_tt_025C_3v30,212
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.8282048614669222
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.8487237819437541
timing__hold__ws__corner:max_tt_025C_3v30,0.543708649048389
timing__setup__ws__corner:max_tt_025C_3v30,9.41073734465065
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.543709
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,17.493977
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,461
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,1452
design__max_fanout_violation__count__corner:max_ss_125C_3v00,31
design__max_cap_violation__count__corner:max_ss_125C_3v00,214
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.394300714350821
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.4210539813764522
timing__hold__ws__corner:max_ss_125C_3v00,1.3938335324888458
timing__setup__ws__corner:max_ss_125C_3v00,-13.944010785150855
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-901.8950463956664
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-13.944010785150855
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.393834
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,99
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-13.944011
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,99
timing__unannotated_net__count__corner:max_ss_125C_3v00,461
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,31
design__max_cap_violation__count__corner:max_ff_n40C_3v60,211
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5959006790013188
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.6018853363848184
timing__hold__ws__corner:max_ff_n40C_3v60,0.19290569687646514
timing__setup__ws__corner:max_ff_n40C_3v60,12.250552918837476
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.192906
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,21.462952
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,461
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,461
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000646845
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000561033
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000120346
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000561033
design_powergrid__voltage__worst,0.0000561033
design_powergrid__voltage__worst__net:VPWR,3.29994
design_powergrid__drop__worst,0.0000646845
design_powergrid__drop__worst__net:VPWR,0.0000646845
design_powergrid__voltage__worst__net:VGND,0.0000561033
design_powergrid__drop__worst__net:VGND,0.0000561033
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000011800000000000000524818903613333276325647602789103984832763671875
ir__drop__worst,0.000064700000000000000566213742558829835616052150726318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
