# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab2.ip_user_files/ipstatic" \
"../../../../Lab2.gen/sources_1/ip/clk_wiz_1_2/clk_wiz_1_clk_wiz.v" \
"../../../../Lab2.gen/sources_1/ip/clk_wiz_1_2/clk_wiz_1.v" \
"../../../../Lab2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../Lab2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../Lab2.srcs/sources_1/imports/lab2_code_for_cadets/audio_init.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
