
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
   0:	20003040 	.word	0x20003040
   4:	00002d05 	.word	0x00002d05
   8:	000096a1 	.word	0x000096a1
   c:	00002cf1 	.word	0x00002cf1
  10:	00002cf1 	.word	0x00002cf1
  14:	00002cf1 	.word	0x00002cf1
  18:	00002cf1 	.word	0x00002cf1
	...
  2c:	00002b0d 	.word	0x00002b0d
  30:	00002cf1 	.word	0x00002cf1
  34:	00000000 	.word	0x00000000
  38:	00002ab9 	.word	0x00002ab9
  3c:	00002cf1 	.word	0x00002cf1

00000040 <_irq_vector_table>:
  40:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  50:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  60:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  70:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  80:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  90:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  a0:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  b0:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  c0:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  d0:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  e0:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..
  f0:	00002a71 00002a71 00002a71 00002a71     q*..q*..q*..q*..

Disassembly of section text:

00000100 <__aeabi_drsub>:
     100:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     104:	e002      	b.n	10c <__adddf3>
     106:	bf00      	nop

00000108 <__aeabi_dsub>:
     108:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000010c <__adddf3>:
     10c:	b530      	push	{r4, r5, lr}
     10e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     112:	ea4f 0543 	mov.w	r5, r3, lsl #1
     116:	ea94 0f05 	teq	r4, r5
     11a:	bf08      	it	eq
     11c:	ea90 0f02 	teqeq	r0, r2
     120:	bf1f      	itttt	ne
     122:	ea54 0c00 	orrsne.w	ip, r4, r0
     126:	ea55 0c02 	orrsne.w	ip, r5, r2
     12a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     12e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     132:	f000 80e2 	beq.w	2fa <__data_size+0xd7>
     136:	ea4f 5454 	mov.w	r4, r4, lsr #21
     13a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     13e:	bfb8      	it	lt
     140:	426d      	neglt	r5, r5
     142:	dd0c      	ble.n	15e <CONFIG_IDLE_STACK_SIZE+0x1e>
     144:	442c      	add	r4, r5
     146:	ea80 0202 	eor.w	r2, r0, r2
     14a:	ea81 0303 	eor.w	r3, r1, r3
     14e:	ea82 0000 	eor.w	r0, r2, r0
     152:	ea83 0101 	eor.w	r1, r3, r1
     156:	ea80 0202 	eor.w	r2, r0, r2
     15a:	ea81 0303 	eor.w	r3, r1, r3
     15e:	2d36      	cmp	r5, #54	; 0x36
     160:	bf88      	it	hi
     162:	bd30      	pophi	{r4, r5, pc}
     164:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     168:	ea4f 3101 	mov.w	r1, r1, lsl #12
     16c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     170:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     174:	d002      	beq.n	17c <CONFIG_IDLE_STACK_SIZE+0x3c>
     176:	4240      	negs	r0, r0
     178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     17c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     180:	ea4f 3303 	mov.w	r3, r3, lsl #12
     184:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     188:	d002      	beq.n	190 <CONFIG_IDLE_STACK_SIZE+0x50>
     18a:	4252      	negs	r2, r2
     18c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     190:	ea94 0f05 	teq	r4, r5
     194:	f000 80a7 	beq.w	2e6 <__data_size+0xc3>
     198:	f1a4 0401 	sub.w	r4, r4, #1
     19c:	f1d5 0e20 	rsbs	lr, r5, #32
     1a0:	db0d      	blt.n	1be <CONFIG_IDLE_STACK_SIZE+0x7e>
     1a2:	fa02 fc0e 	lsl.w	ip, r2, lr
     1a6:	fa22 f205 	lsr.w	r2, r2, r5
     1aa:	1880      	adds	r0, r0, r2
     1ac:	f141 0100 	adc.w	r1, r1, #0
     1b0:	fa03 f20e 	lsl.w	r2, r3, lr
     1b4:	1880      	adds	r0, r0, r2
     1b6:	fa43 f305 	asr.w	r3, r3, r5
     1ba:	4159      	adcs	r1, r3
     1bc:	e00e      	b.n	1dc <CONFIG_IDLE_STACK_SIZE+0x9c>
     1be:	f1a5 0520 	sub.w	r5, r5, #32
     1c2:	f10e 0e20 	add.w	lr, lr, #32
     1c6:	2a01      	cmp	r2, #1
     1c8:	fa03 fc0e 	lsl.w	ip, r3, lr
     1cc:	bf28      	it	cs
     1ce:	f04c 0c02 	orrcs.w	ip, ip, #2
     1d2:	fa43 f305 	asr.w	r3, r3, r5
     1d6:	18c0      	adds	r0, r0, r3
     1d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     1dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     1e0:	d507      	bpl.n	1f2 <CONFIG_IDLE_STACK_SIZE+0xb2>
     1e2:	f04f 0e00 	mov.w	lr, #0
     1e6:	f1dc 0c00 	rsbs	ip, ip, #0
     1ea:	eb7e 0000 	sbcs.w	r0, lr, r0
     1ee:	eb6e 0101 	sbc.w	r1, lr, r1
     1f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     1f6:	d31b      	bcc.n	230 <__data_size+0xd>
     1f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     1fc:	d30c      	bcc.n	218 <CONFIG_CONSOLE_PUTCHAR_BUFSIZE+0x18>
     1fe:	0849      	lsrs	r1, r1, #1
     200:	ea5f 0030 	movs.w	r0, r0, rrx
     204:	ea4f 0c3c 	mov.w	ip, ip, rrx
     208:	f104 0401 	add.w	r4, r4, #1
     20c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     210:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     214:	f080 809a 	bcs.w	34c <__data_size+0x129>
     218:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     21c:	bf08      	it	eq
     21e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     222:	f150 0000 	adcs.w	r0, r0, #0
     226:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     22a:	ea41 0105 	orr.w	r1, r1, r5
     22e:	bd30      	pop	{r4, r5, pc}
     230:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     234:	4140      	adcs	r0, r0
     236:	eb41 0101 	adc.w	r1, r1, r1
     23a:	3c01      	subs	r4, #1
     23c:	bf28      	it	cs
     23e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     242:	d2e9      	bcs.n	218 <CONFIG_CONSOLE_PUTCHAR_BUFSIZE+0x18>
     244:	f091 0f00 	teq	r1, #0
     248:	bf04      	itt	eq
     24a:	4601      	moveq	r1, r0
     24c:	2000      	moveq	r0, #0
     24e:	fab1 f381 	clz	r3, r1
     252:	bf08      	it	eq
     254:	3320      	addeq	r3, #32
     256:	f1a3 030b 	sub.w	r3, r3, #11
     25a:	f1b3 0220 	subs.w	r2, r3, #32
     25e:	da0c      	bge.n	27a <__data_size+0x57>
     260:	320c      	adds	r2, #12
     262:	dd08      	ble.n	276 <__data_size+0x53>
     264:	f102 0c14 	add.w	ip, r2, #20
     268:	f1c2 020c 	rsb	r2, r2, #12
     26c:	fa01 f00c 	lsl.w	r0, r1, ip
     270:	fa21 f102 	lsr.w	r1, r1, r2
     274:	e00c      	b.n	290 <__data_size+0x6d>
     276:	f102 0214 	add.w	r2, r2, #20
     27a:	bfd8      	it	le
     27c:	f1c2 0c20 	rsble	ip, r2, #32
     280:	fa01 f102 	lsl.w	r1, r1, r2
     284:	fa20 fc0c 	lsr.w	ip, r0, ip
     288:	bfdc      	itt	le
     28a:	ea41 010c 	orrle.w	r1, r1, ip
     28e:	4090      	lslle	r0, r2
     290:	1ae4      	subs	r4, r4, r3
     292:	bfa2      	ittt	ge
     294:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     298:	4329      	orrge	r1, r5
     29a:	bd30      	popge	{r4, r5, pc}
     29c:	ea6f 0404 	mvn.w	r4, r4
     2a0:	3c1f      	subs	r4, #31
     2a2:	da1c      	bge.n	2de <__data_size+0xbb>
     2a4:	340c      	adds	r4, #12
     2a6:	dc0e      	bgt.n	2c6 <__data_size+0xa3>
     2a8:	f104 0414 	add.w	r4, r4, #20
     2ac:	f1c4 0220 	rsb	r2, r4, #32
     2b0:	fa20 f004 	lsr.w	r0, r0, r4
     2b4:	fa01 f302 	lsl.w	r3, r1, r2
     2b8:	ea40 0003 	orr.w	r0, r0, r3
     2bc:	fa21 f304 	lsr.w	r3, r1, r4
     2c0:	ea45 0103 	orr.w	r1, r5, r3
     2c4:	bd30      	pop	{r4, r5, pc}
     2c6:	f1c4 040c 	rsb	r4, r4, #12
     2ca:	f1c4 0220 	rsb	r2, r4, #32
     2ce:	fa20 f002 	lsr.w	r0, r0, r2
     2d2:	fa01 f304 	lsl.w	r3, r1, r4
     2d6:	ea40 0003 	orr.w	r0, r0, r3
     2da:	4629      	mov	r1, r5
     2dc:	bd30      	pop	{r4, r5, pc}
     2de:	fa21 f004 	lsr.w	r0, r1, r4
     2e2:	4629      	mov	r1, r5
     2e4:	bd30      	pop	{r4, r5, pc}
     2e6:	f094 0f00 	teq	r4, #0
     2ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     2ee:	bf06      	itte	eq
     2f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     2f4:	3401      	addeq	r4, #1
     2f6:	3d01      	subne	r5, #1
     2f8:	e74e      	b.n	198 <CONFIG_IDLE_STACK_SIZE+0x58>
     2fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     2fe:	bf18      	it	ne
     300:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     304:	d029      	beq.n	35a <__data_size+0x137>
     306:	ea94 0f05 	teq	r4, r5
     30a:	bf08      	it	eq
     30c:	ea90 0f02 	teqeq	r0, r2
     310:	d005      	beq.n	31e <__data_size+0xfb>
     312:	ea54 0c00 	orrs.w	ip, r4, r0
     316:	bf04      	itt	eq
     318:	4619      	moveq	r1, r3
     31a:	4610      	moveq	r0, r2
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	ea91 0f03 	teq	r1, r3
     322:	bf1e      	ittt	ne
     324:	2100      	movne	r1, #0
     326:	2000      	movne	r0, #0
     328:	bd30      	popne	{r4, r5, pc}
     32a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     32e:	d105      	bne.n	33c <__data_size+0x119>
     330:	0040      	lsls	r0, r0, #1
     332:	4149      	adcs	r1, r1
     334:	bf28      	it	cs
     336:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     33a:	bd30      	pop	{r4, r5, pc}
     33c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     340:	bf3c      	itt	cc
     342:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     346:	bd30      	popcc	{r4, r5, pc}
     348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     34c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     354:	f04f 0000 	mov.w	r0, #0
     358:	bd30      	pop	{r4, r5, pc}
     35a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     35e:	bf1a      	itte	ne
     360:	4619      	movne	r1, r3
     362:	4610      	movne	r0, r2
     364:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     368:	bf1c      	itt	ne
     36a:	460b      	movne	r3, r1
     36c:	4602      	movne	r2, r0
     36e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     372:	bf06      	itte	eq
     374:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     378:	ea91 0f03 	teqeq	r1, r3
     37c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     380:	bd30      	pop	{r4, r5, pc}
     382:	bf00      	nop

00000384 <__aeabi_ui2d>:
     384:	f090 0f00 	teq	r0, #0
     388:	bf04      	itt	eq
     38a:	2100      	moveq	r1, #0
     38c:	4770      	bxeq	lr
     38e:	b530      	push	{r4, r5, lr}
     390:	f44f 6480 	mov.w	r4, #1024	; 0x400
     394:	f104 0432 	add.w	r4, r4, #50	; 0x32
     398:	f04f 0500 	mov.w	r5, #0
     39c:	f04f 0100 	mov.w	r1, #0
     3a0:	e750      	b.n	244 <__data_size+0x21>
     3a2:	bf00      	nop

000003a4 <__aeabi_i2d>:
     3a4:	f090 0f00 	teq	r0, #0
     3a8:	bf04      	itt	eq
     3aa:	2100      	moveq	r1, #0
     3ac:	4770      	bxeq	lr
     3ae:	b530      	push	{r4, r5, lr}
     3b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     3bc:	bf48      	it	mi
     3be:	4240      	negmi	r0, r0
     3c0:	f04f 0100 	mov.w	r1, #0
     3c4:	e73e      	b.n	244 <__data_size+0x21>
     3c6:	bf00      	nop

000003c8 <__aeabi_f2d>:
     3c8:	0042      	lsls	r2, r0, #1
     3ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
     3ce:	ea4f 0131 	mov.w	r1, r1, rrx
     3d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
     3d6:	bf1f      	itttt	ne
     3d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     3dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     3e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     3e4:	4770      	bxne	lr
     3e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     3ea:	bf08      	it	eq
     3ec:	4770      	bxeq	lr
     3ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     3f2:	bf04      	itt	eq
     3f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     3f8:	4770      	bxeq	lr
     3fa:	b530      	push	{r4, r5, lr}
     3fc:	f44f 7460 	mov.w	r4, #896	; 0x380
     400:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     404:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     408:	e71c      	b.n	244 <__data_size+0x21>
     40a:	bf00      	nop

0000040c <__aeabi_ul2d>:
     40c:	ea50 0201 	orrs.w	r2, r0, r1
     410:	bf08      	it	eq
     412:	4770      	bxeq	lr
     414:	b530      	push	{r4, r5, lr}
     416:	f04f 0500 	mov.w	r5, #0
     41a:	e00a      	b.n	432 <__aeabi_l2d+0x16>

0000041c <__aeabi_l2d>:
     41c:	ea50 0201 	orrs.w	r2, r0, r1
     420:	bf08      	it	eq
     422:	4770      	bxeq	lr
     424:	b530      	push	{r4, r5, lr}
     426:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     42a:	d502      	bpl.n	432 <__aeabi_l2d+0x16>
     42c:	4240      	negs	r0, r0
     42e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     432:	f44f 6480 	mov.w	r4, #1024	; 0x400
     436:	f104 0432 	add.w	r4, r4, #50	; 0x32
     43a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     43e:	f43f aed8 	beq.w	1f2 <CONFIG_IDLE_STACK_SIZE+0xb2>
     442:	f04f 0203 	mov.w	r2, #3
     446:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     44a:	bf18      	it	ne
     44c:	3203      	addne	r2, #3
     44e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     452:	bf18      	it	ne
     454:	3203      	addne	r2, #3
     456:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     45a:	f1c2 0320 	rsb	r3, r2, #32
     45e:	fa00 fc03 	lsl.w	ip, r0, r3
     462:	fa20 f002 	lsr.w	r0, r0, r2
     466:	fa01 fe03 	lsl.w	lr, r1, r3
     46a:	ea40 000e 	orr.w	r0, r0, lr
     46e:	fa21 f102 	lsr.w	r1, r1, r2
     472:	4414      	add	r4, r2
     474:	e6bd      	b.n	1f2 <CONFIG_IDLE_STACK_SIZE+0xb2>
     476:	bf00      	nop

00000478 <__aeabi_dmul>:
     478:	b570      	push	{r4, r5, r6, lr}
     47a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     47e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     486:	bf1d      	ittte	ne
     488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     48c:	ea94 0f0c 	teqne	r4, ip
     490:	ea95 0f0c 	teqne	r5, ip
     494:	f000 f8de 	bleq	654 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16c>
     498:	442c      	add	r4, r5
     49a:	ea81 0603 	eor.w	r6, r1, r3
     49e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     4aa:	bf18      	it	ne
     4ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     4b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     4b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     4b8:	d038      	beq.n	52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>
     4ba:	fba0 ce02 	umull	ip, lr, r0, r2
     4be:	f04f 0500 	mov.w	r5, #0
     4c2:	fbe1 e502 	umlal	lr, r5, r1, r2
     4c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     4ca:	fbe0 e503 	umlal	lr, r5, r0, r3
     4ce:	f04f 0600 	mov.w	r6, #0
     4d2:	fbe1 5603 	umlal	r5, r6, r1, r3
     4d6:	f09c 0f00 	teq	ip, #0
     4da:	bf18      	it	ne
     4dc:	f04e 0e01 	orrne.w	lr, lr, #1
     4e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     4e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     4e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     4ec:	d204      	bcs.n	4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>
     4ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     4f2:	416d      	adcs	r5, r5
     4f4:	eb46 0606 	adc.w	r6, r6, r6
     4f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     4fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     500:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     504:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     508:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     50c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     510:	bf88      	it	hi
     512:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     516:	d81e      	bhi.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     518:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     51c:	bf08      	it	eq
     51e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     522:	f150 0000 	adcs.w	r0, r0, #0
     526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     52a:	bd70      	pop	{r4, r5, r6, pc}
     52c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     530:	ea46 0101 	orr.w	r1, r6, r1
     534:	ea40 0002 	orr.w	r0, r0, r2
     538:	ea81 0103 	eor.w	r1, r1, r3
     53c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     540:	bfc2      	ittt	gt
     542:	ebd4 050c 	rsbsgt	r5, r4, ip
     546:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     54a:	bd70      	popgt	{r4, r5, r6, pc}
     54c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     550:	f04f 0e00 	mov.w	lr, #0
     554:	3c01      	subs	r4, #1
     556:	f300 80ab 	bgt.w	6b0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c8>
     55a:	f114 0f36 	cmn.w	r4, #54	; 0x36
     55e:	bfde      	ittt	le
     560:	2000      	movle	r0, #0
     562:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     566:	bd70      	pople	{r4, r5, r6, pc}
     568:	f1c4 0400 	rsb	r4, r4, #0
     56c:	3c20      	subs	r4, #32
     56e:	da35      	bge.n	5dc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf4>
     570:	340c      	adds	r4, #12
     572:	dc1b      	bgt.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
     574:	f104 0414 	add.w	r4, r4, #20
     578:	f1c4 0520 	rsb	r5, r4, #32
     57c:	fa00 f305 	lsl.w	r3, r0, r5
     580:	fa20 f004 	lsr.w	r0, r0, r4
     584:	fa01 f205 	lsl.w	r2, r1, r5
     588:	ea40 0002 	orr.w	r0, r0, r2
     58c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     590:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     598:	fa21 f604 	lsr.w	r6, r1, r4
     59c:	eb42 0106 	adc.w	r1, r2, r6
     5a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5a4:	bf08      	it	eq
     5a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5aa:	bd70      	pop	{r4, r5, r6, pc}
     5ac:	f1c4 040c 	rsb	r4, r4, #12
     5b0:	f1c4 0520 	rsb	r5, r4, #32
     5b4:	fa00 f304 	lsl.w	r3, r0, r4
     5b8:	fa20 f005 	lsr.w	r0, r0, r5
     5bc:	fa01 f204 	lsl.w	r2, r1, r4
     5c0:	ea40 0002 	orr.w	r0, r0, r2
     5c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5cc:	f141 0100 	adc.w	r1, r1, #0
     5d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5d4:	bf08      	it	eq
     5d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5da:	bd70      	pop	{r4, r5, r6, pc}
     5dc:	f1c4 0520 	rsb	r5, r4, #32
     5e0:	fa00 f205 	lsl.w	r2, r0, r5
     5e4:	ea4e 0e02 	orr.w	lr, lr, r2
     5e8:	fa20 f304 	lsr.w	r3, r0, r4
     5ec:	fa01 f205 	lsl.w	r2, r1, r5
     5f0:	ea43 0302 	orr.w	r3, r3, r2
     5f4:	fa21 f004 	lsr.w	r0, r1, r4
     5f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5fc:	fa21 f204 	lsr.w	r2, r1, r4
     600:	ea20 0002 	bic.w	r0, r0, r2
     604:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     60c:	bf08      	it	eq
     60e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     612:	bd70      	pop	{r4, r5, r6, pc}
     614:	f094 0f00 	teq	r4, #0
     618:	d10f      	bne.n	63a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x152>
     61a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     61e:	0040      	lsls	r0, r0, #1
     620:	eb41 0101 	adc.w	r1, r1, r1
     624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     628:	bf08      	it	eq
     62a:	3c01      	subeq	r4, #1
     62c:	d0f7      	beq.n	61e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x136>
     62e:	ea41 0106 	orr.w	r1, r1, r6
     632:	f095 0f00 	teq	r5, #0
     636:	bf18      	it	ne
     638:	4770      	bxne	lr
     63a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     63e:	0052      	lsls	r2, r2, #1
     640:	eb43 0303 	adc.w	r3, r3, r3
     644:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     648:	bf08      	it	eq
     64a:	3d01      	subeq	r5, #1
     64c:	d0f7      	beq.n	63e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x156>
     64e:	ea43 0306 	orr.w	r3, r3, r6
     652:	4770      	bx	lr
     654:	ea94 0f0c 	teq	r4, ip
     658:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     65c:	bf18      	it	ne
     65e:	ea95 0f0c 	teqne	r5, ip
     662:	d00c      	beq.n	67e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x196>
     664:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     668:	bf18      	it	ne
     66a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     66e:	d1d1      	bne.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     670:	ea81 0103 	eor.w	r1, r1, r3
     674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     678:	f04f 0000 	mov.w	r0, #0
     67c:	bd70      	pop	{r4, r5, r6, pc}
     67e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     682:	bf06      	itte	eq
     684:	4610      	moveq	r0, r2
     686:	4619      	moveq	r1, r3
     688:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     68c:	d019      	beq.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     68e:	ea94 0f0c 	teq	r4, ip
     692:	d102      	bne.n	69a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1b2>
     694:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     698:	d113      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     69a:	ea95 0f0c 	teq	r5, ip
     69e:	d105      	bne.n	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     6a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6a4:	bf1c      	itt	ne
     6a6:	4610      	movne	r0, r2
     6a8:	4619      	movne	r1, r3
     6aa:	d10a      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     6ac:	ea81 0103 	eor.w	r1, r1, r3
     6b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     6bc:	f04f 0000 	mov.w	r0, #0
     6c0:	bd70      	pop	{r4, r5, r6, pc}
     6c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     6ca:	bd70      	pop	{r4, r5, r6, pc}

000006cc <__aeabi_ddiv>:
     6cc:	b570      	push	{r4, r5, r6, lr}
     6ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
     6d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     6d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     6da:	bf1d      	ittte	ne
     6dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     6e0:	ea94 0f0c 	teqne	r4, ip
     6e4:	ea95 0f0c 	teqne	r5, ip
     6e8:	f000 f8a7 	bleq	83a <CONFIG_ISR_STACK_SIZE+0x3a>
     6ec:	eba4 0405 	sub.w	r4, r4, r5
     6f0:	ea81 0e03 	eor.w	lr, r1, r3
     6f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     6f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     6fc:	f000 8088 	beq.w	810 <CONFIG_ISR_STACK_SIZE+0x10>
     700:	ea4f 3303 	mov.w	r3, r3, lsl #12
     704:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     708:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     70c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     710:	ea4f 2202 	mov.w	r2, r2, lsl #8
     714:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     718:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     71c:	ea4f 2600 	mov.w	r6, r0, lsl #8
     720:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     724:	429d      	cmp	r5, r3
     726:	bf08      	it	eq
     728:	4296      	cmpeq	r6, r2
     72a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     72e:	f504 7440 	add.w	r4, r4, #768	; 0x300
     732:	d202      	bcs.n	73a <__aeabi_ddiv+0x6e>
     734:	085b      	lsrs	r3, r3, #1
     736:	ea4f 0232 	mov.w	r2, r2, rrx
     73a:	1ab6      	subs	r6, r6, r2
     73c:	eb65 0503 	sbc.w	r5, r5, r3
     740:	085b      	lsrs	r3, r3, #1
     742:	ea4f 0232 	mov.w	r2, r2, rrx
     746:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     74a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     74e:	ebb6 0e02 	subs.w	lr, r6, r2
     752:	eb75 0e03 	sbcs.w	lr, r5, r3
     756:	bf22      	ittt	cs
     758:	1ab6      	subcs	r6, r6, r2
     75a:	4675      	movcs	r5, lr
     75c:	ea40 000c 	orrcs.w	r0, r0, ip
     760:	085b      	lsrs	r3, r3, #1
     762:	ea4f 0232 	mov.w	r2, r2, rrx
     766:	ebb6 0e02 	subs.w	lr, r6, r2
     76a:	eb75 0e03 	sbcs.w	lr, r5, r3
     76e:	bf22      	ittt	cs
     770:	1ab6      	subcs	r6, r6, r2
     772:	4675      	movcs	r5, lr
     774:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     778:	085b      	lsrs	r3, r3, #1
     77a:	ea4f 0232 	mov.w	r2, r2, rrx
     77e:	ebb6 0e02 	subs.w	lr, r6, r2
     782:	eb75 0e03 	sbcs.w	lr, r5, r3
     786:	bf22      	ittt	cs
     788:	1ab6      	subcs	r6, r6, r2
     78a:	4675      	movcs	r5, lr
     78c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     790:	085b      	lsrs	r3, r3, #1
     792:	ea4f 0232 	mov.w	r2, r2, rrx
     796:	ebb6 0e02 	subs.w	lr, r6, r2
     79a:	eb75 0e03 	sbcs.w	lr, r5, r3
     79e:	bf22      	ittt	cs
     7a0:	1ab6      	subcs	r6, r6, r2
     7a2:	4675      	movcs	r5, lr
     7a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     7a8:	ea55 0e06 	orrs.w	lr, r5, r6
     7ac:	d018      	beq.n	7e0 <__aeabi_ddiv+0x114>
     7ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
     7b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     7b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
     7ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     7be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     7c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     7ca:	d1c0      	bne.n	74e <__aeabi_ddiv+0x82>
     7cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7d0:	d10b      	bne.n	7ea <__aeabi_ddiv+0x11e>
     7d2:	ea41 0100 	orr.w	r1, r1, r0
     7d6:	f04f 0000 	mov.w	r0, #0
     7da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     7de:	e7b6      	b.n	74e <__aeabi_ddiv+0x82>
     7e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7e4:	bf04      	itt	eq
     7e6:	4301      	orreq	r1, r0
     7e8:	2000      	moveq	r0, #0
     7ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     7ee:	bf88      	it	hi
     7f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     7f4:	f63f aeaf 	bhi.w	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     7f8:	ebb5 0c03 	subs.w	ip, r5, r3
     7fc:	bf04      	itt	eq
     7fe:	ebb6 0c02 	subseq.w	ip, r6, r2
     802:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     806:	f150 0000 	adcs.w	r0, r0, #0
     80a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     80e:	bd70      	pop	{r4, r5, r6, pc}
     810:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     814:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     818:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     81c:	bfc2      	ittt	gt
     81e:	ebd4 050c 	rsbsgt	r5, r4, ip
     822:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     826:	bd70      	popgt	{r4, r5, r6, pc}
     828:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     82c:	f04f 0e00 	mov.w	lr, #0
     830:	3c01      	subs	r4, #1
     832:	e690      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     834:	ea45 0e06 	orr.w	lr, r5, r6
     838:	e68d      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     83a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     83e:	ea94 0f0c 	teq	r4, ip
     842:	bf08      	it	eq
     844:	ea95 0f0c 	teqeq	r5, ip
     848:	f43f af3b 	beq.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     84c:	ea94 0f0c 	teq	r4, ip
     850:	d10a      	bne.n	868 <CONFIG_ISR_STACK_SIZE+0x68>
     852:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     856:	f47f af34 	bne.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     85a:	ea95 0f0c 	teq	r5, ip
     85e:	f47f af25 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     862:	4610      	mov	r0, r2
     864:	4619      	mov	r1, r3
     866:	e72c      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     868:	ea95 0f0c 	teq	r5, ip
     86c:	d106      	bne.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
     86e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     872:	f43f aefd 	beq.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     876:	4610      	mov	r0, r2
     878:	4619      	mov	r1, r3
     87a:	e722      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     87c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     880:	bf18      	it	ne
     882:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     886:	f47f aec5 	bne.w	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     88a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     88e:	f47f af0d 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     892:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     896:	f47f aeeb 	bne.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     89a:	e712      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>

0000089c <__aeabi_d2uiz>:
     89c:	004a      	lsls	r2, r1, #1
     89e:	d211      	bcs.n	8c4 <__aeabi_d2uiz+0x28>
     8a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     8a4:	d211      	bcs.n	8ca <__aeabi_d2uiz+0x2e>
     8a6:	d50d      	bpl.n	8c4 <__aeabi_d2uiz+0x28>
     8a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     8ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     8b0:	d40e      	bmi.n	8d0 <__aeabi_d2uiz+0x34>
     8b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     8b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     8ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     8be:	fa23 f002 	lsr.w	r0, r3, r2
     8c2:	4770      	bx	lr
     8c4:	f04f 0000 	mov.w	r0, #0
     8c8:	4770      	bx	lr
     8ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     8ce:	d102      	bne.n	8d6 <__aeabi_d2uiz+0x3a>
     8d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     8d4:	4770      	bx	lr
     8d6:	f04f 0000 	mov.w	r0, #0
     8da:	4770      	bx	lr

000008dc <__aeabi_uldivmod>:
     8dc:	b953      	cbnz	r3, 8f4 <__aeabi_uldivmod+0x18>
     8de:	b94a      	cbnz	r2, 8f4 <__aeabi_uldivmod+0x18>
     8e0:	2900      	cmp	r1, #0
     8e2:	bf08      	it	eq
     8e4:	2800      	cmpeq	r0, #0
     8e6:	bf1c      	itt	ne
     8e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     8ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     8f0:	f000 b96c 	b.w	bcc <__aeabi_idiv0>
     8f4:	f1ad 0c08 	sub.w	ip, sp, #8
     8f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     8fc:	f000 f806 	bl	90c <__udivmoddi4>
     900:	f8dd e004 	ldr.w	lr, [sp, #4]
     904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     908:	b004      	add	sp, #16
     90a:	4770      	bx	lr

0000090c <__udivmoddi4>:
     90c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     910:	9e08      	ldr	r6, [sp, #32]
     912:	460d      	mov	r5, r1
     914:	4604      	mov	r4, r0
     916:	468e      	mov	lr, r1
     918:	2b00      	cmp	r3, #0
     91a:	f040 8082 	bne.w	a22 <__udivmoddi4+0x116>
     91e:	428a      	cmp	r2, r1
     920:	4617      	mov	r7, r2
     922:	d946      	bls.n	9b2 <__udivmoddi4+0xa6>
     924:	fab2 f282 	clz	r2, r2
     928:	b14a      	cbz	r2, 93e <__udivmoddi4+0x32>
     92a:	f1c2 0120 	rsb	r1, r2, #32
     92e:	fa05 f302 	lsl.w	r3, r5, r2
     932:	fa20 f101 	lsr.w	r1, r0, r1
     936:	4097      	lsls	r7, r2
     938:	ea41 0e03 	orr.w	lr, r1, r3
     93c:	4094      	lsls	r4, r2
     93e:	ea4f 4817 	mov.w	r8, r7, lsr #16
     942:	0c23      	lsrs	r3, r4, #16
     944:	fbbe fcf8 	udiv	ip, lr, r8
     948:	b2b9      	uxth	r1, r7
     94a:	fb08 ee1c 	mls	lr, r8, ip, lr
     94e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     952:	fb0c f001 	mul.w	r0, ip, r1
     956:	4298      	cmp	r0, r3
     958:	d90a      	bls.n	970 <__udivmoddi4+0x64>
     95a:	18fb      	adds	r3, r7, r3
     95c:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
     960:	f080 8116 	bcs.w	b90 <__udivmoddi4+0x284>
     964:	4298      	cmp	r0, r3
     966:	f240 8113 	bls.w	b90 <__udivmoddi4+0x284>
     96a:	f1ac 0c02 	sub.w	ip, ip, #2
     96e:	443b      	add	r3, r7
     970:	1a1b      	subs	r3, r3, r0
     972:	b2a4      	uxth	r4, r4
     974:	fbb3 f0f8 	udiv	r0, r3, r8
     978:	fb08 3310 	mls	r3, r8, r0, r3
     97c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     980:	fb00 f101 	mul.w	r1, r0, r1
     984:	42a1      	cmp	r1, r4
     986:	d909      	bls.n	99c <__udivmoddi4+0x90>
     988:	193c      	adds	r4, r7, r4
     98a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     98e:	f080 8101 	bcs.w	b94 <__udivmoddi4+0x288>
     992:	42a1      	cmp	r1, r4
     994:	f240 80fe 	bls.w	b94 <__udivmoddi4+0x288>
     998:	3802      	subs	r0, #2
     99a:	443c      	add	r4, r7
     99c:	1a64      	subs	r4, r4, r1
     99e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     9a2:	2100      	movs	r1, #0
     9a4:	b11e      	cbz	r6, 9ae <__udivmoddi4+0xa2>
     9a6:	40d4      	lsrs	r4, r2
     9a8:	2300      	movs	r3, #0
     9aa:	e9c6 4300 	strd	r4, r3, [r6]
     9ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     9b2:	b902      	cbnz	r2, 9b6 <__udivmoddi4+0xaa>
     9b4:	deff      	udf	#255	; 0xff
     9b6:	fab2 f282 	clz	r2, r2
     9ba:	2a00      	cmp	r2, #0
     9bc:	d14f      	bne.n	a5e <__udivmoddi4+0x152>
     9be:	1bcb      	subs	r3, r1, r7
     9c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     9c4:	fa1f f887 	uxth.w	r8, r7
     9c8:	2101      	movs	r1, #1
     9ca:	fbb3 fcfe 	udiv	ip, r3, lr
     9ce:	0c25      	lsrs	r5, r4, #16
     9d0:	fb0e 331c 	mls	r3, lr, ip, r3
     9d4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     9d8:	fb08 f30c 	mul.w	r3, r8, ip
     9dc:	42ab      	cmp	r3, r5
     9de:	d907      	bls.n	9f0 <__udivmoddi4+0xe4>
     9e0:	197d      	adds	r5, r7, r5
     9e2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     9e6:	d202      	bcs.n	9ee <__udivmoddi4+0xe2>
     9e8:	42ab      	cmp	r3, r5
     9ea:	f200 80e7 	bhi.w	bbc <__udivmoddi4+0x2b0>
     9ee:	4684      	mov	ip, r0
     9f0:	1aed      	subs	r5, r5, r3
     9f2:	b2a3      	uxth	r3, r4
     9f4:	fbb5 f0fe 	udiv	r0, r5, lr
     9f8:	fb0e 5510 	mls	r5, lr, r0, r5
     9fc:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     a00:	fb08 f800 	mul.w	r8, r8, r0
     a04:	45a0      	cmp	r8, r4
     a06:	d907      	bls.n	a18 <__udivmoddi4+0x10c>
     a08:	193c      	adds	r4, r7, r4
     a0a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     a0e:	d202      	bcs.n	a16 <__udivmoddi4+0x10a>
     a10:	45a0      	cmp	r8, r4
     a12:	f200 80d7 	bhi.w	bc4 <__udivmoddi4+0x2b8>
     a16:	4618      	mov	r0, r3
     a18:	eba4 0408 	sub.w	r4, r4, r8
     a1c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     a20:	e7c0      	b.n	9a4 <__udivmoddi4+0x98>
     a22:	428b      	cmp	r3, r1
     a24:	d908      	bls.n	a38 <__udivmoddi4+0x12c>
     a26:	2e00      	cmp	r6, #0
     a28:	f000 80af 	beq.w	b8a <__udivmoddi4+0x27e>
     a2c:	2100      	movs	r1, #0
     a2e:	e9c6 0500 	strd	r0, r5, [r6]
     a32:	4608      	mov	r0, r1
     a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     a38:	fab3 f183 	clz	r1, r3
     a3c:	2900      	cmp	r1, #0
     a3e:	d14b      	bne.n	ad8 <__udivmoddi4+0x1cc>
     a40:	42ab      	cmp	r3, r5
     a42:	d302      	bcc.n	a4a <__udivmoddi4+0x13e>
     a44:	4282      	cmp	r2, r0
     a46:	f200 80b7 	bhi.w	bb8 <__udivmoddi4+0x2ac>
     a4a:	1a84      	subs	r4, r0, r2
     a4c:	eb65 0303 	sbc.w	r3, r5, r3
     a50:	2001      	movs	r0, #1
     a52:	469e      	mov	lr, r3
     a54:	2e00      	cmp	r6, #0
     a56:	d0aa      	beq.n	9ae <__udivmoddi4+0xa2>
     a58:	e9c6 4e00 	strd	r4, lr, [r6]
     a5c:	e7a7      	b.n	9ae <__udivmoddi4+0xa2>
     a5e:	f1c2 0c20 	rsb	ip, r2, #32
     a62:	fa01 f302 	lsl.w	r3, r1, r2
     a66:	4097      	lsls	r7, r2
     a68:	fa20 f00c 	lsr.w	r0, r0, ip
     a6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     a70:	fa21 fc0c 	lsr.w	ip, r1, ip
     a74:	4318      	orrs	r0, r3
     a76:	fbbc f1fe 	udiv	r1, ip, lr
     a7a:	0c05      	lsrs	r5, r0, #16
     a7c:	fb0e cc11 	mls	ip, lr, r1, ip
     a80:	fa1f f887 	uxth.w	r8, r7
     a84:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     a88:	fb01 f308 	mul.w	r3, r1, r8
     a8c:	42ab      	cmp	r3, r5
     a8e:	fa04 f402 	lsl.w	r4, r4, r2
     a92:	d909      	bls.n	aa8 <__udivmoddi4+0x19c>
     a94:	197d      	adds	r5, r7, r5
     a96:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
     a9a:	f080 808b 	bcs.w	bb4 <__udivmoddi4+0x2a8>
     a9e:	42ab      	cmp	r3, r5
     aa0:	f240 8088 	bls.w	bb4 <__udivmoddi4+0x2a8>
     aa4:	3902      	subs	r1, #2
     aa6:	443d      	add	r5, r7
     aa8:	1aeb      	subs	r3, r5, r3
     aaa:	b285      	uxth	r5, r0
     aac:	fbb3 f0fe 	udiv	r0, r3, lr
     ab0:	fb0e 3310 	mls	r3, lr, r0, r3
     ab4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     ab8:	fb00 f308 	mul.w	r3, r0, r8
     abc:	42ab      	cmp	r3, r5
     abe:	d907      	bls.n	ad0 <__udivmoddi4+0x1c4>
     ac0:	197d      	adds	r5, r7, r5
     ac2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
     ac6:	d271      	bcs.n	bac <__udivmoddi4+0x2a0>
     ac8:	42ab      	cmp	r3, r5
     aca:	d96f      	bls.n	bac <__udivmoddi4+0x2a0>
     acc:	3802      	subs	r0, #2
     ace:	443d      	add	r5, r7
     ad0:	1aeb      	subs	r3, r5, r3
     ad2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     ad6:	e778      	b.n	9ca <__udivmoddi4+0xbe>
     ad8:	f1c1 0c20 	rsb	ip, r1, #32
     adc:	408b      	lsls	r3, r1
     ade:	fa22 f70c 	lsr.w	r7, r2, ip
     ae2:	431f      	orrs	r7, r3
     ae4:	fa20 f40c 	lsr.w	r4, r0, ip
     ae8:	fa05 f301 	lsl.w	r3, r5, r1
     aec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     af0:	fa25 f50c 	lsr.w	r5, r5, ip
     af4:	431c      	orrs	r4, r3
     af6:	0c23      	lsrs	r3, r4, #16
     af8:	fbb5 f9fe 	udiv	r9, r5, lr
     afc:	fa1f f887 	uxth.w	r8, r7
     b00:	fb0e 5519 	mls	r5, lr, r9, r5
     b04:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     b08:	fb09 fa08 	mul.w	sl, r9, r8
     b0c:	45aa      	cmp	sl, r5
     b0e:	fa02 f201 	lsl.w	r2, r2, r1
     b12:	fa00 f301 	lsl.w	r3, r0, r1
     b16:	d908      	bls.n	b2a <__udivmoddi4+0x21e>
     b18:	197d      	adds	r5, r7, r5
     b1a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     b1e:	d247      	bcs.n	bb0 <__udivmoddi4+0x2a4>
     b20:	45aa      	cmp	sl, r5
     b22:	d945      	bls.n	bb0 <__udivmoddi4+0x2a4>
     b24:	f1a9 0902 	sub.w	r9, r9, #2
     b28:	443d      	add	r5, r7
     b2a:	eba5 050a 	sub.w	r5, r5, sl
     b2e:	b2a4      	uxth	r4, r4
     b30:	fbb5 f0fe 	udiv	r0, r5, lr
     b34:	fb0e 5510 	mls	r5, lr, r0, r5
     b38:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     b3c:	fb00 f808 	mul.w	r8, r0, r8
     b40:	45a0      	cmp	r8, r4
     b42:	d907      	bls.n	b54 <__udivmoddi4+0x248>
     b44:	193c      	adds	r4, r7, r4
     b46:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
     b4a:	d22d      	bcs.n	ba8 <__udivmoddi4+0x29c>
     b4c:	45a0      	cmp	r8, r4
     b4e:	d92b      	bls.n	ba8 <__udivmoddi4+0x29c>
     b50:	3802      	subs	r0, #2
     b52:	443c      	add	r4, r7
     b54:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     b58:	eba4 0408 	sub.w	r4, r4, r8
     b5c:	fba0 8902 	umull	r8, r9, r0, r2
     b60:	454c      	cmp	r4, r9
     b62:	46c6      	mov	lr, r8
     b64:	464d      	mov	r5, r9
     b66:	d319      	bcc.n	b9c <__udivmoddi4+0x290>
     b68:	d016      	beq.n	b98 <__udivmoddi4+0x28c>
     b6a:	b15e      	cbz	r6, b84 <__udivmoddi4+0x278>
     b6c:	ebb3 020e 	subs.w	r2, r3, lr
     b70:	eb64 0405 	sbc.w	r4, r4, r5
     b74:	fa04 fc0c 	lsl.w	ip, r4, ip
     b78:	40ca      	lsrs	r2, r1
     b7a:	ea4c 0202 	orr.w	r2, ip, r2
     b7e:	40cc      	lsrs	r4, r1
     b80:	e9c6 2400 	strd	r2, r4, [r6]
     b84:	2100      	movs	r1, #0
     b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     b8a:	4631      	mov	r1, r6
     b8c:	4630      	mov	r0, r6
     b8e:	e70e      	b.n	9ae <__udivmoddi4+0xa2>
     b90:	46ac      	mov	ip, r5
     b92:	e6ed      	b.n	970 <__udivmoddi4+0x64>
     b94:	4618      	mov	r0, r3
     b96:	e701      	b.n	99c <__udivmoddi4+0x90>
     b98:	4543      	cmp	r3, r8
     b9a:	d2e6      	bcs.n	b6a <__udivmoddi4+0x25e>
     b9c:	ebb8 0e02 	subs.w	lr, r8, r2
     ba0:	eb69 0507 	sbc.w	r5, r9, r7
     ba4:	3801      	subs	r0, #1
     ba6:	e7e0      	b.n	b6a <__udivmoddi4+0x25e>
     ba8:	4628      	mov	r0, r5
     baa:	e7d3      	b.n	b54 <__udivmoddi4+0x248>
     bac:	4660      	mov	r0, ip
     bae:	e78f      	b.n	ad0 <__udivmoddi4+0x1c4>
     bb0:	4681      	mov	r9, r0
     bb2:	e7ba      	b.n	b2a <__udivmoddi4+0x21e>
     bb4:	4661      	mov	r1, ip
     bb6:	e777      	b.n	aa8 <__udivmoddi4+0x19c>
     bb8:	4608      	mov	r0, r1
     bba:	e74b      	b.n	a54 <__udivmoddi4+0x148>
     bbc:	f1ac 0c02 	sub.w	ip, ip, #2
     bc0:	443d      	add	r5, r7
     bc2:	e715      	b.n	9f0 <__udivmoddi4+0xe4>
     bc4:	3802      	subs	r0, #2
     bc6:	443c      	add	r4, r7
     bc8:	e726      	b.n	a18 <__udivmoddi4+0x10c>
     bca:	bf00      	nop

00000bcc <__aeabi_idiv0>:
     bcc:	4770      	bx	lr
     bce:	bf00      	nop

00000bd0 <thread_FILTER_code>:
    }
}


void thread_FILTER_code(void *argA,void *argB,void *argC)
{
     bd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

    printk("Thread FILTER init\n");
     bd4:	4848      	ldr	r0, [pc, #288]	; (cf8 <thread_FILTER_code+0x128>)
     bd6:	f008 fba2 	bl	931e <printk>
        }
        average=sum/10;
	
        /* Samples value limits */
        upperLevel=average*1.05;
        lowerLevel=average*0.95;
     bda:	f20f 190c 	addw	r9, pc, #268	; 0x10c
     bde:	e9d9 8900 	ldrd	r8, r9, [r9]
        samples[index]=sample;
     be2:	f04f 0b0a 	mov.w	fp, #10
        k_sem_take(&sem_auto2filter,  K_FOREVER);
     be6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     bea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     bee:	4843      	ldr	r0, [pc, #268]	; (cfc <thread_FILTER_code+0x12c>)
        samples[index]=sample;
     bf0:	4d43      	ldr	r5, [pc, #268]	; (d00 <thread_FILTER_code+0x130>)
        k_sem_take(&sem_auto2filter,  K_FOREVER);
     bf2:	f008 fa8b 	bl	910c <k_sem_take.constprop.0>
        printk("Task FILTER at time: %lld ms\t",k_uptime_get());
     bf6:	f008 fa66 	bl	90c6 <k_uptime_get>
     bfa:	4602      	mov	r2, r0
     bfc:	460b      	mov	r3, r1
     bfe:	4841      	ldr	r0, [pc, #260]	; (d04 <thread_FILTER_code+0x134>)
     c00:	f008 fb8d 	bl	931e <printk>
        if(index<SIZE-1){
     c04:	4a40      	ldr	r2, [pc, #256]	; (d08 <thread_FILTER_code+0x138>)
     c06:	f992 3000 	ldrsb.w	r3, [r2]
     c0a:	2b08      	cmp	r3, #8
            index++;
     c0c:	bfda      	itte	le
     c0e:	3301      	addle	r3, #1
     c10:	b25b      	sxtble	r3, r3
          index=0;
     c12:	2300      	movgt	r3, #0
     c14:	7013      	strb	r3, [r2, #0]
        samples[index]=sample;
     c16:	4a3d      	ldr	r2, [pc, #244]	; (d0c <thread_FILTER_code+0x13c>)
     c18:	8812      	ldrh	r2, [r2, #0]
     c1a:	f825 2013 	strh.w	r2, [r5, r3, lsl #1]
     c1e:	240a      	movs	r4, #10
     c20:	462b      	mov	r3, r5
        int32_t sum=0;
     c22:	2000      	movs	r0, #0
    	 sum+=samples[i];
     c24:	f833 2b02 	ldrh.w	r2, [r3], #2
     c28:	3c01      	subs	r4, #1
        for(int8_t i=0;i<10;i++){
     c2a:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    	 sum+=samples[i];
     c2e:	4410      	add	r0, r2
        for(int8_t i=0;i<10;i++){
     c30:	d1f8      	bne.n	c24 <thread_FILTER_code+0x54>
        average=sum/10;
     c32:	fb90 f0fb 	sdiv	r0, r0, fp
     c36:	4b36      	ldr	r3, [pc, #216]	; (d10 <thread_FILTER_code+0x140>)
     c38:	8018      	strh	r0, [r3, #0]
        upperLevel=average*1.05;
     c3a:	b280      	uxth	r0, r0
     c3c:	f7ff fbb2 	bl	3a4 <__aeabi_i2d>
     c40:	a32b      	add	r3, pc, #172	; (adr r3, cf0 <thread_FILTER_code+0x120>)
     c42:	e9d3 2300 	ldrd	r2, r3, [r3]
     c46:	4606      	mov	r6, r0
     c48:	460f      	mov	r7, r1
     c4a:	f7ff fc15 	bl	478 <__aeabi_dmul>
     c4e:	f7ff fe25 	bl	89c <__aeabi_d2uiz>
     c52:	4b30      	ldr	r3, [pc, #192]	; (d14 <thread_FILTER_code+0x144>)
     c54:	fa1f fa80 	uxth.w	sl, r0
     c58:	f8a3 a000 	strh.w	sl, [r3]
        lowerLevel=average*0.95;
     c5c:	4642      	mov	r2, r8
     c5e:	464b      	mov	r3, r9
     c60:	4630      	mov	r0, r6
     c62:	4639      	mov	r1, r7
     c64:	f7ff fc08 	bl	478 <__aeabi_dmul>
     c68:	f7ff fe18 	bl	89c <__aeabi_d2uiz>
     c6c:	4b2a      	ldr	r3, [pc, #168]	; (d18 <thread_FILTER_code+0x148>)

        uint16_t j=0;
	
        for(uint8_t i=0;i<10;i++){
            if(samples[i]>=lowerLevel && samples[i]<=upperLevel){
                filteredSamples[j]=samples[i];
     c6e:	492b      	ldr	r1, [pc, #172]	; (d1c <thread_FILTER_code+0x14c>)
        lowerLevel=average*0.95;
     c70:	b280      	uxth	r0, r0
     c72:	8018      	strh	r0, [r3, #0]
     c74:	230a      	movs	r3, #10
            if(samples[i]>=lowerLevel && samples[i]<=upperLevel){
     c76:	f835 2b02 	ldrh.w	r2, [r5], #2
     c7a:	4290      	cmp	r0, r2
     c7c:	d805      	bhi.n	c8a <thread_FILTER_code+0xba>
     c7e:	4592      	cmp	sl, r2
                filteredSamples[j]=samples[i];
     c80:	bf22      	ittt	cs
     c82:	f821 2014 	strhcs.w	r2, [r1, r4, lsl #1]
                j++;
     c86:	3401      	addcs	r4, #1
     c88:	b2a4      	uxthcs	r4, r4
        for(uint8_t i=0;i<10;i++){
     c8a:	3b01      	subs	r3, #1
     c8c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
     c90:	d1f1      	bne.n	c76 <thread_FILTER_code+0xa6>
            }
        }
         
        /* Print the vector samples filtered */
        printk("Vector filtered: ");
     c92:	4823      	ldr	r0, [pc, #140]	; (d20 <thread_FILTER_code+0x150>)
     c94:	4e21      	ldr	r6, [pc, #132]	; (d1c <thread_FILTER_code+0x14c>)
        for(uint8_t i=0;i<10;i++){
            printk("\t %d",filteredSamples[i]);
     c96:	f8df a098 	ldr.w	sl, [pc, #152]	; d30 <thread_FILTER_code+0x160>
        printk("Vector filtered: ");
     c9a:	f008 fb40 	bl	931e <printk>
     c9e:	4637      	mov	r7, r6
     ca0:	250a      	movs	r5, #10
            printk("\t %d",filteredSamples[i]);
     ca2:	f837 1b02 	ldrh.w	r1, [r7], #2
     ca6:	4650      	mov	r0, sl
     ca8:	f008 fb39 	bl	931e <printk>
        for(uint8_t i=0;i<10;i++){
     cac:	1e6b      	subs	r3, r5, #1
     cae:	f013 05ff 	ands.w	r5, r3, #255	; 0xff
     cb2:	d1f6      	bne.n	ca2 <thread_FILTER_code+0xd2>
        }
        printk("\n");
     cb4:	481b      	ldr	r0, [pc, #108]	; (d24 <thread_FILTER_code+0x154>)
     cb6:	f008 fb32 	bl	931e <printk>
          

        uint16_t sum2=0;
	
        for(uint16_t a=0;a<j;a++){
     cba:	462b      	mov	r3, r5
        uint16_t sum2=0;
     cbc:	462a      	mov	r2, r5
        for(uint16_t a=0;a<j;a++){
     cbe:	b299      	uxth	r1, r3
     cc0:	428c      	cmp	r4, r1
     cc2:	d808      	bhi.n	cd6 <thread_FILTER_code+0x106>
            sum2+=filteredSamples[a];
        }
         
        //condition to avoid a zero denominator
        if(j>0){
     cc4:	b11c      	cbz	r4, cce <thread_FILTER_code+0xfe>
            output=sum2/j;
     cc6:	fbb2 f4f4 	udiv	r4, r2, r4
     cca:	4b17      	ldr	r3, [pc, #92]	; (d28 <thread_FILTER_code+0x158>)
     ccc:	801c      	strh	r4, [r3, #0]
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
     cce:	4817      	ldr	r0, [pc, #92]	; (d2c <thread_FILTER_code+0x15c>)
     cd0:	f006 fee6 	bl	7aa0 <z_impl_k_sem_give>
    while(1){
     cd4:	e787      	b.n	be6 <thread_FILTER_code+0x16>
            sum2+=filteredSamples[a];
     cd6:	f836 1b02 	ldrh.w	r1, [r6], #2
     cda:	440a      	add	r2, r1
     cdc:	b292      	uxth	r2, r2
        for(uint16_t a=0;a<j;a++){
     cde:	3301      	adds	r3, #1
     ce0:	e7ed      	b.n	cbe <thread_FILTER_code+0xee>
     ce2:	bf00      	nop
     ce4:	f3af 8000 	nop.w
     ce8:	66666666 	.word	0x66666666
     cec:	3fee6666 	.word	0x3fee6666
     cf0:	cccccccd 	.word	0xcccccccd
     cf4:	3ff0cccc 	.word	0x3ff0cccc
     cf8:	0000a7f8 	.word	0x0000a7f8
     cfc:	200007c0 	.word	0x200007c0
     d00:	20000f10 	.word	0x20000f10
     d04:	0000a80c 	.word	0x0000a80c
     d08:	20000222 	.word	0x20000222
     d0c:	20000f0e 	.word	0x20000f0e
     d10:	20000ef2 	.word	0x20000ef2
     d14:	20000f24 	.word	0x20000f24
     d18:	20000f0a 	.word	0x20000f0a
     d1c:	20000ef4 	.word	0x20000ef4
     d20:	0000a82a 	.word	0x0000a82a
     d24:	0000b6af 	.word	0x0000b6af
     d28:	20000f0c 	.word	0x20000f0c
     d2c:	200007d8 	.word	0x200007d8
     d30:	0000a83c 	.word	0x0000a83c

00000d34 <but1press_cbfunction>:
    up=1;
     d34:	4b01      	ldr	r3, [pc, #4]	; (d3c <but1press_cbfunction+0x8>)
     d36:	2201      	movs	r2, #1
     d38:	701a      	strb	r2, [r3, #0]
}
     d3a:	4770      	bx	lr
     d3c:	20000f2d 	.word	0x20000f2d

00000d40 <but2press_cbfunction>:
    down=1;
     d40:	4b01      	ldr	r3, [pc, #4]	; (d48 <but2press_cbfunction+0x8>)
     d42:	2201      	movs	r2, #1
     d44:	701a      	strb	r2, [r3, #0]
}
     d46:	4770      	bx	lr
     d48:	20000f27 	.word	0x20000f27

00000d4c <but3press_cbfunction>:
    mode=1;
     d4c:	4b01      	ldr	r3, [pc, #4]	; (d54 <but3press_cbfunction+0x8>)
     d4e:	2201      	movs	r2, #1
     d50:	701a      	strb	r2, [r3, #0]
}
     d52:	4770      	bx	lr
     d54:	20000f2a 	.word	0x20000f2a

00000d58 <but4press_cbfunction>:
    cons=1;
     d58:	4b01      	ldr	r3, [pc, #4]	; (d60 <but4press_cbfunction+0x8>)
     d5a:	2201      	movs	r2, #1
     d5c:	601a      	str	r2, [r3, #0]
}
     d5e:	4770      	bx	lr
     d60:	2000078c 	.word	0x2000078c

00000d64 <z_impl_gpio_pin_configure.constprop.0>:
	}

	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     d64:	6843      	ldr	r3, [r0, #4]
static inline int z_impl_gpio_pin_configure(const struct device *port,
     d66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     d6a:	681b      	ldr	r3, [r3, #0]
	const struct gpio_driver_api *api =
     d6c:	f8d0 8008 	ldr.w	r8, [r0, #8]
	struct gpio_driver_data *data =
     d70:	6907      	ldr	r7, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     d72:	2601      	movs	r6, #1
     d74:	408e      	lsls	r6, r1
     d76:	421e      	tst	r6, r3
static inline int z_impl_gpio_pin_configure(const struct device *port,
     d78:	4604      	mov	r4, r0
     d7a:	460d      	mov	r5, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     d7c:	d10e      	bne.n	d9c <z_impl_gpio_pin_configure.constprop.0+0x38>
     d7e:	490e      	ldr	r1, [pc, #56]	; (db8 <z_impl_gpio_pin_configure.constprop.0+0x54>)
     d80:	4a0e      	ldr	r2, [pc, #56]	; (dbc <z_impl_gpio_pin_configure.constprop.0+0x58>)
     d82:	480f      	ldr	r0, [pc, #60]	; (dc0 <z_impl_gpio_pin_configure.constprop.0+0x5c>)
     d84:	f240 23fd 	movw	r3, #765	; 0x2fd
     d88:	f008 fac9 	bl	931e <printk>
     d8c:	480d      	ldr	r0, [pc, #52]	; (dc4 <z_impl_gpio_pin_configure.constprop.0+0x60>)
     d8e:	f008 fac6 	bl	931e <printk>
     d92:	480a      	ldr	r0, [pc, #40]	; (dbc <z_impl_gpio_pin_configure.constprop.0+0x58>)
     d94:	f240 21fd 	movw	r1, #765	; 0x2fd
     d98:	f008 f9be 	bl	9118 <assert_post_action>
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
     d9c:	683b      	ldr	r3, [r7, #0]
     d9e:	ea23 0606 	bic.w	r6, r3, r6
     da2:	603e      	str	r6, [r7, #0]
	}

	return api->pin_configure(port, pin, flags);
     da4:	f8d8 3000 	ldr.w	r3, [r8]
     da8:	4629      	mov	r1, r5
     daa:	4620      	mov	r0, r4
     dac:	f44f 7288 	mov.w	r2, #272	; 0x110
}
     db0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return api->pin_configure(port, pin, flags);
     db4:	4718      	bx	r3
     db6:	bf00      	nop
     db8:	0000a556 	.word	0x0000a556
     dbc:	0000a52c 	.word	0x0000a52c
     dc0:	0000a594 	.word	0x0000a594
     dc4:	0000a5b1 	.word	0x0000a5b1

00000dc8 <z_impl_gpio_pin_interrupt_configure.constprop.0>:
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     dc8:	6843      	ldr	r3, [r0, #4]
static inline int z_impl_gpio_pin_interrupt_configure(const struct device *port,
     dca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     dce:	681b      	ldr	r3, [r3, #0]
	const struct gpio_driver_api *api =
     dd0:	6887      	ldr	r7, [r0, #8]
	const struct gpio_driver_data *const data =
     dd2:	f8d0 8010 	ldr.w	r8, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     dd6:	2601      	movs	r6, #1
     dd8:	408e      	lsls	r6, r1
     dda:	421e      	tst	r6, r3
static inline int z_impl_gpio_pin_interrupt_configure(const struct device *port,
     ddc:	4604      	mov	r4, r0
     dde:	460d      	mov	r5, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     de0:	d10e      	bne.n	e00 <z_impl_gpio_pin_interrupt_configure.constprop.0+0x38>
     de2:	4910      	ldr	r1, [pc, #64]	; (e24 <z_impl_gpio_pin_interrupt_configure.constprop.0+0x5c>)
     de4:	4a10      	ldr	r2, [pc, #64]	; (e28 <z_impl_gpio_pin_interrupt_configure.constprop.0+0x60>)
     de6:	4811      	ldr	r0, [pc, #68]	; (e2c <z_impl_gpio_pin_interrupt_configure.constprop.0+0x64>)
     de8:	f240 239d 	movw	r3, #669	; 0x29d
     dec:	f008 fa97 	bl	931e <printk>
     df0:	480f      	ldr	r0, [pc, #60]	; (e30 <z_impl_gpio_pin_interrupt_configure.constprop.0+0x68>)
     df2:	f008 fa94 	bl	931e <printk>
     df6:	480c      	ldr	r0, [pc, #48]	; (e28 <z_impl_gpio_pin_interrupt_configure.constprop.0+0x60>)
     df8:	f240 219d 	movw	r1, #669	; 0x29d
     dfc:	f008 f98c 	bl	9118 <assert_post_action>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
     e00:	f8d8 3000 	ldr.w	r3, [r8]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
     e04:	421e      	tst	r6, r3
	return api->pin_interrupt_configure(port, pin, mode, trig);
     e06:	69be      	ldr	r6, [r7, #24]
     e08:	4629      	mov	r1, r5
     e0a:	4620      	mov	r0, r4
     e0c:	46b4      	mov	ip, r6
     e0e:	bf18      	it	ne
     e10:	f44f 3300 	movne.w	r3, #131072	; 0x20000
}
     e14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return api->pin_interrupt_configure(port, pin, mode, trig);
     e18:	bf08      	it	eq
     e1a:	f44f 2380 	moveq.w	r3, #262144	; 0x40000
     e1e:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
     e22:	4760      	bx	ip
     e24:	0000a556 	.word	0x0000a556
     e28:	0000a52c 	.word	0x0000a52c
     e2c:	0000a594 	.word	0x0000a594
     e30:	0000a5b1 	.word	0x0000a5b1

00000e34 <thread_CONTROL_code>:

    }
}

void thread_CONTROL_code(void *argA,void *argB,void *argC)
{
     e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     e38:	b087      	sub	sp, #28
    uint16_t diff=0;
    uint32_t actualTime=0;
    int start_time[2]={1,3};
     e3a:	2303      	movs	r3, #3
     e3c:	2201      	movs	r2, #1
     e3e:	e9cd 2300 	strd	r2, r3, [sp]
    int stop_time[2]={3,25};
     e42:	9302      	str	r3, [sp, #8]
    int intensity[2]={30,80};
     e44:	2119      	movs	r1, #25
     e46:	231e      	movs	r3, #30
     e48:	e9cd 1303 	strd	r1, r3, [sp, #12]
    int period_n=2;
    int currentPeriod=0;

    printk("Thread CONTROL init\n");
     e4c:	4839      	ldr	r0, [pc, #228]	; (f34 <thread_CONTROL_code+0x100>)

    while(1){
        k_sem_take(&sem_filter2control, K_FOREVER);
     e4e:	f8df 8104 	ldr.w	r8, [pc, #260]	; f54 <thread_CONTROL_code+0x120>

        printk("Task CONTROL at time: %lld ms\t",k_uptime_get());
     e52:	f8df 9104 	ldr.w	r9, [pc, #260]	; f58 <thread_CONTROL_code+0x124>

        actualTime=hours*100+minutes;
     e56:	4f38      	ldr	r7, [pc, #224]	; (f38 <thread_CONTROL_code+0x104>)
    int intensity[2]={30,80};
     e58:	2350      	movs	r3, #80	; 0x50
     e5a:	9305      	str	r3, [sp, #20]
    printk("Thread CONTROL init\n");
     e5c:	f008 fa5f 	bl	931e <printk>
    uint16_t diff=0;
     e60:	2400      	movs	r4, #0
        k_sem_take(&sem_filter2control, K_FOREVER);
     e62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     e66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     e6a:	4640      	mov	r0, r8
     e6c:	f008 f94e 	bl	910c <k_sem_take.constprop.0>
        printk("Task CONTROL at time: %lld ms\t",k_uptime_get());
     e70:	f008 f929 	bl	90c6 <k_uptime_get>
     e74:	4602      	mov	r2, r0
     e76:	460b      	mov	r3, r1
     e78:	4648      	mov	r0, r9
     e7a:	f008 fa50 	bl	931e <printk>
        actualTime=hours*100+minutes;
     e7e:	4b2f      	ldr	r3, [pc, #188]	; (f3c <thread_CONTROL_code+0x108>)
     e80:	7839      	ldrb	r1, [r7, #0]
     e82:	781b      	ldrb	r3, [r3, #0]
     e84:	2264      	movs	r2, #100	; 0x64
     e86:	fb12 3201 	smlabb	r2, r2, r1, r3
        
        int currentPeriod=-1;
     e8a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff

        for(int j=0;j<period_n;j++){
     e8e:	2300      	movs	r3, #0
            if(actualTime>=start_time[j] && actualTime<stop_time[j]){
     e90:	a906      	add	r1, sp, #24
     e92:	eb01 0083 	add.w	r0, r1, r3, lsl #2
     e96:	f850 1c18 	ldr.w	r1, [r0, #-24]
     e9a:	4291      	cmp	r1, r2
     e9c:	d83f      	bhi.n	f1e <thread_CONTROL_code+0xea>
     e9e:	f850 1c10 	ldr.w	r1, [r0, #-16]
     ea2:	4291      	cmp	r1, r2
     ea4:	d93b      	bls.n	f1e <thread_CONTROL_code+0xea>
     ea6:	461d      	mov	r5, r3
                currentPeriod=j;
                j=period_n;
            }
        }

        printk("CurrentPeriod: %d\t",currentPeriod);
     ea8:	4825      	ldr	r0, [pc, #148]	; (f40 <thread_CONTROL_code+0x10c>)
     eaa:	f8df a0b0 	ldr.w	sl, [pc, #176]	; f5c <thread_CONTROL_code+0x128>
     eae:	4e25      	ldr	r6, [pc, #148]	; (f44 <thread_CONTROL_code+0x110>)
     eb0:	f8df b0ac 	ldr.w	fp, [pc, #172]	; f60 <thread_CONTROL_code+0x12c>
     eb4:	4629      	mov	r1, r5
     eb6:	f008 fa32 	bl	931e <printk>

        if(currentPeriod!=-1){
     eba:	1c6b      	adds	r3, r5, #1
     ebc:	d038      	beq.n	f30 <thread_CONTROL_code+0xfc>
            //lightIntensity=intensity[currentPeriod];
            printk("Intensity: %d\t",intensity[currentPeriod]);
     ebe:	ab06      	add	r3, sp, #24
     ec0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
     ec4:	4820      	ldr	r0, [pc, #128]	; (f48 <thread_CONTROL_code+0x114>)
     ec6:	f855 5c08 	ldr.w	r5, [r5, #-8]
     eca:	4629      	mov	r1, r5
     ecc:	f008 fa27 	bl	931e <printk>
            /* Set the intensity value of the LED */
            if(output-(intensity[currentPeriod]*1023/100)>=2 && diff>0){
     ed0:	f8ba 3000 	ldrh.w	r3, [sl]
     ed4:	ebc5 2585 	rsb	r5, r5, r5, lsl #10
     ed8:	f06f 0163 	mvn.w	r1, #99	; 0x63
     edc:	fb95 f5f1 	sdiv	r5, r5, r1
     ee0:	441d      	add	r5, r3
     ee2:	2d01      	cmp	r5, #1
     ee4:	dd1f      	ble.n	f26 <thread_CONTROL_code+0xf2>
     ee6:	b10c      	cbz	r4, eec <thread_CONTROL_code+0xb8>
                diff--;
     ee8:	3c01      	subs	r4, #1
            }
            else if(output-(intensity[currentPeriod]*1023/100)<2 && diff<1024){
                diff++;
     eea:	b2a4      	uxth	r4, r4
            }

            if(output>0){
     eec:	b13b      	cbz	r3, efe <thread_CONTROL_code+0xca>
                highLevel_us=pwmPeriod_us*(diff)/1023;
     eee:	f8bb 3000 	ldrh.w	r3, [fp]
     ef2:	f240 32ff 	movw	r2, #1023	; 0x3ff
     ef6:	4363      	muls	r3, r4
     ef8:	fb93 f3f2 	sdiv	r3, r3, r2
            }
        }
        else{
            highLevel_us=0;
     efc:	8033      	strh	r3, [r6, #0]
        }
        
        
        /* Safety value of PWM */
        if(highLevel_us>pwmPeriod_us){
     efe:	8832      	ldrh	r2, [r6, #0]
     f00:	f8bb 3000 	ldrh.w	r3, [fp]
        }
        else if(highLevel_us<0){
            highLevel_us=0;
        }
        
        printk("Output= %d \t diff= %d\n",output,diff);
     f04:	f8ba 1000 	ldrh.w	r1, [sl]
     f08:	4810      	ldr	r0, [pc, #64]	; (f4c <thread_CONTROL_code+0x118>)
        if(highLevel_us>pwmPeriod_us){
     f0a:	429a      	cmp	r2, r3
        printk("Output= %d \t diff= %d\n",output,diff);
     f0c:	4622      	mov	r2, r4
            highLevel_us=pwmPeriod_us;
     f0e:	bf88      	it	hi
     f10:	8033      	strhhi	r3, [r6, #0]
        printk("Output= %d \t diff= %d\n",output,diff);
     f12:	f008 fa04 	bl	931e <printk>
     f16:	480e      	ldr	r0, [pc, #56]	; (f50 <thread_CONTROL_code+0x11c>)
     f18:	f006 fdc2 	bl	7aa0 <z_impl_k_sem_give>
    while(1){
     f1c:	e7a1      	b.n	e62 <thread_CONTROL_code+0x2e>
        for(int j=0;j<period_n;j++){
     f1e:	2b00      	cmp	r3, #0
     f20:	d1c2      	bne.n	ea8 <thread_CONTROL_code+0x74>
     f22:	2301      	movs	r3, #1
     f24:	e7b4      	b.n	e90 <thread_CONTROL_code+0x5c>
            else if(output-(intensity[currentPeriod]*1023/100)<2 && diff<1024){
     f26:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
     f2a:	d2df      	bcs.n	eec <thread_CONTROL_code+0xb8>
                diff++;
     f2c:	3401      	adds	r4, #1
     f2e:	e7dc      	b.n	eea <thread_CONTROL_code+0xb6>
            highLevel_us=0;
     f30:	2300      	movs	r3, #0
     f32:	e7e3      	b.n	efc <thread_CONTROL_code+0xc8>
     f34:	0000a5c3 	.word	0x0000a5c3
     f38:	20000f28 	.word	0x20000f28
     f3c:	20000f29 	.word	0x20000f29
     f40:	0000a5f7 	.word	0x0000a5f7
     f44:	20000f08 	.word	0x20000f08
     f48:	0000a60a 	.word	0x0000a60a
     f4c:	0000a619 	.word	0x0000a619
     f50:	200007f0 	.word	0x200007f0
     f54:	200007d8 	.word	0x200007d8
     f58:	0000a5d8 	.word	0x0000a5d8
     f5c:	20000f0c 	.word	0x20000f0c
     f60:	20000220 	.word	0x20000220

00000f64 <thread_AUTOMATIC_code>:
{
     f64:	b5f0      	push	{r4, r5, r6, r7, lr}
    printk("Thread AUTOMATIC init\n");
     f66:	4827      	ldr	r0, [pc, #156]	; (1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>)
        k_sem_take(&sem_a2automatic,  K_FOREVER);
     f68:	4e27      	ldr	r6, [pc, #156]	; (1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>)
        printk("Task AUTOMATIC at time: %lld ms\t",k_uptime_get());
     f6a:	4f28      	ldr	r7, [pc, #160]	; (100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>)
	const struct adc_sequence sequence = {
     f6c:	4d28      	ldr	r5, [pc, #160]	; (1010 <CONFIG_FPROTECT_BLOCK_SIZE+0x10>)
{
     f6e:	b087      	sub	sp, #28
    printk("Thread AUTOMATIC init\n");
     f70:	f008 f9d5 	bl	931e <printk>
        k_sem_take(&sem_a2automatic,  K_FOREVER);
     f74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     f78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     f7c:	4630      	mov	r0, r6
     f7e:	f008 f8c5 	bl	910c <k_sem_take.constprop.0>
        printk("Task AUTOMATIC at time: %lld ms\t",k_uptime_get());
     f82:	f008 f8a0 	bl	90c6 <k_uptime_get>
     f86:	460b      	mov	r3, r1
     f88:	4602      	mov	r2, r0
     f8a:	4638      	mov	r0, r7
     f8c:	f008 f9c7 	bl	931e <printk>
	const struct adc_sequence sequence = {
     f90:	2214      	movs	r2, #20
     f92:	2100      	movs	r1, #0
     f94:	a801      	add	r0, sp, #4
     f96:	f008 fbb4 	bl	9702 <memset>
     f9a:	2302      	movs	r3, #2
     f9c:	e9cd 3502 	strd	r3, r5, [sp, #8]
     fa0:	9304      	str	r3, [sp, #16]
     fa2:	230a      	movs	r3, #10
     fa4:	f88d 3014 	strb.w	r3, [sp, #20]
	if (adc_dev == NULL) {
     fa8:	4b1a      	ldr	r3, [pc, #104]	; (1014 <CONFIG_FPROTECT_BLOCK_SIZE+0x14>)
     faa:	6818      	ldr	r0, [r3, #0]
     fac:	b948      	cbnz	r0, fc2 <thread_AUTOMATIC_code+0x5e>
            printk("adc_sample(): error, must bind to adc first \n\r");
     fae:	481a      	ldr	r0, [pc, #104]	; (1018 <CONFIG_FPROTECT_BLOCK_SIZE+0x18>)
     fb0:	f008 f9b5 	bl	931e <printk>
            return -1;
     fb4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
            printk("adc_sample() failed with error code %d\n\r",err);
     fb8:	4818      	ldr	r0, [pc, #96]	; (101c <CONFIG_FPROTECT_BLOCK_SIZE+0x1c>)
     fba:	4621      	mov	r1, r4
                printk("Sample: %4u\n",sample);
     fbc:	f008 f9af 	bl	931e <printk>
     fc0:	e00f      	b.n	fe2 <thread_AUTOMATIC_code+0x7e>
				  const struct adc_sequence *sequence)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->read(dev, sequence);
     fc2:	6883      	ldr	r3, [r0, #8]
     fc4:	a901      	add	r1, sp, #4
     fc6:	685b      	ldr	r3, [r3, #4]
     fc8:	4798      	blx	r3
	if (ret) {
     fca:	4604      	mov	r4, r0
     fcc:	b168      	cbz	r0, fea <thread_AUTOMATIC_code+0x86>
            printk("adc_read() failed with code %d\n", ret);
     fce:	4601      	mov	r1, r0
     fd0:	4813      	ldr	r0, [pc, #76]	; (1020 <CONFIG_FPROTECT_BLOCK_SIZE+0x20>)
     fd2:	f008 f9a4 	bl	931e <printk>
        if(err) {
     fd6:	e7ef      	b.n	fb8 <thread_AUTOMATIC_code+0x54>
                printk("adc reading out of range\n\r");
     fd8:	4812      	ldr	r0, [pc, #72]	; (1024 <CONFIG_FPROTECT_BLOCK_SIZE+0x24>)
     fda:	f008 f9a0 	bl	931e <printk>
                sample=0;  /* Safety value */
     fde:	4b12      	ldr	r3, [pc, #72]	; (1028 <CONFIG_FPROTECT_BLOCK_SIZE+0x28>)
     fe0:	801c      	strh	r4, [r3, #0]
     fe2:	4812      	ldr	r0, [pc, #72]	; (102c <CONFIG_FPROTECT_BLOCK_SIZE+0x2c>)
     fe4:	f006 fd5c 	bl	7aa0 <z_impl_k_sem_give>
    while(1){
     fe8:	e7c4      	b.n	f74 <thread_AUTOMATIC_code+0x10>
            if(adc_sample_buffer[0] > 1023) {
     fea:	882b      	ldrh	r3, [r5, #0]
     fec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
     ff0:	d2f2      	bcs.n	fd8 <thread_AUTOMATIC_code+0x74>
                sample=1023-adc_sample_buffer[0];
     ff2:	f5c3 717f 	rsb	r1, r3, #1020	; 0x3fc
     ff6:	3103      	adds	r1, #3
     ff8:	4b0b      	ldr	r3, [pc, #44]	; (1028 <CONFIG_FPROTECT_BLOCK_SIZE+0x28>)
                printk("Sample: %4u\n",sample);
     ffa:	480d      	ldr	r0, [pc, #52]	; (1030 <CONFIG_FPROTECT_BLOCK_SIZE+0x30>)
                sample=1023-adc_sample_buffer[0];
     ffc:	b209      	sxth	r1, r1
     ffe:	8019      	strh	r1, [r3, #0]
                printk("Sample: %4u\n",sample);
    1000:	e7dc      	b.n	fbc <thread_AUTOMATIC_code+0x58>
    1002:	bf00      	nop
    1004:	0000a630 	.word	0x0000a630
    1008:	20000790 	.word	0x20000790
    100c:	0000a647 	.word	0x0000a647
    1010:	20000ef0 	.word	0x20000ef0
    1014:	20000758 	.word	0x20000758
    1018:	0000a668 	.word	0x0000a668
    101c:	0000a6b7 	.word	0x0000a6b7
    1020:	0000a697 	.word	0x0000a697
    1024:	0000a6e0 	.word	0x0000a6e0
    1028:	20000f0e 	.word	0x20000f0e
    102c:	200007c0 	.word	0x200007c0
    1030:	0000a6fb 	.word	0x0000a6fb

00001034 <thread_MANUAL_code>:
{
    1034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint16_t step=pwmPeriod_us/20;
    1038:	4e1e      	ldr	r6, [pc, #120]	; (10b4 <thread_MANUAL_code+0x80>)
    printk("Thread MANUAL init\n");
    103a:	481f      	ldr	r0, [pc, #124]	; (10b8 <thread_MANUAL_code+0x84>)
    uint16_t step=pwmPeriod_us/20;
    103c:	8835      	ldrh	r5, [r6, #0]
        if(up==1){
    103e:	4f1f      	ldr	r7, [pc, #124]	; (10bc <thread_MANUAL_code+0x88>)
        k_sem_take(&sem_a2manual,  K_FOREVER);
    1040:	f8df 9090 	ldr.w	r9, [pc, #144]	; 10d4 <thread_MANUAL_code+0xa0>
    uint16_t step=pwmPeriod_us/20;
    1044:	2314      	movs	r3, #20
    1046:	fbb5 f5f3 	udiv	r5, r5, r3
    printk("Thread MANUAL init\n");
    104a:	f008 f968 	bl	931e <printk>
    104e:	46b8      	mov	r8, r7
        k_sem_take(&sem_a2manual,  K_FOREVER);
    1050:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1054:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    1058:	4648      	mov	r0, r9
    105a:	f008 f857 	bl	910c <k_sem_take.constprop.0>
        printk("Task MANUAL at time: %lld ms\t\t",k_uptime_get());
    105e:	f008 f832 	bl	90c6 <k_uptime_get>
    1062:	4602      	mov	r2, r0
    1064:	460b      	mov	r3, r1
    1066:	4816      	ldr	r0, [pc, #88]	; (10c0 <thread_MANUAL_code+0x8c>)
    1068:	4c16      	ldr	r4, [pc, #88]	; (10c4 <thread_MANUAL_code+0x90>)
    106a:	f008 f958 	bl	931e <printk>
        if(up==1){
    106e:	783b      	ldrb	r3, [r7, #0]
    1070:	b1a3      	cbz	r3, 109c <thread_MANUAL_code+0x68>
              if(highLevel_us<=pwmPeriod_us-step){
    1072:	8832      	ldrh	r2, [r6, #0]
    1074:	8823      	ldrh	r3, [r4, #0]
    1076:	1b52      	subs	r2, r2, r5
    1078:	4293      	cmp	r3, r2
                  highLevel_us+=step;
    107a:	bfdc      	itt	le
    107c:	195b      	addle	r3, r3, r5
    107e:	8023      	strhle	r3, [r4, #0]
              up=0;
    1080:	2300      	movs	r3, #0
    1082:	f888 3000 	strb.w	r3, [r8]
              k_msleep(5);
    1086:	2005      	movs	r0, #5
    1088:	f008 f82b 	bl	90e2 <k_msleep>
          printk("High level period is: %d us \n",highLevel_us);
    108c:	8821      	ldrh	r1, [r4, #0]
    108e:	480e      	ldr	r0, [pc, #56]	; (10c8 <thread_MANUAL_code+0x94>)
    1090:	f008 f945 	bl	931e <printk>
    1094:	480d      	ldr	r0, [pc, #52]	; (10cc <thread_MANUAL_code+0x98>)
    1096:	f006 fd03 	bl	7aa0 <z_impl_k_sem_give>
    while(1){
    109a:	e7d9      	b.n	1050 <thread_MANUAL_code+0x1c>
          else if(down==1){
    109c:	4a0c      	ldr	r2, [pc, #48]	; (10d0 <thread_MANUAL_code+0x9c>)
    109e:	7813      	ldrb	r3, [r2, #0]
    10a0:	2b00      	cmp	r3, #0
    10a2:	d0f3      	beq.n	108c <thread_MANUAL_code+0x58>
    10a4:	8823      	ldrh	r3, [r4, #0]
              if(highLevel_us>0){  
    10a6:	b10b      	cbz	r3, 10ac <thread_MANUAL_code+0x78>
                  highLevel_us-=step;
    10a8:	1b5b      	subs	r3, r3, r5
    10aa:	8023      	strh	r3, [r4, #0]
              down=0;
    10ac:	2300      	movs	r3, #0
    10ae:	7013      	strb	r3, [r2, #0]
    10b0:	e7e9      	b.n	1086 <thread_MANUAL_code+0x52>
    10b2:	bf00      	nop
    10b4:	20000220 	.word	0x20000220
    10b8:	0000a708 	.word	0x0000a708
    10bc:	20000f2d 	.word	0x20000f2d
    10c0:	0000a71c 	.word	0x0000a71c
    10c4:	20000f08 	.word	0x20000f08
    10c8:	0000a73b 	.word	0x0000a73b
    10cc:	200007f0 	.word	0x200007f0
    10d0:	20000f27 	.word	0x20000f27
    10d4:	200007a8 	.word	0x200007a8

000010d8 <thread_A_code>:
{
    10d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    release_time = k_uptime_get() + thread_A_period;
    10dc:	f007 fff3 	bl	90c6 <k_uptime_get>
    10e0:	f110 0464 	adds.w	r4, r0, #100	; 0x64
    printk("Thread A init (periodic)\n");
    10e4:	4856      	ldr	r0, [pc, #344]	; (1240 <thread_A_code+0x168>)
        if(cons==1){
    10e6:	4e57      	ldr	r6, [pc, #348]	; (1244 <thread_A_code+0x16c>)
        printk("Task A at time: %lld ms\t\t",k_uptime_get());        
    10e8:	f8df 8190 	ldr.w	r8, [pc, #400]	; 127c <thread_A_code+0x1a4>
    release_time = k_uptime_get() + thread_A_period;
    10ec:	f141 0500 	adc.w	r5, r1, #0
    printk("Thread A init (periodic)\n");
    10f0:	f008 f915 	bl	931e <printk>
    10f4:	4637      	mov	r7, r6
        printk("Task A at time: %lld ms\t\t",k_uptime_get());        
    10f6:	f007 ffe6 	bl	90c6 <k_uptime_get>
    10fa:	4602      	mov	r2, r0
    10fc:	460b      	mov	r3, r1
    10fe:	4640      	mov	r0, r8
    1100:	f008 f90d 	bl	931e <printk>
        if(cons==1){
    1104:	6833      	ldr	r3, [r6, #0]
    1106:	2b01      	cmp	r3, #1
    1108:	d112      	bne.n	1130 <thread_A_code+0x58>
            printk("DIO LUPO CAN :\n");
    110a:	484f      	ldr	r0, [pc, #316]	; (1248 <thread_A_code+0x170>)
    110c:	f008 f907 	bl	931e <printk>
                c = console_getchar();
    1110:	f000 fe6e 	bl	1df0 <console_getchar>
    1114:	fa5f f980 	uxtb.w	r9, r0
                console_putchar(c);
    1118:	4648      	mov	r0, r9
    111a:	f000 fe5b 	bl	1dd4 <console_putchar>
            while(c!='!'){
    111e:	f1b9 0f21 	cmp.w	r9, #33	; 0x21
    1122:	d1f5      	bne.n	1110 <thread_A_code+0x38>
            printk("La parola è: %d",(int) c);
    1124:	4849      	ldr	r0, [pc, #292]	; (124c <thread_A_code+0x174>)
    1126:	4649      	mov	r1, r9
    1128:	f008 f8f9 	bl	931e <printk>
            cons=0;
    112c:	2300      	movs	r3, #0
    112e:	603b      	str	r3, [r7, #0]
        seconds++;
    1130:	f8df a14c 	ldr.w	sl, [pc, #332]	; 1280 <thread_A_code+0x1a8>
    1134:	f8df b14c 	ldr.w	fp, [pc, #332]	; 1284 <thread_A_code+0x1ac>
    1138:	f89a 3000 	ldrb.w	r3, [sl]
    113c:	3301      	adds	r3, #1
    113e:	b2db      	uxtb	r3, r3
        if(seconds==60){
    1140:	2b3c      	cmp	r3, #60	; 0x3c
        seconds++;
    1142:	f88a 3000 	strb.w	r3, [sl]
        if(seconds==60){
    1146:	d107      	bne.n	1158 <thread_A_code+0x80>
    1148:	f89b 3000 	ldrb.w	r3, [fp]
            seconds=0;
    114c:	2200      	movs	r2, #0
            minutes+=1;
    114e:	3301      	adds	r3, #1
            seconds=0;
    1150:	f88a 2000 	strb.w	r2, [sl]
            minutes+=1;
    1154:	f88b 3000 	strb.w	r3, [fp]
        if(minutes==60){
    1158:	f89b 3000 	ldrb.w	r3, [fp]
    115c:	f8df 9128 	ldr.w	r9, [pc, #296]	; 1288 <thread_A_code+0x1b0>
    1160:	2b3c      	cmp	r3, #60	; 0x3c
    1162:	d107      	bne.n	1174 <thread_A_code+0x9c>
    1164:	f899 3000 	ldrb.w	r3, [r9]
            minutes=0;
    1168:	2200      	movs	r2, #0
            hours+=1;
    116a:	3301      	adds	r3, #1
            minutes=0;
    116c:	f88b 2000 	strb.w	r2, [fp]
            hours+=1;
    1170:	f889 3000 	strb.w	r3, [r9]
        if(hours==24){
    1174:	f899 3000 	ldrb.w	r3, [r9]
    1178:	2b18      	cmp	r3, #24
    117a:	4b35      	ldr	r3, [pc, #212]	; (1250 <thread_A_code+0x178>)
    117c:	d105      	bne.n	118a <thread_A_code+0xb2>
    117e:	781a      	ldrb	r2, [r3, #0]
            hours=0;
    1180:	2100      	movs	r1, #0
            days+=1;
    1182:	3201      	adds	r2, #1
            hours=0;
    1184:	f889 1000 	strb.w	r1, [r9]
            days+=1;
    1188:	701a      	strb	r2, [r3, #0]
        printk("DAY: %d\t",days);
    118a:	7819      	ldrb	r1, [r3, #0]
    118c:	4831      	ldr	r0, [pc, #196]	; (1254 <thread_A_code+0x17c>)
    118e:	f008 f8c6 	bl	931e <printk>
        printk("TIME: %d:%d:%d\n",hours,minutes,seconds);
    1192:	f89a 3000 	ldrb.w	r3, [sl]
        if(mode==1 && state==0){
    1196:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 128c <thread_A_code+0x1b4>
        printk("TIME: %d:%d:%d\n",hours,minutes,seconds);
    119a:	f899 1000 	ldrb.w	r1, [r9]
    119e:	f89b 2000 	ldrb.w	r2, [fp]
    11a2:	482d      	ldr	r0, [pc, #180]	; (1258 <thread_A_code+0x180>)
    11a4:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 1290 <thread_A_code+0x1b8>
    11a8:	f008 f8b9 	bl	931e <printk>
        if(mode==1 && state==0){
    11ac:	f89a 3000 	ldrb.w	r3, [sl]
    11b0:	b383      	cbz	r3, 1214 <thread_A_code+0x13c>
    11b2:	f899 b000 	ldrb.w	fp, [r9]
    11b6:	f1bb 0f00 	cmp.w	fp, #0
    11ba:	d12b      	bne.n	1214 <thread_A_code+0x13c>
            printk("Switch to MANUAL MODE\n");
    11bc:	4827      	ldr	r0, [pc, #156]	; (125c <thread_A_code+0x184>)
    11be:	f008 f8ae 	bl	931e <printk>
            highLevel_us=pwmPeriod_us/4;
    11c2:	4b27      	ldr	r3, [pc, #156]	; (1260 <thread_A_code+0x188>)
    11c4:	4a27      	ldr	r2, [pc, #156]	; (1264 <thread_A_code+0x18c>)
    11c6:	881b      	ldrh	r3, [r3, #0]
    11c8:	089b      	lsrs	r3, r3, #2
    11ca:	8013      	strh	r3, [r2, #0]
            up=0;
    11cc:	4b26      	ldr	r3, [pc, #152]	; (1268 <thread_A_code+0x190>)
    11ce:	f883 b000 	strb.w	fp, [r3]
            down=0;
    11d2:	4b26      	ldr	r3, [pc, #152]	; (126c <thread_A_code+0x194>)
    11d4:	f883 b000 	strb.w	fp, [r3]
            state=1;
    11d8:	2301      	movs	r3, #1
    11da:	f889 3000 	strb.w	r3, [r9]
            mode=0;
    11de:	f88a b000 	strb.w	fp, [sl]
        k_msleep(5);
    11e2:	2005      	movs	r0, #5
    11e4:	f007 ff7d 	bl	90e2 <k_msleep>
        if(state==0){
    11e8:	f899 3000 	ldrb.w	r3, [r9]
    11ec:	bb2b      	cbnz	r3, 123a <thread_A_code+0x162>
    11ee:	4820      	ldr	r0, [pc, #128]	; (1270 <thread_A_code+0x198>)
    11f0:	f006 fc56 	bl	7aa0 <z_impl_k_sem_give>
        fin_time = k_uptime_get();
    11f4:	f007 ff67 	bl	90c6 <k_uptime_get>
    11f8:	460b      	mov	r3, r1
        if( fin_time < release_time) {
    11fa:	42a0      	cmp	r0, r4
    11fc:	eb73 0105 	sbcs.w	r1, r3, r5
        fin_time = k_uptime_get();
    1200:	4602      	mov	r2, r0
        if( fin_time < release_time) {
    1202:	f6bf af78 	bge.w	10f6 <thread_A_code+0x1e>
            k_msleep(release_time - fin_time);
    1206:	1aa0      	subs	r0, r4, r2
    1208:	f007 ff6b 	bl	90e2 <k_msleep>
            release_time += thread_A_period;
    120c:	3464      	adds	r4, #100	; 0x64
    120e:	f145 0500 	adc.w	r5, r5, #0
    1212:	e770      	b.n	10f6 <thread_A_code+0x1e>
        else if(mode==1 && state==1){
    1214:	f89a 3000 	ldrb.w	r3, [sl]
    1218:	2b00      	cmp	r3, #0
    121a:	d0e2      	beq.n	11e2 <thread_A_code+0x10a>
    121c:	f899 3000 	ldrb.w	r3, [r9]
    1220:	2b00      	cmp	r3, #0
    1222:	d0de      	beq.n	11e2 <thread_A_code+0x10a>
            printk("Switch to AUTOMATIC MODE\n");
    1224:	4813      	ldr	r0, [pc, #76]	; (1274 <thread_A_code+0x19c>)
    1226:	f008 f87a 	bl	931e <printk>
            highLevel_us=0;
    122a:	4a0e      	ldr	r2, [pc, #56]	; (1264 <thread_A_code+0x18c>)
    122c:	2300      	movs	r3, #0
    122e:	8013      	strh	r3, [r2, #0]
            state=0;
    1230:	f889 3000 	strb.w	r3, [r9]
            mode=0;
    1234:	f88a 3000 	strb.w	r3, [sl]
    1238:	e7d3      	b.n	11e2 <thread_A_code+0x10a>
    123a:	480f      	ldr	r0, [pc, #60]	; (1278 <thread_A_code+0x1a0>)
    123c:	e7d8      	b.n	11f0 <thread_A_code+0x118>
    123e:	bf00      	nop
    1240:	0000a759 	.word	0x0000a759
    1244:	2000078c 	.word	0x2000078c
    1248:	0000a78d 	.word	0x0000a78d
    124c:	0000a79d 	.word	0x0000a79d
    1250:	20000f26 	.word	0x20000f26
    1254:	0000a7ae 	.word	0x0000a7ae
    1258:	0000a7b7 	.word	0x0000a7b7
    125c:	0000a7c7 	.word	0x0000a7c7
    1260:	20000220 	.word	0x20000220
    1264:	20000f08 	.word	0x20000f08
    1268:	20000f2d 	.word	0x20000f2d
    126c:	20000f27 	.word	0x20000f27
    1270:	20000790 	.word	0x20000790
    1274:	0000a7de 	.word	0x0000a7de
    1278:	200007a8 	.word	0x200007a8
    127c:	0000a773 	.word	0x0000a773
    1280:	20000f2b 	.word	0x20000f2b
    1284:	20000f29 	.word	0x20000f29
    1288:	20000f28 	.word	0x20000f28
    128c:	20000f2a 	.word	0x20000f2a
    1290:	20000f2c 	.word	0x20000f2c

00001294 <thread_PWM_code>:
    }

}

void thread_PWM_code(void *argA,void *argB,void *argC)
{
    1294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1298:	b087      	sub	sp, #28
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    129a:	4833      	ldr	r0, [pc, #204]	; (1368 <thread_PWM_code+0xd4>)
    129c:	f004 fcda 	bl	5c54 <z_impl_device_get_binding>
    
    int ret=0;                              /* Generic return value variable */

    /* Return pointer to device structure with the given name */
    pwm0_dev = device_get_binding(DT_LABEL(PWM0_NID));
    if (pwm0_dev == NULL) {
    12a0:	4604      	mov	r4, r0
    12a2:	b928      	cbnz	r0, 12b0 <thread_PWM_code+0x1c>
        printk("Error: Failed to bind to PWM0 r\n");
    12a4:	4831      	ldr	r0, [pc, #196]	; (136c <thread_PWM_code+0xd8>)
    12a6:	f008 f83a 	bl	931e <printk>
            printk("Error %d: failed to set pulse width\n", ret);
            return;
        }

    }
}
    12aa:	b007      	add	sp, #28
    12ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    printk("Thread PWM init\n\n");
    12b0:	482f      	ldr	r0, [pc, #188]	; (1370 <thread_PWM_code+0xdc>)
    12b2:	f008 f834 	bl	931e <printk>
        k_sem_take(&sem_manControl2pwm,  K_FOREVER);
    12b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    12ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    12be:	482d      	ldr	r0, [pc, #180]	; (1374 <thread_PWM_code+0xe0>)
    12c0:	f007 ff24 	bl	910c <k_sem_take.constprop.0>
        printk("Task PWM at time: %lld ms\n\n",k_uptime_get());
    12c4:	f007 feff 	bl	90c6 <k_uptime_get>
    12c8:	4602      	mov	r2, r0
    12ca:	460b      	mov	r3, r1
    12cc:	482a      	ldr	r0, [pc, #168]	; (1378 <thread_PWM_code+0xe4>)
    12ce:	f008 f826 	bl	931e <printk>
        ret = pwm_pin_set_usec(pwm0_dev, BOARDLED_PIN,
    12d2:	4b2a      	ldr	r3, [pc, #168]	; (137c <thread_PWM_code+0xe8>)
    12d4:	881f      	ldrh	r7, [r3, #0]
		      pwmPeriod_us,(unsigned int)(pwmPeriod_us-highLevel_us), PWM_POLARITY_NORMAL);
    12d6:	4b2a      	ldr	r3, [pc, #168]	; (1380 <thread_PWM_code+0xec>)
    12d8:	f8b3 8000 	ldrh.w	r8, [r3]
    12dc:	eba7 0808 	sub.w	r8, r7, r8
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
	return api->get_cycles_per_sec(dev, pwm, cycles);
    12e0:	68a3      	ldr	r3, [r4, #8]
    12e2:	aa04      	add	r2, sp, #16
    12e4:	685b      	ldr	r3, [r3, #4]
    12e6:	210d      	movs	r1, #13
    12e8:	4620      	mov	r0, r4
    12ea:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
    12ec:	4605      	mov	r5, r0
    12ee:	b128      	cbz	r0, 12fc <thread_PWM_code+0x68>
		return -EIO;
    12f0:	f06f 0104 	mvn.w	r1, #4
            printk("Error %d: failed to set pulse width\n", ret);
    12f4:	4823      	ldr	r0, [pc, #140]	; (1384 <thread_PWM_code+0xf0>)
    12f6:	f008 f812 	bl	931e <printk>
            return;
    12fa:	e7d6      	b.n	12aa <thread_PWM_code+0x16>
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    12fc:	e9dd 6304 	ldrd	r6, r3, [sp, #16]
    1300:	fba7 ab06 	umull	sl, fp, r7, r6
    1304:	fb07 bb03 	mla	fp, r7, r3, fp
    1308:	4a1f      	ldr	r2, [pc, #124]	; (1388 <thread_PWM_code+0xf4>)
    130a:	9303      	str	r3, [sp, #12]
    130c:	4650      	mov	r0, sl
    130e:	2300      	movs	r3, #0
    1310:	4659      	mov	r1, fp
    1312:	f7ff fae3 	bl	8dc <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
    1316:	4b1d      	ldr	r3, [pc, #116]	; (138c <thread_PWM_code+0xf8>)
    1318:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    131c:	455b      	cmp	r3, fp
    131e:	bf08      	it	eq
    1320:	4552      	cmpeq	r2, sl
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    1322:	4681      	mov	r9, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
    1324:	d202      	bcs.n	132c <thread_PWM_code+0x98>
		return -ENOTSUP;
    1326:	f06f 0185 	mvn.w	r1, #133	; 0x85
    132a:	e7e3      	b.n	12f4 <thread_PWM_code+0x60>
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    132c:	9b03      	ldr	r3, [sp, #12]
    132e:	4a16      	ldr	r2, [pc, #88]	; (1388 <thread_PWM_code+0xf4>)
    1330:	fba8 6706 	umull	r6, r7, r8, r6
    1334:	fb08 7703 	mla	r7, r8, r3, r7
    1338:	4630      	mov	r0, r6
    133a:	2300      	movs	r3, #0
    133c:	4639      	mov	r1, r7
    133e:	f7ff facd 	bl	8dc <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    1342:	4a12      	ldr	r2, [pc, #72]	; (138c <thread_PWM_code+0xf8>)
    1344:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    1348:	42ba      	cmp	r2, r7
    134a:	bf08      	it	eq
    134c:	42b1      	cmpeq	r1, r6
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    134e:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    1350:	d3e9      	bcc.n	1326 <thread_PWM_code+0x92>
	return api->pin_set(dev, pwm, period, pulse, flags);
    1352:	68a2      	ldr	r2, [r4, #8]
    1354:	9500      	str	r5, [sp, #0]
    1356:	6815      	ldr	r5, [r2, #0]
    1358:	210d      	movs	r1, #13
    135a:	464a      	mov	r2, r9
    135c:	4620      	mov	r0, r4
    135e:	47a8      	blx	r5
        if (ret) {
    1360:	4601      	mov	r1, r0
    1362:	2800      	cmp	r0, #0
    1364:	d0a7      	beq.n	12b6 <thread_PWM_code+0x22>
    1366:	e7c5      	b.n	12f4 <thread_PWM_code+0x60>
    1368:	0000a841 	.word	0x0000a841
    136c:	0000a847 	.word	0x0000a847
    1370:	0000a868 	.word	0x0000a868
    1374:	200007f0 	.word	0x200007f0
    1378:	0000a87a 	.word	0x0000a87a
    137c:	20000220 	.word	0x20000220
    1380:	20000f08 	.word	0x20000f08
    1384:	0000a896 	.word	0x0000a896
    1388:	000f4240 	.word	0x000f4240
    138c:	000f423f 	.word	0x000f423f

00001390 <main>:
void main(void) {
    1390:	b5f0      	push	{r4, r5, r6, r7, lr}
    1392:	b089      	sub	sp, #36	; 0x24
    1394:	487a      	ldr	r0, [pc, #488]	; (1580 <main+0x1f0>)
    1396:	f004 fc5d 	bl	5c54 <z_impl_device_get_binding>
    if (gpio0_dev == NULL) {
    139a:	4604      	mov	r4, r0
    139c:	b928      	cbnz	r0, 13aa <main+0x1a>
        printk("Error: Failed to bind to GPIO0\n\r");        
    139e:	4879      	ldr	r0, [pc, #484]	; (1584 <main+0x1f4>)
} 
    13a0:	b009      	add	sp, #36	; 0x24
    13a2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        printk("Error: Failed to bind to GPIO0\n\r");        
    13a6:	f007 bfba 	b.w	931e <printk>
        printk("Bind to GPIO0 successfull \n\r");        
    13aa:	4877      	ldr	r0, [pc, #476]	; (1588 <main+0x1f8>)
    13ac:	f007 ffb7 	bl	931e <printk>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&port, *(uintptr_t *)&pin, *(uintptr_t *)&flags, K_SYSCALL_GPIO_PIN_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_configure(port, pin, flags);
    13b0:	210b      	movs	r1, #11
    13b2:	4620      	mov	r0, r4
    13b4:	f7ff fcd6 	bl	d64 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
    13b8:	1e01      	subs	r1, r0, #0
    13ba:	da05      	bge.n	13c8 <main+0x38>
        printk("Error %d: Failed to configure BUT 1 \n\r", ret);
    13bc:	4873      	ldr	r0, [pc, #460]	; (158c <main+0x1fc>)
} 
    13be:	b009      	add	sp, #36	; 0x24
    13c0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        printk("Error %d: Failed to configure BUT 4 \n\r", ret);
    13c4:	f007 bfab 	b.w	931e <printk>
    13c8:	210c      	movs	r1, #12
    13ca:	4620      	mov	r0, r4
    13cc:	f7ff fcca 	bl	d64 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
    13d0:	1e01      	subs	r1, r0, #0
    13d2:	da01      	bge.n	13d8 <main+0x48>
        printk("Error %d: Failed to configure BUT 2 \n\r", ret);
    13d4:	486e      	ldr	r0, [pc, #440]	; (1590 <main+0x200>)
    13d6:	e7f2      	b.n	13be <main+0x2e>
    13d8:	2118      	movs	r1, #24
    13da:	4620      	mov	r0, r4
    13dc:	f7ff fcc2 	bl	d64 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
    13e0:	1e01      	subs	r1, r0, #0
    13e2:	da01      	bge.n	13e8 <main+0x58>
        printk("Error %d: Failed to configure BUT 3 \n\r", ret);
    13e4:	486b      	ldr	r0, [pc, #428]	; (1594 <main+0x204>)
    13e6:	e7ea      	b.n	13be <main+0x2e>
    13e8:	2119      	movs	r1, #25
    13ea:	4620      	mov	r0, r4
    13ec:	f7ff fcba 	bl	d64 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
    13f0:	1e01      	subs	r1, r0, #0
    13f2:	da01      	bge.n	13f8 <main+0x68>
        printk("Error %d: Failed to configure BUT 4 \n\r", ret);
    13f4:	4868      	ldr	r0, [pc, #416]	; (1598 <main+0x208>)
    13f6:	e7e2      	b.n	13be <main+0x2e>
    13f8:	4868      	ldr	r0, [pc, #416]	; (159c <main+0x20c>)
    adc_dev = device_get_binding(DT_LABEL(ADC_NID));
    13fa:	4d69      	ldr	r5, [pc, #420]	; (15a0 <main+0x210>)
    13fc:	f004 fc2a 	bl	5c54 <z_impl_device_get_binding>
    1400:	6028      	str	r0, [r5, #0]
    if (!adc_dev) {
    1402:	b910      	cbnz	r0, 140a <main+0x7a>
        printk("ADC device_get_binding() failed\n");
    1404:	4867      	ldr	r0, [pc, #412]	; (15a4 <main+0x214>)
    1406:	f007 ff8a 	bl	931e <printk>
    err = adc_channel_setup(adc_dev, &my_channel_cfg);
    140a:	6828      	ldr	r0, [r5, #0]
	return api->channel_setup(dev, channel_cfg);
    140c:	6883      	ldr	r3, [r0, #8]
    140e:	4966      	ldr	r1, [pc, #408]	; (15a8 <main+0x218>)
    1410:	681b      	ldr	r3, [r3, #0]
    1412:	4798      	blx	r3
    if (err) {
    1414:	4601      	mov	r1, r0
    1416:	b110      	cbz	r0, 141e <main+0x8e>
        printk("adc_channel_setup() failed with error code %d\n", err);
    1418:	4864      	ldr	r0, [pc, #400]	; (15ac <main+0x21c>)
    141a:	f007 ff80 	bl	931e <printk>
    console_init();
    141e:	f000 fcf7 	bl	1e10 <console_init>
    console_write(NULL, prompt, sizeof(prompt) - 1);
    1422:	4963      	ldr	r1, [pc, #396]	; (15b0 <main+0x220>)
    1424:	2209      	movs	r2, #9
    1426:	2000      	movs	r0, #0
    1428:	f000 fcce 	bl	1dc8 <console_write>
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
    142c:	210b      	movs	r1, #11
    142e:	4620      	mov	r0, r4
    1430:	f7ff fcca 	bl	dc8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
    1434:	495f      	ldr	r1, [pc, #380]	; (15b4 <main+0x224>)
    1436:	4b60      	ldr	r3, [pc, #384]	; (15b8 <main+0x228>)
    1438:	604b      	str	r3, [r1, #4]
    gpio_add_callback(gpio0_dev, &but1_cb_data);
    143a:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
    143c:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1440:	608b      	str	r3, [r1, #8]
    1442:	f007 fe38 	bl	90b6 <gpio_add_callback>
    1446:	210c      	movs	r1, #12
    1448:	4620      	mov	r0, r4
    144a:	f7ff fcbd 	bl	dc8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	callback->handler = handler;
    144e:	495b      	ldr	r1, [pc, #364]	; (15bc <main+0x22c>)
    1450:	4b5b      	ldr	r3, [pc, #364]	; (15c0 <main+0x230>)
    1452:	604b      	str	r3, [r1, #4]
    gpio_add_callback(gpio0_dev, &but2_cb_data);
    1454:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
    1456:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    145a:	608b      	str	r3, [r1, #8]
    145c:	f007 fe2b 	bl	90b6 <gpio_add_callback>
    1460:	2118      	movs	r1, #24
    1462:	4620      	mov	r0, r4
    1464:	f7ff fcb0 	bl	dc8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	callback->handler = handler;
    1468:	4956      	ldr	r1, [pc, #344]	; (15c4 <main+0x234>)
    146a:	4b57      	ldr	r3, [pc, #348]	; (15c8 <main+0x238>)
    146c:	604b      	str	r3, [r1, #4]
    gpio_add_callback(gpio0_dev, &but3_cb_data);
    146e:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
    1470:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1474:	608b      	str	r3, [r1, #8]
    1476:	f007 fe1e 	bl	90b6 <gpio_add_callback>
    147a:	2119      	movs	r1, #25
    147c:	4620      	mov	r0, r4
    147e:	f7ff fca3 	bl	dc8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	callback->handler = handler;
    1482:	4952      	ldr	r1, [pc, #328]	; (15cc <main+0x23c>)
    1484:	4b52      	ldr	r3, [pc, #328]	; (15d0 <main+0x240>)
    1486:	604b      	str	r3, [r1, #4]
    gpio_add_callback(gpio0_dev, &but4_cb_data);
    1488:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
    148a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    148e:	608b      	str	r3, [r1, #8]
    1490:	f007 fe11 	bl	90b6 <gpio_add_callback>
    k_sem_init(&sem_a2manual, 0, 1);
    1494:	484f      	ldr	r0, [pc, #316]	; (15d4 <main+0x244>)
    1496:	f007 fe3b 	bl	9110 <k_sem_init.constprop.0>
    k_sem_init(&sem_a2automatic, 0, 1);
    149a:	484f      	ldr	r0, [pc, #316]	; (15d8 <main+0x248>)
    149c:	f007 fe38 	bl	9110 <k_sem_init.constprop.0>
    k_sem_init(&sem_auto2filter, 0, 1);
    14a0:	484e      	ldr	r0, [pc, #312]	; (15dc <main+0x24c>)
    14a2:	f007 fe35 	bl	9110 <k_sem_init.constprop.0>
    k_sem_init(&sem_filter2control, 0, 1);
    14a6:	484e      	ldr	r0, [pc, #312]	; (15e0 <main+0x250>)
    14a8:	f007 fe32 	bl	9110 <k_sem_init.constprop.0>
    k_sem_init(&sem_manControl2pwm, 0, 1);
    14ac:	484d      	ldr	r0, [pc, #308]	; (15e4 <main+0x254>)
    14ae:	f007 fe2f 	bl	9110 <k_sem_init.constprop.0>
    thread_A_tid = k_thread_create(&thread_A_data, thread_A_stack,
    14b2:	2600      	movs	r6, #0
    14b4:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    14b6:	2400      	movs	r4, #0
    14b8:	2501      	movs	r5, #1
    14ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
    14be:	e9cd 5403 	strd	r5, r4, [sp, #12]
    14c2:	e9cd 4401 	strd	r4, r4, [sp, #4]
    14c6:	4b48      	ldr	r3, [pc, #288]	; (15e8 <main+0x258>)
    14c8:	4948      	ldr	r1, [pc, #288]	; (15ec <main+0x25c>)
    14ca:	9400      	str	r4, [sp, #0]
    14cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    14d0:	4847      	ldr	r0, [pc, #284]	; (15f0 <main+0x260>)
    14d2:	f006 fc31 	bl	7d38 <z_impl_k_thread_create>
    14d6:	4b47      	ldr	r3, [pc, #284]	; (15f4 <main+0x264>)
    14d8:	6018      	str	r0, [r3, #0]
    14da:	4b47      	ldr	r3, [pc, #284]	; (15f8 <main+0x268>)
    14dc:	4947      	ldr	r1, [pc, #284]	; (15fc <main+0x26c>)
    14de:	9400      	str	r4, [sp, #0]
    14e0:	e9cd 6706 	strd	r6, r7, [sp, #24]
    14e4:	e9cd 5403 	strd	r5, r4, [sp, #12]
    14e8:	e9cd 4401 	strd	r4, r4, [sp, #4]
    14ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
    14f0:	4843      	ldr	r0, [pc, #268]	; (1600 <main+0x270>)
    14f2:	f006 fc21 	bl	7d38 <z_impl_k_thread_create>
    thread_MANUAL_tid = k_thread_create(&thread_MANUAL_data, thread_MANUAL_stack,
    14f6:	4b43      	ldr	r3, [pc, #268]	; (1604 <main+0x274>)
    14f8:	6018      	str	r0, [r3, #0]
    14fa:	4b43      	ldr	r3, [pc, #268]	; (1608 <main+0x278>)
    14fc:	4943      	ldr	r1, [pc, #268]	; (160c <main+0x27c>)
    14fe:	9400      	str	r4, [sp, #0]
    1500:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1504:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1508:	e9cd 4401 	strd	r4, r4, [sp, #4]
    150c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1510:	483f      	ldr	r0, [pc, #252]	; (1610 <main+0x280>)
    1512:	f006 fc11 	bl	7d38 <z_impl_k_thread_create>
    thread_AUTOMATIC_tid = k_thread_create(&thread_AUTOMATIC_data, thread_AUTOMATIC_stack,
    1516:	4b3f      	ldr	r3, [pc, #252]	; (1614 <main+0x284>)
    1518:	6018      	str	r0, [r3, #0]
    151a:	4b3f      	ldr	r3, [pc, #252]	; (1618 <main+0x288>)
    151c:	493f      	ldr	r1, [pc, #252]	; (161c <main+0x28c>)
    151e:	9400      	str	r4, [sp, #0]
    1520:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1524:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1528:	e9cd 4401 	strd	r4, r4, [sp, #4]
    152c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1530:	483b      	ldr	r0, [pc, #236]	; (1620 <main+0x290>)
    1532:	f006 fc01 	bl	7d38 <z_impl_k_thread_create>
    thread_FILTER_tid = k_thread_create(&thread_FILTER_data, thread_FILTER_stack,
    1536:	4b3b      	ldr	r3, [pc, #236]	; (1624 <main+0x294>)
    1538:	6018      	str	r0, [r3, #0]
    153a:	4b3b      	ldr	r3, [pc, #236]	; (1628 <main+0x298>)
    153c:	493b      	ldr	r1, [pc, #236]	; (162c <main+0x29c>)
    153e:	9400      	str	r4, [sp, #0]
    1540:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1544:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1548:	e9cd 4401 	strd	r4, r4, [sp, #4]
    154c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1550:	4837      	ldr	r0, [pc, #220]	; (1630 <main+0x2a0>)
    1552:	f006 fbf1 	bl	7d38 <z_impl_k_thread_create>
    thread_CONTROL_tid = k_thread_create(&thread_CONTROL_data, thread_CONTROL_stack,
    1556:	4b37      	ldr	r3, [pc, #220]	; (1634 <main+0x2a4>)
    1558:	6018      	str	r0, [r3, #0]
    155a:	4b37      	ldr	r3, [pc, #220]	; (1638 <main+0x2a8>)
    155c:	4937      	ldr	r1, [pc, #220]	; (163c <main+0x2ac>)
    155e:	9400      	str	r4, [sp, #0]
    1560:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1564:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1568:	e9cd 4401 	strd	r4, r4, [sp, #4]
    156c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1570:	4833      	ldr	r0, [pc, #204]	; (1640 <main+0x2b0>)
    1572:	f006 fbe1 	bl	7d38 <z_impl_k_thread_create>
    thread_PWM_tid = k_thread_create(&thread_PWM_data, thread_PWM_stack,
    1576:	4b33      	ldr	r3, [pc, #204]	; (1644 <main+0x2b4>)
    1578:	6018      	str	r0, [r3, #0]
} 
    157a:	b009      	add	sp, #36	; 0x24
    157c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    157e:	bf00      	nop
    1580:	0000a8bb 	.word	0x0000a8bb
    1584:	0000a8c2 	.word	0x0000a8c2
    1588:	0000a8e3 	.word	0x0000a8e3
    158c:	0000a900 	.word	0x0000a900
    1590:	0000a927 	.word	0x0000a927
    1594:	0000a94e 	.word	0x0000a94e
    1598:	0000a975 	.word	0x0000a975
    159c:	0000a99c 	.word	0x0000a99c
    15a0:	20000758 	.word	0x20000758
    15a4:	0000a9a2 	.word	0x0000a9a2
    15a8:	0000a524 	.word	0x0000a524
    15ac:	0000a9c3 	.word	0x0000a9c3
    15b0:	0000a9f2 	.word	0x0000a9f2
    15b4:	2000075c 	.word	0x2000075c
    15b8:	00000d35 	.word	0x00000d35
    15bc:	20000768 	.word	0x20000768
    15c0:	00000d41 	.word	0x00000d41
    15c4:	20000774 	.word	0x20000774
    15c8:	00000d4d 	.word	0x00000d4d
    15cc:	20000780 	.word	0x20000780
    15d0:	00000d59 	.word	0x00000d59
    15d4:	200007a8 	.word	0x200007a8
    15d8:	20000790 	.word	0x20000790
    15dc:	200007c0 	.word	0x200007c0
    15e0:	200007d8 	.word	0x200007d8
    15e4:	200007f0 	.word	0x200007f0
    15e8:	000010d9 	.word	0x000010d9
    15ec:	20001380 	.word	0x20001380
    15f0:	20000310 	.word	0x20000310
    15f4:	2000080c 	.word	0x2000080c
    15f8:	00001035 	.word	0x00001035
    15fc:	200017a0 	.word	0x200017a0
    1600:	20000490 	.word	0x20000490
    1604:	20000818 	.word	0x20000818
    1608:	00000f65 	.word	0x00000f65
    160c:	20001bc0 	.word	0x20001bc0
    1610:	20000290 	.word	0x20000290
    1614:	20000808 	.word	0x20000808
    1618:	00000bd1 	.word	0x00000bd1
    161c:	20001fe0 	.word	0x20001fe0
    1620:	20000410 	.word	0x20000410
    1624:	20000814 	.word	0x20000814
    1628:	00000e35 	.word	0x00000e35
    162c:	20002400 	.word	0x20002400
    1630:	20000390 	.word	0x20000390
    1634:	20000810 	.word	0x20000810
    1638:	00001295 	.word	0x00001295
    163c:	20002820 	.word	0x20002820
    1640:	20000510 	.word	0x20000510
    1644:	2000081c 	.word	0x2000081c

00001648 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    1648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    164c:	b091      	sub	sp, #68	; 0x44
    164e:	468b      	mov	fp, r1
    1650:	9002      	str	r0, [sp, #8]
    1652:	4692      	mov	sl, r2
    1654:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    1656:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    1658:	f89a 0000 	ldrb.w	r0, [sl]
    165c:	b908      	cbnz	r0, 1662 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    165e:	4628      	mov	r0, r5
    1660:	e35e      	b.n	1d20 <cbvprintf+0x6d8>
		if (*fp != '%') {
    1662:	2825      	cmp	r0, #37	; 0x25
    1664:	f10a 0701 	add.w	r7, sl, #1
    1668:	d007      	beq.n	167a <cbvprintf+0x32>
			OUTC('%');
    166a:	9b02      	ldr	r3, [sp, #8]
    166c:	4659      	mov	r1, fp
    166e:	4798      	blx	r3
    1670:	2800      	cmp	r0, #0
    1672:	f2c0 8355 	blt.w	1d20 <cbvprintf+0x6d8>
    1676:	3501      	adds	r5, #1
			break;
    1678:	e210      	b.n	1a9c <cbvprintf+0x454>
		} state = {
    167a:	2218      	movs	r2, #24
    167c:	2100      	movs	r1, #0
    167e:	a80a      	add	r0, sp, #40	; 0x28
    1680:	f008 f83f 	bl	9702 <memset>
	if (*sp == '%') {
    1684:	f89a 3001 	ldrb.w	r3, [sl, #1]
    1688:	2b25      	cmp	r3, #37	; 0x25
    168a:	d078      	beq.n	177e <cbvprintf+0x136>
    168c:	2200      	movs	r2, #0
    168e:	4694      	mov	ip, r2
    1690:	4616      	mov	r6, r2
    1692:	4696      	mov	lr, r2
    1694:	4610      	mov	r0, r2
    1696:	4639      	mov	r1, r7
		switch (*sp) {
    1698:	f817 3b01 	ldrb.w	r3, [r7], #1
    169c:	2b2b      	cmp	r3, #43	; 0x2b
    169e:	f000 809d 	beq.w	17dc <cbvprintf+0x194>
    16a2:	f200 8094 	bhi.w	17ce <cbvprintf+0x186>
    16a6:	2b20      	cmp	r3, #32
    16a8:	f000 809b 	beq.w	17e2 <cbvprintf+0x19a>
    16ac:	2b23      	cmp	r3, #35	; 0x23
    16ae:	f000 809a 	beq.w	17e6 <cbvprintf+0x19e>
    16b2:	b128      	cbz	r0, 16c0 <cbvprintf+0x78>
    16b4:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    16b8:	f040 0004 	orr.w	r0, r0, #4
    16bc:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    16c0:	f1be 0f00 	cmp.w	lr, #0
    16c4:	d005      	beq.n	16d2 <cbvprintf+0x8a>
    16c6:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    16ca:	f040 0008 	orr.w	r0, r0, #8
    16ce:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    16d2:	b12e      	cbz	r6, 16e0 <cbvprintf+0x98>
    16d4:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    16d8:	f040 0010 	orr.w	r0, r0, #16
    16dc:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    16e0:	f1bc 0f00 	cmp.w	ip, #0
    16e4:	d005      	beq.n	16f2 <cbvprintf+0xaa>
    16e6:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    16ea:	f040 0020 	orr.w	r0, r0, #32
    16ee:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    16f2:	b12a      	cbz	r2, 1700 <cbvprintf+0xb8>
    16f4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    16f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    16fc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    1700:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1704:	f002 0044 	and.w	r0, r2, #68	; 0x44
    1708:	2844      	cmp	r0, #68	; 0x44
    170a:	d103      	bne.n	1714 <cbvprintf+0xcc>
		conv->flag_zero = false;
    170c:	f36f 1286 	bfc	r2, #6, #1
    1710:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    1714:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1718:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    171a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    171e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1722:	d17b      	bne.n	181c <cbvprintf+0x1d4>
		conv->width_star = true;
    1724:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1728:	f042 0201 	orr.w	r2, r2, #1
    172c:	1c4b      	adds	r3, r1, #1
    172e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    1732:	781a      	ldrb	r2, [r3, #0]
    1734:	2a2e      	cmp	r2, #46	; 0x2e
    1736:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    173a:	bf0c      	ite	eq
    173c:	2101      	moveq	r1, #1
    173e:	2100      	movne	r1, #0
    1740:	f361 0241 	bfi	r2, r1, #1, #1
    1744:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    1748:	d174      	bne.n	1834 <cbvprintf+0x1ec>
	if (*sp == '*') {
    174a:	785a      	ldrb	r2, [r3, #1]
    174c:	2a2a      	cmp	r2, #42	; 0x2a
    174e:	d06a      	beq.n	1826 <cbvprintf+0x1de>
    1750:	3301      	adds	r3, #1
	size_t val = 0;
    1752:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    1754:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    1756:	4618      	mov	r0, r3
    1758:	f810 2b01 	ldrb.w	r2, [r0], #1
    175c:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    1760:	2f09      	cmp	r7, #9
    1762:	f240 808e 	bls.w	1882 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
    1766:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    176a:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    176c:	f3c2 0040 	ubfx	r0, r2, #1, #1
    1770:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    1774:	f361 0241 	bfi	r2, r1, #1, #1
    1778:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    177c:	e05a      	b.n	1834 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    177e:	f10a 0702 	add.w	r7, sl, #2
    1782:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    1786:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    178a:	07d9      	lsls	r1, r3, #31
    178c:	f140 8149 	bpl.w	1a22 <cbvprintf+0x3da>
			width = va_arg(ap, int);
    1790:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    1794:	f1b9 0f00 	cmp.w	r9, #0
    1798:	da07      	bge.n	17aa <cbvprintf+0x162>
				conv->flag_dash = true;
    179a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    179e:	f042 0204 	orr.w	r2, r2, #4
    17a2:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    17a6:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    17aa:	075a      	lsls	r2, r3, #29
    17ac:	f140 8142 	bpl.w	1a34 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
    17b0:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    17b4:	f1b8 0f00 	cmp.w	r8, #0
    17b8:	f280 8141 	bge.w	1a3e <cbvprintf+0x3f6>
				conv->prec_present = false;
    17bc:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    17c0:	f36f 0341 	bfc	r3, #1, #1
    17c4:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    17c8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    17cc:	e137      	b.n	1a3e <cbvprintf+0x3f6>
		switch (*sp) {
    17ce:	2b2d      	cmp	r3, #45	; 0x2d
    17d0:	d00c      	beq.n	17ec <cbvprintf+0x1a4>
    17d2:	2b30      	cmp	r3, #48	; 0x30
    17d4:	f47f af6d 	bne.w	16b2 <cbvprintf+0x6a>
			conv->flag_zero = true;
    17d8:	2201      	movs	r2, #1
	} while (loop);
    17da:	e75c      	b.n	1696 <cbvprintf+0x4e>
			conv->flag_plus = true;
    17dc:	f04f 0e01 	mov.w	lr, #1
    17e0:	e759      	b.n	1696 <cbvprintf+0x4e>
			conv->flag_space = true;
    17e2:	2601      	movs	r6, #1
    17e4:	e757      	b.n	1696 <cbvprintf+0x4e>
			conv->flag_hash = true;
    17e6:	f04f 0c01 	mov.w	ip, #1
    17ea:	e754      	b.n	1696 <cbvprintf+0x4e>
		switch (*sp) {
    17ec:	2001      	movs	r0, #1
    17ee:	e752      	b.n	1696 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    17f0:	fb0c 0202 	mla	r2, ip, r2, r0
    17f4:	3a30      	subs	r2, #48	; 0x30
    17f6:	4633      	mov	r3, r6
    17f8:	461e      	mov	r6, r3
    17fa:	f816 0b01 	ldrb.w	r0, [r6], #1
    17fe:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    1802:	2f09      	cmp	r7, #9
    1804:	d9f4      	bls.n	17f0 <cbvprintf+0x1a8>
	if (sp != wp) {
    1806:	4299      	cmp	r1, r3
    1808:	d093      	beq.n	1732 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    180a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    180e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    1810:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    1812:	f362 0141 	bfi	r1, r2, #1, #1
    1816:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    181a:	e78a      	b.n	1732 <cbvprintf+0xea>
    181c:	460b      	mov	r3, r1
	size_t val = 0;
    181e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1820:	f04f 0c0a 	mov.w	ip, #10
    1824:	e7e8      	b.n	17f8 <cbvprintf+0x1b0>
		conv->prec_star = true;
    1826:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    182a:	f042 0204 	orr.w	r2, r2, #4
    182e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    1832:	3302      	adds	r3, #2
	switch (*sp) {
    1834:	461f      	mov	r7, r3
    1836:	f817 2b01 	ldrb.w	r2, [r7], #1
    183a:	2a6c      	cmp	r2, #108	; 0x6c
    183c:	d041      	beq.n	18c2 <cbvprintf+0x27a>
    183e:	d825      	bhi.n	188c <cbvprintf+0x244>
    1840:	2a68      	cmp	r2, #104	; 0x68
    1842:	d02b      	beq.n	189c <cbvprintf+0x254>
    1844:	2a6a      	cmp	r2, #106	; 0x6a
    1846:	d046      	beq.n	18d6 <cbvprintf+0x28e>
    1848:	2a4c      	cmp	r2, #76	; 0x4c
    184a:	d04c      	beq.n	18e6 <cbvprintf+0x29e>
    184c:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    184e:	f817 2b01 	ldrb.w	r2, [r7], #1
    1852:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1856:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    185a:	2a78      	cmp	r2, #120	; 0x78
    185c:	f200 80d9 	bhi.w	1a12 <cbvprintf+0x3ca>
    1860:	2a57      	cmp	r2, #87	; 0x57
    1862:	d84d      	bhi.n	1900 <cbvprintf+0x2b8>
    1864:	2a41      	cmp	r2, #65	; 0x41
    1866:	d003      	beq.n	1870 <cbvprintf+0x228>
    1868:	3a45      	subs	r2, #69	; 0x45
    186a:	2a02      	cmp	r2, #2
    186c:	f200 80d1 	bhi.w	1a12 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
    1870:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1874:	2204      	movs	r2, #4
    1876:	f362 0302 	bfi	r3, r2, #0, #3
    187a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    187e:	2301      	movs	r3, #1
			break;
    1880:	e09e      	b.n	19c0 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
    1882:	fb06 2101 	mla	r1, r6, r1, r2
    1886:	3930      	subs	r1, #48	; 0x30
    1888:	4603      	mov	r3, r0
    188a:	e764      	b.n	1756 <cbvprintf+0x10e>
	switch (*sp) {
    188c:	2a74      	cmp	r2, #116	; 0x74
    188e:	d026      	beq.n	18de <cbvprintf+0x296>
    1890:	2a7a      	cmp	r2, #122	; 0x7a
    1892:	d1db      	bne.n	184c <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    1894:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1898:	2206      	movs	r2, #6
    189a:	e00d      	b.n	18b8 <cbvprintf+0x270>
		if (*++sp == 'h') {
    189c:	785a      	ldrb	r2, [r3, #1]
    189e:	2a68      	cmp	r2, #104	; 0x68
    18a0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    18a4:	d106      	bne.n	18b4 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
    18a6:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    18a8:	f361 02c6 	bfi	r2, r1, #3, #4
    18ac:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    18b0:	1c9f      	adds	r7, r3, #2
    18b2:	e7cc      	b.n	184e <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    18b4:	4613      	mov	r3, r2
    18b6:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    18b8:	f362 03c6 	bfi	r3, r2, #3, #4
    18bc:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    18c0:	e7c5      	b.n	184e <cbvprintf+0x206>
		if (*++sp == 'l') {
    18c2:	785a      	ldrb	r2, [r3, #1]
    18c4:	2a6c      	cmp	r2, #108	; 0x6c
    18c6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    18ca:	d101      	bne.n	18d0 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
    18cc:	2104      	movs	r1, #4
    18ce:	e7eb      	b.n	18a8 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
    18d0:	4613      	mov	r3, r2
    18d2:	2203      	movs	r2, #3
    18d4:	e7f0      	b.n	18b8 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
    18d6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    18da:	2205      	movs	r2, #5
    18dc:	e7ec      	b.n	18b8 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
    18de:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    18e2:	2207      	movs	r2, #7
    18e4:	e7e8      	b.n	18b8 <cbvprintf+0x270>
		conv->unsupported = true;
    18e6:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    18ea:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    18ee:	f023 0302 	bic.w	r3, r3, #2
    18f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    18f6:	f043 0302 	orr.w	r3, r3, #2
    18fa:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    18fe:	e7a6      	b.n	184e <cbvprintf+0x206>
    1900:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    1904:	2920      	cmp	r1, #32
    1906:	f200 8084 	bhi.w	1a12 <cbvprintf+0x3ca>
    190a:	a001      	add	r0, pc, #4	; (adr r0, 1910 <cbvprintf+0x2c8>)
    190c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    1910:	000019d5 	.word	0x000019d5
    1914:	00001a13 	.word	0x00001a13
    1918:	00001a13 	.word	0x00001a13
    191c:	00001a13 	.word	0x00001a13
    1920:	00001a13 	.word	0x00001a13
    1924:	00001a13 	.word	0x00001a13
    1928:	00001a13 	.word	0x00001a13
    192c:	00001a13 	.word	0x00001a13
    1930:	00001a13 	.word	0x00001a13
    1934:	00001871 	.word	0x00001871
    1938:	00001a13 	.word	0x00001a13
    193c:	000019d5 	.word	0x000019d5
    1940:	00001995 	.word	0x00001995
    1944:	00001871 	.word	0x00001871
    1948:	00001871 	.word	0x00001871
    194c:	00001871 	.word	0x00001871
    1950:	00001a13 	.word	0x00001a13
    1954:	00001995 	.word	0x00001995
    1958:	00001a13 	.word	0x00001a13
    195c:	00001a13 	.word	0x00001a13
    1960:	00001a13 	.word	0x00001a13
    1964:	00001a13 	.word	0x00001a13
    1968:	000019dd 	.word	0x000019dd
    196c:	000019d5 	.word	0x000019d5
    1970:	000019f9 	.word	0x000019f9
    1974:	00001a13 	.word	0x00001a13
    1978:	00001a13 	.word	0x00001a13
    197c:	000019f9 	.word	0x000019f9
    1980:	00001a13 	.word	0x00001a13
    1984:	000019d5 	.word	0x000019d5
    1988:	00001a13 	.word	0x00001a13
    198c:	00001a13 	.word	0x00001a13
    1990:	000019d5 	.word	0x000019d5
		conv->specifier_cat = SPECIFIER_SINT;
    1994:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1998:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    199a:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    199e:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    19a2:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    19a4:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    19a8:	bf02      	ittt	eq
    19aa:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    19ae:	f041 0101 	orreq.w	r1, r1, #1
    19b2:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    19b6:	2a63      	cmp	r2, #99	; 0x63
    19b8:	d131      	bne.n	1a1e <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    19ba:	3b00      	subs	r3, #0
    19bc:	bf18      	it	ne
    19be:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    19c0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    19c4:	f3c2 0140 	ubfx	r1, r2, #1, #1
    19c8:	430b      	orrs	r3, r1
    19ca:	f363 0241 	bfi	r2, r3, #1, #1
    19ce:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    19d2:	e6d8      	b.n	1786 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    19d4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    19d8:	2002      	movs	r0, #2
    19da:	e7de      	b.n	199a <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    19dc:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    19e0:	f003 0378 	and.w	r3, r3, #120	; 0x78
    19e4:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    19e8:	2103      	movs	r1, #3
    19ea:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    19ee:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    19f0:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    19f4:	4143      	adcs	r3, r0
    19f6:	e7e3      	b.n	19c0 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    19f8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    19fc:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    19fe:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1a02:	f361 0202 	bfi	r2, r1, #0, #3
    1a06:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    1a0a:	bf14      	ite	ne
    1a0c:	2301      	movne	r3, #1
    1a0e:	2300      	moveq	r3, #0
    1a10:	e7d6      	b.n	19c0 <cbvprintf+0x378>
		conv->invalid = true;
    1a12:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1a16:	f043 0301 	orr.w	r3, r3, #1
    1a1a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    1a1e:	2300      	movs	r3, #0
    1a20:	e7ce      	b.n	19c0 <cbvprintf+0x378>
		} else if (conv->width_present) {
    1a22:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    1a26:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1a28:	bfb4      	ite	lt
    1a2a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    1a2e:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
    1a32:	e6ba      	b.n	17aa <cbvprintf+0x162>
		} else if (conv->prec_present) {
    1a34:	079b      	lsls	r3, r3, #30
    1a36:	f57f aec7 	bpl.w	17c8 <cbvprintf+0x180>
			precision = conv->prec_value;
    1a3a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    1a3e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    1a42:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1a44:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    1a48:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    1a4c:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    1a50:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    1a52:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    1a56:	d136      	bne.n	1ac6 <cbvprintf+0x47e>
			switch (length_mod) {
    1a58:	1ed3      	subs	r3, r2, #3
    1a5a:	2b04      	cmp	r3, #4
    1a5c:	d820      	bhi.n	1aa0 <cbvprintf+0x458>
    1a5e:	e8df f003 	tbb	[pc, r3]
    1a62:	0703      	.short	0x0703
    1a64:	1f07      	.short	0x1f07
    1a66:	1f          	.byte	0x1f
    1a67:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    1a68:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
    1a6c:	17c1      	asrs	r1, r0, #31
    1a6e:	e004      	b.n	1a7a <cbvprintf+0x432>
					(sint_value_type)va_arg(ap, intmax_t);
    1a70:	3407      	adds	r4, #7
    1a72:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    1a76:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
    1a7a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    1a7e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1a82:	f013 0603 	ands.w	r6, r3, #3
    1a86:	d054      	beq.n	1b32 <cbvprintf+0x4ea>
			OUTS(sp, fp);
    1a88:	9802      	ldr	r0, [sp, #8]
    1a8a:	463b      	mov	r3, r7
    1a8c:	4652      	mov	r2, sl
    1a8e:	4659      	mov	r1, fp
    1a90:	f007 fb94 	bl	91bc <outs>
    1a94:	2800      	cmp	r0, #0
    1a96:	f2c0 8143 	blt.w	1d20 <cbvprintf+0x6d8>
    1a9a:	4405      	add	r5, r0
			continue;
    1a9c:	46ba      	mov	sl, r7
    1a9e:	e5db      	b.n	1658 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1aa0:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
    1aa4:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1aa6:	ea4f 71e0 	mov.w	r1, r0, asr #31
    1aaa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    1aae:	d105      	bne.n	1abc <cbvprintf+0x474>
				value->uint = (unsigned char)value->uint;
    1ab0:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1ab4:	930a      	str	r3, [sp, #40]	; 0x28
    1ab6:	2300      	movs	r3, #0
    1ab8:	930b      	str	r3, [sp, #44]	; 0x2c
    1aba:	e7e0      	b.n	1a7e <cbvprintf+0x436>
			} else if (length_mod == LENGTH_H) {
    1abc:	2a02      	cmp	r2, #2
    1abe:	d1de      	bne.n	1a7e <cbvprintf+0x436>
				value->sint = (short)value->sint;
    1ac0:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
    1ac4:	e7d2      	b.n	1a6c <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1ac6:	2b02      	cmp	r3, #2
    1ac8:	d123      	bne.n	1b12 <cbvprintf+0x4ca>
			switch (length_mod) {
    1aca:	1ed3      	subs	r3, r2, #3
    1acc:	2b04      	cmp	r3, #4
    1ace:	d813      	bhi.n	1af8 <cbvprintf+0x4b0>
    1ad0:	e8df f003 	tbb	[pc, r3]
    1ad4:	120a0a03 	.word	0x120a0a03
    1ad8:	12          	.byte	0x12
    1ad9:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1ada:	6820      	ldr	r0, [r4, #0]
    1adc:	900a      	str	r0, [sp, #40]	; 0x28
    1ade:	2100      	movs	r1, #0
    1ae0:	1d23      	adds	r3, r4, #4
    1ae2:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1ae4:	461c      	mov	r4, r3
    1ae6:	e7ca      	b.n	1a7e <cbvprintf+0x436>
					(uint_value_type)va_arg(ap,
    1ae8:	3407      	adds	r4, #7
    1aea:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
    1aee:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    1af2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
    1af6:	e7f5      	b.n	1ae4 <cbvprintf+0x49c>
					(uint_value_type)va_arg(ap, size_t);
    1af8:	f854 3b04 	ldr.w	r3, [r4], #4
    1afc:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    1afe:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
    1b00:	f04f 0300 	mov.w	r3, #0
    1b04:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    1b06:	d0d3      	beq.n	1ab0 <cbvprintf+0x468>
			} else if (length_mod == LENGTH_H) {
    1b08:	2a02      	cmp	r2, #2
    1b0a:	d1b8      	bne.n	1a7e <cbvprintf+0x436>
				value->uint = (unsigned short)value->uint;
    1b0c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    1b10:	e7d0      	b.n	1ab4 <cbvprintf+0x46c>
		} else if (specifier_cat == SPECIFIER_FP) {
    1b12:	2b04      	cmp	r3, #4
    1b14:	d107      	bne.n	1b26 <cbvprintf+0x4de>
			if (length_mod == LENGTH_UPPER_L) {
    1b16:	3407      	adds	r4, #7
    1b18:	f024 0407 	bic.w	r4, r4, #7
    1b1c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
    1b20:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    1b24:	e7ab      	b.n	1a7e <cbvprintf+0x436>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1b26:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1b28:	bf04      	itt	eq
    1b2a:	f854 3b04 	ldreq.w	r3, [r4], #4
    1b2e:	930a      	streq	r3, [sp, #40]	; 0x28
    1b30:	e7a5      	b.n	1a7e <cbvprintf+0x436>
		switch (conv->specifier) {
    1b32:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1b36:	2878      	cmp	r0, #120	; 0x78
    1b38:	d8b0      	bhi.n	1a9c <cbvprintf+0x454>
    1b3a:	2862      	cmp	r0, #98	; 0x62
    1b3c:	d822      	bhi.n	1b84 <cbvprintf+0x53c>
    1b3e:	2825      	cmp	r0, #37	; 0x25
    1b40:	f43f ad93 	beq.w	166a <cbvprintf+0x22>
    1b44:	2858      	cmp	r0, #88	; 0x58
    1b46:	d1a9      	bne.n	1a9c <cbvprintf+0x454>
			bps = encode_uint(value->uint, conv, buf, bpe);
    1b48:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1b4c:	9300      	str	r3, [sp, #0]
    1b4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    1b52:	ab04      	add	r3, sp, #16
    1b54:	aa0c      	add	r2, sp, #48	; 0x30
    1b56:	f007 fae6 	bl	9126 <encode_uint>
    1b5a:	4682      	mov	sl, r0
			if (precision >= 0) {
    1b5c:	f1b8 0f00 	cmp.w	r8, #0
    1b60:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    1b64:	db0c      	blt.n	1b80 <cbvprintf+0x538>
				conv->flag_zero = false;
    1b66:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    1b6a:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    1b6e:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1b72:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    1b74:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    1b78:	d902      	bls.n	1b80 <cbvprintf+0x538>
					conv->pad0_value = precision - (int)len;
    1b7a:	eba8 0303 	sub.w	r3, r8, r3
    1b7e:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    1b80:	4680      	mov	r8, r0
    1b82:	e03d      	b.n	1c00 <cbvprintf+0x5b8>
    1b84:	3863      	subs	r0, #99	; 0x63
    1b86:	2815      	cmp	r0, #21
    1b88:	d888      	bhi.n	1a9c <cbvprintf+0x454>
    1b8a:	a101      	add	r1, pc, #4	; (adr r1, 1b90 <cbvprintf+0x548>)
    1b8c:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
    1b90:	00001c11 	.word	0x00001c11
    1b94:	00001c75 	.word	0x00001c75
    1b98:	00001a9d 	.word	0x00001a9d
    1b9c:	00001a9d 	.word	0x00001a9d
    1ba0:	00001a9d 	.word	0x00001a9d
    1ba4:	00001a9d 	.word	0x00001a9d
    1ba8:	00001c75 	.word	0x00001c75
    1bac:	00001a9d 	.word	0x00001a9d
    1bb0:	00001a9d 	.word	0x00001a9d
    1bb4:	00001a9d 	.word	0x00001a9d
    1bb8:	00001a9d 	.word	0x00001a9d
    1bbc:	00001cd3 	.word	0x00001cd3
    1bc0:	00001ca1 	.word	0x00001ca1
    1bc4:	00001ca5 	.word	0x00001ca5
    1bc8:	00001a9d 	.word	0x00001a9d
    1bcc:	00001a9d 	.word	0x00001a9d
    1bd0:	00001be9 	.word	0x00001be9
    1bd4:	00001a9d 	.word	0x00001a9d
    1bd8:	00001ca1 	.word	0x00001ca1
    1bdc:	00001a9d 	.word	0x00001a9d
    1be0:	00001a9d 	.word	0x00001a9d
    1be4:	00001ca1 	.word	0x00001ca1
			if (precision >= 0) {
    1be8:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1bec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    1bf0:	db0a      	blt.n	1c08 <cbvprintf+0x5c0>
				len = strnlen(bps, precision);
    1bf2:	4641      	mov	r1, r8
    1bf4:	4650      	mov	r0, sl
    1bf6:	f007 fd64 	bl	96c2 <strnlen>
			bpe = bps + len;
    1bfa:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    1bfe:	2600      	movs	r6, #0
		if (bps == NULL) {
    1c00:	f1ba 0f00 	cmp.w	sl, #0
    1c04:	d10c      	bne.n	1c20 <cbvprintf+0x5d8>
    1c06:	e749      	b.n	1a9c <cbvprintf+0x454>
				len = strlen(bps);
    1c08:	4650      	mov	r0, sl
    1c0a:	f007 fd53 	bl	96b4 <strlen>
    1c0e:	e7f4      	b.n	1bfa <cbvprintf+0x5b2>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1c12:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    1c16:	2600      	movs	r6, #0
			bpe = buf + 1;
    1c18:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
    1c1c:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    1c20:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    1c24:	b106      	cbz	r6, 1c28 <cbvprintf+0x5e0>
			nj_len += 1U;
    1c26:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1c28:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1c2c:	06d0      	lsls	r0, r2, #27
    1c2e:	d56b      	bpl.n	1d08 <cbvprintf+0x6c0>
			nj_len += 2U;
    1c30:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    1c32:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    1c34:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    1c36:	bf48      	it	mi
    1c38:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    1c3a:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    1c3c:	bf48      	it	mi
    1c3e:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    1c40:	f1b9 0f00 	cmp.w	r9, #0
    1c44:	dd79      	ble.n	1d3a <cbvprintf+0x6f2>
			if (!conv->flag_dash) {
    1c46:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    1c4a:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    1c4e:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1c52:	9303      	str	r3, [sp, #12]
    1c54:	0753      	lsls	r3, r2, #29
    1c56:	d470      	bmi.n	1d3a <cbvprintf+0x6f2>
				if (conv->flag_zero) {
    1c58:	0650      	lsls	r0, r2, #25
    1c5a:	d564      	bpl.n	1d26 <cbvprintf+0x6de>
					if (sign != 0) {
    1c5c:	b146      	cbz	r6, 1c70 <cbvprintf+0x628>
						OUTC(sign);
    1c5e:	9b02      	ldr	r3, [sp, #8]
    1c60:	4659      	mov	r1, fp
    1c62:	4630      	mov	r0, r6
    1c64:	4798      	blx	r3
    1c66:	2800      	cmp	r0, #0
    1c68:	db5a      	blt.n	1d20 <cbvprintf+0x6d8>
						sign = 0;
    1c6a:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    1c6c:	3501      	adds	r5, #1
						sign = 0;
    1c6e:	461e      	mov	r6, r3
					pad = '0';
    1c70:	2330      	movs	r3, #48	; 0x30
    1c72:	e059      	b.n	1d28 <cbvprintf+0x6e0>
			if (conv->flag_plus) {
    1c74:	071e      	lsls	r6, r3, #28
    1c76:	d411      	bmi.n	1c9c <cbvprintf+0x654>
				sign = ' ';
    1c78:	f013 0610 	ands.w	r6, r3, #16
    1c7c:	bf18      	it	ne
    1c7e:	2620      	movne	r6, #32
			sint = value->sint;
    1c80:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    1c84:	2a00      	cmp	r2, #0
    1c86:	f173 0100 	sbcs.w	r1, r3, #0
    1c8a:	f6bf af5d 	bge.w	1b48 <cbvprintf+0x500>
				value->uint = (uint_value_type)-sint;
    1c8e:	4252      	negs	r2, r2
    1c90:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1c94:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1c98:	262d      	movs	r6, #45	; 0x2d
    1c9a:	e755      	b.n	1b48 <cbvprintf+0x500>
				sign = '+';
    1c9c:	262b      	movs	r6, #43	; 0x2b
    1c9e:	e7ef      	b.n	1c80 <cbvprintf+0x638>
		switch (conv->specifier) {
    1ca0:	2600      	movs	r6, #0
    1ca2:	e751      	b.n	1b48 <cbvprintf+0x500>
			if (value->ptr != NULL) {
    1ca4:	980a      	ldr	r0, [sp, #40]	; 0x28
    1ca6:	b348      	cbz	r0, 1cfc <cbvprintf+0x6b4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1ca8:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1cac:	9300      	str	r3, [sp, #0]
    1cae:	aa0c      	add	r2, sp, #48	; 0x30
    1cb0:	ab04      	add	r3, sp, #16
    1cb2:	2100      	movs	r1, #0
    1cb4:	f007 fa37 	bl	9126 <encode_uint>
				conv->altform_0c = true;
    1cb8:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1cbc:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1cc0:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1cc4:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1cc8:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1cca:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    1cce:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1cd0:	e744      	b.n	1b5c <cbvprintf+0x514>
				store_count(conv, value->ptr, count);
    1cd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1cd4:	2a07      	cmp	r2, #7
    1cd6:	f63f aee1 	bhi.w	1a9c <cbvprintf+0x454>
    1cda:	e8df f002 	tbb	[pc, r2]
    1cde:	040d      	.short	0x040d
    1ce0:	08080d06 	.word	0x08080d06
    1ce4:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    1ce6:	701d      	strb	r5, [r3, #0]
		break;
    1ce8:	e6d8      	b.n	1a9c <cbvprintf+0x454>
		*(short *)dp = (short)count;
    1cea:	801d      	strh	r5, [r3, #0]
		break;
    1cec:	e6d6      	b.n	1a9c <cbvprintf+0x454>
		*(intmax_t *)dp = (intmax_t)count;
    1cee:	4628      	mov	r0, r5
    1cf0:	17e9      	asrs	r1, r5, #31
    1cf2:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    1cf6:	e6d1      	b.n	1a9c <cbvprintf+0x454>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1cf8:	601d      	str	r5, [r3, #0]
		break;
    1cfa:	e6cf      	b.n	1a9c <cbvprintf+0x454>
			bpe = bps + 5;
    1cfc:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1dc4 <cbvprintf+0x77c>
    1d00:	4606      	mov	r6, r0
			bps = "(nil)";
    1d02:	f1a8 0a05 	sub.w	sl, r8, #5
    1d06:	e78b      	b.n	1c20 <cbvprintf+0x5d8>
		} else if (conv->altform_0) {
    1d08:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    1d0a:	bf48      	it	mi
    1d0c:	3301      	addmi	r3, #1
    1d0e:	e790      	b.n	1c32 <cbvprintf+0x5ea>
					OUTC(pad);
    1d10:	4618      	mov	r0, r3
    1d12:	9303      	str	r3, [sp, #12]
    1d14:	4659      	mov	r1, fp
    1d16:	9b02      	ldr	r3, [sp, #8]
    1d18:	4798      	blx	r3
    1d1a:	2800      	cmp	r0, #0
    1d1c:	9b03      	ldr	r3, [sp, #12]
    1d1e:	da04      	bge.n	1d2a <cbvprintf+0x6e2>
#undef OUTS
#undef OUTC
}
    1d20:	b011      	add	sp, #68	; 0x44
    1d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1d26:	2320      	movs	r3, #32
    1d28:	444d      	add	r5, r9
    1d2a:	464a      	mov	r2, r9
				while (width-- > 0) {
    1d2c:	2a00      	cmp	r2, #0
    1d2e:	eba5 0109 	sub.w	r1, r5, r9
    1d32:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    1d36:	dceb      	bgt.n	1d10 <cbvprintf+0x6c8>
    1d38:	460d      	mov	r5, r1
		if (sign != 0) {
    1d3a:	b136      	cbz	r6, 1d4a <cbvprintf+0x702>
			OUTC(sign);
    1d3c:	9b02      	ldr	r3, [sp, #8]
    1d3e:	4659      	mov	r1, fp
    1d40:	4630      	mov	r0, r6
    1d42:	4798      	blx	r3
    1d44:	2800      	cmp	r0, #0
    1d46:	dbeb      	blt.n	1d20 <cbvprintf+0x6d8>
    1d48:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1d4a:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1d4e:	06d9      	lsls	r1, r3, #27
    1d50:	d401      	bmi.n	1d56 <cbvprintf+0x70e>
    1d52:	071a      	lsls	r2, r3, #28
    1d54:	d506      	bpl.n	1d64 <cbvprintf+0x71c>
				OUTC('0');
    1d56:	9b02      	ldr	r3, [sp, #8]
    1d58:	4659      	mov	r1, fp
    1d5a:	2030      	movs	r0, #48	; 0x30
    1d5c:	4798      	blx	r3
    1d5e:	2800      	cmp	r0, #0
    1d60:	dbde      	blt.n	1d20 <cbvprintf+0x6d8>
    1d62:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1d64:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1d68:	06db      	lsls	r3, r3, #27
    1d6a:	d507      	bpl.n	1d7c <cbvprintf+0x734>
				OUTC(conv->specifier);
    1d6c:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1d70:	9b02      	ldr	r3, [sp, #8]
    1d72:	4659      	mov	r1, fp
    1d74:	4798      	blx	r3
    1d76:	2800      	cmp	r0, #0
    1d78:	dbd2      	blt.n	1d20 <cbvprintf+0x6d8>
    1d7a:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1d7c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    1d7e:	442e      	add	r6, r5
    1d80:	1b73      	subs	r3, r6, r5
    1d82:	2b00      	cmp	r3, #0
    1d84:	dc16      	bgt.n	1db4 <cbvprintf+0x76c>
			OUTS(bps, bpe);
    1d86:	9802      	ldr	r0, [sp, #8]
    1d88:	4643      	mov	r3, r8
    1d8a:	4652      	mov	r2, sl
    1d8c:	4659      	mov	r1, fp
    1d8e:	f007 fa15 	bl	91bc <outs>
    1d92:	2800      	cmp	r0, #0
    1d94:	dbc4      	blt.n	1d20 <cbvprintf+0x6d8>
    1d96:	4405      	add	r5, r0
		while (width > 0) {
    1d98:	44a9      	add	r9, r5
    1d9a:	eba9 0305 	sub.w	r3, r9, r5
    1d9e:	2b00      	cmp	r3, #0
    1da0:	f77f ae7c 	ble.w	1a9c <cbvprintf+0x454>
			OUTC(' ');
    1da4:	9b02      	ldr	r3, [sp, #8]
    1da6:	4659      	mov	r1, fp
    1da8:	2020      	movs	r0, #32
    1daa:	4798      	blx	r3
    1dac:	2800      	cmp	r0, #0
    1dae:	dbb7      	blt.n	1d20 <cbvprintf+0x6d8>
    1db0:	3501      	adds	r5, #1
			--width;
    1db2:	e7f2      	b.n	1d9a <cbvprintf+0x752>
				OUTC('0');
    1db4:	9b02      	ldr	r3, [sp, #8]
    1db6:	4659      	mov	r1, fp
    1db8:	2030      	movs	r0, #48	; 0x30
    1dba:	4798      	blx	r3
    1dbc:	2800      	cmp	r0, #0
    1dbe:	dbaf      	blt.n	1d20 <cbvprintf+0x6d8>
    1dc0:	3501      	adds	r5, #1
    1dc2:	e7dd      	b.n	1d80 <cbvprintf+0x738>
    1dc4:	0000aa01 	.word	0x0000aa01

00001dc8 <console_write>:

ssize_t console_write(void *dummy, const void *buf, size_t size)
{
	ARG_UNUSED(dummy);

	return tty_write(&console_serial, buf, size);
    1dc8:	4801      	ldr	r0, [pc, #4]	; (1dd0 <console_write+0x8>)
    1dca:	f007 bb7b 	b.w	94c4 <tty_write>
    1dce:	bf00      	nop
    1dd0:	20000820 	.word	0x20000820

00001dd4 <console_putchar>:

	return tty_read(&console_serial, buf, size);
}

int console_putchar(char c)
{
    1dd4:	b507      	push	{r0, r1, r2, lr}
	return tty_write(&console_serial, &c, 1);
    1dd6:	2201      	movs	r2, #1
{
    1dd8:	f88d 0007 	strb.w	r0, [sp, #7]
	return tty_write(&console_serial, &c, 1);
    1ddc:	f10d 0107 	add.w	r1, sp, #7
    1de0:	4802      	ldr	r0, [pc, #8]	; (1dec <console_putchar+0x18>)
    1de2:	f007 fb6f 	bl	94c4 <tty_write>
}
    1de6:	b003      	add	sp, #12
    1de8:	f85d fb04 	ldr.w	pc, [sp], #4
    1dec:	20000820 	.word	0x20000820

00001df0 <console_getchar>:

int console_getchar(void)
{
    1df0:	b507      	push	{r0, r1, r2, lr}
	uint8_t c;
	int res;

	res = tty_read(&console_serial, &c, 1);
    1df2:	2201      	movs	r2, #1
    1df4:	f10d 0107 	add.w	r1, sp, #7
    1df8:	4804      	ldr	r0, [pc, #16]	; (1e0c <console_getchar+0x1c>)
    1dfa:	f007 fb8c 	bl	9516 <tty_read>
	if (res < 0) {
    1dfe:	2800      	cmp	r0, #0
		return res;
	}

	return c;
    1e00:	bfa8      	it	ge
    1e02:	f89d 0007 	ldrbge.w	r0, [sp, #7]
}
    1e06:	b003      	add	sp, #12
    1e08:	f85d fb04 	ldr.w	pc, [sp], #4
    1e0c:	20000820 	.word	0x20000820

00001e10 <console_init>:

int console_init(void)
{
    1e10:	b538      	push	{r3, r4, r5, lr}
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    1e12:	4d10      	ldr	r5, [pc, #64]	; (1e54 <console_init+0x44>)
    1e14:	4628      	mov	r0, r5
    1e16:	f008 f844 	bl	9ea2 <z_device_ready>
    1e1a:	b1a8      	cbz	r0, 1e48 <console_init+0x38>
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	if (!device_is_ready(uart_dev)) {
		return -ENODEV;
	}

	ret = tty_init(&console_serial, uart_dev);
    1e1c:	480e      	ldr	r0, [pc, #56]	; (1e58 <console_init+0x48>)
    1e1e:	4629      	mov	r1, r5
    1e20:	f000 fde8 	bl	29f4 <tty_init>

	if (ret) {
    1e24:	4604      	mov	r4, r0
    1e26:	b968      	cbnz	r0, 1e44 <console_init+0x34>

	/* Checks device driver supports for interrupt driven data transfers. */
	if (CONFIG_CONSOLE_GETCHAR_BUFSIZE + CONFIG_CONSOLE_PUTCHAR_BUFSIZE) {
		const struct uart_driver_api *api =
			(const struct uart_driver_api *)uart_dev->api;
		if (!api->irq_callback_set) {
    1e28:	68ab      	ldr	r3, [r5, #8]
    1e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    1e2c:	b17b      	cbz	r3, 1e4e <console_init+0x3e>
			return -ENOTSUP;
		}
	}

	tty_set_tx_buf(&console_serial, console_txbuf, sizeof(console_txbuf));
    1e2e:	490b      	ldr	r1, [pc, #44]	; (1e5c <console_init+0x4c>)
    1e30:	4809      	ldr	r0, [pc, #36]	; (1e58 <console_init+0x48>)
    1e32:	f44f 7200 	mov.w	r2, #512	; 0x200
    1e36:	f007 fc17 	bl	9668 <tty_set_tx_buf>
	tty_set_rx_buf(&console_serial, console_rxbuf, sizeof(console_rxbuf));
    1e3a:	4909      	ldr	r1, [pc, #36]	; (1e60 <console_init+0x50>)
    1e3c:	4806      	ldr	r0, [pc, #24]	; (1e58 <console_init+0x48>)
    1e3e:	2240      	movs	r2, #64	; 0x40
    1e40:	f007 fbf9 	bl	9636 <tty_set_rx_buf>

	return 0;
}
    1e44:	4620      	mov	r0, r4
    1e46:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
    1e48:	f06f 0412 	mvn.w	r4, #18
    1e4c:	e7fa      	b.n	1e44 <console_init+0x34>
			return -ENOTSUP;
    1e4e:	f06f 0485 	mvn.w	r4, #133	; 0x85
    1e52:	e7f7      	b.n	1e44 <console_init+0x34>
    1e54:	0000a0ec 	.word	0x0000a0ec
    1e58:	20000820 	.word	0x20000820
    1e5c:	20000f6e 	.word	0x20000f6e
    1e60:	20000f2e 	.word	0x20000f2e

00001e64 <sys_heap_init>:

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    1e64:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
    1e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1e6c:	4606      	mov	r6, r0
    1e6e:	460d      	mov	r5, r1
    1e70:	4617      	mov	r7, r2
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    1e72:	d369      	bcc.n	1f48 <sys_heap_init+0xe4>
    1e74:	493d      	ldr	r1, [pc, #244]	; (1f6c <sys_heap_init+0x108>)
    1e76:	4a3e      	ldr	r2, [pc, #248]	; (1f70 <sys_heap_init+0x10c>)
    1e78:	483e      	ldr	r0, [pc, #248]	; (1f74 <sys_heap_init+0x110>)
    1e7a:	f240 13a5 	movw	r3, #421	; 0x1a5
    1e7e:	f007 fa4e 	bl	931e <printk>
    1e82:	483d      	ldr	r0, [pc, #244]	; (1f78 <sys_heap_init+0x114>)
    1e84:	f007 fa4b 	bl	931e <printk>
    1e88:	f240 11a5 	movw	r1, #421	; 0x1a5
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    1e8c:	4838      	ldr	r0, [pc, #224]	; (1f70 <sys_heap_init+0x10c>)
    1e8e:	f007 f943 	bl	9118 <assert_post_action>
	bytes -= heap_footer_bytes(bytes);
    1e92:	3f04      	subs	r7, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    1e94:	1dec      	adds	r4, r5, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    1e96:	443d      	add	r5, r7
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    1e98:	f024 0407 	bic.w	r4, r4, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    1e9c:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    1ea0:	1b2d      	subs	r5, r5, r4

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    1ea2:	2d17      	cmp	r5, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    1ea4:	ea4f 07d5 	mov.w	r7, r5, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    1ea8:	d80e      	bhi.n	1ec8 <sys_heap_init+0x64>
    1eaa:	4934      	ldr	r1, [pc, #208]	; (1f7c <sys_heap_init+0x118>)
    1eac:	4a30      	ldr	r2, [pc, #192]	; (1f70 <sys_heap_init+0x10c>)
    1eae:	4831      	ldr	r0, [pc, #196]	; (1f74 <sys_heap_init+0x110>)
    1eb0:	f240 13b5 	movw	r3, #437	; 0x1b5
    1eb4:	f007 fa33 	bl	931e <printk>
    1eb8:	4831      	ldr	r0, [pc, #196]	; (1f80 <sys_heap_init+0x11c>)
    1eba:	f007 fa30 	bl	931e <printk>
    1ebe:	482c      	ldr	r0, [pc, #176]	; (1f70 <sys_heap_init+0x10c>)
    1ec0:	f240 11b5 	movw	r1, #437	; 0x1b5
    1ec4:	f007 f928 	bl	9118 <assert_post_action>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    1ec8:	fab7 f887 	clz	r8, r7
	h->free_bytes = 0;
	h->allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    1ecc:	f1c8 0824 	rsb	r8, r8, #36	; 0x24
    1ed0:	ea4f 0888 	mov.w	r8, r8, lsl #2
	heap->heap = h;
    1ed4:	6034      	str	r4, [r6, #0]
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    1ed6:	f108 0607 	add.w	r6, r8, #7
	h->avail_buckets = 0;
    1eda:	2300      	movs	r3, #0
    1edc:	08f6      	lsrs	r6, r6, #3
    1ede:	60e3      	str	r3, [r4, #12]
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    1ee0:	1c73      	adds	r3, r6, #1
    1ee2:	42bb      	cmp	r3, r7
	h->end_chunk = heap_sz;
    1ee4:	60a7      	str	r7, [r4, #8]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    1ee6:	d90e      	bls.n	1f06 <sys_heap_init+0xa2>
    1ee8:	4926      	ldr	r1, [pc, #152]	; (1f84 <sys_heap_init+0x120>)
    1eea:	4a21      	ldr	r2, [pc, #132]	; (1f70 <sys_heap_init+0x10c>)
    1eec:	4821      	ldr	r0, [pc, #132]	; (1f74 <sys_heap_init+0x110>)
    1eee:	f240 13c5 	movw	r3, #453	; 0x1c5
    1ef2:	f007 fa14 	bl	931e <printk>
    1ef6:	4822      	ldr	r0, [pc, #136]	; (1f80 <sys_heap_init+0x11c>)
    1ef8:	f007 fa11 	bl	931e <printk>
    1efc:	481c      	ldr	r0, [pc, #112]	; (1f70 <sys_heap_init+0x10c>)
    1efe:	f240 11c5 	movw	r1, #453	; 0x1c5
    1f02:	f007 f909 	bl	9118 <assert_post_action>
    1f06:	f104 0210 	add.w	r2, r4, #16
    1f0a:	44a0      	add	r8, r4
    1f0c:	2300      	movs	r3, #0

	for (int i = 0; i < nb_buckets; i++) {
    1f0e:	4590      	cmp	r8, r2
    1f10:	d129      	bne.n	1f66 <sys_heap_init+0x102>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    1f12:	0072      	lsls	r2, r6, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1f14:	f042 0201 	orr.w	r2, r2, #1
    1f18:	8062      	strh	r2, [r4, #2]
		((uint16_t *)cmem)[f] = val;
    1f1a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    1f1e:	1bba      	subs	r2, r7, r6
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    1f20:	0050      	lsls	r0, r2, #1
		((uint16_t *)cmem)[f] = val;
    1f22:	8023      	strh	r3, [r4, #0]
    1f24:	8048      	strh	r0, [r1, #2]
    1f26:	1961      	adds	r1, r4, r5
    1f28:	f824 6036 	strh.w	r6, [r4, r6, lsl #3]
	void *cmem = &buf[c];
    1f2c:	eb04 07c7 	add.w	r7, r4, r7, lsl #3
		((uint16_t *)cmem)[f] = val;
    1f30:	804b      	strh	r3, [r1, #2]
    1f32:	5362      	strh	r2, [r4, r5]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1f34:	887b      	ldrh	r3, [r7, #2]
    1f36:	f043 0301 	orr.w	r3, r3, #1
    1f3a:	807b      	strh	r3, [r7, #2]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    1f3c:	4631      	mov	r1, r6
    1f3e:	4620      	mov	r0, r4
}
    1f40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free_list_add(h, chunk0_size);
    1f44:	f007 b956 	b.w	91f4 <free_list_add>
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    1f48:	2a04      	cmp	r2, #4
    1f4a:	d8a2      	bhi.n	1e92 <sys_heap_init+0x2e>
    1f4c:	490e      	ldr	r1, [pc, #56]	; (1f88 <sys_heap_init+0x124>)
    1f4e:	4a08      	ldr	r2, [pc, #32]	; (1f70 <sys_heap_init+0x10c>)
    1f50:	4808      	ldr	r0, [pc, #32]	; (1f74 <sys_heap_init+0x110>)
    1f52:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
    1f56:	f007 f9e2 	bl	931e <printk>
    1f5a:	4809      	ldr	r0, [pc, #36]	; (1f80 <sys_heap_init+0x11c>)
    1f5c:	f007 f9df 	bl	931e <printk>
    1f60:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
    1f64:	e792      	b.n	1e8c <sys_heap_init+0x28>
		h->buckets[i].next = 0;
    1f66:	f842 3b04 	str.w	r3, [r2], #4
	for (int i = 0; i < nb_buckets; i++) {
    1f6a:	e7d0      	b.n	1f0e <sys_heap_init+0xaa>
    1f6c:	0000aace 	.word	0x0000aace
    1f70:	0000aa02 	.word	0x0000aa02
    1f74:	0000a594 	.word	0x0000a594
    1f78:	0000aae4 	.word	0x0000aae4
    1f7c:	0000ab35 	.word	0x0000ab35
    1f80:	0000ab1c 	.word	0x0000ab1c
    1f84:	0000ab5e 	.word	0x0000ab5e
    1f88:	0000aafb 	.word	0x0000aafb

00001f8c <sys_notify_finalize>:
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    1f8c:	6843      	ldr	r3, [r0, #4]

	return method & SYS_NOTIFY_METHOD_MASK;
    1f8e:	f003 0303 	and.w	r3, r3, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    1f92:	2b02      	cmp	r3, #2
{
    1f94:	b570      	push	{r4, r5, r6, lr}
    1f96:	4604      	mov	r4, r0
    1f98:	460e      	mov	r6, r1
	notify->result = res;
    1f9a:	6081      	str	r1, [r0, #8]
	switch (method) {
    1f9c:	d010      	beq.n	1fc0 <sys_notify_finalize+0x34>
    1f9e:	2b03      	cmp	r3, #3
    1fa0:	d004      	beq.n	1fac <sys_notify_finalize+0x20>
    1fa2:	2b01      	cmp	r3, #1
    1fa4:	d10f      	bne.n	1fc6 <sys_notify_finalize+0x3a>
    1fa6:	2500      	movs	r5, #0
    1fa8:	4628      	mov	r0, r5
    1faa:	e001      	b.n	1fb0 <sys_notify_finalize+0x24>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    1fac:	6805      	ldr	r5, [r0, #0]
	struct k_poll_signal *sig = NULL;
    1fae:	2000      	movs	r0, #0
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    1fb0:	2300      	movs	r3, #0
    1fb2:	6063      	str	r3, [r4, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    1fb4:	b110      	cbz	r0, 1fbc <sys_notify_finalize+0x30>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    1fb6:	4631      	mov	r1, r6
    1fb8:	f004 fae8 	bl	658c <z_impl_k_poll_signal_raise>
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    1fbc:	4628      	mov	r0, r5
    1fbe:	bd70      	pop	{r4, r5, r6, pc}
		sig = notify->method.signal;
    1fc0:	6800      	ldr	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    1fc2:	2500      	movs	r5, #0
		break;
    1fc4:	e7f4      	b.n	1fb0 <sys_notify_finalize+0x24>
		__ASSERT_NO_MSG(false);
    1fc6:	4a06      	ldr	r2, [pc, #24]	; (1fe0 <sys_notify_finalize+0x54>)
    1fc8:	4906      	ldr	r1, [pc, #24]	; (1fe4 <sys_notify_finalize+0x58>)
    1fca:	4807      	ldr	r0, [pc, #28]	; (1fe8 <sys_notify_finalize+0x5c>)
    1fcc:	2345      	movs	r3, #69	; 0x45
    1fce:	f007 f9a6 	bl	931e <printk>
    1fd2:	4803      	ldr	r0, [pc, #12]	; (1fe0 <sys_notify_finalize+0x54>)
    1fd4:	2145      	movs	r1, #69	; 0x45
    1fd6:	f007 f89f 	bl	9118 <assert_post_action>
	sys_notify_generic_callback rv = NULL;
    1fda:	2500      	movs	r5, #0
    1fdc:	e7e7      	b.n	1fae <sys_notify_finalize+0x22>
    1fde:	bf00      	nop
    1fe0:	0000ab89 	.word	0x0000ab89
    1fe4:	0000b36e 	.word	0x0000b36e
    1fe8:	0000a594 	.word	0x0000a594

00001fec <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1fec:	4801      	ldr	r0, [pc, #4]	; (1ff4 <nrf_cc3xx_platform_abort_init+0x8>)
    1fee:	f006 becf 	b.w	8d90 <nrf_cc3xx_platform_set_abort>
    1ff2:	bf00      	nop
    1ff4:	0000a2e8 	.word	0x0000a2e8

00001ff8 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1ff8:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1ffa:	b1d0      	cbz	r0, 2032 <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1ffc:	6843      	ldr	r3, [r0, #4]
    1ffe:	2b04      	cmp	r3, #4
    2000:	d111      	bne.n	2026 <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2002:	2200      	movs	r2, #0
    2004:	6803      	ldr	r3, [r0, #0]
    2006:	f3bf 8f5b 	dmb	ish
    200a:	e853 1f00 	ldrex	r1, [r3]
    200e:	2901      	cmp	r1, #1
    2010:	d103      	bne.n	201a <mutex_unlock_platform+0x22>
    2012:	e843 2000 	strex	r0, r2, [r3]
    2016:	2800      	cmp	r0, #0
    2018:	d1f7      	bne.n	200a <mutex_unlock_platform+0x12>
    201a:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    201e:	4807      	ldr	r0, [pc, #28]	; (203c <mutex_unlock_platform+0x44>)
    2020:	bf08      	it	eq
    2022:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    2024:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2026:	b13b      	cbz	r3, 2038 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    2028:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    202a:	f004 f971 	bl	6310 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    202e:	2000      	movs	r0, #0
    2030:	e7f8      	b.n	2024 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    2032:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    2036:	e7f5      	b.n	2024 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    2038:	4801      	ldr	r0, [pc, #4]	; (2040 <mutex_unlock_platform+0x48>)
    203a:	e7f3      	b.n	2024 <mutex_unlock_platform+0x2c>
    203c:	ffff8fe9 	.word	0xffff8fe9
    2040:	ffff8fea 	.word	0xffff8fea

00002044 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    2044:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    2046:	4604      	mov	r4, r0
    2048:	b918      	cbnz	r0, 2052 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    204a:	4b0d      	ldr	r3, [pc, #52]	; (2080 <mutex_free_platform+0x3c>)
    204c:	480d      	ldr	r0, [pc, #52]	; (2084 <mutex_free_platform+0x40>)
    204e:	685b      	ldr	r3, [r3, #4]
    2050:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    2052:	6861      	ldr	r1, [r4, #4]
    2054:	2908      	cmp	r1, #8
    2056:	d00d      	beq.n	2074 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2058:	f031 0304 	bics.w	r3, r1, #4
    205c:	d00a      	beq.n	2074 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    205e:	f011 0102 	ands.w	r1, r1, #2
    2062:	d008      	beq.n	2076 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    2064:	4808      	ldr	r0, [pc, #32]	; (2088 <mutex_free_platform+0x44>)
    2066:	4621      	mov	r1, r4
    2068:	f003 ffee 	bl	6048 <k_mem_slab_free>
        mutex->mutex = NULL;
    206c:	2300      	movs	r3, #0
    206e:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    2070:	2300      	movs	r3, #0
    2072:	6063      	str	r3, [r4, #4]
}
    2074:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    2076:	6820      	ldr	r0, [r4, #0]
    2078:	2214      	movs	r2, #20
    207a:	f007 fb42 	bl	9702 <memset>
    207e:	e7f7      	b.n	2070 <mutex_free_platform+0x2c>
    2080:	200001c0 	.word	0x200001c0
    2084:	0000abac 	.word	0x0000abac
    2088:	20000874 	.word	0x20000874

0000208c <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    208c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    208e:	4604      	mov	r4, r0
    2090:	b918      	cbnz	r0, 209a <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    2092:	4b16      	ldr	r3, [pc, #88]	; (20ec <mutex_init_platform+0x60>)
    2094:	4816      	ldr	r0, [pc, #88]	; (20f0 <mutex_init_platform+0x64>)
    2096:	685b      	ldr	r3, [r3, #4]
    2098:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    209a:	6863      	ldr	r3, [r4, #4]
    209c:	2b04      	cmp	r3, #4
    209e:	d023      	beq.n	20e8 <mutex_init_platform+0x5c>
    20a0:	2b08      	cmp	r3, #8
    20a2:	d021      	beq.n	20e8 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    20a4:	b9cb      	cbnz	r3, 20da <mutex_init_platform+0x4e>
    20a6:	6823      	ldr	r3, [r4, #0]
    20a8:	b9bb      	cbnz	r3, 20da <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    20aa:	4812      	ldr	r0, [pc, #72]	; (20f4 <mutex_init_platform+0x68>)
    20ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    20b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    20b4:	4621      	mov	r1, r4
    20b6:	f003 ff5b 	bl	5f70 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    20ba:	b908      	cbnz	r0, 20c0 <mutex_init_platform+0x34>
    20bc:	6823      	ldr	r3, [r4, #0]
    20be:	b91b      	cbnz	r3, 20c8 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    20c0:	4b0a      	ldr	r3, [pc, #40]	; (20ec <mutex_init_platform+0x60>)
    20c2:	480d      	ldr	r0, [pc, #52]	; (20f8 <mutex_init_platform+0x6c>)
    20c4:	685b      	ldr	r3, [r3, #4]
    20c6:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    20c8:	6820      	ldr	r0, [r4, #0]
    20ca:	2214      	movs	r2, #20
    20cc:	2100      	movs	r1, #0
    20ce:	f007 fb18 	bl	9702 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    20d2:	6863      	ldr	r3, [r4, #4]
    20d4:	f043 0302 	orr.w	r3, r3, #2
    20d8:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    20da:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    20dc:	f007 ff0e 	bl	9efc <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    20e0:	6863      	ldr	r3, [r4, #4]
    20e2:	f043 0301 	orr.w	r3, r3, #1
    20e6:	6063      	str	r3, [r4, #4]
}
    20e8:	bd10      	pop	{r4, pc}
    20ea:	bf00      	nop
    20ec:	200001c0 	.word	0x200001c0
    20f0:	0000abac 	.word	0x0000abac
    20f4:	20000874 	.word	0x20000874
    20f8:	0000abd2 	.word	0x0000abd2

000020fc <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    20fc:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    20fe:	b308      	cbz	r0, 2144 <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    2100:	6843      	ldr	r3, [r0, #4]
    2102:	2b04      	cmp	r3, #4
    2104:	d110      	bne.n	2128 <mutex_lock_platform+0x2c>
    2106:	2201      	movs	r2, #1
    2108:	6803      	ldr	r3, [r0, #0]
    210a:	f3bf 8f5b 	dmb	ish
    210e:	e853 1f00 	ldrex	r1, [r3]
    2112:	2900      	cmp	r1, #0
    2114:	d103      	bne.n	211e <mutex_lock_platform+0x22>
    2116:	e843 2000 	strex	r0, r2, [r3]
    211a:	2800      	cmp	r0, #0
    211c:	d1f7      	bne.n	210e <mutex_lock_platform+0x12>
    211e:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    2122:	d10b      	bne.n	213c <mutex_lock_platform+0x40>
    2124:	2000      	movs	r0, #0
}
    2126:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    2128:	b153      	cbz	r3, 2140 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    212a:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    212c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2130:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2134:	f003 ffec 	bl	6110 <z_impl_k_mutex_lock>
        if (ret == 0) {
    2138:	2800      	cmp	r0, #0
    213a:	d0f3      	beq.n	2124 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    213c:	4803      	ldr	r0, [pc, #12]	; (214c <mutex_lock_platform+0x50>)
    213e:	e7f2      	b.n	2126 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    2140:	4803      	ldr	r0, [pc, #12]	; (2150 <mutex_lock_platform+0x54>)
    2142:	e7f0      	b.n	2126 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    2144:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    2148:	e7ed      	b.n	2126 <mutex_lock_platform+0x2a>
    214a:	bf00      	nop
    214c:	ffff8fe9 	.word	0xffff8fe9
    2150:	ffff8fea 	.word	0xffff8fea

00002154 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    2154:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    2156:	4906      	ldr	r1, [pc, #24]	; (2170 <nrf_cc3xx_platform_mutex_init+0x1c>)
    2158:	4806      	ldr	r0, [pc, #24]	; (2174 <nrf_cc3xx_platform_mutex_init+0x20>)
    215a:	2340      	movs	r3, #64	; 0x40
    215c:	2214      	movs	r2, #20
    215e:	f007 feb1 	bl	9ec4 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    2162:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    2166:	4904      	ldr	r1, [pc, #16]	; (2178 <nrf_cc3xx_platform_mutex_init+0x24>)
    2168:	4804      	ldr	r0, [pc, #16]	; (217c <nrf_cc3xx_platform_mutex_init+0x28>)
    216a:	f006 be73 	b.w	8e54 <nrf_cc3xx_platform_set_mutexes>
    216e:	bf00      	nop
    2170:	20000894 	.word	0x20000894
    2174:	20000874 	.word	0x20000874
    2178:	0000a300 	.word	0x0000a300
    217c:	0000a2f0 	.word	0x0000a2f0

00002180 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    2180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    2184:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
    2188:	b085      	sub	sp, #20
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    218a:	f019 0f08 	tst.w	r9, #8
{
    218e:	4604      	mov	r4, r0
    2190:	9203      	str	r2, [sp, #12]
	if (processing) {
    2192:	d022      	beq.n	21da <process_event+0x5a>
		if (evt == EVT_COMPLETE) {
    2194:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    2196:	bf0c      	ite	eq
    2198:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    219c:	f049 0920 	orrne.w	r9, r9, #32
    21a0:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    21a4:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    21a6:	4620      	mov	r0, r4
    21a8:	f005 feb2 	bl	7f10 <z_spin_unlock_valid>
    21ac:	b968      	cbnz	r0, 21ca <process_event+0x4a>
    21ae:	4a9f      	ldr	r2, [pc, #636]	; (242c <process_event+0x2ac>)
    21b0:	499f      	ldr	r1, [pc, #636]	; (2430 <process_event+0x2b0>)
    21b2:	48a0      	ldr	r0, [pc, #640]	; (2434 <process_event+0x2b4>)
    21b4:	23ac      	movs	r3, #172	; 0xac
    21b6:	f007 f8b2 	bl	931e <printk>
    21ba:	489f      	ldr	r0, [pc, #636]	; (2438 <process_event+0x2b8>)
    21bc:	4621      	mov	r1, r4
    21be:	f007 f8ae 	bl	931e <printk>
    21c2:	489a      	ldr	r0, [pc, #616]	; (242c <process_event+0x2ac>)
    21c4:	21ac      	movs	r1, #172	; 0xac
    21c6:	f006 ffa7 	bl	9118 <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    21ca:	9b03      	ldr	r3, [sp, #12]
    21cc:	f383 8811 	msr	BASEPRI, r3
    21d0:	f3bf 8f6f 	isb	sy
}
    21d4:	b005      	add	sp, #20
    21d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    21da:	4f98      	ldr	r7, [pc, #608]	; (243c <process_event+0x2bc>)
    21dc:	f8df 8254 	ldr.w	r8, [pc, #596]	; 2434 <process_event+0x2b4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    21e0:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    21e4:	2902      	cmp	r1, #2
    21e6:	d106      	bne.n	21f6 <process_event+0x76>
			evt = process_recheck(mgr);
    21e8:	4620      	mov	r0, r4
    21ea:	f007 f842 	bl	9272 <process_recheck>
		if (evt == EVT_NOP) {
    21ee:	2800      	cmp	r0, #0
    21f0:	d0d8      	beq.n	21a4 <process_event+0x24>
		if (evt == EVT_COMPLETE) {
    21f2:	2801      	cmp	r0, #1
    21f4:	d168      	bne.n	22c8 <process_event+0x148>
			res = mgr->last_res;
    21f6:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    21fa:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    21fc:	f1bb 0f00 	cmp.w	fp, #0
    2200:	da0a      	bge.n	2218 <process_event+0x98>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    2202:	2600      	movs	r6, #0
		*clients = mgr->clients;
    2204:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2206:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    220a:	e9c4 6600 	strd	r6, r6, [r4]
    220e:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    2212:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    2214:	9601      	str	r6, [sp, #4]
    2216:	e027      	b.n	2268 <process_event+0xe8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    2218:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    221c:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    221e:	2901      	cmp	r1, #1
    2220:	d834      	bhi.n	228c <process_event+0x10c>
	list->head = NULL;
    2222:	2100      	movs	r1, #0
    2224:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
    2228:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    222a:	6825      	ldr	r5, [r4, #0]
    222c:	b29b      	uxth	r3, r3
	list->tail = NULL;
    222e:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    2232:	d10c      	bne.n	224e <process_event+0xce>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    2234:	428d      	cmp	r5, r1
    2236:	462a      	mov	r2, r5
    2238:	bf38      	it	cc
    223a:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    223c:	b12a      	cbz	r2, 224a <process_event+0xca>
				mgr->refs += 1U;
    223e:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2240:	6812      	ldr	r2, [r2, #0]
    2242:	3101      	adds	r1, #1
    2244:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    2246:	2a00      	cmp	r2, #0
    2248:	d1f8      	bne.n	223c <process_event+0xbc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    224a:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    224e:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    2250:	4620      	mov	r0, r4
    2252:	f007 f80e 	bl	9272 <process_recheck>
    2256:	4606      	mov	r6, r0
    2258:	2800      	cmp	r0, #0
    225a:	d0db      	beq.n	2214 <process_event+0x94>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    225c:	8ba3      	ldrh	r3, [r4, #28]
    225e:	f043 0320 	orr.w	r3, r3, #32
    2262:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    2264:	2300      	movs	r3, #0
    2266:	9301      	str	r3, [sp, #4]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    2268:	8ba3      	ldrh	r3, [r4, #28]
    226a:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    226e:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    2270:	9202      	str	r2, [sp, #8]
				   && !sys_slist_is_empty(&mgr->monitors);
    2272:	d003      	beq.n	227c <process_event+0xfc>
		if (do_monitors
    2274:	68a2      	ldr	r2, [r4, #8]
    2276:	2a00      	cmp	r2, #0
    2278:	f040 80f0 	bne.w	245c <process_event+0x2dc>
		    || !sys_slist_is_empty(&clients)
    227c:	b91d      	cbnz	r5, 2286 <process_event+0x106>
		    || (transit != NULL)) {
    227e:	9a01      	ldr	r2, [sp, #4]
    2280:	2a00      	cmp	r2, #0
    2282:	f000 8136 	beq.w	24f2 <process_event+0x372>
    2286:	f04f 0900 	mov.w	r9, #0
    228a:	e0e9      	b.n	2460 <process_event+0x2e0>
	} else if (state == ONOFF_STATE_TO_OFF) {
    228c:	2a04      	cmp	r2, #4
    228e:	d10e      	bne.n	22ae <process_event+0x12e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2290:	f023 0307 	bic.w	r3, r3, #7
    2294:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    2296:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    2298:	4620      	mov	r0, r4
    229a:	f006 ffea 	bl	9272 <process_recheck>
    229e:	4605      	mov	r5, r0
    22a0:	b118      	cbz	r0, 22aa <process_event+0x12a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    22a2:	f042 0220 	orr.w	r2, r2, #32
    22a6:	83a2      	strh	r2, [r4, #28]
		__ASSERT_NO_MSG(false);
    22a8:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    22aa:	9501      	str	r5, [sp, #4]
    22ac:	e7dc      	b.n	2268 <process_event+0xe8>
		__ASSERT_NO_MSG(false);
    22ae:	4640      	mov	r0, r8
    22b0:	4963      	ldr	r1, [pc, #396]	; (2440 <process_event+0x2c0>)
    22b2:	f240 131b 	movw	r3, #283	; 0x11b
    22b6:	463a      	mov	r2, r7
    22b8:	f007 f831 	bl	931e <printk>
    22bc:	f240 111b 	movw	r1, #283	; 0x11b
    22c0:	4638      	mov	r0, r7
    22c2:	f006 ff29 	bl	9118 <assert_post_action>
    22c6:	e7ef      	b.n	22a8 <process_event+0x128>
		} else if (evt == EVT_START) {
    22c8:	2803      	cmp	r0, #3
    22ca:	d135      	bne.n	2338 <process_event+0x1b8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    22cc:	f1b9 0f00 	cmp.w	r9, #0
    22d0:	d00b      	beq.n	22ea <process_event+0x16a>
    22d2:	495c      	ldr	r1, [pc, #368]	; (2444 <process_event+0x2c4>)
    22d4:	4640      	mov	r0, r8
    22d6:	f44f 73ab 	mov.w	r3, #342	; 0x156
    22da:	463a      	mov	r2, r7
    22dc:	f007 f81f 	bl	931e <printk>
    22e0:	f44f 71ab 	mov.w	r1, #342	; 0x156
    22e4:	4638      	mov	r0, r7
    22e6:	f006 ff17 	bl	9118 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    22ea:	6823      	ldr	r3, [r4, #0]
    22ec:	b95b      	cbnz	r3, 2306 <process_event+0x186>
    22ee:	4956      	ldr	r1, [pc, #344]	; (2448 <process_event+0x2c8>)
    22f0:	4640      	mov	r0, r8
    22f2:	f240 1357 	movw	r3, #343	; 0x157
    22f6:	463a      	mov	r2, r7
    22f8:	f007 f811 	bl	931e <printk>
    22fc:	f240 1157 	movw	r1, #343	; 0x157
    2300:	4638      	mov	r0, r7
    2302:	f006 ff09 	bl	9118 <assert_post_action>
			transit = mgr->transitions->start;
    2306:	6923      	ldr	r3, [r4, #16]
    2308:	681b      	ldr	r3, [r3, #0]
    230a:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    230c:	b95b      	cbnz	r3, 2326 <process_event+0x1a6>
    230e:	494f      	ldr	r1, [pc, #316]	; (244c <process_event+0x2cc>)
    2310:	4640      	mov	r0, r8
    2312:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    2316:	463a      	mov	r2, r7
    2318:	f007 f801 	bl	931e <printk>
    231c:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    2320:	4638      	mov	r0, r7
    2322:	f006 fef9 	bl	9118 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2326:	8ba3      	ldrh	r3, [r4, #28]
    2328:	f023 0307 	bic.w	r3, r3, #7
    232c:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    2330:	83a3      	strh	r3, [r4, #28]
}
    2332:	2500      	movs	r5, #0
		res = 0;
    2334:	46ab      	mov	fp, r5
}
    2336:	e797      	b.n	2268 <process_event+0xe8>
		} else if (evt == EVT_STOP) {
    2338:	2804      	cmp	r0, #4
    233a:	d132      	bne.n	23a2 <process_event+0x222>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    233c:	f1b9 0f02 	cmp.w	r9, #2
    2340:	d00b      	beq.n	235a <process_event+0x1da>
    2342:	4943      	ldr	r1, [pc, #268]	; (2450 <process_event+0x2d0>)
    2344:	4640      	mov	r0, r8
    2346:	f240 135d 	movw	r3, #349	; 0x15d
    234a:	463a      	mov	r2, r7
    234c:	f006 ffe7 	bl	931e <printk>
    2350:	f240 115d 	movw	r1, #349	; 0x15d
    2354:	4638      	mov	r0, r7
    2356:	f006 fedf 	bl	9118 <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    235a:	8be3      	ldrh	r3, [r4, #30]
    235c:	b15b      	cbz	r3, 2376 <process_event+0x1f6>
    235e:	493d      	ldr	r1, [pc, #244]	; (2454 <process_event+0x2d4>)
    2360:	4640      	mov	r0, r8
    2362:	f44f 73af 	mov.w	r3, #350	; 0x15e
    2366:	463a      	mov	r2, r7
    2368:	f006 ffd9 	bl	931e <printk>
    236c:	f44f 71af 	mov.w	r1, #350	; 0x15e
    2370:	4638      	mov	r0, r7
    2372:	f006 fed1 	bl	9118 <assert_post_action>
			transit = mgr->transitions->stop;
    2376:	6923      	ldr	r3, [r4, #16]
    2378:	685b      	ldr	r3, [r3, #4]
    237a:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    237c:	b95b      	cbnz	r3, 2396 <process_event+0x216>
    237e:	4933      	ldr	r1, [pc, #204]	; (244c <process_event+0x2cc>)
    2380:	4640      	mov	r0, r8
    2382:	f240 1361 	movw	r3, #353	; 0x161
    2386:	463a      	mov	r2, r7
    2388:	f006 ffc9 	bl	931e <printk>
    238c:	f240 1161 	movw	r1, #353	; 0x161
    2390:	4638      	mov	r0, r7
    2392:	f006 fec1 	bl	9118 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2396:	8ba3      	ldrh	r3, [r4, #28]
    2398:	f023 0307 	bic.w	r3, r3, #7
    239c:	f043 0304 	orr.w	r3, r3, #4
    23a0:	e7c6      	b.n	2330 <process_event+0x1b0>
		} else if (evt == EVT_RESET) {
    23a2:	2805      	cmp	r0, #5
    23a4:	d132      	bne.n	240c <process_event+0x28c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    23a6:	f1b9 0f01 	cmp.w	r9, #1
    23aa:	d00b      	beq.n	23c4 <process_event+0x244>
    23ac:	492a      	ldr	r1, [pc, #168]	; (2458 <process_event+0x2d8>)
    23ae:	4640      	mov	r0, r8
    23b0:	f44f 73b2 	mov.w	r3, #356	; 0x164
    23b4:	463a      	mov	r2, r7
    23b6:	f006 ffb2 	bl	931e <printk>
    23ba:	f44f 71b2 	mov.w	r1, #356	; 0x164
    23be:	4638      	mov	r0, r7
    23c0:	f006 feaa 	bl	9118 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    23c4:	6823      	ldr	r3, [r4, #0]
    23c6:	b95b      	cbnz	r3, 23e0 <process_event+0x260>
    23c8:	491f      	ldr	r1, [pc, #124]	; (2448 <process_event+0x2c8>)
    23ca:	4640      	mov	r0, r8
    23cc:	f240 1365 	movw	r3, #357	; 0x165
    23d0:	463a      	mov	r2, r7
    23d2:	f006 ffa4 	bl	931e <printk>
    23d6:	f240 1165 	movw	r1, #357	; 0x165
    23da:	4638      	mov	r0, r7
    23dc:	f006 fe9c 	bl	9118 <assert_post_action>
			transit = mgr->transitions->reset;
    23e0:	6923      	ldr	r3, [r4, #16]
    23e2:	689b      	ldr	r3, [r3, #8]
    23e4:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    23e6:	b95b      	cbnz	r3, 2400 <process_event+0x280>
    23e8:	4918      	ldr	r1, [pc, #96]	; (244c <process_event+0x2cc>)
    23ea:	4640      	mov	r0, r8
    23ec:	f44f 73b4 	mov.w	r3, #360	; 0x168
    23f0:	463a      	mov	r2, r7
    23f2:	f006 ff94 	bl	931e <printk>
    23f6:	f44f 71b4 	mov.w	r1, #360	; 0x168
    23fa:	4638      	mov	r0, r7
    23fc:	f006 fe8c 	bl	9118 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2400:	8ba3      	ldrh	r3, [r4, #28]
    2402:	f023 0307 	bic.w	r3, r3, #7
    2406:	f043 0305 	orr.w	r3, r3, #5
    240a:	e791      	b.n	2330 <process_event+0x1b0>
			__ASSERT_NO_MSG(false);
    240c:	490c      	ldr	r1, [pc, #48]	; (2440 <process_event+0x2c0>)
    240e:	f240 136b 	movw	r3, #363	; 0x16b
    2412:	463a      	mov	r2, r7
    2414:	4640      	mov	r0, r8
    2416:	f006 ff82 	bl	931e <printk>
    241a:	2500      	movs	r5, #0
    241c:	f240 116b 	movw	r1, #363	; 0x16b
    2420:	4638      	mov	r0, r7
    2422:	f006 fe79 	bl	9118 <assert_post_action>
		onoff_transition_fn transit = NULL;
    2426:	9501      	str	r5, [sp, #4]
    2428:	e784      	b.n	2334 <process_event+0x1b4>
    242a:	bf00      	nop
    242c:	0000aca2 	.word	0x0000aca2
    2430:	0000acc8 	.word	0x0000acc8
    2434:	0000a594 	.word	0x0000a594
    2438:	0000acdf 	.word	0x0000acdf
    243c:	0000abff 	.word	0x0000abff
    2440:	0000b36e 	.word	0x0000b36e
    2444:	0000ac21 	.word	0x0000ac21
    2448:	0000ac2d 	.word	0x0000ac2d
    244c:	0000ac50 	.word	0x0000ac50
    2450:	0000ac67 	.word	0x0000ac67
    2454:	0000ac7d 	.word	0x0000ac7d
    2458:	0000ac8c 	.word	0x0000ac8c
				   && !sys_slist_is_empty(&mgr->monitors);
    245c:	f04f 0901 	mov.w	r9, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    2460:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    2464:	f104 0a14 	add.w	sl, r4, #20
			mgr->flags = flags;
    2468:	83a3      	strh	r3, [r4, #28]
    246a:	4650      	mov	r0, sl
    246c:	f005 fd50 	bl	7f10 <z_spin_unlock_valid>
    2470:	b968      	cbnz	r0, 248e <process_event+0x30e>
    2472:	4a3a      	ldr	r2, [pc, #232]	; (255c <process_event+0x3dc>)
    2474:	493a      	ldr	r1, [pc, #232]	; (2560 <process_event+0x3e0>)
    2476:	23ac      	movs	r3, #172	; 0xac
    2478:	4640      	mov	r0, r8
    247a:	f006 ff50 	bl	931e <printk>
    247e:	4839      	ldr	r0, [pc, #228]	; (2564 <process_event+0x3e4>)
    2480:	4651      	mov	r1, sl
    2482:	f006 ff4c 	bl	931e <printk>
    2486:	4835      	ldr	r0, [pc, #212]	; (255c <process_event+0x3dc>)
    2488:	21ac      	movs	r1, #172	; 0xac
    248a:	f006 fe45 	bl	9118 <assert_post_action>
    248e:	9b03      	ldr	r3, [sp, #12]
    2490:	f383 8811 	msr	BASEPRI, r3
    2494:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    2498:	f1b9 0f00 	cmp.w	r9, #0
    249c:	d138      	bne.n	2510 <process_event+0x390>
	while (!sys_slist_is_empty(list)) {
    249e:	2d00      	cmp	r5, #0
    24a0:	d14b      	bne.n	253a <process_event+0x3ba>
			if (transit != NULL) {
    24a2:	9b01      	ldr	r3, [sp, #4]
    24a4:	b113      	cbz	r3, 24ac <process_event+0x32c>
				transit(mgr, transition_complete);
    24a6:	4930      	ldr	r1, [pc, #192]	; (2568 <process_event+0x3e8>)
    24a8:	4620      	mov	r0, r4
    24aa:	4798      	blx	r3
	__asm__ volatile(
    24ac:	f04f 0320 	mov.w	r3, #32
    24b0:	f3ef 8b11 	mrs	fp, BASEPRI
    24b4:	f383 8812 	msr	BASEPRI_MAX, r3
    24b8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    24bc:	4650      	mov	r0, sl
	k.key = arch_irq_lock();
    24be:	f8cd b00c 	str.w	fp, [sp, #12]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    24c2:	f005 fd17 	bl	7ef4 <z_spin_lock_valid>
    24c6:	b968      	cbnz	r0, 24e4 <process_event+0x364>
    24c8:	4a24      	ldr	r2, [pc, #144]	; (255c <process_event+0x3dc>)
    24ca:	4928      	ldr	r1, [pc, #160]	; (256c <process_event+0x3ec>)
    24cc:	2381      	movs	r3, #129	; 0x81
    24ce:	4640      	mov	r0, r8
    24d0:	f006 ff25 	bl	931e <printk>
    24d4:	4826      	ldr	r0, [pc, #152]	; (2570 <process_event+0x3f0>)
    24d6:	4651      	mov	r1, sl
    24d8:	f006 ff21 	bl	931e <printk>
    24dc:	481f      	ldr	r0, [pc, #124]	; (255c <process_event+0x3dc>)
    24de:	2181      	movs	r1, #129	; 0x81
    24e0:	f006 fe1a 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    24e4:	4650      	mov	r0, sl
    24e6:	f005 fd23 	bl	7f30 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    24ea:	8ba3      	ldrh	r3, [r4, #28]
    24ec:	f023 0308 	bic.w	r3, r3, #8
    24f0:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    24f2:	8ba3      	ldrh	r3, [r4, #28]
    24f4:	06da      	lsls	r2, r3, #27
    24f6:	d528      	bpl.n	254a <process_event+0x3ca>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    24f8:	f023 0310 	bic.w	r3, r3, #16
    24fc:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    24fe:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    2500:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    2504:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    2508:	2900      	cmp	r1, #0
    250a:	f47f ae6b 	bne.w	21e4 <process_event+0x64>
out:
    250e:	e649      	b.n	21a4 <process_event+0x24>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    2510:	68a1      	ldr	r1, [r4, #8]
    2512:	2900      	cmp	r1, #0
    2514:	d0c3      	beq.n	249e <process_event+0x31e>
	return node->next;
    2516:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    2518:	9a02      	ldr	r2, [sp, #8]
    251a:	2b00      	cmp	r3, #0
    251c:	bf38      	it	cc
    251e:	2300      	movcc	r3, #0
    2520:	4699      	mov	r9, r3
    2522:	684b      	ldr	r3, [r1, #4]
    2524:	4620      	mov	r0, r4
    2526:	461e      	mov	r6, r3
    2528:	465b      	mov	r3, fp
    252a:	47b0      	blx	r6
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    252c:	f1b9 0f00 	cmp.w	r9, #0
    2530:	d0b5      	beq.n	249e <process_event+0x31e>
    2532:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2536:	4649      	mov	r1, r9
    2538:	e7ee      	b.n	2518 <process_event+0x398>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    253a:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    253c:	9a02      	ldr	r2, [sp, #8]
    253e:	682d      	ldr	r5, [r5, #0]
    2540:	465b      	mov	r3, fp
    2542:	4620      	mov	r0, r4
    2544:	f006 feb1 	bl	92aa <notify_one>
    2548:	e7a9      	b.n	249e <process_event+0x31e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    254a:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    254e:	bf1e      	ittt	ne
    2550:	f023 0320 	bicne.w	r3, r3, #32
    2554:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    2556:	2102      	movne	r1, #2
    2558:	e7d2      	b.n	2500 <process_event+0x380>
    255a:	bf00      	nop
    255c:	0000aca2 	.word	0x0000aca2
    2560:	0000acc8 	.word	0x0000acc8
    2564:	0000acdf 	.word	0x0000acdf
    2568:	00002575 	.word	0x00002575
    256c:	0000acf4 	.word	0x0000acf4
    2570:	0000ad09 	.word	0x0000ad09

00002574 <transition_complete>:
{
    2574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2576:	4604      	mov	r4, r0
    2578:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    257a:	f100 0614 	add.w	r6, r0, #20
    257e:	f04f 0320 	mov.w	r3, #32
    2582:	f3ef 8711 	mrs	r7, BASEPRI
    2586:	f383 8812 	msr	BASEPRI_MAX, r3
    258a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    258e:	4630      	mov	r0, r6
    2590:	f005 fcb0 	bl	7ef4 <z_spin_lock_valid>
    2594:	b968      	cbnz	r0, 25b2 <transition_complete+0x3e>
    2596:	4a0c      	ldr	r2, [pc, #48]	; (25c8 <transition_complete+0x54>)
    2598:	490c      	ldr	r1, [pc, #48]	; (25cc <transition_complete+0x58>)
    259a:	480d      	ldr	r0, [pc, #52]	; (25d0 <transition_complete+0x5c>)
    259c:	2381      	movs	r3, #129	; 0x81
    259e:	f006 febe 	bl	931e <printk>
    25a2:	480c      	ldr	r0, [pc, #48]	; (25d4 <transition_complete+0x60>)
    25a4:	4631      	mov	r1, r6
    25a6:	f006 feba 	bl	931e <printk>
    25aa:	4807      	ldr	r0, [pc, #28]	; (25c8 <transition_complete+0x54>)
    25ac:	2181      	movs	r1, #129	; 0x81
    25ae:	f006 fdb3 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    25b2:	4630      	mov	r0, r6
    25b4:	f005 fcbc 	bl	7f30 <z_spin_lock_set_owner>
	mgr->last_res = res;
    25b8:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    25ba:	463a      	mov	r2, r7
    25bc:	4620      	mov	r0, r4
    25be:	2101      	movs	r1, #1
}
    25c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    25c4:	f7ff bddc 	b.w	2180 <process_event>
    25c8:	0000aca2 	.word	0x0000aca2
    25cc:	0000acf4 	.word	0x0000acf4
    25d0:	0000a594 	.word	0x0000a594
    25d4:	0000ad09 	.word	0x0000ad09

000025d8 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    25d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    25dc:	4604      	mov	r4, r0
    25de:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    25e0:	f006 fe79 	bl	92d6 <validate_args>

	if (rv < 0) {
    25e4:	1e05      	subs	r5, r0, #0
    25e6:	db5e      	blt.n	26a6 <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    25e8:	f104 0914 	add.w	r9, r4, #20
    25ec:	f04f 0320 	mov.w	r3, #32
    25f0:	f3ef 8a11 	mrs	sl, BASEPRI
    25f4:	f383 8812 	msr	BASEPRI_MAX, r3
    25f8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    25fc:	4648      	mov	r0, r9
    25fe:	f005 fc79 	bl	7ef4 <z_spin_lock_valid>
    2602:	b968      	cbnz	r0, 2620 <onoff_request+0x48>
    2604:	4a38      	ldr	r2, [pc, #224]	; (26e8 <onoff_request+0x110>)
    2606:	4939      	ldr	r1, [pc, #228]	; (26ec <onoff_request+0x114>)
    2608:	4839      	ldr	r0, [pc, #228]	; (26f0 <onoff_request+0x118>)
    260a:	2381      	movs	r3, #129	; 0x81
    260c:	f006 fe87 	bl	931e <printk>
    2610:	4838      	ldr	r0, [pc, #224]	; (26f4 <onoff_request+0x11c>)
    2612:	4649      	mov	r1, r9
    2614:	f006 fe83 	bl	931e <printk>
    2618:	4833      	ldr	r0, [pc, #204]	; (26e8 <onoff_request+0x110>)
    261a:	2181      	movs	r1, #129	; 0x81
    261c:	f006 fd7c 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    2620:	4648      	mov	r0, r9
    2622:	f005 fc85 	bl	7f30 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    2626:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    2628:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    262a:	f64f 71ff 	movw	r1, #65535	; 0xffff
    262e:	428b      	cmp	r3, r1
    2630:	f002 0607 	and.w	r6, r2, #7
    2634:	d050      	beq.n	26d8 <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    2636:	2e02      	cmp	r6, #2
    2638:	d124      	bne.n	2684 <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    263a:	3301      	adds	r3, #1
    263c:	83e3      	strh	r3, [r4, #30]
	rv = state;
    263e:	4635      	mov	r5, r6
		notify = true;
    2640:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    2644:	4648      	mov	r0, r9
    2646:	f005 fc63 	bl	7f10 <z_spin_unlock_valid>
    264a:	b968      	cbnz	r0, 2668 <onoff_request+0x90>
    264c:	4a26      	ldr	r2, [pc, #152]	; (26e8 <onoff_request+0x110>)
    264e:	492a      	ldr	r1, [pc, #168]	; (26f8 <onoff_request+0x120>)
    2650:	4827      	ldr	r0, [pc, #156]	; (26f0 <onoff_request+0x118>)
    2652:	23ac      	movs	r3, #172	; 0xac
    2654:	f006 fe63 	bl	931e <printk>
    2658:	4828      	ldr	r0, [pc, #160]	; (26fc <onoff_request+0x124>)
    265a:	4649      	mov	r1, r9
    265c:	f006 fe5f 	bl	931e <printk>
    2660:	4821      	ldr	r0, [pc, #132]	; (26e8 <onoff_request+0x110>)
    2662:	21ac      	movs	r1, #172	; 0xac
    2664:	f006 fd58 	bl	9118 <assert_post_action>
	__asm__ volatile(
    2668:	f38a 8811 	msr	BASEPRI, sl
    266c:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    2670:	f1b8 0f00 	cmp.w	r8, #0
    2674:	d017      	beq.n	26a6 <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
    2676:	2300      	movs	r3, #0
    2678:	4632      	mov	r2, r6
    267a:	4639      	mov	r1, r7
    267c:	4620      	mov	r0, r4
    267e:	f006 fe14 	bl	92aa <notify_one>
    2682:	e010      	b.n	26a6 <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
    2684:	0793      	lsls	r3, r2, #30
    2686:	d001      	beq.n	268c <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
    2688:	2e06      	cmp	r6, #6
    268a:	d10f      	bne.n	26ac <onoff_request+0xd4>
	parent->next = child;
    268c:	2300      	movs	r3, #0
    268e:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    2690:	6863      	ldr	r3, [r4, #4]
    2692:	b9f3      	cbnz	r3, 26d2 <onoff_request+0xfa>
	list->head = node;
    2694:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    2698:	4635      	mov	r5, r6
    269a:	b9fe      	cbnz	r6, 26dc <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
    269c:	4652      	mov	r2, sl
    269e:	2102      	movs	r1, #2
    26a0:	4620      	mov	r0, r4
    26a2:	f7ff fd6d 	bl	2180 <process_event>
		}
	}

	return rv;
}
    26a6:	4628      	mov	r0, r5
    26a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    26ac:	2e05      	cmp	r6, #5
    26ae:	d018      	beq.n	26e2 <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    26b0:	2e01      	cmp	r6, #1
    26b2:	d00b      	beq.n	26cc <onoff_request+0xf4>
    26b4:	4912      	ldr	r1, [pc, #72]	; (2700 <onoff_request+0x128>)
    26b6:	480e      	ldr	r0, [pc, #56]	; (26f0 <onoff_request+0x118>)
    26b8:	4a12      	ldr	r2, [pc, #72]	; (2704 <onoff_request+0x12c>)
    26ba:	f240 13c9 	movw	r3, #457	; 0x1c9
    26be:	f006 fe2e 	bl	931e <printk>
    26c2:	4810      	ldr	r0, [pc, #64]	; (2704 <onoff_request+0x12c>)
    26c4:	f240 11c9 	movw	r1, #457	; 0x1c9
    26c8:	f006 fd26 	bl	9118 <assert_post_action>
		rv = -EIO;
    26cc:	f06f 0504 	mvn.w	r5, #4
    26d0:	e004      	b.n	26dc <onoff_request+0x104>
	parent->next = child;
    26d2:	601f      	str	r7, [r3, #0]
	list->tail = node;
    26d4:	6067      	str	r7, [r4, #4]
}
    26d6:	e7df      	b.n	2698 <onoff_request+0xc0>
		rv = -EAGAIN;
    26d8:	f06f 050a 	mvn.w	r5, #10
    26dc:	f04f 0800 	mov.w	r8, #0
    26e0:	e7b0      	b.n	2644 <onoff_request+0x6c>
		rv = -ENOTSUP;
    26e2:	f06f 0585 	mvn.w	r5, #133	; 0x85
    26e6:	e7f9      	b.n	26dc <onoff_request+0x104>
    26e8:	0000aca2 	.word	0x0000aca2
    26ec:	0000acf4 	.word	0x0000acf4
    26f0:	0000a594 	.word	0x0000a594
    26f4:	0000ad09 	.word	0x0000ad09
    26f8:	0000acc8 	.word	0x0000acc8
    26fc:	0000acdf 	.word	0x0000acdf
    2700:	0000ac8c 	.word	0x0000ac8c
    2704:	0000abff 	.word	0x0000abff

00002708 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    2708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    270c:	4605      	mov	r5, r0
	__asm__ volatile(
    270e:	f04f 0320 	mov.w	r3, #32
    2712:	f3ef 8611 	mrs	r6, BASEPRI
    2716:	f383 8812 	msr	BASEPRI_MAX, r3
    271a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    271e:	4823      	ldr	r0, [pc, #140]	; (27ac <pm_state_notify+0xa4>)
    2720:	f005 fbe8 	bl	7ef4 <z_spin_lock_valid>
    2724:	b968      	cbnz	r0, 2742 <pm_state_notify+0x3a>
    2726:	4a22      	ldr	r2, [pc, #136]	; (27b0 <pm_state_notify+0xa8>)
    2728:	4922      	ldr	r1, [pc, #136]	; (27b4 <pm_state_notify+0xac>)
    272a:	4823      	ldr	r0, [pc, #140]	; (27b8 <pm_state_notify+0xb0>)
    272c:	2381      	movs	r3, #129	; 0x81
    272e:	f006 fdf6 	bl	931e <printk>
    2732:	491e      	ldr	r1, [pc, #120]	; (27ac <pm_state_notify+0xa4>)
    2734:	4821      	ldr	r0, [pc, #132]	; (27bc <pm_state_notify+0xb4>)
    2736:	f006 fdf2 	bl	931e <printk>
    273a:	481d      	ldr	r0, [pc, #116]	; (27b0 <pm_state_notify+0xa8>)
    273c:	2181      	movs	r1, #129	; 0x81
    273e:	f006 fceb 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    2742:	481a      	ldr	r0, [pc, #104]	; (27ac <pm_state_notify+0xa4>)
    2744:	f005 fbf4 	bl	7f30 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2748:	4b1d      	ldr	r3, [pc, #116]	; (27c0 <pm_state_notify+0xb8>)
    274a:	681c      	ldr	r4, [r3, #0]
    274c:	2c00      	cmp	r4, #0
    274e:	bf38      	it	cc
    2750:	2400      	movcc	r4, #0
    2752:	b19c      	cbz	r4, 277c <pm_state_notify+0x74>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    2754:	4f1b      	ldr	r7, [pc, #108]	; (27c4 <pm_state_notify+0xbc>)
    2756:	f8df 8078 	ldr.w	r8, [pc, #120]	; 27d0 <pm_state_notify+0xc8>
    275a:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    275e:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    2762:	2d00      	cmp	r5, #0
    2764:	bf08      	it	eq
    2766:	4613      	moveq	r3, r2
		if (callback) {
    2768:	b12b      	cbz	r3, 2776 <pm_state_notify+0x6e>
			callback(z_power_states[_current_cpu->id].state);
    276a:	f898 2014 	ldrb.w	r2, [r8, #20]
    276e:	fb09 f202 	mul.w	r2, r9, r2
    2772:	5cb8      	ldrb	r0, [r7, r2]
    2774:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2776:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2778:	2c00      	cmp	r4, #0
    277a:	d1f0      	bne.n	275e <pm_state_notify+0x56>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    277c:	480b      	ldr	r0, [pc, #44]	; (27ac <pm_state_notify+0xa4>)
    277e:	f005 fbc7 	bl	7f10 <z_spin_unlock_valid>
    2782:	b968      	cbnz	r0, 27a0 <pm_state_notify+0x98>
    2784:	4a0a      	ldr	r2, [pc, #40]	; (27b0 <pm_state_notify+0xa8>)
    2786:	4910      	ldr	r1, [pc, #64]	; (27c8 <pm_state_notify+0xc0>)
    2788:	480b      	ldr	r0, [pc, #44]	; (27b8 <pm_state_notify+0xb0>)
    278a:	23ac      	movs	r3, #172	; 0xac
    278c:	f006 fdc7 	bl	931e <printk>
    2790:	4906      	ldr	r1, [pc, #24]	; (27ac <pm_state_notify+0xa4>)
    2792:	480e      	ldr	r0, [pc, #56]	; (27cc <pm_state_notify+0xc4>)
    2794:	f006 fdc3 	bl	931e <printk>
    2798:	4805      	ldr	r0, [pc, #20]	; (27b0 <pm_state_notify+0xa8>)
    279a:	21ac      	movs	r1, #172	; 0xac
    279c:	f006 fcbc 	bl	9118 <assert_post_action>
	__asm__ volatile(
    27a0:	f386 8811 	msr	BASEPRI, r6
    27a4:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    27a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    27ac:	20000d94 	.word	0x20000d94
    27b0:	0000aca2 	.word	0x0000aca2
    27b4:	0000acf4 	.word	0x0000acf4
    27b8:	0000a594 	.word	0x0000a594
    27bc:	0000ad09 	.word	0x0000ad09
    27c0:	20000d98 	.word	0x20000d98
    27c4:	20000da4 	.word	0x20000da4
    27c8:	0000acc8 	.word	0x0000acc8
    27cc:	0000acdf 	.word	0x0000acdf
    27d0:	20000e7c 	.word	0x20000e7c

000027d4 <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    27d4:	f000 031f 	and.w	r3, r0, #31
    27d8:	2201      	movs	r2, #1
    27da:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    27dc:	4b0a      	ldr	r3, [pc, #40]	; (2808 <atomic_test_and_set_bit.constprop.0+0x34>)
    27de:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    27e2:	0940      	lsrs	r0, r0, #5
    27e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    27e8:	e850 3f00 	ldrex	r3, [r0]
    27ec:	ea43 0102 	orr.w	r1, r3, r2
    27f0:	e840 1c00 	strex	ip, r1, [r0]
    27f4:	f1bc 0f00 	cmp.w	ip, #0
    27f8:	d1f6      	bne.n	27e8 <atomic_test_and_set_bit.constprop.0+0x14>
    27fa:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    27fe:	421a      	tst	r2, r3
}
    2800:	bf14      	ite	ne
    2802:	2001      	movne	r0, #1
    2804:	2000      	moveq	r0, #0
    2806:	4770      	bx	lr
    2808:	20000db0 	.word	0x20000db0

0000280c <pm_system_resume>:

void pm_system_resume(void)
{
    280c:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    280e:	4b1d      	ldr	r3, [pc, #116]	; (2884 <pm_system_resume+0x78>)
    2810:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2812:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    2816:	f005 031f 	and.w	r3, r5, #31
    281a:	2201      	movs	r2, #1
    281c:	409a      	lsls	r2, r3
    281e:	4b1a      	ldr	r3, [pc, #104]	; (2888 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2820:	0969      	lsrs	r1, r5, #5
{
    2822:	b085      	sub	sp, #20
    2824:	43d0      	mvns	r0, r2
    2826:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    282a:	e853 1f00 	ldrex	r1, [r3]
    282e:	ea01 0400 	and.w	r4, r1, r0
    2832:	e843 4c00 	strex	ip, r4, [r3]
    2836:	f1bc 0f00 	cmp.w	ip, #0
    283a:	d1f6      	bne.n	282a <pm_system_resume+0x1e>
    283c:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    2840:	4211      	tst	r1, r2
    2842:	d017      	beq.n	2874 <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    2844:	4c11      	ldr	r4, [pc, #68]	; (288c <pm_system_resume+0x80>)
    2846:	220c      	movs	r2, #12
    2848:	fb02 4205 	mla	r2, r2, r5, r4
    284c:	ca07      	ldmia	r2, {r0, r1, r2}
    284e:	ab01      	add	r3, sp, #4
    2850:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    2854:	4a0e      	ldr	r2, [pc, #56]	; (2890 <pm_system_resume+0x84>)
    2856:	b17a      	cbz	r2, 2878 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    2858:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    285c:	f006 ff6d 	bl	973a <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    2860:	2000      	movs	r0, #0
    2862:	f7ff ff51 	bl	2708 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    2866:	230c      	movs	r3, #12
    2868:	436b      	muls	r3, r5
    286a:	2200      	movs	r2, #0
    286c:	18e1      	adds	r1, r4, r3
    286e:	50e2      	str	r2, [r4, r3]
    2870:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    2874:	b005      	add	sp, #20
    2876:	bd30      	pop	{r4, r5, pc}
    2878:	f382 8811 	msr	BASEPRI, r2
    287c:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2880:	e7ee      	b.n	2860 <pm_system_resume+0x54>
    2882:	bf00      	nop
    2884:	20000e7c 	.word	0x20000e7c
    2888:	20000da0 	.word	0x20000da0
    288c:	20000da4 	.word	0x20000da4
    2890:	0000973b 	.word	0x0000973b

00002894 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    2894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    2898:	4b37      	ldr	r3, [pc, #220]	; (2978 <pm_system_suspend+0xe4>)
    289a:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 2990 <pm_system_suspend+0xfc>
    289e:	7d1c      	ldrb	r4, [r3, #20]
{
    28a0:	b088      	sub	sp, #32
    28a2:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    28a4:	4620      	mov	r0, r4
    28a6:	f7ff ff95 	bl	27d4 <atomic_test_and_set_bit.constprop.0>
    28aa:	b960      	cbnz	r0, 28c6 <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    28ac:	466e      	mov	r6, sp
    28ae:	463a      	mov	r2, r7
    28b0:	4621      	mov	r1, r4
    28b2:	4630      	mov	r0, r6
    28b4:	f006 fd40 	bl	9338 <pm_policy_next_state>
    28b8:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    28bc:	250c      	movs	r5, #12
    28be:	fb05 8504 	mla	r5, r5, r4, r8
    28c2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    28c6:	230c      	movs	r3, #12
    28c8:	4363      	muls	r3, r4
    28ca:	eb08 0203 	add.w	r2, r8, r3
    28ce:	f818 0003 	ldrb.w	r0, [r8, r3]
    28d2:	0965      	lsrs	r5, r4, #5
    28d4:	f004 061f 	and.w	r6, r4, #31
    28d8:	b3c8      	cbz	r0, 294e <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    28da:	1c7b      	adds	r3, r7, #1
    28dc:	d00f      	beq.n	28fe <pm_system_suspend+0x6a>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    28de:	f8d2 e008 	ldr.w	lr, [r2, #8]
    28e2:	4826      	ldr	r0, [pc, #152]	; (297c <pm_system_suspend+0xe8>)
    28e4:	4a26      	ldr	r2, [pc, #152]	; (2980 <pm_system_suspend+0xec>)
    28e6:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    28ea:	2100      	movs	r1, #0
    28ec:	2300      	movs	r3, #0
    28ee:	fbec 010e 	umlal	r0, r1, ip, lr
    28f2:	f7fd fff3 	bl	8dc <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    28f6:	2101      	movs	r1, #1
    28f8:	1a38      	subs	r0, r7, r0
    28fa:	f005 fcdb 	bl	82b4 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    28fe:	f003 ffa9 	bl	6854 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    2902:	2001      	movs	r0, #1
    2904:	f7ff ff00 	bl	2708 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2908:	f3bf 8f5b 	dmb	ish
    290c:	4b1d      	ldr	r3, [pc, #116]	; (2984 <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    290e:	2201      	movs	r2, #1
    2910:	40b2      	lsls	r2, r6
    2912:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    2916:	e853 1f00 	ldrex	r1, [r3]
    291a:	4311      	orrs	r1, r2
    291c:	e843 1000 	strex	r0, r1, [r3]
    2920:	2800      	cmp	r0, #0
    2922:	d1f8      	bne.n	2916 <pm_system_suspend+0x82>
    2924:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    2928:	230c      	movs	r3, #12
    292a:	fb03 8404 	mla	r4, r3, r4, r8
    292e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    2932:	ab05      	add	r3, sp, #20
    2934:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    2938:	4a13      	ldr	r2, [pc, #76]	; (2988 <pm_system_suspend+0xf4>)
    293a:	b11a      	cbz	r2, 2944 <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    293c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    2940:	f006 fee8 	bl	9714 <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    2944:	f7ff ff62 	bl	280c <pm_system_resume>
	k_sched_unlock();
    2948:	f004 fcc8 	bl	72dc <k_sched_unlock>
	bool ret = true;
    294c:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    294e:	4a0f      	ldr	r2, [pc, #60]	; (298c <pm_system_suspend+0xf8>)
    2950:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    2954:	2301      	movs	r3, #1
    2956:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2958:	43db      	mvns	r3, r3
    295a:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    295e:	e855 2f00 	ldrex	r2, [r5]
    2962:	401a      	ands	r2, r3
    2964:	e845 2100 	strex	r1, r2, [r5]
    2968:	2900      	cmp	r1, #0
    296a:	d1f8      	bne.n	295e <pm_system_suspend+0xca>
    296c:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    2970:	b008      	add	sp, #32
    2972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2976:	bf00      	nop
    2978:	20000e7c 	.word	0x20000e7c
    297c:	000f423f 	.word	0x000f423f
    2980:	000f4240 	.word	0x000f4240
    2984:	20000da0 	.word	0x20000da0
    2988:	00009715 	.word	0x00009715
    298c:	20000db0 	.word	0x20000db0
    2990:	20000da4 	.word	0x20000da4

00002994 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    2994:	680b      	ldr	r3, [r1, #0]
    2996:	3301      	adds	r3, #1
    2998:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    299a:	4b01      	ldr	r3, [pc, #4]	; (29a0 <char_out+0xc>)
    299c:	681b      	ldr	r3, [r3, #0]
    299e:	4718      	bx	r3
    29a0:	200000d0 	.word	0x200000d0

000029a4 <__printk_hook_install>:
	_char_out = fn;
    29a4:	4b01      	ldr	r3, [pc, #4]	; (29ac <__printk_hook_install+0x8>)
    29a6:	6018      	str	r0, [r3, #0]
}
    29a8:	4770      	bx	lr
    29aa:	bf00      	nop
    29ac:	200000d0 	.word	0x200000d0

000029b0 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    29b0:	b507      	push	{r0, r1, r2, lr}
    29b2:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    29b4:	2100      	movs	r1, #0
{
    29b6:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    29b8:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    29ba:	4803      	ldr	r0, [pc, #12]	; (29c8 <vprintk+0x18>)
    29bc:	a901      	add	r1, sp, #4
    29be:	f7fe fe43 	bl	1648 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    29c2:	b003      	add	sp, #12
    29c4:	f85d fb04 	ldr.w	pc, [sp], #4
    29c8:	00002995 	.word	0x00002995

000029cc <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    29cc:	b508      	push	{r3, lr}
	__asm__ volatile(
    29ce:	f04f 0220 	mov.w	r2, #32
    29d2:	f3ef 8311 	mrs	r3, BASEPRI
    29d6:	f382 8812 	msr	BASEPRI_MAX, r2
    29da:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    29de:	f000 fcc1 	bl	3364 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    29e2:	4803      	ldr	r0, [pc, #12]	; (29f0 <sys_reboot+0x24>)
    29e4:	f006 fc9b 	bl	931e <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    29e8:	f000 f82a 	bl	2a40 <arch_cpu_idle>
    29ec:	e7fc      	b.n	29e8 <sys_reboot+0x1c>
    29ee:	bf00      	nop
    29f0:	0000ad21 	.word	0x0000ad21

000029f4 <tty_init>:

	return out_size;
}

int tty_init(struct tty_serial *tty, const struct device *uart_dev)
{
    29f4:	4602      	mov	r2, r0
    29f6:	b510      	push	{r4, lr}
	if (!uart_dev) {
    29f8:	4608      	mov	r0, r1
    29fa:	b199      	cbz	r1, 2a24 <tty_init+0x30>
	}

	tty->uart_dev = uart_dev;

	/* We start in unbuffer mode. */
	tty->rx_ringbuf = NULL;
    29fc:	2400      	movs	r4, #0
	tty->tx_ringbuf = NULL;
	tty->tx_ringbuf_sz = 0U;

	tty->rx_get = tty->rx_put = tty->tx_get = tty->tx_put = 0U;

	tty->rx_timeout = SYS_FOREVER_MS;
    29fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	tty->tx_timeout = SYS_FOREVER_MS;
    2a02:	e9c2 4313 	strd	r4, r3, [r2, #76]	; 0x4c
	tty->rx_timeout = SYS_FOREVER_MS;
    2a06:	6293      	str	r3, [r2, #40]	; 0x28
static inline void uart_irq_callback_user_data_set(const struct device *dev,
						   uart_irq_callback_user_data_t cb,
						   void *user_data)
{
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	const struct uart_driver_api *api =
    2a08:	688b      	ldr	r3, [r1, #8]
	tty->uart_dev = uart_dev;
    2a0a:	6011      	str	r1, [r2, #0]
	tty->rx_ringbuf_sz = 0U;
    2a0c:	e9c2 4407 	strd	r4, r4, [r2, #28]
	tty->tx_ringbuf_sz = 0U;
    2a10:	e9c2 4411 	strd	r4, r4, [r2, #68]	; 0x44
	tty->rx_get = tty->rx_put = tty->tx_get = tty->tx_put = 0U;
    2a14:	6254      	str	r4, [r2, #36]	; 0x24
		(const struct uart_driver_api *)dev->api;

	if ((api != NULL) && (api->irq_callback_set != NULL)) {
    2a16:	b143      	cbz	r3, 2a2a <tty_init+0x36>
    2a18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    2a1a:	b133      	cbz	r3, 2a2a <tty_init+0x36>
		api->irq_callback_set(dev, cb, user_data);
    2a1c:	4904      	ldr	r1, [pc, #16]	; (2a30 <tty_init+0x3c>)
    2a1e:	4798      	blx	r3

	uart_irq_callback_user_data_set(uart_dev, tty_uart_isr, tty);

	return 0;
    2a20:	4620      	mov	r0, r4
}
    2a22:	bd10      	pop	{r4, pc}
		return -ENODEV;
    2a24:	f06f 0012 	mvn.w	r0, #18
    2a28:	e7fb      	b.n	2a22 <tty_init+0x2e>
	return 0;
    2a2a:	4618      	mov	r0, r3
    2a2c:	e7f9      	b.n	2a22 <tty_init+0x2e>
    2a2e:	bf00      	nop
    2a30:	0000940d 	.word	0x0000940d

00002a34 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    2a34:	4901      	ldr	r1, [pc, #4]	; (2a3c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    2a36:	2210      	movs	r2, #16
	str	r2, [r1]
    2a38:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    2a3a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2a3c:	e000ed10 	.word	0xe000ed10

00002a40 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2a40:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    2a42:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    2a44:	f380 8811 	msr	BASEPRI, r0
	isb
    2a48:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    2a4c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    2a50:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    2a52:	b662      	cpsie	i
	isb
    2a54:	f3bf 8f6f 	isb	sy

	bx	lr
    2a58:	4770      	bx	lr
    2a5a:	bf00      	nop

00002a5c <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2a5c:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2a5e:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2a60:	f381 8811 	msr	BASEPRI, r1

	wfe
    2a64:	bf20      	wfe

	msr	BASEPRI, r0
    2a66:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    2a6a:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2a6c:	4770      	bx	lr
    2a6e:	bf00      	nop

00002a70 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2a70:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    2a72:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    2a74:	4a0b      	ldr	r2, [pc, #44]	; (2aa4 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    2a76:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    2a78:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    2a7a:	bf1e      	ittt	ne
	movne	r1, #0
    2a7c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    2a7e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    2a80:	f007 fa19 	blne	9eb6 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    2a84:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    2a86:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    2a8a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    2a8e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    2a92:	4905      	ldr	r1, [pc, #20]	; (2aa8 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    2a94:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    2a96:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2a98:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    2a9a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    2a9e:	4903      	ldr	r1, [pc, #12]	; (2aac <_isr_wrapper+0x3c>)
	bx r1
    2aa0:	4708      	bx	r1
    2aa2:	0000      	.short	0x0000
	ldr r2, =_kernel
    2aa4:	20000e7c 	.word	0x20000e7c
	ldr r1, =_sw_isr_table
    2aa8:	0000a134 	.word	0x0000a134
	ldr r1, =z_arm_int_exit
    2aac:	00002cd5 	.word	0x00002cd5

00002ab0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2ab0:	bf30      	wfi
    b z_SysNmiOnReset
    2ab2:	f7ff bffd 	b.w	2ab0 <z_SysNmiOnReset>
    2ab6:	bf00      	nop

00002ab8 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2ab8:	4912      	ldr	r1, [pc, #72]	; (2b04 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2aba:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2abc:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2ac0:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    2ac2:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    2ac6:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2aca:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    2acc:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2ad0:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    2ad4:	4f0c      	ldr	r7, [pc, #48]	; (2b08 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    2ad6:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    2ada:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    2adc:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2ade:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2ae0:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    2ae2:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2ae4:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    2ae6:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    2aea:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2aec:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2aee:	f000 fae7 	bl	30c0 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    2af2:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    2af6:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2afa:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2afe:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    2b02:	4770      	bx	lr
    ldr r1, =_kernel
    2b04:	20000e7c 	.word	0x20000e7c
    ldr v4, =_SCS_ICSR
    2b08:	e000ed04 	.word	0xe000ed04

00002b0c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2b0c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2b10:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    2b12:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    2b16:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    2b1a:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2b1c:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2b20:	2902      	cmp	r1, #2
    beq _oops
    2b22:	d0ff      	beq.n	2b24 <_oops>

00002b24 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2b24:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    2b26:	f006 fdb3 	bl	9690 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    2b2a:	bd01      	pop	{r0, pc}

00002b2c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2b2c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2b2e:	2b00      	cmp	r3, #0
    2b30:	db08      	blt.n	2b44 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2b32:	2201      	movs	r2, #1
    2b34:	f000 001f 	and.w	r0, r0, #31
    2b38:	fa02 f000 	lsl.w	r0, r2, r0
    2b3c:	095b      	lsrs	r3, r3, #5
    2b3e:	4a02      	ldr	r2, [pc, #8]	; (2b48 <arch_irq_enable+0x1c>)
    2b40:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    2b44:	4770      	bx	lr
    2b46:	bf00      	nop
    2b48:	e000e100 	.word	0xe000e100

00002b4c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    2b4c:	4b05      	ldr	r3, [pc, #20]	; (2b64 <arch_irq_is_enabled+0x18>)
    2b4e:	0942      	lsrs	r2, r0, #5
    2b50:	f000 001f 	and.w	r0, r0, #31
    2b54:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2b58:	2301      	movs	r3, #1
    2b5a:	fa03 f000 	lsl.w	r0, r3, r0
}
    2b5e:	4010      	ands	r0, r2
    2b60:	4770      	bx	lr
    2b62:	bf00      	nop
    2b64:	e000e100 	.word	0xe000e100

00002b68 <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    2b68:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    2b6a:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    2b6c:	2c07      	cmp	r4, #7
{
    2b6e:	4605      	mov	r5, r0
    2b70:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    2b72:	d90f      	bls.n	2b94 <z_arm_irq_priority_set+0x2c>
    2b74:	4a11      	ldr	r2, [pc, #68]	; (2bbc <z_arm_irq_priority_set+0x54>)
    2b76:	4912      	ldr	r1, [pc, #72]	; (2bc0 <z_arm_irq_priority_set+0x58>)
    2b78:	4812      	ldr	r0, [pc, #72]	; (2bc4 <z_arm_irq_priority_set+0x5c>)
    2b7a:	2359      	movs	r3, #89	; 0x59
    2b7c:	f006 fbcf 	bl	931e <printk>
    2b80:	4811      	ldr	r0, [pc, #68]	; (2bc8 <z_arm_irq_priority_set+0x60>)
    2b82:	4631      	mov	r1, r6
    2b84:	2307      	movs	r3, #7
    2b86:	462a      	mov	r2, r5
    2b88:	f006 fbc9 	bl	931e <printk>
    2b8c:	480b      	ldr	r0, [pc, #44]	; (2bbc <z_arm_irq_priority_set+0x54>)
    2b8e:	2159      	movs	r1, #89	; 0x59
    2b90:	f006 fac2 	bl	9118 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2b94:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2b96:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2b98:	bfac      	ite	ge
    2b9a:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2b9e:	4b0b      	ldrlt	r3, [pc, #44]	; (2bcc <z_arm_irq_priority_set+0x64>)
    2ba0:	ea4f 1444 	mov.w	r4, r4, lsl #5
    2ba4:	bfb8      	it	lt
    2ba6:	f005 050f 	andlt.w	r5, r5, #15
    2baa:	b2e4      	uxtb	r4, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2bac:	bfaa      	itet	ge
    2bae:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2bb2:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2bb4:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    2bb8:	bd70      	pop	{r4, r5, r6, pc}
    2bba:	bf00      	nop
    2bbc:	0000ad4a 	.word	0x0000ad4a
    2bc0:	0000ad80 	.word	0x0000ad80
    2bc4:	0000a594 	.word	0x0000a594
    2bc8:	0000ad9b 	.word	0x0000ad9b
    2bcc:	e000ed14 	.word	0xe000ed14

00002bd0 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2bd0:	4a0b      	ldr	r2, [pc, #44]	; (2c00 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    2bd2:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2bd4:	4b0b      	ldr	r3, [pc, #44]	; (2c04 <z_arm_prep_c+0x34>)
    2bd6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2bda:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2bdc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2be0:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    2be4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2be8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2bec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2bf0:	f003 f906 	bl	5e00 <z_bss_zero>
	z_data_copy();
    2bf4:	f006 f82c 	bl	8c50 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2bf8:	f000 f9f6 	bl	2fe8 <z_arm_interrupt_init>
	z_cstart();
    2bfc:	f003 f90a 	bl	5e14 <z_cstart>
    2c00:	00000000 	.word	0x00000000
    2c04:	e000ed00 	.word	0xe000ed00

00002c08 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2c08:	4a09      	ldr	r2, [pc, #36]	; (2c30 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2c0a:	490a      	ldr	r1, [pc, #40]	; (2c34 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2c0c:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2c0e:	6809      	ldr	r1, [r1, #0]
    2c10:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2c12:	4909      	ldr	r1, [pc, #36]	; (2c38 <arch_swap+0x30>)
	_current->arch.basepri = key;
    2c14:	6798      	str	r0, [r3, #120]	; 0x78
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2c16:	684b      	ldr	r3, [r1, #4]
    2c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2c1c:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    2c1e:	2300      	movs	r3, #0
    2c20:	f383 8811 	msr	BASEPRI, r3
    2c24:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2c28:	6893      	ldr	r3, [r2, #8]
}
    2c2a:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2c2c:	4770      	bx	lr
    2c2e:	bf00      	nop
    2c30:	20000e7c 	.word	0x20000e7c
    2c34:	0000a498 	.word	0x0000a498
    2c38:	e000ed00 	.word	0xe000ed00

00002c3c <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2c3c:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    2c40:	9b00      	ldr	r3, [sp, #0]
    2c42:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    2c46:	490a      	ldr	r1, [pc, #40]	; (2c70 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    2c48:	9b01      	ldr	r3, [sp, #4]
    2c4a:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    2c4e:	9b02      	ldr	r3, [sp, #8]
    2c50:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2c54:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2c58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    2c5c:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    2c60:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2c64:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2c66:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2c68:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    2c6a:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2c6c:	4770      	bx	lr
    2c6e:	bf00      	nop
    2c70:	00009343 	.word	0x00009343

00002c74 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2c74:	4a0b      	ldr	r2, [pc, #44]	; (2ca4 <z_check_thread_stack_fail+0x30>)
{
    2c76:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2c78:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    2c7a:	b190      	cbz	r0, 2ca2 <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2c7c:	f113 0f16 	cmn.w	r3, #22
    2c80:	6e80      	ldr	r0, [r0, #104]	; 0x68
    2c82:	d005      	beq.n	2c90 <z_check_thread_stack_fail+0x1c>
    2c84:	f1a0 0220 	sub.w	r2, r0, #32
    2c88:	429a      	cmp	r2, r3
    2c8a:	d806      	bhi.n	2c9a <z_check_thread_stack_fail+0x26>
    2c8c:	4283      	cmp	r3, r0
    2c8e:	d204      	bcs.n	2c9a <z_check_thread_stack_fail+0x26>
    2c90:	4281      	cmp	r1, r0
    2c92:	bf2c      	ite	cs
    2c94:	2100      	movcs	r1, #0
    2c96:	2101      	movcc	r1, #1
    2c98:	e000      	b.n	2c9c <z_check_thread_stack_fail+0x28>
    2c9a:	2100      	movs	r1, #0
    2c9c:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    2c9e:	bf08      	it	eq
    2ca0:	2000      	moveq	r0, #0
}
    2ca2:	4770      	bx	lr
    2ca4:	20000e7c 	.word	0x20000e7c

00002ca8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2ca8:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2caa:	4b09      	ldr	r3, [pc, #36]	; (2cd0 <arch_switch_to_main_thread+0x28>)
    2cac:	6098      	str	r0, [r3, #8]
{
    2cae:	460d      	mov	r5, r1
    2cb0:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    2cb2:	f000 fa05 	bl	30c0 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    2cb6:	4620      	mov	r0, r4
    2cb8:	f385 8809 	msr	PSP, r5
    2cbc:	2100      	movs	r1, #0
    2cbe:	b663      	cpsie	if
    2cc0:	f381 8811 	msr	BASEPRI, r1
    2cc4:	f3bf 8f6f 	isb	sy
    2cc8:	2200      	movs	r2, #0
    2cca:	2300      	movs	r3, #0
    2ccc:	f006 fb39 	bl	9342 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2cd0:	20000e7c 	.word	0x20000e7c

00002cd4 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2cd4:	4b04      	ldr	r3, [pc, #16]	; (2ce8 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    2cd6:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2cd8:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    2cda:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2cdc:	d003      	beq.n	2ce6 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    2cde:	4903      	ldr	r1, [pc, #12]	; (2cec <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2ce0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2ce4:	600a      	str	r2, [r1, #0]

00002ce6 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    2ce6:	4770      	bx	lr
	ldr r3, =_kernel
    2ce8:	20000e7c 	.word	0x20000e7c
	ldr r1, =_SCS_ICSR
    2cec:	e000ed04 	.word	0xe000ed04

00002cf0 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2cf0:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2cf4:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2cf8:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    2cfa:	4672      	mov	r2, lr
	bl z_arm_fault
    2cfc:	f000 f8ae 	bl	2e5c <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2d00:	bd01      	pop	{r0, pc}
    2d02:	bf00      	nop

00002d04 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    2d04:	2000      	movs	r0, #0
    msr CONTROL, r0
    2d06:	f380 8814 	msr	CONTROL, r0
    isb
    2d0a:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    2d0e:	f007 f97b 	bl	a008 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    2d12:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    2d14:	490d      	ldr	r1, [pc, #52]	; (2d4c <__start+0x48>)
    str r0, [r1]
    2d16:	6008      	str	r0, [r1, #0]
    dsb
    2d18:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2d1c:	480c      	ldr	r0, [pc, #48]	; (2d50 <__start+0x4c>)
    msr msp, r0
    2d1e:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    2d22:	f000 f97d 	bl	3020 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2d26:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2d28:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    2d2c:	4809      	ldr	r0, [pc, #36]	; (2d54 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    2d2e:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    2d32:	1840      	adds	r0, r0, r1
    msr PSP, r0
    2d34:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    2d38:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    2d3c:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    2d3e:	4308      	orrs	r0, r1
    msr CONTROL, r0
    2d40:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    2d44:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    2d48:	f7ff ff42 	bl	2bd0 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    2d4c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2d50:	20003040 	.word	0x20003040
    ldr r0, =z_interrupt_stacks
    2d54:	200031c0 	.word	0x200031c0

00002d58 <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2d58:	4b23      	ldr	r3, [pc, #140]	; (2de8 <mem_manage_fault+0x90>)
{
    2d5a:	b570      	push	{r4, r5, r6, lr}
    2d5c:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2d5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    2d60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2d62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    2d64:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2d66:	0790      	lsls	r0, r2, #30
    2d68:	d51a      	bpl.n	2da0 <mem_manage_fault+0x48>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    2d6a:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    2d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2d6e:	0612      	lsls	r2, r2, #24
    2d70:	d516      	bpl.n	2da0 <mem_manage_fault+0x48>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    2d72:	b119      	cbz	r1, 2d7c <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2d76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    2d7a:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    2d7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    2d7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2d80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2d82:	06d6      	lsls	r6, r2, #27
    2d84:	d40f      	bmi.n	2da6 <mem_manage_fault+0x4e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    2d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2d88:	0799      	lsls	r1, r3, #30
    2d8a:	d40c      	bmi.n	2da6 <mem_manage_fault+0x4e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2d8c:	2400      	movs	r4, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    2d8e:	4a16      	ldr	r2, [pc, #88]	; (2de8 <mem_manage_fault+0x90>)
    2d90:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2d92:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    2d96:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    2d98:	2300      	movs	r3, #0
    2d9a:	702b      	strb	r3, [r5, #0]

	return reason;
}
    2d9c:	4620      	mov	r0, r4
    2d9e:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    2da0:	f06f 0015 	mvn.w	r0, #21
    2da4:	e7ea      	b.n	2d7c <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    2da6:	4e10      	ldr	r6, [pc, #64]	; (2de8 <mem_manage_fault+0x90>)
    2da8:	6873      	ldr	r3, [r6, #4]
    2daa:	051a      	lsls	r2, r3, #20
    2dac:	d5ee      	bpl.n	2d8c <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    2dae:	4621      	mov	r1, r4
    2db0:	f7ff ff60 	bl	2c74 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    2db4:	4604      	mov	r4, r0
    2db6:	b118      	cbz	r0, 2dc0 <mem_manage_fault+0x68>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    2db8:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    2dbc:	2402      	movs	r4, #2
    2dbe:	e7e6      	b.n	2d8e <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    2dc0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2dc2:	06db      	lsls	r3, r3, #27
    2dc4:	d5e2      	bpl.n	2d8c <mem_manage_fault+0x34>
    2dc6:	4a09      	ldr	r2, [pc, #36]	; (2dec <mem_manage_fault+0x94>)
    2dc8:	4909      	ldr	r1, [pc, #36]	; (2df0 <mem_manage_fault+0x98>)
    2dca:	480a      	ldr	r0, [pc, #40]	; (2df4 <mem_manage_fault+0x9c>)
    2dcc:	f240 1349 	movw	r3, #329	; 0x149
    2dd0:	f006 faa5 	bl	931e <printk>
    2dd4:	4808      	ldr	r0, [pc, #32]	; (2df8 <mem_manage_fault+0xa0>)
    2dd6:	f006 faa2 	bl	931e <printk>
    2dda:	4804      	ldr	r0, [pc, #16]	; (2dec <mem_manage_fault+0x94>)
    2ddc:	f240 1149 	movw	r1, #329	; 0x149
    2de0:	f006 f99a 	bl	9118 <assert_post_action>
    2de4:	e7d3      	b.n	2d8e <mem_manage_fault+0x36>
    2de6:	bf00      	nop
    2de8:	e000ed00 	.word	0xe000ed00
    2dec:	0000addb 	.word	0x0000addb
    2df0:	0000ae15 	.word	0x0000ae15
    2df4:	0000a594 	.word	0x0000a594
    2df8:	0000ae5f 	.word	0x0000ae5f

00002dfc <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2dfc:	4b0d      	ldr	r3, [pc, #52]	; (2e34 <bus_fault.isra.0+0x38>)
    2dfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    2e00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    2e02:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e04:	0592      	lsls	r2, r2, #22
    2e06:	d508      	bpl.n	2e1a <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2e08:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2e0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e0c:	0412      	lsls	r2, r2, #16
    2e0e:	d504      	bpl.n	2e1a <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    2e10:	b118      	cbz	r0, 2e1a <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    2e12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    2e18:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2e1a:	4b06      	ldr	r3, [pc, #24]	; (2e34 <bus_fault.isra.0+0x38>)
    2e1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    2e1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e20:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    2e22:	bf58      	it	pl
    2e24:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2e26:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    2e28:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2e2a:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    2e2e:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    2e30:	7008      	strb	r0, [r1, #0]

	return reason;
}
    2e32:	4770      	bx	lr
    2e34:	e000ed00 	.word	0xe000ed00

00002e38 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2e38:	4b07      	ldr	r3, [pc, #28]	; (2e58 <usage_fault.isra.0+0x20>)
    2e3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2e3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2e3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    2e40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    2e42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    2e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    2e46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e48:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    2e4c:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    2e50:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    2e52:	2000      	movs	r0, #0
    2e54:	4770      	bx	lr
    2e56:	bf00      	nop
    2e58:	e000ed00 	.word	0xe000ed00

00002e5c <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    2e5c:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2e5e:	4b54      	ldr	r3, [pc, #336]	; (2fb0 <z_arm_fault+0x154>)
    2e60:	685c      	ldr	r4, [r3, #4]
{
    2e62:	b08a      	sub	sp, #40	; 0x28
    2e64:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2e66:	f3c4 0408 	ubfx	r4, r4, #0, #9
    2e6a:	2600      	movs	r6, #0
    2e6c:	f386 8811 	msr	BASEPRI, r6
    2e70:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    2e74:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    2e78:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    2e7c:	d108      	bne.n	2e90 <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2e7e:	f002 030c 	and.w	r3, r2, #12
    2e82:	2b08      	cmp	r3, #8
    2e84:	d004      	beq.n	2e90 <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2e86:	0712      	lsls	r2, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    2e88:	bf5c      	itt	pl
    2e8a:	4605      	movpl	r5, r0
			*nested_exc = true;
    2e8c:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    2e8e:	b97d      	cbnz	r5, 2eb0 <z_arm_fault+0x54>
    2e90:	4a48      	ldr	r2, [pc, #288]	; (2fb4 <z_arm_fault+0x158>)
    2e92:	4949      	ldr	r1, [pc, #292]	; (2fb8 <z_arm_fault+0x15c>)
    2e94:	4849      	ldr	r0, [pc, #292]	; (2fbc <z_arm_fault+0x160>)
    2e96:	f240 33f2 	movw	r3, #1010	; 0x3f2
    2e9a:	f006 fa40 	bl	931e <printk>
    2e9e:	4848      	ldr	r0, [pc, #288]	; (2fc0 <z_arm_fault+0x164>)
    2ea0:	f006 fa3d 	bl	931e <printk>
    2ea4:	4843      	ldr	r0, [pc, #268]	; (2fb4 <z_arm_fault+0x158>)
    2ea6:	f240 31f2 	movw	r1, #1010	; 0x3f2
    2eaa:	f006 f935 	bl	9118 <assert_post_action>
    2eae:	2500      	movs	r5, #0
	*recoverable = false;
    2eb0:	2300      	movs	r3, #0
    2eb2:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    2eb6:	1ee3      	subs	r3, r4, #3
    2eb8:	2b03      	cmp	r3, #3
    2eba:	d872      	bhi.n	2fa2 <z_arm_fault+0x146>
    2ebc:	e8df f003 	tbb	[pc, r3]
    2ec0:	496d6902 	.word	0x496d6902
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    2ec4:	4b3a      	ldr	r3, [pc, #232]	; (2fb0 <z_arm_fault+0x154>)
    2ec6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    2ec8:	f014 0402 	ands.w	r4, r4, #2
    2ecc:	d169      	bne.n	2fa2 <z_arm_fault+0x146>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2ed0:	2a00      	cmp	r2, #0
    2ed2:	db18      	blt.n	2f06 <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2ed6:	005b      	lsls	r3, r3, #1
    2ed8:	d54e      	bpl.n	2f78 <z_arm_fault+0x11c>
	uint16_t fault_insn = *(ret_addr - 1);
    2eda:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    2edc:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    2ee0:	f64d 7302 	movw	r3, #57090	; 0xdf02
    2ee4:	429a      	cmp	r2, r3
    2ee6:	d00d      	beq.n	2f04 <z_arm_fault+0xa8>
		} else if (SCB_MMFSR != 0) {
    2ee8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2eec:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    2ef0:	781b      	ldrb	r3, [r3, #0]
    2ef2:	b30b      	cbz	r3, 2f38 <z_arm_fault+0xdc>
			reason = mem_manage_fault(esf, 1, recoverable);
    2ef4:	f10d 0207 	add.w	r2, sp, #7
    2ef8:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2efa:	4628      	mov	r0, r5
    2efc:	f7ff ff2c 	bl	2d58 <mem_manage_fault>
		reason = usage_fault(esf);
    2f00:	4604      	mov	r4, r0
		break;
    2f02:	e000      	b.n	2f06 <z_arm_fault+0xaa>
			reason = esf->basic.r0;
    2f04:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    2f06:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2f0a:	b99b      	cbnz	r3, 2f34 <z_arm_fault+0xd8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2f0c:	2220      	movs	r2, #32
    2f0e:	4629      	mov	r1, r5
    2f10:	a802      	add	r0, sp, #8
    2f12:	f006 fbeb 	bl	96ec <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    2f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2f18:	2e00      	cmp	r6, #0
    2f1a:	d044      	beq.n	2fa6 <z_arm_fault+0x14a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2f1c:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2f20:	b922      	cbnz	r2, 2f2c <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2f22:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    2f26:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2f2a:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2f2c:	a902      	add	r1, sp, #8
    2f2e:	4620      	mov	r0, r4
    2f30:	f006 fbac 	bl	968c <z_arm_fatal_error>
}
    2f34:	b00a      	add	sp, #40	; 0x28
    2f36:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    2f38:	4b22      	ldr	r3, [pc, #136]	; (2fc4 <z_arm_fault+0x168>)
    2f3a:	781b      	ldrb	r3, [r3, #0]
    2f3c:	b12b      	cbz	r3, 2f4a <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    2f3e:	f10d 0107 	add.w	r1, sp, #7
    2f42:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    2f44:	f7ff ff5a 	bl	2dfc <bus_fault.isra.0>
    2f48:	e7da      	b.n	2f00 <z_arm_fault+0xa4>
		} else if (SCB_UFSR != 0) {
    2f4a:	4b1f      	ldr	r3, [pc, #124]	; (2fc8 <z_arm_fault+0x16c>)
    2f4c:	881b      	ldrh	r3, [r3, #0]
    2f4e:	b29b      	uxth	r3, r3
    2f50:	b113      	cbz	r3, 2f58 <z_arm_fault+0xfc>
		reason = usage_fault(esf);
    2f52:	f7ff ff71 	bl	2e38 <usage_fault.isra.0>
    2f56:	e7d3      	b.n	2f00 <z_arm_fault+0xa4>
			__ASSERT(0,
    2f58:	491c      	ldr	r1, [pc, #112]	; (2fcc <z_arm_fault+0x170>)
    2f5a:	4a16      	ldr	r2, [pc, #88]	; (2fb4 <z_arm_fault+0x158>)
    2f5c:	4817      	ldr	r0, [pc, #92]	; (2fbc <z_arm_fault+0x160>)
    2f5e:	f240 23c3 	movw	r3, #707	; 0x2c3
    2f62:	f006 f9dc 	bl	931e <printk>
    2f66:	481a      	ldr	r0, [pc, #104]	; (2fd0 <z_arm_fault+0x174>)
    2f68:	f006 f9d9 	bl	931e <printk>
    2f6c:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    2f70:	4810      	ldr	r0, [pc, #64]	; (2fb4 <z_arm_fault+0x158>)
    2f72:	f006 f8d1 	bl	9118 <assert_post_action>
    2f76:	e7c6      	b.n	2f06 <z_arm_fault+0xaa>
    2f78:	4914      	ldr	r1, [pc, #80]	; (2fcc <z_arm_fault+0x170>)
    2f7a:	4a0e      	ldr	r2, [pc, #56]	; (2fb4 <z_arm_fault+0x158>)
    2f7c:	480f      	ldr	r0, [pc, #60]	; (2fbc <z_arm_fault+0x160>)
    2f7e:	f240 23c7 	movw	r3, #711	; 0x2c7
    2f82:	f006 f9cc 	bl	931e <printk>
    2f86:	4813      	ldr	r0, [pc, #76]	; (2fd4 <z_arm_fault+0x178>)
    2f88:	f006 f9c9 	bl	931e <printk>
    2f8c:	f240 21c7 	movw	r1, #711	; 0x2c7
    2f90:	e7ee      	b.n	2f70 <z_arm_fault+0x114>
		reason = mem_manage_fault(esf, 0, recoverable);
    2f92:	f10d 0207 	add.w	r2, sp, #7
    2f96:	2100      	movs	r1, #0
    2f98:	e7af      	b.n	2efa <z_arm_fault+0x9e>
		reason = bus_fault(esf, 0, recoverable);
    2f9a:	f10d 0107 	add.w	r1, sp, #7
    2f9e:	2000      	movs	r0, #0
    2fa0:	e7d0      	b.n	2f44 <z_arm_fault+0xe8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2fa2:	2400      	movs	r4, #0
    2fa4:	e7af      	b.n	2f06 <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2fa6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2faa:	f023 0301 	bic.w	r3, r3, #1
    2fae:	e7bc      	b.n	2f2a <z_arm_fault+0xce>
    2fb0:	e000ed00 	.word	0xe000ed00
    2fb4:	0000addb 	.word	0x0000addb
    2fb8:	0000ae82 	.word	0x0000ae82
    2fbc:	0000a594 	.word	0x0000a594
    2fc0:	0000ae95 	.word	0x0000ae95
    2fc4:	e000ed29 	.word	0xe000ed29
    2fc8:	e000ed2a 	.word	0xe000ed2a
    2fcc:	0000b36e 	.word	0x0000b36e
    2fd0:	0000aed3 	.word	0x0000aed3
    2fd4:	0000aef7 	.word	0x0000aef7

00002fd8 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2fd8:	4a02      	ldr	r2, [pc, #8]	; (2fe4 <z_arm_fault_init+0xc>)
    2fda:	6953      	ldr	r3, [r2, #20]
    2fdc:	f043 0310 	orr.w	r3, r3, #16
    2fe0:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    2fe2:	4770      	bx	lr
    2fe4:	e000ed00 	.word	0xe000ed00

00002fe8 <z_arm_interrupt_init>:
    2fe8:	4804      	ldr	r0, [pc, #16]	; (2ffc <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    2fea:	2300      	movs	r3, #0
    2fec:	2120      	movs	r1, #32
    2fee:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    2ff0:	3301      	adds	r3, #1
    2ff2:	2b30      	cmp	r3, #48	; 0x30
    2ff4:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    2ff8:	d1f9      	bne.n	2fee <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    2ffa:	4770      	bx	lr
    2ffc:	e000e100 	.word	0xe000e100

00003000 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    3000:	4a06      	ldr	r2, [pc, #24]	; (301c <z_arm_clear_arm_mpu_config+0x1c>)
    3002:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    3004:	2300      	movs	r3, #0
	int num_regions =
    3006:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    300a:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    300c:	428b      	cmp	r3, r1
    300e:	d100      	bne.n	3012 <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    3010:	4770      	bx	lr
  MPU->RNR = rnr;
    3012:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    3014:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    3016:	3301      	adds	r3, #1
    3018:	e7f8      	b.n	300c <z_arm_clear_arm_mpu_config+0xc>
    301a:	bf00      	nop
    301c:	e000ed90 	.word	0xe000ed90

00003020 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    3020:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    3022:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    3024:	2300      	movs	r3, #0
    3026:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    302a:	f7ff ffe9 	bl	3000 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    302e:	4b14      	ldr	r3, [pc, #80]	; (3080 <z_arm_init_arch_hw_at_boot+0x60>)
    3030:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3034:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    3038:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    303c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    3040:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    3044:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    3048:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    304c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    3050:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    3054:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3058:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    305c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    3060:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    3064:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    3068:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    306c:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    3070:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    3074:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    3076:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    307a:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    307e:	bd08      	pop	{r3, pc}
    3080:	e000e100 	.word	0xe000e100

00003084 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    3084:	4b06      	ldr	r3, [pc, #24]	; (30a0 <z_impl_k_thread_abort+0x1c>)
    3086:	689b      	ldr	r3, [r3, #8]
    3088:	4283      	cmp	r3, r0
    308a:	d107      	bne.n	309c <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    308c:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    3090:	b123      	cbz	r3, 309c <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3092:	4a04      	ldr	r2, [pc, #16]	; (30a4 <z_impl_k_thread_abort+0x20>)
    3094:	6853      	ldr	r3, [r2, #4]
    3096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    309a:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    309c:	f004 bbe2 	b.w	7864 <z_thread_abort>
    30a0:	20000e7c 	.word	0x20000e7c
    30a4:	e000ed00 	.word	0xe000ed00

000030a8 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    30a8:	4b02      	ldr	r3, [pc, #8]	; (30b4 <z_arm_configure_static_mpu_regions+0xc>)
    30aa:	4a03      	ldr	r2, [pc, #12]	; (30b8 <z_arm_configure_static_mpu_regions+0x10>)
    30ac:	4803      	ldr	r0, [pc, #12]	; (30bc <z_arm_configure_static_mpu_regions+0x14>)
    30ae:	2101      	movs	r1, #1
    30b0:	f000 b868 	b.w	3184 <arm_core_mpu_configure_static_mpu_regions>
    30b4:	20040000 	.word	0x20040000
    30b8:	20000000 	.word	0x20000000
    30bc:	0000a314 	.word	0x0000a314

000030c0 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    30c0:	6e82      	ldr	r2, [r0, #104]	; 0x68
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    30c2:	4b05      	ldr	r3, [pc, #20]	; (30d8 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    30c4:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    30c6:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    30c8:	4a04      	ldr	r2, [pc, #16]	; (30dc <z_arm_configure_dynamic_mpu_regions+0x1c>)
    30ca:	2120      	movs	r1, #32
    30cc:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    30d0:	4618      	mov	r0, r3
    30d2:	2101      	movs	r1, #1
    30d4:	f000 b87e 	b.w	31d4 <arm_core_mpu_configure_dynamic_mpu_regions>
    30d8:	20000db4 	.word	0x20000db4
    30dc:	150b0000 	.word	0x150b0000

000030e0 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    30e0:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    30e2:	4f1e      	ldr	r7, [pc, #120]	; (315c <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    30e4:	2600      	movs	r6, #0
    30e6:	428e      	cmp	r6, r1
    30e8:	db01      	blt.n	30ee <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    30ea:	4610      	mov	r0, r2
    30ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    30ee:	6844      	ldr	r4, [r0, #4]
    30f0:	b384      	cbz	r4, 3154 <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    30f2:	b153      	cbz	r3, 310a <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    30f4:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    30f8:	ea14 0f0c 	tst.w	r4, ip
    30fc:	d118      	bne.n	3130 <mpu_configure_regions+0x50>
		&&
    30fe:	2c1f      	cmp	r4, #31
    3100:	d916      	bls.n	3130 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    3102:	6805      	ldr	r5, [r0, #0]
		&&
    3104:	ea1c 0f05 	tst.w	ip, r5
    3108:	d112      	bne.n	3130 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    310a:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    310c:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    310e:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    3112:	b2d2      	uxtb	r2, r2
    3114:	d90f      	bls.n	3136 <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    3116:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    311a:	d80e      	bhi.n	313a <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    311c:	3c01      	subs	r4, #1
    311e:	fab4 f484 	clz	r4, r4
    3122:	f1c4 041f 	rsb	r4, r4, #31
    3126:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    3128:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    312a:	ea4c 0404 	orr.w	r4, ip, r4
    312e:	d906      	bls.n	313e <mpu_configure_regions+0x5e>
			return -EINVAL;
    3130:	f06f 0215 	mvn.w	r2, #21
    3134:	e7d9      	b.n	30ea <mpu_configure_regions+0xa>
		return REGION_32B;
    3136:	2408      	movs	r4, #8
    3138:	e7f6      	b.n	3128 <mpu_configure_regions+0x48>
		return REGION_4G;
    313a:	243e      	movs	r4, #62	; 0x3e
    313c:	e7f4      	b.n	3128 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    313e:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    3142:	4315      	orrs	r5, r2
    3144:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3148:	f044 0401 	orr.w	r4, r4, #1
    314c:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    314e:	60fd      	str	r5, [r7, #12]
		reg_index++;
    3150:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    3152:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    3154:	3601      	adds	r6, #1
    3156:	300c      	adds	r0, #12
    3158:	e7c5      	b.n	30e6 <mpu_configure_regions+0x6>
    315a:	bf00      	nop
    315c:	e000ed90 	.word	0xe000ed90

00003160 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    3160:	4b03      	ldr	r3, [pc, #12]	; (3170 <arm_core_mpu_enable+0x10>)
    3162:	2205      	movs	r2, #5
    3164:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    3166:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    316a:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    316e:	4770      	bx	lr
    3170:	e000ed90 	.word	0xe000ed90

00003174 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    3174:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    3178:	4b01      	ldr	r3, [pc, #4]	; (3180 <arm_core_mpu_disable+0xc>)
    317a:	2200      	movs	r2, #0
    317c:	605a      	str	r2, [r3, #4]
}
    317e:	4770      	bx	lr
    3180:	e000ed90 	.word	0xe000ed90

00003184 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    3184:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    3186:	4d0e      	ldr	r5, [pc, #56]	; (31c0 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    3188:	2301      	movs	r3, #1
    318a:	782a      	ldrb	r2, [r5, #0]
    318c:	460c      	mov	r4, r1
    318e:	f7ff ffa7 	bl	30e0 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    3192:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    3194:	3016      	adds	r0, #22
    3196:	d111      	bne.n	31bc <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    3198:	f240 1311 	movw	r3, #273	; 0x111
    319c:	4a09      	ldr	r2, [pc, #36]	; (31c4 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    319e:	490a      	ldr	r1, [pc, #40]	; (31c8 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    31a0:	480a      	ldr	r0, [pc, #40]	; (31cc <arm_core_mpu_configure_static_mpu_regions+0x48>)
    31a2:	f006 f8bc 	bl	931e <printk>
    31a6:	4621      	mov	r1, r4
    31a8:	4809      	ldr	r0, [pc, #36]	; (31d0 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    31aa:	f006 f8b8 	bl	931e <printk>
			regions_num);
	}
}
    31ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    31b2:	4804      	ldr	r0, [pc, #16]	; (31c4 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    31b4:	f240 1111 	movw	r1, #273	; 0x111
    31b8:	f005 bfae 	b.w	9118 <assert_post_action>
}
    31bc:	bd38      	pop	{r3, r4, r5, pc}
    31be:	bf00      	nop
    31c0:	2000116e 	.word	0x2000116e
    31c4:	0000af27 	.word	0x0000af27
    31c8:	0000b36e 	.word	0x0000b36e
    31cc:	0000a594 	.word	0x0000a594
    31d0:	0000af5e 	.word	0x0000af5e

000031d4 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    31d4:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    31d6:	4a12      	ldr	r2, [pc, #72]	; (3220 <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    31d8:	2300      	movs	r3, #0
    31da:	7812      	ldrb	r2, [r2, #0]
    31dc:	460c      	mov	r4, r1
    31de:	f7ff ff7f 	bl	30e0 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    31e2:	f110 0f16 	cmn.w	r0, #22
    31e6:	d008      	beq.n	31fa <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
  MPU->RNR = rnr;
    31e8:	4b0e      	ldr	r3, [pc, #56]	; (3224 <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
  MPU->RASR = 0U;
    31ea:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    31ec:	2807      	cmp	r0, #7
    31ee:	dd00      	ble.n	31f2 <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    31f0:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    31f2:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    31f4:	611a      	str	r2, [r3, #16]
    31f6:	3001      	adds	r0, #1
    31f8:	e7f8      	b.n	31ec <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    31fa:	4a0b      	ldr	r2, [pc, #44]	; (3228 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    31fc:	490b      	ldr	r1, [pc, #44]	; (322c <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    31fe:	480c      	ldr	r0, [pc, #48]	; (3230 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    3200:	f44f 7398 	mov.w	r3, #304	; 0x130
    3204:	f006 f88b 	bl	931e <printk>
    3208:	4621      	mov	r1, r4
    320a:	480a      	ldr	r0, [pc, #40]	; (3234 <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    320c:	f006 f887 	bl	931e <printk>
}
    3210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    3214:	4804      	ldr	r0, [pc, #16]	; (3228 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    3216:	f44f 7198 	mov.w	r1, #304	; 0x130
    321a:	f005 bf7d 	b.w	9118 <assert_post_action>
    321e:	bf00      	nop
    3220:	2000116e 	.word	0x2000116e
    3224:	e000ed90 	.word	0xe000ed90
    3228:	0000af27 	.word	0x0000af27
    322c:	0000b36e 	.word	0x0000b36e
    3230:	0000a594 	.word	0x0000a594
    3234:	0000af8a 	.word	0x0000af8a

00003238 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    3238:	4925      	ldr	r1, [pc, #148]	; (32d0 <z_arm_mpu_init+0x98>)
{
    323a:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    323c:	680c      	ldr	r4, [r1, #0]
    323e:	2c08      	cmp	r4, #8
    3240:	d913      	bls.n	326a <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    3242:	f44f 73a4 	mov.w	r3, #328	; 0x148
    3246:	4a23      	ldr	r2, [pc, #140]	; (32d4 <z_arm_mpu_init+0x9c>)
    3248:	4923      	ldr	r1, [pc, #140]	; (32d8 <z_arm_mpu_init+0xa0>)
    324a:	4824      	ldr	r0, [pc, #144]	; (32dc <z_arm_mpu_init+0xa4>)
    324c:	f006 f867 	bl	931e <printk>
    3250:	4823      	ldr	r0, [pc, #140]	; (32e0 <z_arm_mpu_init+0xa8>)
    3252:	2208      	movs	r2, #8
    3254:	4621      	mov	r1, r4
    3256:	f006 f862 	bl	931e <printk>
    325a:	481e      	ldr	r0, [pc, #120]	; (32d4 <z_arm_mpu_init+0x9c>)
    325c:	f44f 71a4 	mov.w	r1, #328	; 0x148
    3260:	f005 ff5a 	bl	9118 <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    3264:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    3268:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    326a:	f7ff ff83 	bl	3174 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    326e:	6848      	ldr	r0, [r1, #4]
    3270:	491c      	ldr	r1, [pc, #112]	; (32e4 <z_arm_mpu_init+0xac>)
    3272:	2200      	movs	r2, #0
    3274:	4294      	cmp	r4, r2
    3276:	f100 000c 	add.w	r0, r0, #12
    327a:	d119      	bne.n	32b0 <z_arm_mpu_init+0x78>
	static_regions_num = mpu_config.num_regions;
    327c:	4b1a      	ldr	r3, [pc, #104]	; (32e8 <z_arm_mpu_init+0xb0>)
    327e:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    3280:	f7ff ff6e 	bl	3160 <arm_core_mpu_enable>
	__ASSERT(
    3284:	680b      	ldr	r3, [r1, #0]
    3286:	f3c3 2307 	ubfx	r3, r3, #8, #8
    328a:	2b08      	cmp	r3, #8
    328c:	d00e      	beq.n	32ac <z_arm_mpu_init+0x74>
    328e:	4917      	ldr	r1, [pc, #92]	; (32ec <z_arm_mpu_init+0xb4>)
    3290:	4a10      	ldr	r2, [pc, #64]	; (32d4 <z_arm_mpu_init+0x9c>)
    3292:	4812      	ldr	r0, [pc, #72]	; (32dc <z_arm_mpu_init+0xa4>)
    3294:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    3298:	f006 f841 	bl	931e <printk>
    329c:	4814      	ldr	r0, [pc, #80]	; (32f0 <z_arm_mpu_init+0xb8>)
    329e:	f006 f83e 	bl	931e <printk>
    32a2:	480c      	ldr	r0, [pc, #48]	; (32d4 <z_arm_mpu_init+0x9c>)
    32a4:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    32a8:	f005 ff36 	bl	9118 <assert_post_action>
	return 0;
    32ac:	2000      	movs	r0, #0
    32ae:	e7db      	b.n	3268 <z_arm_mpu_init+0x30>
    32b0:	608a      	str	r2, [r1, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    32b2:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    32b6:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    32ba:	4313      	orrs	r3, r2
    32bc:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    32c0:	60cb      	str	r3, [r1, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    32c2:	f850 3c04 	ldr.w	r3, [r0, #-4]
    32c6:	f043 0301 	orr.w	r3, r3, #1
    32ca:	610b      	str	r3, [r1, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    32cc:	3201      	adds	r2, #1
    32ce:	e7d1      	b.n	3274 <z_arm_mpu_init+0x3c>
    32d0:	0000a320 	.word	0x0000a320
    32d4:	0000af27 	.word	0x0000af27
    32d8:	0000b36e 	.word	0x0000b36e
    32dc:	0000a594 	.word	0x0000a594
    32e0:	0000afb7 	.word	0x0000afb7
    32e4:	e000ed90 	.word	0xe000ed90
    32e8:	2000116e 	.word	0x2000116e
    32ec:	0000afeb 	.word	0x0000afeb
    32f0:	0000b03b 	.word	0x0000b03b

000032f4 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    32f4:	4b01      	ldr	r3, [pc, #4]	; (32fc <__stdout_hook_install+0x8>)
    32f6:	6018      	str	r0, [r3, #0]
}
    32f8:	4770      	bx	lr
    32fa:	bf00      	nop
    32fc:	200000d4 	.word	0x200000d4

00003300 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    3300:	f04f 0320 	mov.w	r3, #32
    3304:	f3ef 8111 	mrs	r1, BASEPRI
    3308:	f383 8812 	msr	BASEPRI_MAX, r3
    330c:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    3310:	4a0f      	ldr	r2, [pc, #60]	; (3350 <nordicsemi_nrf52_init+0x50>)
    3312:	2301      	movs	r3, #1
    3314:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    3318:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    331c:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3320:	4a0c      	ldr	r2, [pc, #48]	; (3354 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    3322:	6812      	ldr	r2, [r2, #0]
    3324:	2a08      	cmp	r2, #8
    3326:	d108      	bne.n	333a <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3328:	4a0b      	ldr	r2, [pc, #44]	; (3358 <nordicsemi_nrf52_init+0x58>)
    332a:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    332c:	2a05      	cmp	r2, #5
    332e:	d804      	bhi.n	333a <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    3330:	480a      	ldr	r0, [pc, #40]	; (335c <nordicsemi_nrf52_init+0x5c>)
    3332:	5c82      	ldrb	r2, [r0, r2]
    3334:	b10a      	cbz	r2, 333a <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    3336:	4a0a      	ldr	r2, [pc, #40]	; (3360 <nordicsemi_nrf52_init+0x60>)
    3338:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    333a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    333e:	2201      	movs	r2, #1
    3340:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    3344:	f381 8811 	msr	BASEPRI, r1
    3348:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    334c:	2000      	movs	r0, #0
    334e:	4770      	bx	lr
    3350:	4001e000 	.word	0x4001e000
    3354:	10000130 	.word	0x10000130
    3358:	10000134 	.word	0x10000134
    335c:	0000b06b 	.word	0x0000b06b
    3360:	40000638 	.word	0x40000638

00003364 <sys_arch_reboot>:
    *p_gpregret = val;
    3364:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3368:	b2c0      	uxtb	r0, r0
    336a:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    336e:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3372:	4905      	ldr	r1, [pc, #20]	; (3388 <sys_arch_reboot+0x24>)
    3374:	4b05      	ldr	r3, [pc, #20]	; (338c <sys_arch_reboot+0x28>)
    3376:	68ca      	ldr	r2, [r1, #12]
    3378:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    337c:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    337e:	60cb      	str	r3, [r1, #12]
    3380:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    3384:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    3386:	e7fd      	b.n	3384 <sys_arch_reboot+0x20>
    3388:	e000ed00 	.word	0xe000ed00
    338c:	05fa0004 	.word	0x05fa0004

00003390 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    3390:	b120      	cbz	r0, 339c <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    3392:	4b03      	ldr	r3, [pc, #12]	; (33a0 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    3394:	0180      	lsls	r0, r0, #6
    3396:	f043 0301 	orr.w	r3, r3, #1
    339a:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    339c:	4770      	bx	lr
    339e:	bf00      	nop
    33a0:	0000a2e0 	.word	0x0000a2e0

000033a4 <adc_context_start_sampling.isra.0>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    33a4:	4a05      	ldr	r2, [pc, #20]	; (33bc <adc_context_start_sampling.isra.0+0x18>)
    33a6:	2301      	movs	r3, #1
    33a8:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    33ac:	b108      	cbz	r0, 33b2 <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    33ae:	60d3      	str	r3, [r2, #12]
}
    33b0:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    33b2:	6013      	str	r3, [r2, #0]
    33b4:	4a02      	ldr	r2, [pc, #8]	; (33c0 <adc_context_start_sampling.isra.0+0x1c>)
    33b6:	6013      	str	r3, [r2, #0]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    33b8:	4770      	bx	lr
    33ba:	bf00      	nop
    33bc:	40007000 	.word	0x40007000
    33c0:	40007004 	.word	0x40007004

000033c4 <adc_nrfx_channel_setup>:
	uint8_t channel_id = channel_cfg->channel_id;
    33c4:	7908      	ldrb	r0, [r1, #4]
{
    33c6:	b570      	push	{r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
    33c8:	f000 041f 	and.w	r4, r0, #31
	if (channel_id >= SAADC_CH_NUM) {
    33cc:	2c07      	cmp	r4, #7
    33ce:	d81f      	bhi.n	3410 <adc_nrfx_channel_setup+0x4c>
	switch (channel_cfg->gain) {
    33d0:	780b      	ldrb	r3, [r1, #0]
    33d2:	2b09      	cmp	r3, #9
    33d4:	d81c      	bhi.n	3410 <adc_nrfx_channel_setup+0x4c>
    33d6:	e8df f003 	tbb	[pc, r3]
    33da:	0606      	.short	0x0606
    33dc:	1b060606 	.word	0x1b060606
    33e0:	201b1e05 	.word	0x201b1e05
		config.gain = NRF_SAADC_GAIN1;
    33e4:	2305      	movs	r3, #5
	switch (channel_cfg->reference) {
    33e6:	784a      	ldrb	r2, [r1, #1]
    33e8:	2a03      	cmp	r2, #3
    33ea:	d018      	beq.n	341e <adc_nrfx_channel_setup+0x5a>
    33ec:	2a04      	cmp	r2, #4
    33ee:	d10f      	bne.n	3410 <adc_nrfx_channel_setup+0x4c>
    33f0:	2500      	movs	r5, #0
	switch (channel_cfg->acquisition_time) {
    33f2:	884a      	ldrh	r2, [r1, #2]
    33f4:	f244 060a 	movw	r6, #16394	; 0x400a
    33f8:	42b2      	cmp	r2, r6
    33fa:	d044      	beq.n	3486 <adc_nrfx_channel_setup+0xc2>
    33fc:	d811      	bhi.n	3422 <adc_nrfx_channel_setup+0x5e>
    33fe:	f244 0603 	movw	r6, #16387	; 0x4003
    3402:	42b2      	cmp	r2, r6
    3404:	d03b      	beq.n	347e <adc_nrfx_channel_setup+0xba>
    3406:	f244 0605 	movw	r6, #16389	; 0x4005
    340a:	42b2      	cmp	r2, r6
    340c:	d039      	beq.n	3482 <adc_nrfx_channel_setup+0xbe>
    340e:	b3d2      	cbz	r2, 3486 <adc_nrfx_channel_setup+0xc2>
    3410:	f06f 0015 	mvn.w	r0, #21
    3414:	e032      	b.n	347c <adc_nrfx_channel_setup+0xb8>
		config.gain = NRF_SAADC_GAIN2;
    3416:	2306      	movs	r3, #6
		break;
    3418:	e7e5      	b.n	33e6 <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    341a:	2307      	movs	r3, #7
		break;
    341c:	e7e3      	b.n	33e6 <adc_nrfx_channel_setup+0x22>
		config.reference = NRF_SAADC_REFERENCE_VDD4;
    341e:	2501      	movs	r5, #1
    3420:	e7e7      	b.n	33f2 <adc_nrfx_channel_setup+0x2e>
	switch (channel_cfg->acquisition_time) {
    3422:	f244 0614 	movw	r6, #16404	; 0x4014
    3426:	42b2      	cmp	r2, r6
    3428:	d02f      	beq.n	348a <adc_nrfx_channel_setup+0xc6>
    342a:	f244 0628 	movw	r6, #16424	; 0x4028
    342e:	42b2      	cmp	r2, r6
    3430:	d02d      	beq.n	348e <adc_nrfx_channel_setup+0xca>
    3432:	f244 060f 	movw	r6, #16399	; 0x400f
    3436:	42b2      	cmp	r2, r6
    3438:	d1ea      	bne.n	3410 <adc_nrfx_channel_setup+0x4c>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    343a:	2203      	movs	r2, #3
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    343c:	f3c0 1040 	ubfx	r0, r0, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    3440:	021b      	lsls	r3, r3, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    3442:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    3446:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    344a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    p_reg->CH[channel].CONFIG =
    344e:	0122      	lsls	r2, r4, #4
    3450:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3454:	f502 42e0 	add.w	r2, r2, #28672	; 0x7000
    p_reg->CH[channel].PSELP = pselp;
    3458:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
    345a:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    345e:	0123      	lsls	r3, r4, #4
    3460:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3464:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    3468:	798a      	ldrb	r2, [r1, #6]
    346a:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    346e:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    3472:	4b08      	ldr	r3, [pc, #32]	; (3494 <adc_nrfx_channel_setup+0xd0>)
    3474:	441c      	add	r4, r3
    3476:	794b      	ldrb	r3, [r1, #5]
    3478:	f884 30a8 	strb.w	r3, [r4, #168]	; 0xa8
}
    347c:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    347e:	2200      	movs	r2, #0
    3480:	e7dc      	b.n	343c <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_5US;
    3482:	2201      	movs	r2, #1
    3484:	e7da      	b.n	343c <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    3486:	2202      	movs	r2, #2
    3488:	e7d8      	b.n	343c <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    348a:	2204      	movs	r2, #4
    348c:	e7d6      	b.n	343c <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    348e:	2205      	movs	r2, #5
    3490:	e7d4      	b.n	343c <adc_nrfx_channel_setup+0x78>
    3492:	bf00      	nop
    3494:	20000000 	.word	0x20000000

00003498 <start_read.isra.0>:
	}

	return 0;
}

static int start_read(const struct device *dev,
    3498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    349a:	4605      	mov	r5, r0
		      const struct adc_sequence *sequence)
{
	int error;
	uint32_t selected_channels = sequence->channels;
    349c:	6840      	ldr	r0, [r0, #4]
	uint8_t channel_id;

	/* Signal an error if channel selection is invalid (no channels or
	 * a non-existing one is selected).
	 */
	if (!selected_channels ||
    349e:	b910      	cbnz	r0, 34a6 <start_read.isra.0+0xe>
				channel_id,
				NRF_SAADC_INPUT_DISABLED);
		}
	} while (++channel_id < SAADC_CH_NUM);

	error = set_resolution(sequence);
    34a0:	f06f 0015 	mvn.w	r0, #21
    34a4:	e09c      	b.n	35e0 <start_read.isra.0+0x148>
	if (!selected_channels ||
    34a6:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
    34aa:	d1f9      	bne.n	34a0 <start_read.isra.0+0x8>
    p_reg->CH[channel].PSELP = pselp;
    34ac:	4c57      	ldr	r4, [pc, #348]	; (360c <start_read.isra.0+0x174>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    34ae:	4f58      	ldr	r7, [pc, #352]	; (3610 <start_read.isra.0+0x178>)
	active_channels = 0U;
    34b0:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    34b2:	fa20 f302 	lsr.w	r3, r0, r2
    34b6:	f013 0301 	ands.w	r3, r3, #1
    34ba:	d033      	beq.n	3524 <start_read.isra.0+0x8c>
			if (m_data.positive_inputs[channel_id] == 0U) {
    34bc:	18bb      	adds	r3, r7, r2
    34be:	f893 c0a8 	ldrb.w	ip, [r3, #168]	; 0xa8
    34c2:	f1bc 0f00 	cmp.w	ip, #0
    34c6:	d0eb      	beq.n	34a0 <start_read.isra.0+0x8>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    34c8:	eb04 1e02 	add.w	lr, r4, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    34cc:	7c6e      	ldrb	r6, [r5, #17]
    34ce:	f8de 3518 	ldr.w	r3, [lr, #1304]	; 0x518
    34d2:	3e00      	subs	r6, #0
    34d4:	bf18      	it	ne
    34d6:	2601      	movne	r6, #1
    34d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    34dc:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
    34e0:	f8ce 3518 	str.w	r3, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    34e4:	f102 0351 	add.w	r3, r2, #81	; 0x51
    34e8:	011b      	lsls	r3, r3, #4
			++active_channels;
    34ea:	3101      	adds	r1, #1
    34ec:	f844 c003 	str.w	ip, [r4, r3]
    34f0:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    34f2:	3201      	adds	r2, #1
    34f4:	2a08      	cmp	r2, #8
    34f6:	d1dc      	bne.n	34b2 <start_read.isra.0+0x1a>
	switch (sequence->resolution) {
    34f8:	7c2b      	ldrb	r3, [r5, #16]
    34fa:	3b08      	subs	r3, #8
    34fc:	2b06      	cmp	r3, #6
    34fe:	d8cf      	bhi.n	34a0 <start_read.isra.0+0x8>
    3500:	a201      	add	r2, pc, #4	; (adr r2, 3508 <start_read.isra.0+0x70>)
    3502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3506:	bf00      	nop
    3508:	000035ed 	.word	0x000035ed
    350c:	000034a1 	.word	0x000034a1
    3510:	0000352f 	.word	0x0000352f
    3514:	000034a1 	.word	0x000034a1
    3518:	000035e5 	.word	0x000035e5
    351c:	000034a1 	.word	0x000034a1
    3520:	000035e9 	.word	0x000035e9
    3524:	f102 0651 	add.w	r6, r2, #81	; 0x51
    3528:	0136      	lsls	r6, r6, #4
    352a:	51a3      	str	r3, [r4, r6]
}
    352c:	e7e1      	b.n	34f2 <start_read.isra.0+0x5a>
	error = set_resolution(sequence);
    352e:	2201      	movs	r2, #1
    p_reg->RESOLUTION = resolution;
    3530:	4b36      	ldr	r3, [pc, #216]	; (360c <start_read.isra.0+0x174>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    3532:	2901      	cmp	r1, #1
    3534:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
	if (error) {
		return error;
	}

	error = set_oversampling(sequence, active_channels);
    3538:	7c6a      	ldrb	r2, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    353a:	d959      	bls.n	35f0 <start_read.isra.0+0x158>
    353c:	2a00      	cmp	r2, #0
    353e:	d1af      	bne.n	34a0 <start_read.isra.0+0x8>
    p_reg->OVERSAMPLE = oversample;
    3540:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
	if (sequence->options) {
    3544:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    3546:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    3548:	b112      	cbz	r2, 3550 <start_read.isra.0+0xb8>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    354a:	8992      	ldrh	r2, [r2, #12]
    354c:	fb02 3303 	mla	r3, r2, r3, r3
	if (sequence->buffer_size < needed_buffer_size) {
    3550:	68ea      	ldr	r2, [r5, #12]
    3552:	429a      	cmp	r2, r3
    3554:	d356      	bcc.n	3604 <start_read.isra.0+0x16c>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    3556:	4b2d      	ldr	r3, [pc, #180]	; (360c <start_read.isra.0+0x174>)
    3558:	68aa      	ldr	r2, [r5, #8]
    355a:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
    355e:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    3560:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    3564:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    3566:	4c2a      	ldr	r4, [pc, #168]	; (3610 <start_read.isra.0+0x178>)
    3568:	f104 067c 	add.w	r6, r4, #124	; 0x7c
    356c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    356e:	683b      	ldr	r3, [r7, #0]
    3570:	6033      	str	r3, [r6, #0]
	ctx->status = 0;

	if (sequence->options) {
    3572:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    3574:	2600      	movs	r6, #0
    3576:	6726      	str	r6, [r4, #112]	; 0x70
	if (sequence->options) {
    3578:	2b00      	cmp	r3, #0
    357a:	d03c      	beq.n	35f6 <start_read.isra.0+0x15e>
		ctx->options = *sequence->options;
    357c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    357e:	f104 0590 	add.w	r5, r4, #144	; 0x90
    3582:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    3586:	67e5      	str	r5, [r4, #124]	; 0x7c
		ctx->sampling_index = 0U;
    3588:	f8a4 60a0 	strh.w	r6, [r4, #160]	; 0xa0

		if (ctx->options.interval_us != 0U) {
    358c:	b398      	cbz	r0, 35f6 <start_read.isra.0+0x15e>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    358e:	f3bf 8f5b 	dmb	ish
    3592:	e854 3f00 	ldrex	r3, [r4]
    3596:	e844 6200 	strex	r2, r6, [r4]
    359a:	2a00      	cmp	r2, #0
    359c:	d1f9      	bne.n	3592 <start_read.isra.0+0xfa>
    359e:	f3bf 8f5b 	dmb	ish
		} else {
			return (t * to_hz + off) / from_hz;
    35a2:	481c      	ldr	r0, [pc, #112]	; (3614 <start_read.isra.0+0x17c>)
    35a4:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    35a8:	4a1b      	ldr	r2, [pc, #108]	; (3618 <start_read.isra.0+0x180>)
    35aa:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    35ae:	2100      	movs	r1, #0
    35b0:	2300      	movs	r3, #0
    35b2:	fbe5 0106 	umlal	r0, r1, r5, r6
    35b6:	f7fd f991 	bl	8dc <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    35ba:	2200      	movs	r2, #0
    35bc:	e9cd 0100 	strd	r0, r1, [sp]
    35c0:	2300      	movs	r3, #0
    35c2:	f104 0008 	add.w	r0, r4, #8
    35c6:	f005 f895 	bl	86f4 <z_impl_k_timer_start>
	if (ctx->asynchronous) {
    35ca:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    35ce:	b9bb      	cbnz	r3, 3600 <start_read.isra.0+0x168>
	return z_impl_k_sem_take(sem, timeout);
    35d0:	4812      	ldr	r0, [pc, #72]	; (361c <start_read.isra.0+0x184>)
    35d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    35d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    35da:	f004 faa5 	bl	7b28 <z_impl_k_sem_take>
	return ctx->status;
    35de:	6f20      	ldr	r0, [r4, #112]	; 0x70

	adc_context_start_read(&m_data.ctx, sequence);

	error = adc_context_wait_for_completion(&m_data.ctx);
	return error;
}
    35e0:	b003      	add	sp, #12
    35e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    35e4:	2202      	movs	r2, #2
		break;
    35e6:	e7a3      	b.n	3530 <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    35e8:	2203      	movs	r2, #3
		break;
    35ea:	e7a1      	b.n	3530 <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    35ec:	2200      	movs	r2, #0
    35ee:	e79f      	b.n	3530 <start_read.isra.0+0x98>
	switch (sequence->oversampling) {
    35f0:	2a08      	cmp	r2, #8
    35f2:	d9a5      	bls.n	3540 <start_read.isra.0+0xa8>
    35f4:	e754      	b.n	34a0 <start_read.isra.0+0x8>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
    35f6:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
    35fa:	f7ff fed3 	bl	33a4 <adc_context_start_sampling.isra.0>
    35fe:	e7e4      	b.n	35ca <start_read.isra.0+0x132>
		return 0;
    3600:	2000      	movs	r0, #0
	return error;
    3602:	e7ed      	b.n	35e0 <start_read.isra.0+0x148>
		return -ENOMEM;
    3604:	f06f 000b 	mvn.w	r0, #11
    3608:	e7ea      	b.n	35e0 <start_read.isra.0+0x148>
    360a:	bf00      	nop
    360c:	40007000 	.word	0x40007000
    3610:	20000000 	.word	0x20000000
    3614:	000f423f 	.word	0x000f423f
    3618:	000f4240 	.word	0x000f4240
    361c:	20000058 	.word	0x20000058

00003620 <adc_nrfx_read_async>:
#ifdef CONFIG_ADC_ASYNC
/* Implementation of the ADC driver API function: adc_read_async. */
static int adc_nrfx_read_async(const struct device *dev,
			       const struct adc_sequence *sequence,
			       struct k_poll_signal *async)
{
    3620:	b570      	push	{r4, r5, r6, lr}
    3622:	460c      	mov	r4, r1
    3624:	4616      	mov	r6, r2
    3626:	4d0d      	ldr	r5, [pc, #52]	; (365c <adc_nrfx_read_async+0x3c>)
    3628:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    362c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3630:	f105 0040 	add.w	r0, r5, #64	; 0x40
    3634:	f004 fa78 	bl	7b28 <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    3638:	2301      	movs	r3, #1
	int error;

	adc_context_lock(&m_data.ctx, true, async);
	error = start_read(dev, sequence);
    363a:	4620      	mov	r0, r4
    363c:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    3640:	676e      	str	r6, [r5, #116]	; 0x74
    3642:	f7ff ff29 	bl	3498 <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    3646:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    364a:	4604      	mov	r4, r0
    364c:	b103      	cbz	r3, 3650 <adc_nrfx_read_async+0x30>
    364e:	b110      	cbz	r0, 3656 <adc_nrfx_read_async+0x36>
	z_impl_k_sem_give(sem);
    3650:	4803      	ldr	r0, [pc, #12]	; (3660 <adc_nrfx_read_async+0x40>)
    3652:	f004 fa25 	bl	7aa0 <z_impl_k_sem_give>
	adc_context_release(&m_data.ctx, error);

	return error;
}
    3656:	4620      	mov	r0, r4
    3658:	bd70      	pop	{r4, r5, r6, pc}
    365a:	bf00      	nop
    365c:	20000000 	.word	0x20000000
    3660:	20000040 	.word	0x20000040

00003664 <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3664:	4b0d      	ldr	r3, [pc, #52]	; (369c <init_saadc+0x38>)
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
    3666:	b510      	push	{r4, lr}
    3668:	2400      	movs	r4, #0
    366a:	601c      	str	r4, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    366c:	681b      	ldr	r3, [r3, #0]
    366e:	4b0c      	ldr	r3, [pc, #48]	; (36a0 <init_saadc+0x3c>)
    3670:	601c      	str	r4, [r3, #0]
    3672:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3674:	4b0b      	ldr	r3, [pc, #44]	; (36a4 <init_saadc+0x40>)
    3676:	2212      	movs	r2, #18
    3678:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    367c:	2007      	movs	r0, #7
    367e:	f7ff fa55 	bl	2b2c <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3682:	4622      	mov	r2, r4
    3684:	2101      	movs	r1, #1
    3686:	2007      	movs	r0, #7
    3688:	f7ff fa6e 	bl	2b68 <z_arm_irq_priority_set>
	return z_impl_k_sem_count_get(sem);
    368c:	4806      	ldr	r0, [pc, #24]	; (36a8 <init_saadc+0x44>)
	if (!k_sem_count_get(&ctx->lock)) {
    368e:	6c83      	ldr	r3, [r0, #72]	; 0x48
    3690:	b913      	cbnz	r3, 3698 <init_saadc+0x34>
	z_impl_k_sem_give(sem);
    3692:	3040      	adds	r0, #64	; 0x40
    3694:	f004 fa04 	bl	7aa0 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    3698:	2000      	movs	r0, #0
    369a:	bd10      	pop	{r4, pc}
    369c:	40007104 	.word	0x40007104
    36a0:	40007110 	.word	0x40007110
    36a4:	40007000 	.word	0x40007000
    36a8:	20000000 	.word	0x20000000

000036ac <saadc_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    36ac:	4b34      	ldr	r3, [pc, #208]	; (3780 <saadc_irq_handler+0xd4>)
    36ae:	681a      	ldr	r2, [r3, #0]
{
    36b0:	b510      	push	{r4, lr}
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    36b2:	2a00      	cmp	r2, #0
    36b4:	d055      	beq.n	3762 <saadc_irq_handler+0xb6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36b6:	2200      	movs	r2, #0
    36b8:	601a      	str	r2, [r3, #0]
    36ba:	681b      	ldr	r3, [r3, #0]
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    36bc:	4c31      	ldr	r4, [pc, #196]	; (3784 <saadc_irq_handler+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    36be:	4b32      	ldr	r3, [pc, #200]	; (3788 <saadc_irq_handler+0xdc>)
    36c0:	2101      	movs	r1, #1
    36c2:	6019      	str	r1, [r3, #0]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    36c4:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    36c8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    36ca:	b3db      	cbz	r3, 3744 <saadc_irq_handler+0x98>
		adc_sequence_callback callback = ctx->options.callback;
    36cc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
    36d0:	b143      	cbz	r3, 36e4 <saadc_irq_handler+0x38>
			action = callback(dev,
    36d2:	f8b4 20a0 	ldrh.w	r2, [r4, #160]	; 0xa0
    36d6:	f104 017c 	add.w	r1, r4, #124	; 0x7c
    36da:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    36dc:	2801      	cmp	r0, #1
    36de:	d014      	beq.n	370a <saadc_irq_handler+0x5e>
    36e0:	2802      	cmp	r0, #2
    36e2:	d029      	beq.n	3738 <saadc_irq_handler+0x8c>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    36e4:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
    36e8:	f8b4 209c 	ldrh.w	r2, [r4, #156]	; 0x9c
    36ec:	429a      	cmp	r2, r3
    36ee:	d923      	bls.n	3738 <saadc_irq_handler+0x8c>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    36f0:	3301      	adds	r3, #1
    36f2:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    36f6:	4b25      	ldr	r3, [pc, #148]	; (378c <saadc_irq_handler+0xe0>)
    36f8:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    36fc:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    3700:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    3702:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    3706:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    370a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    370e:	b92b      	cbnz	r3, 371c <saadc_irq_handler+0x70>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    3710:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
}
    3714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3718:	f7ff be44 	b.w	33a4 <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    371c:	f3bf 8f5b 	dmb	ish
    3720:	e854 3f00 	ldrex	r3, [r4]
    3724:	1e5a      	subs	r2, r3, #1
    3726:	e844 2100 	strex	r1, r2, [r4]
    372a:	2900      	cmp	r1, #0
    372c:	d1f8      	bne.n	3720 <saadc_irq_handler+0x74>
    372e:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    3732:	2b01      	cmp	r3, #1
    3734:	dcec      	bgt.n	3710 <saadc_irq_handler+0x64>
    3736:	bd10      	pop	{r4, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    3738:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    373c:	b113      	cbz	r3, 3744 <saadc_irq_handler+0x98>
	z_impl_k_timer_stop(timer);
    373e:	4814      	ldr	r0, [pc, #80]	; (3790 <saadc_irq_handler+0xe4>)
    3740:	f006 fc36 	bl	9fb0 <z_impl_k_timer_stop>
	if (ctx->asynchronous) {
    3744:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    3748:	b14b      	cbz	r3, 375e <saadc_irq_handler+0xb2>
		if (ctx->signal) {
    374a:	6f60      	ldr	r0, [r4, #116]	; 0x74
    374c:	b110      	cbz	r0, 3754 <saadc_irq_handler+0xa8>
	return z_impl_k_poll_signal_raise(sig, result);
    374e:	2100      	movs	r1, #0
    3750:	f002 ff1c 	bl	658c <z_impl_k_poll_signal_raise>
	z_impl_k_sem_give(sem);
    3754:	480f      	ldr	r0, [pc, #60]	; (3794 <saadc_irq_handler+0xe8>)
    3756:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    375a:	f004 b9a1 	b.w	7aa0 <z_impl_k_sem_give>
    375e:	480e      	ldr	r0, [pc, #56]	; (3798 <saadc_irq_handler+0xec>)
    3760:	e7f9      	b.n	3756 <saadc_irq_handler+0xaa>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3762:	4b0e      	ldr	r3, [pc, #56]	; (379c <saadc_irq_handler+0xf0>)
    3764:	6819      	ldr	r1, [r3, #0]
	} else if (nrf_saadc_event_check(NRF_SAADC,
    3766:	2900      	cmp	r1, #0
    3768:	d0e5      	beq.n	3736 <saadc_irq_handler+0x8a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    376a:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    376c:	4a06      	ldr	r2, [pc, #24]	; (3788 <saadc_irq_handler+0xdc>)
    376e:	681b      	ldr	r3, [r3, #0]
    3770:	2301      	movs	r3, #1
    3772:	6013      	str	r3, [r2, #0]
    3774:	f842 3c08 	str.w	r3, [r2, #-8]
    3778:	f842 3c04 	str.w	r3, [r2, #-4]
}
    377c:	e7db      	b.n	3736 <saadc_irq_handler+0x8a>
    377e:	bf00      	nop
    3780:	40007104 	.word	0x40007104
    3784:	20000000 	.word	0x20000000
    3788:	40007008 	.word	0x40007008
    378c:	40007000 	.word	0x40007000
    3790:	20000008 	.word	0x20000008
    3794:	20000040 	.word	0x20000040
    3798:	20000058 	.word	0x20000058
    379c:	40007110 	.word	0x40007110

000037a0 <adc_nrfx_read>:
{
    37a0:	b538      	push	{r3, r4, r5, lr}
    37a2:	460c      	mov	r4, r1
	return z_impl_k_sem_take(sem, timeout);
    37a4:	4d0c      	ldr	r5, [pc, #48]	; (37d8 <adc_nrfx_read+0x38>)
    37a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    37aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    37ae:	f105 0040 	add.w	r0, r5, #64	; 0x40
    37b2:	f004 f9b9 	bl	7b28 <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    37b6:	2300      	movs	r3, #0
	error = start_read(dev, sequence);
    37b8:	4620      	mov	r0, r4
    37ba:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    37be:	676b      	str	r3, [r5, #116]	; 0x74
    37c0:	f7ff fe6a 	bl	3498 <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    37c4:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    37c8:	4604      	mov	r4, r0
    37ca:	b103      	cbz	r3, 37ce <adc_nrfx_read+0x2e>
    37cc:	b110      	cbz	r0, 37d4 <adc_nrfx_read+0x34>
	z_impl_k_sem_give(sem);
    37ce:	4803      	ldr	r0, [pc, #12]	; (37dc <adc_nrfx_read+0x3c>)
    37d0:	f004 f966 	bl	7aa0 <z_impl_k_sem_give>
}
    37d4:	4620      	mov	r0, r4
    37d6:	bd38      	pop	{r3, r4, r5, pc}
    37d8:	20000000 	.word	0x20000000
    37dc:	20000040 	.word	0x20000040

000037e0 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    37e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    37e4:	4c10      	ldr	r4, [pc, #64]	; (3828 <onoff_start+0x48>)
    37e6:	1b07      	subs	r7, r0, r4
    37e8:	f3c7 1747 	ubfx	r7, r7, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    37ec:	f04f 080c 	mov.w	r8, #12
    37f0:	fb08 f807 	mul.w	r8, r8, r7
{
    37f4:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    37f6:	f108 0048 	add.w	r0, r8, #72	; 0x48
{
    37fa:	460d      	mov	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    37fc:	4420      	add	r0, r4
    37fe:	2140      	movs	r1, #64	; 0x40
    3800:	f005 ffbd 	bl	977e <set_starting_state>
	if (err < 0) {
    3804:	1e01      	subs	r1, r0, #0
    3806:	db09      	blt.n	381c <onoff_start+0x3c>
	subdata->cb = cb;
    3808:	4b08      	ldr	r3, [pc, #32]	; (382c <onoff_start+0x4c>)
    380a:	4444      	add	r4, r8
	subdata->user_data = user_data;
    380c:	e9c4 3510 	strd	r3, r5, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    3810:	4b07      	ldr	r3, [pc, #28]	; (3830 <onoff_start+0x50>)
    3812:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    3816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    381a:	4718      	bx	r3
		notify(mgr, err);
    381c:	4630      	mov	r0, r6
    381e:	462b      	mov	r3, r5
}
    3820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    3824:	4718      	bx	r3
    3826:	bf00      	nop
    3828:	20000dd0 	.word	0x20000dd0
    382c:	000097e1 	.word	0x000097e1
    3830:	0000a368 	.word	0x0000a368

00003834 <get_status>:
{
    3834:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3836:	b2cc      	uxtb	r4, r1
    3838:	2c01      	cmp	r4, #1
{
    383a:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    383c:	d909      	bls.n	3852 <get_status+0x1e>
    383e:	4909      	ldr	r1, [pc, #36]	; (3864 <get_status+0x30>)
    3840:	4809      	ldr	r0, [pc, #36]	; (3868 <get_status+0x34>)
    3842:	4a0a      	ldr	r2, [pc, #40]	; (386c <get_status+0x38>)
    3844:	2379      	movs	r3, #121	; 0x79
    3846:	f005 fd6a 	bl	931e <printk>
    384a:	4808      	ldr	r0, [pc, #32]	; (386c <get_status+0x38>)
    384c:	2179      	movs	r1, #121	; 0x79
    384e:	f005 fc63 	bl	9118 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    3852:	692b      	ldr	r3, [r5, #16]
    3854:	210c      	movs	r1, #12
    3856:	fb04 3401 	mla	r4, r4, r1, r3
    385a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    385c:	f000 0007 	and.w	r0, r0, #7
    3860:	bd38      	pop	{r3, r4, r5, pc}
    3862:	bf00      	nop
    3864:	0000b0ae 	.word	0x0000b0ae
    3868:	0000a594 	.word	0x0000a594
    386c:	0000b071 	.word	0x0000b071

00003870 <stop>:
{
    3870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3872:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3874:	2c01      	cmp	r4, #1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    3876:	6907      	ldr	r7, [r0, #16]
{
    3878:	4605      	mov	r5, r0
    387a:	4616      	mov	r6, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    387c:	d90b      	bls.n	3896 <stop+0x26>
    387e:	4918      	ldr	r1, [pc, #96]	; (38e0 <stop+0x70>)
    3880:	4818      	ldr	r0, [pc, #96]	; (38e4 <stop+0x74>)
    3882:	4a19      	ldr	r2, [pc, #100]	; (38e8 <stop+0x78>)
    3884:	f240 134d 	movw	r3, #333	; 0x14d
    3888:	f005 fd49 	bl	931e <printk>
    388c:	4816      	ldr	r0, [pc, #88]	; (38e8 <stop+0x78>)
    388e:	f240 114d 	movw	r1, #333	; 0x14d
    3892:	f005 fc41 	bl	9118 <assert_post_action>
	__asm__ volatile(
    3896:	f04f 0320 	mov.w	r3, #32
    389a:	f3ef 8211 	mrs	r2, BASEPRI
    389e:	f383 8812 	msr	BASEPRI_MAX, r3
    38a2:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    38a6:	230c      	movs	r3, #12
    38a8:	fb03 7104 	mla	r1, r3, r4, r7
    38ac:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    38ae:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    38b2:	d001      	beq.n	38b8 <stop+0x48>
    38b4:	428e      	cmp	r6, r1
    38b6:	d110      	bne.n	38da <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    38b8:	fb03 7304 	mla	r3, r3, r4, r7
    38bc:	2101      	movs	r1, #1
    38be:	6499      	str	r1, [r3, #72]	; 0x48
	int err = 0;
    38c0:	2000      	movs	r0, #0
	__asm__ volatile(
    38c2:	f382 8811 	msr	BASEPRI, r2
    38c6:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    38ca:	b928      	cbnz	r0, 38d8 <stop+0x68>
	get_sub_config(dev, type)->stop();
    38cc:	6869      	ldr	r1, [r5, #4]
    38ce:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    38d2:	6863      	ldr	r3, [r4, #4]
    38d4:	4798      	blx	r3
	return 0;
    38d6:	2000      	movs	r0, #0
}
    38d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    38da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    38de:	e7f0      	b.n	38c2 <stop+0x52>
    38e0:	0000b0ae 	.word	0x0000b0ae
    38e4:	0000a594 	.word	0x0000a594
    38e8:	0000b071 	.word	0x0000b071

000038ec <onoff_stop>:
{
    38ec:	b570      	push	{r4, r5, r6, lr}
    38ee:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    38f0:	4906      	ldr	r1, [pc, #24]	; (390c <onoff_stop+0x20>)
    38f2:	1a41      	subs	r1, r0, r1
{
    38f4:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    38f6:	1149      	asrs	r1, r1, #5
    38f8:	4805      	ldr	r0, [pc, #20]	; (3910 <onoff_stop+0x24>)
    38fa:	2240      	movs	r2, #64	; 0x40
    38fc:	f7ff ffb8 	bl	3870 <stop>
	notify(mgr, res);
    3900:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3902:	4601      	mov	r1, r0
	notify(mgr, res);
    3904:	4620      	mov	r0, r4
}
    3906:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    390a:	4718      	bx	r3
    390c:	20000dd0 	.word	0x20000dd0
    3910:	0000a08c 	.word	0x0000a08c

00003914 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3914:	2200      	movs	r2, #0
{
    3916:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3918:	2101      	movs	r1, #1
{
    391a:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    391c:	4610      	mov	r0, r2
    391e:	f7ff f923 	bl	2b68 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    3922:	2000      	movs	r0, #0
    3924:	f7ff f902 	bl	2b2c <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    3928:	480f      	ldr	r0, [pc, #60]	; (3968 <clk_init+0x54>)
    392a:	f001 f8b1 	bl	4a90 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    392e:	4b0f      	ldr	r3, [pc, #60]	; (396c <clk_init+0x58>)
    3930:	4298      	cmp	r0, r3
    3932:	d115      	bne.n	3960 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    3934:	f001 f8d0 	bl	4ad8 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    3938:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    393a:	490d      	ldr	r1, [pc, #52]	; (3970 <clk_init+0x5c>)
    393c:	4630      	mov	r0, r6
    393e:	f005 fcd9 	bl	92f4 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    3942:	2800      	cmp	r0, #0
    3944:	db0b      	blt.n	395e <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    3946:	2501      	movs	r5, #1
    3948:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    394a:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    394c:	4908      	ldr	r1, [pc, #32]	; (3970 <clk_init+0x5c>)
    394e:	f104 0020 	add.w	r0, r4, #32
    3952:	f005 fccf 	bl	92f4 <onoff_manager_init>
		if (err < 0) {
    3956:	2800      	cmp	r0, #0
    3958:	db01      	blt.n	395e <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    395a:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    395c:	2000      	movs	r0, #0
}
    395e:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    3960:	f06f 0004 	mvn.w	r0, #4
    3964:	e7fb      	b.n	395e <clk_init+0x4a>
    3966:	bf00      	nop
    3968:	000039a9 	.word	0x000039a9
    396c:	0bad0000 	.word	0x0bad0000
    3970:	0000a378 	.word	0x0000a378

00003974 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    3974:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    3976:	230c      	movs	r3, #12
    3978:	4809      	ldr	r0, [pc, #36]	; (39a0 <clkstarted_handle.constprop.0+0x2c>)
    397a:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    397c:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    397e:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    3980:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    3984:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    3986:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    3988:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    398a:	4418      	add	r0, r3
    398c:	f005 ff15 	bl	97ba <set_on_state>
	if (callback) {
    3990:	b12d      	cbz	r5, 399e <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    3992:	4632      	mov	r2, r6
    3994:	462b      	mov	r3, r5
    3996:	4803      	ldr	r0, [pc, #12]	; (39a4 <clkstarted_handle.constprop.0+0x30>)
}
    3998:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    399c:	4718      	bx	r3
}
    399e:	bd70      	pop	{r4, r5, r6, pc}
    39a0:	20000dd0 	.word	0x20000dd0
    39a4:	0000a08c 	.word	0x0000a08c

000039a8 <clock_event_handler>:
	switch (event) {
    39a8:	2801      	cmp	r0, #1
{
    39aa:	b508      	push	{r3, lr}
	switch (event) {
    39ac:	d006      	beq.n	39bc <clock_event_handler+0x14>
    39ae:	2803      	cmp	r0, #3
    39b0:	d008      	beq.n	39c4 <clock_event_handler+0x1c>
    39b2:	b9a8      	cbnz	r0, 39e0 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    39b4:	4b10      	ldr	r3, [pc, #64]	; (39f8 <clock_event_handler+0x50>)
    39b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    39b8:	075b      	lsls	r3, r3, #29
    39ba:	d11b      	bne.n	39f4 <clock_event_handler+0x4c>
}
    39bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    39c0:	f7ff bfd8 	b.w	3974 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    39c4:	490d      	ldr	r1, [pc, #52]	; (39fc <clock_event_handler+0x54>)
    39c6:	4a0e      	ldr	r2, [pc, #56]	; (3a00 <clock_event_handler+0x58>)
    39c8:	480e      	ldr	r0, [pc, #56]	; (3a04 <clock_event_handler+0x5c>)
    39ca:	f240 235e 	movw	r3, #606	; 0x25e
    39ce:	f005 fca6 	bl	931e <printk>
    39d2:	f240 215e 	movw	r1, #606	; 0x25e
}
    39d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    39da:	4809      	ldr	r0, [pc, #36]	; (3a00 <clock_event_handler+0x58>)
    39dc:	f005 bb9c 	b.w	9118 <assert_post_action>
    39e0:	4906      	ldr	r1, [pc, #24]	; (39fc <clock_event_handler+0x54>)
    39e2:	4a07      	ldr	r2, [pc, #28]	; (3a00 <clock_event_handler+0x58>)
    39e4:	4807      	ldr	r0, [pc, #28]	; (3a04 <clock_event_handler+0x5c>)
    39e6:	f240 2362 	movw	r3, #610	; 0x262
    39ea:	f005 fc98 	bl	931e <printk>
    39ee:	f240 2162 	movw	r1, #610	; 0x262
    39f2:	e7f0      	b.n	39d6 <clock_event_handler+0x2e>
}
    39f4:	bd08      	pop	{r3, pc}
    39f6:	bf00      	nop
    39f8:	20000dd0 	.word	0x20000dd0
    39fc:	0000b36e 	.word	0x0000b36e
    3a00:	0000b071 	.word	0x0000b071
    3a04:	0000a594 	.word	0x0000a594

00003a08 <generic_hfclk_start>:
{
    3a08:	b508      	push	{r3, lr}
	__asm__ volatile(
    3a0a:	f04f 0320 	mov.w	r3, #32
    3a0e:	f3ef 8111 	mrs	r1, BASEPRI
    3a12:	f383 8812 	msr	BASEPRI_MAX, r3
    3a16:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    3a1a:	4a12      	ldr	r2, [pc, #72]	; (3a64 <generic_hfclk_start+0x5c>)
    3a1c:	6813      	ldr	r3, [r2, #0]
    3a1e:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    3a22:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    3a26:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    3a28:	d00c      	beq.n	3a44 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3a2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3a2e:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3a32:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    3a36:	f013 0301 	ands.w	r3, r3, #1
    3a3a:	d003      	beq.n	3a44 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    3a3c:	480a      	ldr	r0, [pc, #40]	; (3a68 <generic_hfclk_start+0x60>)
    3a3e:	f005 febc 	bl	97ba <set_on_state>
			already_started = true;
    3a42:	2301      	movs	r3, #1
	__asm__ volatile(
    3a44:	f381 8811 	msr	BASEPRI, r1
    3a48:	f3bf 8f6f 	isb	sy
	if (already_started) {
    3a4c:	b123      	cbz	r3, 3a58 <generic_hfclk_start+0x50>
}
    3a4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    3a52:	2000      	movs	r0, #0
    3a54:	f7ff bf8e 	b.w	3974 <clkstarted_handle.constprop.0>
}
    3a58:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    3a5c:	2001      	movs	r0, #1
    3a5e:	f001 b85b 	b.w	4b18 <nrfx_clock_start>
    3a62:	bf00      	nop
    3a64:	20000e28 	.word	0x20000e28
    3a68:	20000e18 	.word	0x20000e18

00003a6c <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3a6c:	4b09      	ldr	r3, [pc, #36]	; (3a94 <generic_hfclk_stop+0x28>)
    3a6e:	f3bf 8f5b 	dmb	ish
    3a72:	e853 2f00 	ldrex	r2, [r3]
    3a76:	f022 0102 	bic.w	r1, r2, #2
    3a7a:	e843 1000 	strex	r0, r1, [r3]
    3a7e:	2800      	cmp	r0, #0
    3a80:	d1f7      	bne.n	3a72 <generic_hfclk_stop+0x6>
    3a82:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    3a86:	07d3      	lsls	r3, r2, #31
    3a88:	d402      	bmi.n	3a90 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    3a8a:	2001      	movs	r0, #1
    3a8c:	f001 b898 	b.w	4bc0 <nrfx_clock_stop>
}
    3a90:	4770      	bx	lr
    3a92:	bf00      	nop
    3a94:	20000e28 	.word	0x20000e28

00003a98 <api_blocking_start>:
{
    3a98:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3a9a:	2200      	movs	r2, #0
    3a9c:	2301      	movs	r3, #1
    3a9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    3aa2:	ab04      	add	r3, sp, #16
    3aa4:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3aa8:	4a09      	ldr	r2, [pc, #36]	; (3ad0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x38>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3aaa:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3aae:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3ab0:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3ab4:	f005 fea6 	bl	9804 <api_start>
	if (err < 0) {
    3ab8:	2800      	cmp	r0, #0
    3aba:	db05      	blt.n	3ac8 <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
    3abc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3ac0:	2300      	movs	r3, #0
    3ac2:	4668      	mov	r0, sp
    3ac4:	f004 f830 	bl	7b28 <z_impl_k_sem_take>
}
    3ac8:	b007      	add	sp, #28
    3aca:	f85d fb04 	ldr.w	pc, [sp], #4
    3ace:	bf00      	nop
    3ad0:	000097ff 	.word	0x000097ff

00003ad4 <z_nrf_clock_control_lf_on>:
{
    3ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    3ad8:	4949      	ldr	r1, [pc, #292]	; (3c00 <z_nrf_clock_control_lf_on+0x12c>)
    3ada:	f3bf 8f5b 	dmb	ish
    3ade:	4605      	mov	r5, r0
    3ae0:	2201      	movs	r2, #1
    3ae2:	e851 3f00 	ldrex	r3, [r1]
    3ae6:	e841 2000 	strex	r0, r2, [r1]
    3aea:	2800      	cmp	r0, #0
    3aec:	d1f9      	bne.n	3ae2 <z_nrf_clock_control_lf_on+0xe>
    3aee:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    3af2:	b9a3      	cbnz	r3, 3b1e <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    3af4:	4943      	ldr	r1, [pc, #268]	; (3c04 <z_nrf_clock_control_lf_on+0x130>)
		err = onoff_request(mgr, &cli);
    3af6:	4844      	ldr	r0, [pc, #272]	; (3c08 <z_nrf_clock_control_lf_on+0x134>)
    3af8:	604b      	str	r3, [r1, #4]
    3afa:	60cb      	str	r3, [r1, #12]
    3afc:	608a      	str	r2, [r1, #8]
    3afe:	f7fe fd6b 	bl	25d8 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    3b02:	2800      	cmp	r0, #0
    3b04:	da0b      	bge.n	3b1e <z_nrf_clock_control_lf_on+0x4a>
    3b06:	4941      	ldr	r1, [pc, #260]	; (3c0c <z_nrf_clock_control_lf_on+0x138>)
    3b08:	4841      	ldr	r0, [pc, #260]	; (3c10 <z_nrf_clock_control_lf_on+0x13c>)
    3b0a:	4a42      	ldr	r2, [pc, #264]	; (3c14 <z_nrf_clock_control_lf_on+0x140>)
    3b0c:	f44f 7308 	mov.w	r3, #544	; 0x220
    3b10:	f005 fc05 	bl	931e <printk>
    3b14:	483f      	ldr	r0, [pc, #252]	; (3c14 <z_nrf_clock_control_lf_on+0x140>)
    3b16:	f44f 7108 	mov.w	r1, #544	; 0x220
    3b1a:	f005 fafd 	bl	9118 <assert_post_action>
	switch (start_mode) {
    3b1e:	b3ad      	cbz	r5, 3b8c <z_nrf_clock_control_lf_on+0xb8>
    3b20:	1e6b      	subs	r3, r5, #1
    3b22:	2b01      	cmp	r3, #1
    3b24:	d856      	bhi.n	3bd4 <z_nrf_clock_control_lf_on+0x100>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    3b26:	2d01      	cmp	r5, #1
    3b28:	d107      	bne.n	3b3a <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    3b2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3b2e:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    3b32:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    3b36:	2b01      	cmp	r3, #1
    3b38:	d028      	beq.n	3b8c <z_nrf_clock_control_lf_on+0xb8>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3b3a:	f006 fa24 	bl	9f86 <k_is_in_isr>
    3b3e:	4604      	mov	r4, r0
    3b40:	b918      	cbnz	r0, 3b4a <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    3b42:	4b35      	ldr	r3, [pc, #212]	; (3c18 <z_nrf_clock_control_lf_on+0x144>)
	int key = isr_mode ? irq_lock() : 0;
    3b44:	781b      	ldrb	r3, [r3, #0]
    3b46:	2b00      	cmp	r3, #0
    3b48:	d152      	bne.n	3bf0 <z_nrf_clock_control_lf_on+0x11c>
	__asm__ volatile(
    3b4a:	f04f 0320 	mov.w	r3, #32
    3b4e:	f3ef 8611 	mrs	r6, BASEPRI
    3b52:	f383 8812 	msr	BASEPRI_MAX, r3
    3b56:	f3bf 8f6f 	isb	sy
    3b5a:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3b5c:	4f2f      	ldr	r7, [pc, #188]	; (3c1c <z_nrf_clock_control_lf_on+0x148>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3b5e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 3c24 <z_nrf_clock_control_lf_on+0x150>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3b62:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 3c28 <z_nrf_clock_control_lf_on+0x154>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3b66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3b6a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3b6e:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    3b72:	03d2      	lsls	r2, r2, #15
    3b74:	d50c      	bpl.n	3b90 <z_nrf_clock_control_lf_on+0xbc>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3b76:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    3b7a:	2b01      	cmp	r3, #1
    3b7c:	d001      	beq.n	3b82 <z_nrf_clock_control_lf_on+0xae>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    3b7e:	2d01      	cmp	r5, #1
    3b80:	d106      	bne.n	3b90 <z_nrf_clock_control_lf_on+0xbc>
	if (isr_mode) {
    3b82:	b30c      	cbz	r4, 3bc8 <z_nrf_clock_control_lf_on+0xf4>
	__asm__ volatile(
    3b84:	f386 8811 	msr	BASEPRI, r6
    3b88:	f3bf 8f6f 	isb	sy
}
    3b8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    3b90:	b1ac      	cbz	r4, 3bbe <z_nrf_clock_control_lf_on+0xea>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    3b92:	4630      	mov	r0, r6
    3b94:	f7fe ff62 	bl	2a5c <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    3b98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3b9c:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    3ba0:	2b00      	cmp	r3, #0
    3ba2:	d1e0      	bne.n	3b66 <z_nrf_clock_control_lf_on+0x92>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3ba4:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    3ba6:	2900      	cmp	r1, #0
    3ba8:	d0dd      	beq.n	3b66 <z_nrf_clock_control_lf_on+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3baa:	603b      	str	r3, [r7, #0]
    3bac:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    3bae:	2301      	movs	r3, #1
    3bb0:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    3bb4:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3bb8:	f8c9 3000 	str.w	r3, [r9]
}
    3bbc:	e7d3      	b.n	3b66 <z_nrf_clock_control_lf_on+0x92>
	return z_impl_k_sleep(timeout);
    3bbe:	2100      	movs	r1, #0
    3bc0:	2021      	movs	r0, #33	; 0x21
    3bc2:	f003 fe01 	bl	77c8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3bc6:	e7e7      	b.n	3b98 <z_nrf_clock_control_lf_on+0xc4>
    p_reg->INTENSET = mask;
    3bc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3bcc:	2202      	movs	r2, #2
    3bce:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    3bd2:	e7db      	b.n	3b8c <z_nrf_clock_control_lf_on+0xb8>
		__ASSERT_NO_MSG(false);
    3bd4:	4912      	ldr	r1, [pc, #72]	; (3c20 <z_nrf_clock_control_lf_on+0x14c>)
    3bd6:	480e      	ldr	r0, [pc, #56]	; (3c10 <z_nrf_clock_control_lf_on+0x13c>)
    3bd8:	4a0e      	ldr	r2, [pc, #56]	; (3c14 <z_nrf_clock_control_lf_on+0x140>)
    3bda:	f240 2332 	movw	r3, #562	; 0x232
    3bde:	f005 fb9e 	bl	931e <printk>
}
    3be2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    3be6:	480b      	ldr	r0, [pc, #44]	; (3c14 <z_nrf_clock_control_lf_on+0x140>)
    3be8:	f240 2132 	movw	r1, #562	; 0x232
    3bec:	f005 ba94 	b.w	9118 <assert_post_action>
    p_reg->INTENCLR = mask;
    3bf0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3bf4:	2202      	movs	r2, #2
    3bf6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    3bfa:	4606      	mov	r6, r0
}
    3bfc:	e7ae      	b.n	3b5c <z_nrf_clock_control_lf_on+0x88>
    3bfe:	bf00      	nop
    3c00:	20000e2c 	.word	0x20000e2c
    3c04:	20000dc0 	.word	0x20000dc0
    3c08:	20000df0 	.word	0x20000df0
    3c0c:	0000b0d2 	.word	0x0000b0d2
    3c10:	0000a594 	.word	0x0000a594
    3c14:	0000b071 	.word	0x0000b071
    3c18:	200011af 	.word	0x200011af
    3c1c:	40000104 	.word	0x40000104
    3c20:	0000b36e 	.word	0x0000b36e
    3c24:	e000e100 	.word	0xe000e100
    3c28:	40000008 	.word	0x40000008

00003c2c <console_out>:

static int console_out(int c)
{
#ifdef CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS

	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    3c2c:	4b0a      	ldr	r3, [pc, #40]	; (3c58 <console_out+0x2c>)
{
    3c2e:	b570      	push	{r4, r5, r6, lr}
	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    3c30:	b2c6      	uxtb	r6, r0
    3c32:	681b      	ldr	r3, [r3, #0]
{
    3c34:	4604      	mov	r4, r0
	int handled_by_debug_server = HANDLE_DEBUG_HOOK_OUT(c);
    3c36:	4630      	mov	r0, r6
    3c38:	4798      	blx	r3

	if (handled_by_debug_server) {
    3c3a:	2801      	cmp	r0, #1
    3c3c:	d00a      	beq.n	3c54 <console_out+0x28>
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    3c3e:	2c0a      	cmp	r4, #10
    3c40:	4d06      	ldr	r5, [pc, #24]	; (3c5c <console_out+0x30>)
    3c42:	d103      	bne.n	3c4c <console_out+0x20>
		uart_poll_out(uart_console_dev, '\r');
    3c44:	6828      	ldr	r0, [r5, #0]
    3c46:	210d      	movs	r1, #13
    3c48:	f005 fdf7 	bl	983a <uart_poll_out>
	}
	uart_poll_out(uart_console_dev, c);
    3c4c:	6828      	ldr	r0, [r5, #0]
    3c4e:	4631      	mov	r1, r6
    3c50:	f005 fdf3 	bl	983a <uart_poll_out>

	return c;
}
    3c54:	4620      	mov	r0, r4
    3c56:	bd70      	pop	{r4, r5, r6, pc}
    3c58:	200000d8 	.word	0x200000d8
    3c5c:	20000e30 	.word	0x20000e30

00003c60 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    3c60:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    3c62:	4b08      	ldr	r3, [pc, #32]	; (3c84 <uart_console_init+0x24>)
    3c64:	4808      	ldr	r0, [pc, #32]	; (3c88 <uart_console_init+0x28>)
    3c66:	6018      	str	r0, [r3, #0]
    3c68:	f006 f91b 	bl	9ea2 <z_device_ready>
    3c6c:	b138      	cbz	r0, 3c7e <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    3c6e:	4807      	ldr	r0, [pc, #28]	; (3c8c <uart_console_init+0x2c>)
    3c70:	f7ff fb40 	bl	32f4 <__stdout_hook_install>
	__printk_hook_install(console_out);
    3c74:	4805      	ldr	r0, [pc, #20]	; (3c8c <uart_console_init+0x2c>)
    3c76:	f7fe fe95 	bl	29a4 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    3c7a:	2000      	movs	r0, #0
}
    3c7c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3c7e:	f06f 0012 	mvn.w	r0, #18
    3c82:	e7fb      	b.n	3c7c <uart_console_init+0x1c>
    3c84:	20000e30 	.word	0x20000e30
    3c88:	0000a0ec 	.word	0x0000a0ec
    3c8c:	00003c2d 	.word	0x00003c2d

00003c90 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    3c90:	b570      	push	{r4, r5, r6, lr}
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    3c92:	6905      	ldr	r5, [r0, #16]
{
    3c94:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    3c96:	460c      	mov	r4, r1
    3c98:	b961      	cbnz	r1, 3cb4 <gpio_nrfx_manage_callback+0x24>
    3c9a:	4922      	ldr	r1, [pc, #136]	; (3d24 <gpio_nrfx_manage_callback+0x94>)
    3c9c:	4a22      	ldr	r2, [pc, #136]	; (3d28 <gpio_nrfx_manage_callback+0x98>)
    3c9e:	4823      	ldr	r0, [pc, #140]	; (3d2c <gpio_nrfx_manage_callback+0x9c>)
    3ca0:	2324      	movs	r3, #36	; 0x24
    3ca2:	f005 fb3c 	bl	931e <printk>
    3ca6:	4822      	ldr	r0, [pc, #136]	; (3d30 <gpio_nrfx_manage_callback+0xa0>)
    3ca8:	f005 fb39 	bl	931e <printk>
    3cac:	481e      	ldr	r0, [pc, #120]	; (3d28 <gpio_nrfx_manage_callback+0x98>)
    3cae:	2124      	movs	r1, #36	; 0x24
    3cb0:	f005 fa32 	bl	9118 <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    3cb4:	6863      	ldr	r3, [r4, #4]
    3cb6:	b963      	cbnz	r3, 3cd2 <gpio_nrfx_manage_callback+0x42>
    3cb8:	491e      	ldr	r1, [pc, #120]	; (3d34 <gpio_nrfx_manage_callback+0xa4>)
    3cba:	4a1b      	ldr	r2, [pc, #108]	; (3d28 <gpio_nrfx_manage_callback+0x98>)
    3cbc:	481b      	ldr	r0, [pc, #108]	; (3d2c <gpio_nrfx_manage_callback+0x9c>)
    3cbe:	2325      	movs	r3, #37	; 0x25
    3cc0:	f005 fb2d 	bl	931e <printk>
    3cc4:	481c      	ldr	r0, [pc, #112]	; (3d38 <gpio_nrfx_manage_callback+0xa8>)
    3cc6:	f005 fb2a 	bl	931e <printk>
    3cca:	4817      	ldr	r0, [pc, #92]	; (3d28 <gpio_nrfx_manage_callback+0x98>)
    3ccc:	2125      	movs	r1, #37	; 0x25
    3cce:	f005 fa23 	bl	9118 <assert_post_action>
Z_GENLIST_IS_EMPTY(slist)
    3cd2:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    3cd4:	b15b      	cbz	r3, 3cee <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3cd6:	2200      	movs	r2, #0
    3cd8:	429c      	cmp	r4, r3
    3cda:	d113      	bne.n	3d04 <gpio_nrfx_manage_callback+0x74>
Z_GENLIST_REMOVE(slist, snode)
    3cdc:	6823      	ldr	r3, [r4, #0]
    3cde:	b95a      	cbnz	r2, 3cf8 <gpio_nrfx_manage_callback+0x68>
    3ce0:	68aa      	ldr	r2, [r5, #8]
	list->head = node;
    3ce2:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    3ce4:	4294      	cmp	r4, r2
    3ce6:	d100      	bne.n	3cea <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    3ce8:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    3cea:	2300      	movs	r3, #0
    3cec:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    3cee:	b976      	cbnz	r6, 3d0e <gpio_nrfx_manage_callback+0x7e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    3cf0:	2000      	movs	r0, #0
				     callback, set);
}
    3cf2:	bd70      	pop	{r4, r5, r6, pc}
    3cf4:	460b      	mov	r3, r1
    3cf6:	e7ef      	b.n	3cd8 <gpio_nrfx_manage_callback+0x48>
    3cf8:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    3cfa:	68ab      	ldr	r3, [r5, #8]
    3cfc:	429c      	cmp	r4, r3
	list->tail = node;
    3cfe:	bf08      	it	eq
    3d00:	60aa      	streq	r2, [r5, #8]
}
    3d02:	e7f2      	b.n	3cea <gpio_nrfx_manage_callback+0x5a>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3d04:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3d06:	461a      	mov	r2, r3
    3d08:	2900      	cmp	r1, #0
    3d0a:	d1f3      	bne.n	3cf4 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    3d0c:	b13e      	cbz	r6, 3d1e <gpio_nrfx_manage_callback+0x8e>
Z_GENLIST_PREPEND(slist, snode)
    3d0e:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    3d10:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    3d12:	68a8      	ldr	r0, [r5, #8]
	list->head = node;
    3d14:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    3d16:	2800      	cmp	r0, #0
    3d18:	d1ea      	bne.n	3cf0 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    3d1a:	60ac      	str	r4, [r5, #8]
}
    3d1c:	e7e9      	b.n	3cf2 <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    3d1e:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    3d22:	e7e6      	b.n	3cf2 <gpio_nrfx_manage_callback+0x62>
    3d24:	0000b10e 	.word	0x0000b10e
    3d28:	0000b0e1 	.word	0x0000b0e1
    3d2c:	0000a594 	.word	0x0000a594
    3d30:	0000b117 	.word	0x0000b117
    3d34:	0000b126 	.word	0x0000b126
    3d38:	0000b138 	.word	0x0000b138

00003d3c <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3d3c:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    3d3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3d42:	d003      	beq.n	3d4c <nrfx_gpio_handler+0x10>
    3d44:	2b01      	cmp	r3, #1
    3d46:	d036      	beq.n	3db6 <nrfx_gpio_handler+0x7a>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    3d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3d4c:	4f1b      	ldr	r7, [pc, #108]	; (3dbc <nrfx_gpio_handler+0x80>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3d4e:	693b      	ldr	r3, [r7, #16]
    3d50:	685c      	ldr	r4, [r3, #4]
    3d52:	2c00      	cmp	r4, #0
    3d54:	d0f8      	beq.n	3d48 <nrfx_gpio_handler+0xc>
    3d56:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    3d58:	f8df 806c 	ldr.w	r8, [pc, #108]	; 3dc8 <nrfx_gpio_handler+0x8c>
    3d5c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 3dcc <nrfx_gpio_handler+0x90>
    3d60:	f8df a06c 	ldr.w	sl, [pc, #108]	; 3dd0 <nrfx_gpio_handler+0x94>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    3d64:	f000 001f 	and.w	r0, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    3d68:	2601      	movs	r6, #1
    3d6a:	2d00      	cmp	r5, #0
    3d6c:	fa06 f600 	lsl.w	r6, r6, r0
	return node->next;
    3d70:	bf38      	it	cc
    3d72:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    3d74:	68a3      	ldr	r3, [r4, #8]
    3d76:	421e      	tst	r6, r3
    3d78:	d014      	beq.n	3da4 <nrfx_gpio_handler+0x68>
			__ASSERT(cb->handler, "No callback handler!");
    3d7a:	6863      	ldr	r3, [r4, #4]
    3d7c:	b963      	cbnz	r3, 3d98 <nrfx_gpio_handler+0x5c>
    3d7e:	4649      	mov	r1, r9
    3d80:	2345      	movs	r3, #69	; 0x45
    3d82:	4642      	mov	r2, r8
    3d84:	4650      	mov	r0, sl
    3d86:	f005 faca 	bl	931e <printk>
    3d8a:	480d      	ldr	r0, [pc, #52]	; (3dc0 <nrfx_gpio_handler+0x84>)
    3d8c:	f005 fac7 	bl	931e <printk>
    3d90:	2145      	movs	r1, #69	; 0x45
    3d92:	4640      	mov	r0, r8
    3d94:	f005 f9c0 	bl	9118 <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    3d98:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    3d9c:	4621      	mov	r1, r4
    3d9e:	4032      	ands	r2, r6
    3da0:	4638      	mov	r0, r7
    3da2:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3da4:	2d00      	cmp	r5, #0
    3da6:	d0cf      	beq.n	3d48 <nrfx_gpio_handler+0xc>
    3da8:	682b      	ldr	r3, [r5, #0]
    3daa:	2b00      	cmp	r3, #0
    3dac:	bf38      	it	cc
    3dae:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3db0:	462c      	mov	r4, r5
    3db2:	461d      	mov	r5, r3
    3db4:	e7de      	b.n	3d74 <nrfx_gpio_handler+0x38>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3db6:	4f03      	ldr	r7, [pc, #12]	; (3dc4 <nrfx_gpio_handler+0x88>)
    3db8:	e7c9      	b.n	3d4e <nrfx_gpio_handler+0x12>
    3dba:	bf00      	nop
    3dbc:	0000a0a4 	.word	0x0000a0a4
    3dc0:	0000b138 	.word	0x0000b138
    3dc4:	0000a0bc 	.word	0x0000a0bc
    3dc8:	0000b0e1 	.word	0x0000b0e1
    3dcc:	0000b14f 	.word	0x0000b14f
    3dd0:	0000a594 	.word	0x0000a594

00003dd4 <gpio_nrfx_pin_interrupt_configure>:
{
    3dd4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3dd6:	6840      	ldr	r0, [r0, #4]
    3dd8:	7b05      	ldrb	r5, [r0, #12]
    3dda:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    3dde:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3de2:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    3de6:	f04f 0500 	mov.w	r5, #0
    3dea:	d104      	bne.n	3df6 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    3dec:	4620      	mov	r0, r4
    3dee:	f001 fa7f 	bl	52f0 <nrfx_gpiote_trigger_disable>
	return 0;
    3df2:	2000      	movs	r0, #0
    3df4:	e054      	b.n	3ea0 <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    3df6:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    3dfa:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    3dfe:	d151      	bne.n	3ea4 <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    3e00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3e04:	bf0c      	ite	eq
    3e06:	2304      	moveq	r3, #4
    3e08:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    3e0a:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    3e0e:	6883      	ldr	r3, [r0, #8]
    3e10:	fa23 f101 	lsr.w	r1, r3, r1
    3e14:	f011 0101 	ands.w	r1, r1, #1
    3e18:	d155      	bne.n	3ec6 <gpio_nrfx_pin_interrupt_configure+0xf2>
    3e1a:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    3e1e:	d152      	bne.n	3ec6 <gpio_nrfx_pin_interrupt_configure+0xf2>
    switch (port)
    3e20:	0966      	lsrs	r6, r4, #5
    3e22:	d04a      	beq.n	3eba <gpio_nrfx_pin_interrupt_configure+0xe6>
            mask = P1_FEATURE_PINS_PRESENT;
    3e24:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3e28:	2e01      	cmp	r6, #1
    3e2a:	bf08      	it	eq
    3e2c:	4619      	moveq	r1, r3
    pin_number &= 0x1F;
    3e2e:	f004 051f 	and.w	r5, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3e32:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3e34:	07ca      	lsls	r2, r1, #31
    3e36:	d40b      	bmi.n	3e50 <gpio_nrfx_pin_interrupt_configure+0x7c>
    3e38:	492b      	ldr	r1, [pc, #172]	; (3ee8 <gpio_nrfx_pin_interrupt_configure+0x114>)
    3e3a:	482c      	ldr	r0, [pc, #176]	; (3eec <gpio_nrfx_pin_interrupt_configure+0x118>)
    3e3c:	4a2c      	ldr	r2, [pc, #176]	; (3ef0 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3e3e:	f240 2329 	movw	r3, #553	; 0x229
    3e42:	f005 fa6c 	bl	931e <printk>
    3e46:	482a      	ldr	r0, [pc, #168]	; (3ef0 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3e48:	f240 2129 	movw	r1, #553	; 0x229
    3e4c:	f005 f964 	bl	9118 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3e50:	b16e      	cbz	r6, 3e6e <gpio_nrfx_pin_interrupt_configure+0x9a>
    3e52:	2e01      	cmp	r6, #1
    3e54:	d034      	beq.n	3ec0 <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    3e56:	4927      	ldr	r1, [pc, #156]	; (3ef4 <gpio_nrfx_pin_interrupt_configure+0x120>)
    3e58:	4824      	ldr	r0, [pc, #144]	; (3eec <gpio_nrfx_pin_interrupt_configure+0x118>)
    3e5a:	4a25      	ldr	r2, [pc, #148]	; (3ef0 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3e5c:	f240 232e 	movw	r3, #558	; 0x22e
    3e60:	f005 fa5d 	bl	931e <printk>
    3e64:	4822      	ldr	r0, [pc, #136]	; (3ef0 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3e66:	f240 212e 	movw	r1, #558	; 0x22e
    3e6a:	f005 f955 	bl	9118 <assert_post_action>
        case 0: return NRF_P0;
    3e6e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    3e72:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    3e76:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    3e7a:	07db      	lsls	r3, r3, #31
    3e7c:	d423      	bmi.n	3ec6 <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3e7e:	f10d 0507 	add.w	r5, sp, #7
    3e82:	4629      	mov	r1, r5
    3e84:	4620      	mov	r0, r4
    3e86:	f001 f95d 	bl	5144 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3e8a:	4b1b      	ldr	r3, [pc, #108]	; (3ef8 <gpio_nrfx_pin_interrupt_configure+0x124>)
    3e8c:	4298      	cmp	r0, r3
    3e8e:	d119      	bne.n	3ec4 <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    3e90:	4628      	mov	r0, r5
    3e92:	f001 f9b7 	bl	5204 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    3e96:	4b19      	ldr	r3, [pc, #100]	; (3efc <gpio_nrfx_pin_interrupt_configure+0x128>)
    3e98:	4298      	cmp	r0, r3
    3e9a:	d013      	beq.n	3ec4 <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    3e9c:	f06f 000b 	mvn.w	r0, #11
}
    3ea0:	b004      	add	sp, #16
    3ea2:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3ea4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    3ea8:	d005      	beq.n	3eb6 <gpio_nrfx_pin_interrupt_configure+0xe2>
    3eaa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3eae:	bf0c      	ite	eq
    3eb0:	2302      	moveq	r3, #2
    3eb2:	2301      	movne	r3, #1
    3eb4:	e7a9      	b.n	3e0a <gpio_nrfx_pin_interrupt_configure+0x36>
    3eb6:	2303      	movs	r3, #3
    3eb8:	e7a7      	b.n	3e0a <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    3eba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3ebe:	e7b6      	b.n	3e2e <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3ec0:	4b0f      	ldr	r3, [pc, #60]	; (3f00 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    3ec2:	e7d6      	b.n	3e72 <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    3ec4:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3ec6:	2300      	movs	r3, #0
    3ec8:	4619      	mov	r1, r3
    3eca:	aa02      	add	r2, sp, #8
    3ecc:	4620      	mov	r0, r4
    3ece:	f001 f81b 	bl	4f08 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3ed2:	4b0a      	ldr	r3, [pc, #40]	; (3efc <gpio_nrfx_pin_interrupt_configure+0x128>)
    3ed4:	4298      	cmp	r0, r3
    3ed6:	d104      	bne.n	3ee2 <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3ed8:	2101      	movs	r1, #1
    3eda:	4620      	mov	r0, r4
    3edc:	f001 f998 	bl	5210 <nrfx_gpiote_trigger_enable>
    3ee0:	e787      	b.n	3df2 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    3ee2:	f06f 0004 	mvn.w	r0, #4
    3ee6:	e7db      	b.n	3ea0 <gpio_nrfx_pin_interrupt_configure+0xcc>
    3ee8:	0000b18e 	.word	0x0000b18e
    3eec:	0000a594 	.word	0x0000a594
    3ef0:	0000b15b 	.word	0x0000b15b
    3ef4:	0000b36e 	.word	0x0000b36e
    3ef8:	0bad0004 	.word	0x0bad0004
    3efc:	0bad0000 	.word	0x0bad0000
    3f00:	50000300 	.word	0x50000300

00003f04 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    3f04:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    3f06:	f001 f96d 	bl	51e4 <nrfx_gpiote_is_init>
    3f0a:	4604      	mov	r4, r0
    3f0c:	b968      	cbnz	r0, 3f2a <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    3f0e:	f001 f941 	bl	5194 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    3f12:	4b08      	ldr	r3, [pc, #32]	; (3f34 <gpio_nrfx_init+0x30>)
    3f14:	4298      	cmp	r0, r3
    3f16:	d10a      	bne.n	3f2e <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    3f18:	4807      	ldr	r0, [pc, #28]	; (3f38 <gpio_nrfx_init+0x34>)
    3f1a:	4621      	mov	r1, r4
    3f1c:	f001 f90c 	bl	5138 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    3f20:	4622      	mov	r2, r4
    3f22:	2105      	movs	r1, #5
    3f24:	2006      	movs	r0, #6
    3f26:	f7fe fe1f 	bl	2b68 <z_arm_irq_priority_set>
		return 0;
    3f2a:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    3f2c:	bd10      	pop	{r4, pc}
		return -EIO;
    3f2e:	f06f 0004 	mvn.w	r0, #4
    3f32:	e7fb      	b.n	3f2c <gpio_nrfx_init+0x28>
    3f34:	0bad0000 	.word	0x0bad0000
    3f38:	00003d3d 	.word	0x00003d3d

00003f3c <gpio_nrfx_pin_configure>:
{
    3f3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    3f40:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3f42:	7b3b      	ldrb	r3, [r7, #12]
    3f44:	f001 051f 	and.w	r5, r1, #31
{
    3f48:	b085      	sub	sp, #20
    3f4a:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3f4c:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    3f50:	4614      	mov	r4, r2
    3f52:	b9ca      	cbnz	r2, 3f88 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    3f54:	a902      	add	r1, sp, #8
    3f56:	4628      	mov	r0, r5
    3f58:	f001 f8f4 	bl	5144 <nrfx_gpiote_channel_get>
    3f5c:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    3f5e:	4628      	mov	r0, r5
    3f60:	f001 f9e8 	bl	5334 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    3f64:	4b48      	ldr	r3, [pc, #288]	; (4088 <gpio_nrfx_pin_configure+0x14c>)
    3f66:	4298      	cmp	r0, r3
    3f68:	d004      	beq.n	3f74 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    3f6a:	f06f 0004 	mvn.w	r0, #4
}
    3f6e:	b005      	add	sp, #20
    3f70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    3f74:	4284      	cmp	r4, r0
    3f76:	d105      	bne.n	3f84 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    3f78:	f89d 0008 	ldrb.w	r0, [sp, #8]
    3f7c:	f001 f93c 	bl	51f8 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    3f80:	42a0      	cmp	r0, r4
    3f82:	d1f2      	bne.n	3f6a <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3f84:	2000      	movs	r0, #0
    3f86:	e7f2      	b.n	3f6e <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3f88:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    3f8c:	f10d 0103 	add.w	r1, sp, #3
    3f90:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    3f92:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    3f96:	f001 f8d5 	bl	5144 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3f9a:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    3f9c:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3f9e:	aa02      	add	r2, sp, #8
    3fa0:	4649      	mov	r1, r9
    3fa2:	4628      	mov	r0, r5
    3fa4:	f000 ffb0 	bl	4f08 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3fa8:	4b37      	ldr	r3, [pc, #220]	; (4088 <gpio_nrfx_pin_configure+0x14c>)
    3faa:	4298      	cmp	r0, r3
    3fac:	d002      	beq.n	3fb4 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3fae:	f06f 0015 	mvn.w	r0, #21
    3fb2:	e7dc      	b.n	3f6e <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    3fb4:	4580      	cmp	r8, r0
    3fb6:	d103      	bne.n	3fc0 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    3fb8:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3fbc:	f001 f91c 	bl	51f8 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    3fc0:	05a3      	lsls	r3, r4, #22
    3fc2:	d54e      	bpl.n	4062 <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3fc4:	4b31      	ldr	r3, [pc, #196]	; (408c <gpio_nrfx_pin_configure+0x150>)
    3fc6:	4a32      	ldr	r2, [pc, #200]	; (4090 <gpio_nrfx_pin_configure+0x154>)
    3fc8:	4023      	ands	r3, r4
    3fca:	4293      	cmp	r3, r2
    3fcc:	d03a      	beq.n	4044 <gpio_nrfx_pin_configure+0x108>
    3fce:	d80c      	bhi.n	3fea <gpio_nrfx_pin_configure+0xae>
    3fd0:	2b06      	cmp	r3, #6
    3fd2:	d014      	beq.n	3ffe <gpio_nrfx_pin_configure+0xc2>
    3fd4:	d804      	bhi.n	3fe0 <gpio_nrfx_pin_configure+0xa4>
    3fd6:	b193      	cbz	r3, 3ffe <gpio_nrfx_pin_configure+0xc2>
    3fd8:	2b02      	cmp	r3, #2
    3fda:	d1e8      	bne.n	3fae <gpio_nrfx_pin_configure+0x72>
    3fdc:	2304      	movs	r3, #4
    3fde:	e00e      	b.n	3ffe <gpio_nrfx_pin_configure+0xc2>
    3fe0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3fe4:	d1e3      	bne.n	3fae <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    3fe6:	2301      	movs	r3, #1
    3fe8:	e009      	b.n	3ffe <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3fea:	4a2a      	ldr	r2, [pc, #168]	; (4094 <gpio_nrfx_pin_configure+0x158>)
    3fec:	4293      	cmp	r3, r2
    3fee:	d02b      	beq.n	4048 <gpio_nrfx_pin_configure+0x10c>
    3ff0:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    3ff4:	d02a      	beq.n	404c <gpio_nrfx_pin_configure+0x110>
    3ff6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    3ffa:	d1d8      	bne.n	3fae <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    3ffc:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    3ffe:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    4002:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    4006:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    400a:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    400c:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    4010:	bf54      	ite	pl
    4012:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    4016:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    4018:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    401a:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    401e:	d517      	bpl.n	4050 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    4020:	687b      	ldr	r3, [r7, #4]
    4022:	2101      	movs	r1, #1
    4024:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    4028:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    402c:	2200      	movs	r2, #0
    402e:	a901      	add	r1, sp, #4
    4030:	4628      	mov	r0, r5
    4032:	f001 f811 	bl	5058 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    4036:	4b14      	ldr	r3, [pc, #80]	; (4088 <gpio_nrfx_pin_configure+0x14c>)
    4038:	4298      	cmp	r0, r3
    403a:	bf14      	ite	ne
    403c:	f06f 0015 	mvnne.w	r0, #21
    4040:	2000      	moveq	r0, #0
    4042:	e794      	b.n	3f6e <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    4044:	2307      	movs	r3, #7
    4046:	e7da      	b.n	3ffe <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    4048:	2305      	movs	r3, #5
    404a:	e7d8      	b.n	3ffe <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    404c:	2303      	movs	r3, #3
    404e:	e7d6      	b.n	3ffe <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    4050:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    4052:	bf41      	itttt	mi
    4054:	687b      	ldrmi	r3, [r7, #4]
    4056:	2101      	movmi	r1, #1
    4058:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    405c:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    4060:	e7e4      	b.n	402c <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    4062:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4064:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    4068:	bf54      	ite	pl
    406a:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    406e:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    4070:	461a      	mov	r2, r3
    4072:	a901      	add	r1, sp, #4
    4074:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    4076:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    407a:	f000 ff45 	bl	4f08 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    407e:	4b02      	ldr	r3, [pc, #8]	; (4088 <gpio_nrfx_pin_configure+0x14c>)
    4080:	4298      	cmp	r0, r3
    4082:	f43f af7f 	beq.w	3f84 <gpio_nrfx_pin_configure+0x48>
    4086:	e792      	b.n	3fae <gpio_nrfx_pin_configure+0x72>
    4088:	0bad0000 	.word	0x0bad0000
    408c:	00f00006 	.word	0x00f00006
    4090:	00100006 	.word	0x00100006
    4094:	00400002 	.word	0x00400002

00004098 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    4098:	4802      	ldr	r0, [pc, #8]	; (40a4 <pwm_nrfx_get_cycles_per_sec+0xc>)
    409a:	2100      	movs	r1, #0
    409c:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    40a0:	2000      	movs	r0, #0
    40a2:	4770      	bx	lr
    40a4:	00f42400 	.word	0x00f42400

000040a8 <pwm_nrfx_init>:
	.pin_set = pwm_nrfx_pin_set,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    40a8:	4602      	mov	r2, r0
	const struct pwm_nrfx_config *config = dev->config;
    40aa:	6840      	ldr	r0, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    40ac:	6912      	ldr	r2, [r2, #16]
{
    40ae:	b538      	push	{r3, r4, r5, lr}
    40b0:	f100 0308 	add.w	r3, r0, #8
    40b4:	3204      	adds	r2, #4
    40b6:	f100 040c 	add.w	r4, r0, #12
    40ba:	4619      	mov	r1, r3
		bool inverted = config->initial_config.output_pins[i] & NRFX_PWM_PIN_INVERTED;
		uint16_t value = (inverted)?(PWM_NRFX_CH_VALUE_INVERTED):(PWM_NRFX_CH_VALUE_NORMAL);
    40bc:	f913 5b01 	ldrsb.w	r5, [r3], #1
    40c0:	2d00      	cmp	r5, #0
    40c2:	bfb4      	ite	lt
    40c4:	2500      	movlt	r5, #0
    40c6:	f44f 4500 	movge.w	r5, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    40ca:	42a3      	cmp	r3, r4

		data->current[i] = value;
    40cc:	f822 5b02 	strh.w	r5, [r2], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    40d0:	d1f4      	bne.n	40bc <pwm_nrfx_init+0x14>
	};

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    40d2:	2300      	movs	r3, #0
    40d4:	461a      	mov	r2, r3
    40d6:	f001 faef 	bl	56b8 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    40da:	4b03      	ldr	r3, [pc, #12]	; (40e8 <pwm_nrfx_init+0x40>)
		LOG_ERR("Failed to initialize device: %s", dev->name);
		return -EBUSY;
    40dc:	4298      	cmp	r0, r3
	}

	return 0;
}
    40de:	bf14      	ite	ne
    40e0:	f06f 000f 	mvnne.w	r0, #15
    40e4:	2000      	moveq	r0, #0
    40e6:	bd38      	pop	{r3, r4, r5, pc}
    40e8:	0bad0000 	.word	0x0bad0000

000040ec <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    40ec:	6802      	ldr	r2, [r0, #0]
    switch (port)
    40ee:	0953      	lsrs	r3, r2, #5
{
    40f0:	b510      	push	{r4, lr}
    40f2:	4604      	mov	r4, r0
    switch (port)
    40f4:	d02c      	beq.n	4150 <nrf_gpio_pin_port_decode+0x64>
    40f6:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    40f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    40fc:	bf18      	it	ne
    40fe:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    4100:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    4104:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4106:	07db      	lsls	r3, r3, #31
    4108:	d40b      	bmi.n	4122 <nrf_gpio_pin_port_decode+0x36>
    410a:	4914      	ldr	r1, [pc, #80]	; (415c <nrf_gpio_pin_port_decode+0x70>)
    410c:	4814      	ldr	r0, [pc, #80]	; (4160 <nrf_gpio_pin_port_decode+0x74>)
    410e:	4a15      	ldr	r2, [pc, #84]	; (4164 <nrf_gpio_pin_port_decode+0x78>)
    4110:	f240 2329 	movw	r3, #553	; 0x229
    4114:	f005 f903 	bl	931e <printk>
    4118:	4812      	ldr	r0, [pc, #72]	; (4164 <nrf_gpio_pin_port_decode+0x78>)
    411a:	f240 2129 	movw	r1, #553	; 0x229
    411e:	f004 fffb 	bl	9118 <assert_post_action>
    uint32_t pin_number = *p_pin;
    4122:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4124:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4128:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    412a:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    412c:	d00d      	beq.n	414a <nrf_gpio_pin_port_decode+0x5e>
    412e:	2b01      	cmp	r3, #1
    4130:	d011      	beq.n	4156 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    4132:	490d      	ldr	r1, [pc, #52]	; (4168 <nrf_gpio_pin_port_decode+0x7c>)
    4134:	480a      	ldr	r0, [pc, #40]	; (4160 <nrf_gpio_pin_port_decode+0x74>)
    4136:	4a0b      	ldr	r2, [pc, #44]	; (4164 <nrf_gpio_pin_port_decode+0x78>)
    4138:	f240 232e 	movw	r3, #558	; 0x22e
    413c:	f005 f8ef 	bl	931e <printk>
    4140:	4808      	ldr	r0, [pc, #32]	; (4164 <nrf_gpio_pin_port_decode+0x78>)
    4142:	f240 212e 	movw	r1, #558	; 0x22e
    4146:	f004 ffe7 	bl	9118 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    414a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    414e:	bd10      	pop	{r4, pc}
    switch (port)
    4150:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4154:	e7d4      	b.n	4100 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    4156:	4805      	ldr	r0, [pc, #20]	; (416c <nrf_gpio_pin_port_decode+0x80>)
    4158:	e7f9      	b.n	414e <nrf_gpio_pin_port_decode+0x62>
    415a:	bf00      	nop
    415c:	0000b18e 	.word	0x0000b18e
    4160:	0000a594 	.word	0x0000a594
    4164:	0000b15b 	.word	0x0000b15b
    4168:	0000b36e 	.word	0x0000b36e
    416c:	50000300 	.word	0x50000300

00004170 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    4170:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    4172:	794b      	ldrb	r3, [r1, #5]
    4174:	2b01      	cmp	r3, #1
    4176:	d026      	beq.n	41c6 <uarte_nrfx_configure+0x56>
    4178:	2b03      	cmp	r3, #3
    417a:	d121      	bne.n	41c0 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    417c:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    417e:	798b      	ldrb	r3, [r1, #6]
    4180:	2b03      	cmp	r3, #3
    4182:	d11d      	bne.n	41c0 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    4184:	79cc      	ldrb	r4, [r1, #7]
    4186:	b10c      	cbz	r4, 418c <uarte_nrfx_configure+0x1c>
    4188:	2c01      	cmp	r4, #1
    418a:	d119      	bne.n	41c0 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    418c:	790a      	ldrb	r2, [r1, #4]
    418e:	b112      	cbz	r2, 4196 <uarte_nrfx_configure+0x26>
    4190:	2a02      	cmp	r2, #2
    4192:	d115      	bne.n	41c0 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    4194:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    4196:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    4198:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    419a:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    419e:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    41a0:	d065      	beq.n	426e <uarte_nrfx_configure+0xfe>
    41a2:	d82d      	bhi.n	4200 <uarte_nrfx_configure+0x90>
    41a4:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    41a8:	d064      	beq.n	4274 <uarte_nrfx_configure+0x104>
    41aa:	d816      	bhi.n	41da <uarte_nrfx_configure+0x6a>
    41ac:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    41b0:	d062      	beq.n	4278 <uarte_nrfx_configure+0x108>
    41b2:	d80a      	bhi.n	41ca <uarte_nrfx_configure+0x5a>
    41b4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    41b8:	d061      	beq.n	427e <uarte_nrfx_configure+0x10e>
    41ba:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    41be:	d061      	beq.n	4284 <uarte_nrfx_configure+0x114>
    41c0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    41c4:	e052      	b.n	426c <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    41c6:	2600      	movs	r6, #0
    41c8:	e7d9      	b.n	417e <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    41ca:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    41ce:	d05c      	beq.n	428a <uarte_nrfx_configure+0x11a>
    41d0:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    41d4:	d1f4      	bne.n	41c0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    41d6:	4b37      	ldr	r3, [pc, #220]	; (42b4 <uarte_nrfx_configure+0x144>)
    41d8:	e03c      	b.n	4254 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    41da:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    41de:	d057      	beq.n	4290 <uarte_nrfx_configure+0x120>
    41e0:	d807      	bhi.n	41f2 <uarte_nrfx_configure+0x82>
    41e2:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    41e6:	d055      	beq.n	4294 <uarte_nrfx_configure+0x124>
    41e8:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    41ec:	d1e8      	bne.n	41c0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    41ee:	4b32      	ldr	r3, [pc, #200]	; (42b8 <uarte_nrfx_configure+0x148>)
    41f0:	e030      	b.n	4254 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    41f2:	f647 2712 	movw	r7, #31250	; 0x7a12
    41f6:	42bb      	cmp	r3, r7
    41f8:	d1e2      	bne.n	41c0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    41fa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    41fe:	e029      	b.n	4254 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4200:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    4204:	d048      	beq.n	4298 <uarte_nrfx_configure+0x128>
    4206:	d813      	bhi.n	4230 <uarte_nrfx_configure+0xc0>
    4208:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    420c:	d047      	beq.n	429e <uarte_nrfx_configure+0x12e>
    420e:	d809      	bhi.n	4224 <uarte_nrfx_configure+0xb4>
    4210:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    4214:	42bb      	cmp	r3, r7
    4216:	d044      	beq.n	42a2 <uarte_nrfx_configure+0x132>
    4218:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    421c:	d1d0      	bne.n	41c0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    421e:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    4222:	e017      	b.n	4254 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4224:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    4228:	d1ca      	bne.n	41c0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    422a:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    422e:	e011      	b.n	4254 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4230:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    4234:	d038      	beq.n	42a8 <uarte_nrfx_configure+0x138>
    4236:	d808      	bhi.n	424a <uarte_nrfx_configure+0xda>
    4238:	4f20      	ldr	r7, [pc, #128]	; (42bc <uarte_nrfx_configure+0x14c>)
    423a:	42bb      	cmp	r3, r7
    423c:	d037      	beq.n	42ae <uarte_nrfx_configure+0x13e>
    423e:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    4242:	d1bd      	bne.n	41c0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    4244:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    4248:	e004      	b.n	4254 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    424a:	4f1d      	ldr	r7, [pc, #116]	; (42c0 <uarte_nrfx_configure+0x150>)
    424c:	42bb      	cmp	r3, r7
    424e:	d1b7      	bne.n	41c0 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    4250:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    4254:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    4258:	6903      	ldr	r3, [r0, #16]
    425a:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    425c:	4334      	orrs	r4, r6
    425e:	4322      	orrs	r2, r4
    4260:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    4262:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    4266:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    426a:	2000      	movs	r0, #0
}
    426c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    426e:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    4272:	e7ef      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    4274:	4b13      	ldr	r3, [pc, #76]	; (42c4 <uarte_nrfx_configure+0x154>)
    4276:	e7ed      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    4278:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    427c:	e7ea      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    427e:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    4282:	e7e7      	b.n	4254 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4284:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    4288:	e7e4      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    428a:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    428e:	e7e1      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    4290:	4b0d      	ldr	r3, [pc, #52]	; (42c8 <uarte_nrfx_configure+0x158>)
    4292:	e7df      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    4294:	4b0d      	ldr	r3, [pc, #52]	; (42cc <uarte_nrfx_configure+0x15c>)
    4296:	e7dd      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    4298:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    429c:	e7da      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    429e:	4b0c      	ldr	r3, [pc, #48]	; (42d0 <uarte_nrfx_configure+0x160>)
    42a0:	e7d8      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    42a2:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    42a6:	e7d5      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    42a8:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    42ac:	e7d2      	b.n	4254 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    42ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    42b2:	e7cf      	b.n	4254 <uarte_nrfx_configure+0xe4>
    42b4:	0013b000 	.word	0x0013b000
    42b8:	004ea000 	.word	0x004ea000
    42bc:	0003d090 	.word	0x0003d090
    42c0:	000f4240 	.word	0x000f4240
    42c4:	00275000 	.word	0x00275000
    42c8:	0075c000 	.word	0x0075c000
    42cc:	003af000 	.word	0x003af000
    42d0:	013a9000 	.word	0x013a9000

000042d4 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    42d4:	6802      	ldr	r2, [r0, #0]
    switch (port)
    42d6:	0953      	lsrs	r3, r2, #5
{
    42d8:	b510      	push	{r4, lr}
    42da:	4604      	mov	r4, r0
    switch (port)
    42dc:	d02c      	beq.n	4338 <nrf_gpio_pin_port_decode+0x64>
    42de:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    42e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    42e4:	bf18      	it	ne
    42e6:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    42e8:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    42ec:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    42ee:	07db      	lsls	r3, r3, #31
    42f0:	d40b      	bmi.n	430a <nrf_gpio_pin_port_decode+0x36>
    42f2:	4914      	ldr	r1, [pc, #80]	; (4344 <nrf_gpio_pin_port_decode+0x70>)
    42f4:	4814      	ldr	r0, [pc, #80]	; (4348 <nrf_gpio_pin_port_decode+0x74>)
    42f6:	4a15      	ldr	r2, [pc, #84]	; (434c <nrf_gpio_pin_port_decode+0x78>)
    42f8:	f240 2329 	movw	r3, #553	; 0x229
    42fc:	f005 f80f 	bl	931e <printk>
    4300:	4812      	ldr	r0, [pc, #72]	; (434c <nrf_gpio_pin_port_decode+0x78>)
    4302:	f240 2129 	movw	r1, #553	; 0x229
    4306:	f004 ff07 	bl	9118 <assert_post_action>
    uint32_t pin_number = *p_pin;
    430a:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    430c:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4310:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    4312:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4314:	d00d      	beq.n	4332 <nrf_gpio_pin_port_decode+0x5e>
    4316:	2b01      	cmp	r3, #1
    4318:	d011      	beq.n	433e <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    431a:	490d      	ldr	r1, [pc, #52]	; (4350 <nrf_gpio_pin_port_decode+0x7c>)
    431c:	480a      	ldr	r0, [pc, #40]	; (4348 <nrf_gpio_pin_port_decode+0x74>)
    431e:	4a0b      	ldr	r2, [pc, #44]	; (434c <nrf_gpio_pin_port_decode+0x78>)
    4320:	f240 232e 	movw	r3, #558	; 0x22e
    4324:	f004 fffb 	bl	931e <printk>
    4328:	4808      	ldr	r0, [pc, #32]	; (434c <nrf_gpio_pin_port_decode+0x78>)
    432a:	f240 212e 	movw	r1, #558	; 0x22e
    432e:	f004 fef3 	bl	9118 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4332:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    4336:	bd10      	pop	{r4, pc}
    switch (port)
    4338:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    433c:	e7d4      	b.n	42e8 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    433e:	4805      	ldr	r0, [pc, #20]	; (4354 <nrf_gpio_pin_port_decode+0x80>)
    4340:	e7f9      	b.n	4336 <nrf_gpio_pin_port_decode+0x62>
    4342:	bf00      	nop
    4344:	0000b18e 	.word	0x0000b18e
    4348:	0000a594 	.word	0x0000a594
    434c:	0000b15b 	.word	0x0000b15b
    4350:	0000b36e 	.word	0x0000b36e
    4354:	50000300 	.word	0x50000300

00004358 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    4358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    435a:	6906      	ldr	r6, [r0, #16]
{
    435c:	4605      	mov	r5, r0
    435e:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4360:	f005 fe11 	bl	9f86 <k_is_in_isr>
    4364:	b910      	cbnz	r0, 436c <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    4366:	4b20      	ldr	r3, [pc, #128]	; (43e8 <uarte_nrfx_poll_out+0x90>)
	int key;

	if (isr_mode) {
    4368:	781b      	ldrb	r3, [r3, #0]
    436a:	b983      	cbnz	r3, 438e <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    436c:	f04f 0320 	mov.w	r3, #32
    4370:	f3ef 8411 	mrs	r4, BASEPRI
    4374:	f383 8812 	msr	BASEPRI_MAX, r3
    4378:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    437c:	4628      	mov	r0, r5
    437e:	f005 fbc2 	bl	9b06 <is_tx_ready>
    4382:	bb28      	cbnz	r0, 43d0 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    4384:	f384 8811 	msr	BASEPRI, r4
    4388:	f3bf 8f6f 	isb	sy
}
    438c:	e7ee      	b.n	436c <uarte_nrfx_poll_out+0x14>
{
    438e:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    4390:	4628      	mov	r0, r5
    4392:	f005 fbb8 	bl	9b06 <is_tx_ready>
    4396:	b970      	cbnz	r0, 43b6 <uarte_nrfx_poll_out+0x5e>
    4398:	2001      	movs	r0, #1
    439a:	f005 fced 	bl	9d78 <nrfx_busy_wait>
    439e:	3c01      	subs	r4, #1
    43a0:	d1f6      	bne.n	4390 <uarte_nrfx_poll_out+0x38>
    43a2:	2100      	movs	r1, #0
    43a4:	2021      	movs	r0, #33	; 0x21
    43a6:	f003 fa0f 	bl	77c8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    43aa:	e7f0      	b.n	438e <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    43ac:	f384 8811 	msr	BASEPRI, r4
    43b0:	f3bf 8f6f 	isb	sy
}
    43b4:	e7f5      	b.n	43a2 <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    43b6:	f04f 0320 	mov.w	r3, #32
    43ba:	f3ef 8411 	mrs	r4, BASEPRI
    43be:	f383 8812 	msr	BASEPRI_MAX, r3
    43c2:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    43c6:	4628      	mov	r0, r5
    43c8:	f005 fb9d 	bl	9b06 <is_tx_ready>
    43cc:	2800      	cmp	r0, #0
    43ce:	d0ed      	beq.n	43ac <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    43d0:	4631      	mov	r1, r6
	tx_start(dev, &data->char_out, 1);
    43d2:	2201      	movs	r2, #1
	data->char_out = c;
    43d4:	f801 7f14 	strb.w	r7, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    43d8:	4628      	mov	r0, r5
    43da:	f005 fc27 	bl	9c2c <tx_start>
	__asm__ volatile(
    43de:	f384 8811 	msr	BASEPRI, r4
    43e2:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    43e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    43e8:	200011af 	.word	0x200011af

000043ec <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    43ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    43f0:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    43f4:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    43f6:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    43fa:	2300      	movs	r3, #0
    43fc:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    4400:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    4402:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    4404:	68eb      	ldr	r3, [r5, #12]
static int uarte_instance_init(const struct device *dev,
    4406:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    4408:	1c58      	adds	r0, r3, #1
    440a:	d013      	beq.n	4434 <uarte_instance_init.isra.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    440c:	a801      	add	r0, sp, #4
    440e:	9301      	str	r3, [sp, #4]
    4410:	f7ff ff60 	bl	42d4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4414:	9a01      	ldr	r2, [sp, #4]
    4416:	2301      	movs	r3, #1
    4418:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    441a:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    441e:	68eb      	ldr	r3, [r5, #12]
    4420:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4422:	a801      	add	r0, sp, #4
    4424:	f7ff ff56 	bl	42d4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4428:	9b01      	ldr	r3, [sp, #4]
    442a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    442e:	2203      	movs	r2, #3
    4430:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    4434:	692b      	ldr	r3, [r5, #16]
    4436:	1c59      	adds	r1, r3, #1
    4438:	d011      	beq.n	445e <uarte_instance_init.isra.0+0x72>
			nrf_gpio_cfg_input(cfg->rx_pin,
    443a:	7f2a      	ldrb	r2, [r5, #28]
    443c:	9301      	str	r3, [sp, #4]
    443e:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4440:	a801      	add	r0, sp, #4
    4442:	bf14      	ite	ne
    4444:	f04f 0903 	movne.w	r9, #3
    4448:	f04f 0900 	moveq.w	r9, #0
    444c:	f7ff ff42 	bl	42d4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4450:	9b01      	ldr	r3, [sp, #4]
    4452:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4456:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    445a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    445e:	696b      	ldr	r3, [r5, #20]
    4460:	1c5a      	adds	r2, r3, #1
    4462:	d013      	beq.n	448c <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4464:	a801      	add	r0, sp, #4
    4466:	9301      	str	r3, [sp, #4]
    4468:	f7ff ff34 	bl	42d4 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    446c:	9a01      	ldr	r2, [sp, #4]
    446e:	2301      	movs	r3, #1
    4470:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    4472:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    4476:	696b      	ldr	r3, [r5, #20]
    4478:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    447a:	a801      	add	r0, sp, #4
    447c:	f7ff ff2a 	bl	42d4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4480:	9b01      	ldr	r3, [sp, #4]
    4482:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4486:	2203      	movs	r2, #3
    4488:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    448c:	69ab      	ldr	r3, [r5, #24]
    448e:	1c58      	adds	r0, r3, #1
    4490:	d011      	beq.n	44b6 <uarte_instance_init.isra.0+0xca>
			nrf_gpio_cfg_input(cfg->cts_pin,
    4492:	7f6a      	ldrb	r2, [r5, #29]
    4494:	9301      	str	r3, [sp, #4]
    4496:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4498:	a801      	add	r0, sp, #4
    449a:	bf14      	ite	ne
    449c:	f04f 0903 	movne.w	r9, #3
    44a0:	f04f 0900 	moveq.w	r9, #0
    44a4:	f7ff ff16 	bl	42d4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    44a8:	9b01      	ldr	r3, [sp, #4]
    44aa:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    44ae:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    44b2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    44b6:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    44ba:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    44bc:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    44c0:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    44c4:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    44c8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    44cc:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    44ce:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    44d2:	3104      	adds	r1, #4
    44d4:	4630      	mov	r0, r6
    44d6:	f7ff fe4b 	bl	4170 <uarte_nrfx_configure>
	if (err) {
    44da:	4605      	mov	r5, r0
    44dc:	2800      	cmp	r0, #0
    44de:	d146      	bne.n	456e <uarte_instance_init.isra.0+0x182>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    44e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    44e4:	0799      	lsls	r1, r3, #30
    44e6:	d519      	bpl.n	451c <uarte_instance_init.isra.0+0x130>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    44e8:	f107 0016 	add.w	r0, r7, #22
    44ec:	f001 f820 	bl	5530 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    44f0:	4b22      	ldr	r3, [pc, #136]	; (457c <uarte_instance_init.isra.0+0x190>)
    44f2:	4298      	cmp	r0, r3
    44f4:	d13f      	bne.n	4576 <uarte_instance_init.isra.0+0x18a>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    44f6:	7db8      	ldrb	r0, [r7, #22]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    44f8:	00c3      	lsls	r3, r0, #3
    44fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    44fe:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    4502:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    4506:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    450a:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    450e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    4512:	4a1b      	ldr	r2, [pc, #108]	; (4580 <uarte_instance_init.isra.0+0x194>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    4514:	2301      	movs	r3, #1
    4516:	4083      	lsls	r3, r0
    4518:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    451c:	2308      	movs	r3, #8
    451e:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    4522:	f898 3008 	ldrb.w	r3, [r8, #8]
    4526:	b95b      	cbnz	r3, 4540 <uarte_instance_init.isra.0+0x154>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4528:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    452c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    4530:	f107 0315 	add.w	r3, r7, #21

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    4534:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    4538:	2301      	movs	r3, #1
    453a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    453e:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    4540:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4544:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    4546:	bf5c      	itt	pl
    4548:	f44f 7280 	movpl.w	r2, #256	; 0x100
    454c:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    4550:	06db      	lsls	r3, r3, #27
    4552:	bf44      	itt	mi
    4554:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    4558:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    455c:	3714      	adds	r7, #20
    p_reg->TXD.MAXCNT = length;
    455e:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    4560:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    4564:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4568:	2301      	movs	r3, #1
    456a:	60a3      	str	r3, [r4, #8]
    456c:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    456e:	4628      	mov	r0, r5
    4570:	b003      	add	sp, #12
    4572:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    4576:	f06f 0504 	mvn.w	r5, #4
    457a:	e7f8      	b.n	456e <uarte_instance_init.isra.0+0x182>
    457c:	0bad0000 	.word	0x0bad0000
    4580:	4001f000 	.word	0x4001f000

00004584 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4584:	4919      	ldr	r1, [pc, #100]	; (45ec <sys_clock_timeout_handler+0x68>)
{
    4586:	b570      	push	{r4, r5, r6, lr}
    4588:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    458a:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    458e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    4590:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    4594:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4598:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    459a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    459e:	f04f 0500 	mov.w	r5, #0
    45a2:	d20a      	bcs.n	45ba <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    45a4:	4b12      	ldr	r3, [pc, #72]	; (45f0 <sys_clock_timeout_handler+0x6c>)
    45a6:	6819      	ldr	r1, [r3, #0]
    45a8:	060a      	lsls	r2, r1, #24
    45aa:	0a0b      	lsrs	r3, r1, #8
    45ac:	1992      	adds	r2, r2, r6
    45ae:	4911      	ldr	r1, [pc, #68]	; (45f4 <sys_clock_timeout_handler+0x70>)
    45b0:	f143 0300 	adc.w	r3, r3, #0
    45b4:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    45b8:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    45ba:	f003 fecb 	bl	8354 <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    45be:	00a3      	lsls	r3, r4, #2
    45c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    45c4:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    45c8:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    45cc:	42b2      	cmp	r2, r6
    45ce:	d10b      	bne.n	45e8 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    45d0:	b91d      	cbnz	r5, 45da <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    45d2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    45d6:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    45da:	4b07      	ldr	r3, [pc, #28]	; (45f8 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    45dc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    45e0:	fa00 f404 	lsl.w	r4, r0, r4
    45e4:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    45e8:	bd70      	pop	{r4, r5, r6, pc}
    45ea:	bf00      	nop
    45ec:	200005a8 	.word	0x200005a8
    45f0:	20000e64 	.word	0x20000e64
    45f4:	20000590 	.word	0x20000590
    45f8:	40011000 	.word	0x40011000

000045fc <compare_int_lock>:
{
    45fc:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    45fe:	2301      	movs	r3, #1
    4600:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4602:	4a11      	ldr	r2, [pc, #68]	; (4648 <compare_int_lock+0x4c>)
    4604:	f3bf 8f5b 	dmb	ish
    4608:	43dc      	mvns	r4, r3
    460a:	e852 1f00 	ldrex	r1, [r2]
    460e:	ea01 0c04 	and.w	ip, r1, r4
    4612:	e842 ce00 	strex	lr, ip, [r2]
    4616:	f1be 0f00 	cmp.w	lr, #0
    461a:	d1f6      	bne.n	460a <compare_int_lock+0xe>
    461c:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4620:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    4624:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    4628:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    462c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    4630:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    4634:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4638:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    463c:	420b      	tst	r3, r1
}
    463e:	bf14      	ite	ne
    4640:	2001      	movne	r0, #1
    4642:	2000      	moveq	r0, #0
    4644:	bd10      	pop	{r4, pc}
    4646:	bf00      	nop
    4648:	20000e60 	.word	0x20000e60

0000464c <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    464c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    464e:	4a12      	ldr	r2, [pc, #72]	; (4698 <compare_int_unlock.part.0+0x4c>)
    4650:	f3bf 8f5b 	dmb	ish
    4654:	4083      	lsls	r3, r0
    4656:	e852 1f00 	ldrex	r1, [r2]
    465a:	4319      	orrs	r1, r3
    465c:	e842 1c00 	strex	ip, r1, [r2]
    4660:	f1bc 0f00 	cmp.w	ip, #0
    4664:	d1f7      	bne.n	4656 <compare_int_unlock.part.0+0xa>
    4666:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    466a:	4a0c      	ldr	r2, [pc, #48]	; (469c <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    466c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4670:	4083      	lsls	r3, r0
    4672:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    4676:	4b0a      	ldr	r3, [pc, #40]	; (46a0 <compare_int_unlock.part.0+0x54>)
    4678:	f3bf 8f5b 	dmb	ish
    467c:	681b      	ldr	r3, [r3, #0]
    467e:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    4682:	fa23 f000 	lsr.w	r0, r3, r0
    4686:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4688:	bf42      	ittt	mi
    468a:	4b06      	ldrmi	r3, [pc, #24]	; (46a4 <compare_int_unlock.part.0+0x58>)
    468c:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    4690:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    4694:	4770      	bx	lr
    4696:	bf00      	nop
    4698:	20000e60 	.word	0x20000e60
    469c:	40011000 	.word	0x40011000
    46a0:	20000e5c 	.word	0x20000e5c
    46a4:	e000e100 	.word	0xe000e100

000046a8 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    46a8:	4b0d      	ldr	r3, [pc, #52]	; (46e0 <z_nrf_rtc_timer_read+0x38>)
    46aa:	681b      	ldr	r3, [r3, #0]
    46ac:	0a19      	lsrs	r1, r3, #8
    46ae:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    46b0:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    46b4:	4b0b      	ldr	r3, [pc, #44]	; (46e4 <z_nrf_rtc_timer_read+0x3c>)
    46b6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    46ba:	18c0      	adds	r0, r0, r3
    46bc:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    46c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    46c4:	d20a      	bcs.n	46dc <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    46c6:	4b08      	ldr	r3, [pc, #32]	; (46e8 <z_nrf_rtc_timer_read+0x40>)
    46c8:	e9d3 2300 	ldrd	r2, r3, [r3]
    46cc:	4299      	cmp	r1, r3
    46ce:	bf08      	it	eq
    46d0:	4290      	cmpeq	r0, r2
    46d2:	d203      	bcs.n	46dc <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    46d4:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    46d8:	f141 0100 	adc.w	r1, r1, #0
}
    46dc:	4770      	bx	lr
    46de:	bf00      	nop
    46e0:	20000e64 	.word	0x20000e64
    46e4:	40011000 	.word	0x40011000
    46e8:	20000590 	.word	0x20000590

000046ec <compare_set>:
{
    46ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    46f0:	b085      	sub	sp, #20
    46f2:	4616      	mov	r6, r2
    46f4:	461f      	mov	r7, r3
    46f6:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    46f8:	f7ff ff80 	bl	45fc <compare_int_lock>
    46fc:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    46fe:	f7ff ffd3 	bl	46a8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    4702:	42b9      	cmp	r1, r7
    4704:	bf08      	it	eq
    4706:	42b0      	cmpeq	r0, r6
    4708:	d27f      	bcs.n	480a <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    470a:	ebb6 0800 	subs.w	r8, r6, r0
    470e:	eb67 0901 	sbc.w	r9, r7, r1
    4712:	2300      	movs	r3, #0
    4714:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    4718:	454b      	cmp	r3, r9
    471a:	bf08      	it	eq
    471c:	4542      	cmpeq	r2, r8
    471e:	f0c0 8085 	bcc.w	482c <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    4722:	4b44      	ldr	r3, [pc, #272]	; (4834 <compare_set+0x148>)
    4724:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    4728:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    472c:	429f      	cmp	r7, r3
    472e:	bf08      	it	eq
    4730:	4296      	cmpeq	r6, r2
    4732:	d054      	beq.n	47de <compare_set+0xf2>
    4734:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4738:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    473c:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    4740:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4744:	fa0b f205 	lsl.w	r2, fp, r5
    4748:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    474c:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4750:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4754:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    4756:	4a38      	ldr	r2, [pc, #224]	; (4838 <compare_set+0x14c>)
    return p_reg->CC[ch];
    4758:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    475c:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4760:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    4764:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    4768:	461c      	mov	r4, r3
    476a:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    476c:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    4770:	eba0 000a 	sub.w	r0, r0, sl
    4774:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    4778:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    477c:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    477e:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    4782:	d105      	bne.n	4790 <compare_set+0xa4>
    4784:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    4786:	2013      	movs	r0, #19
    4788:	f005 fc0e 	bl	9fa8 <z_impl_k_busy_wait>
    478c:	4a2a      	ldr	r2, [pc, #168]	; (4838 <compare_set+0x14c>)
    478e:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    4790:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    4792:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    4796:	eba4 000c 	sub.w	r0, r4, ip
    479a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    479e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    47a2:	bf88      	it	hi
    47a4:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    47a6:	2000      	movs	r0, #0
    47a8:	f8c8 0000 	str.w	r0, [r8]
    47ac:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    47b0:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    47b4:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    47b8:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    47bc:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    47c0:	4582      	cmp	sl, r0
    47c2:	d006      	beq.n	47d2 <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    47c4:	1a20      	subs	r0, r4, r0
    47c6:	3802      	subs	r0, #2
    47c8:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    47cc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    47d0:	d819      	bhi.n	4806 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    47d2:	1ae4      	subs	r4, r4, r3
    47d4:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    47d8:	1932      	adds	r2, r6, r4
    47da:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    47de:	4c15      	ldr	r4, [pc, #84]	; (4834 <compare_set+0x148>)
    47e0:	0129      	lsls	r1, r5, #4
    47e2:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    47e6:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    47ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    47ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    47ee:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    47f0:	6043      	str	r3, [r0, #4]
	return ret;
    47f2:	2400      	movs	r4, #0
	if (key) {
    47f4:	9b01      	ldr	r3, [sp, #4]
    47f6:	b113      	cbz	r3, 47fe <compare_set+0x112>
    47f8:	4628      	mov	r0, r5
    47fa:	f7ff ff27 	bl	464c <compare_int_unlock.part.0>
}
    47fe:	4620      	mov	r0, r4
    4800:	b005      	add	sp, #20
    4802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4806:	4620      	mov	r0, r4
    4808:	e7b0      	b.n	476c <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    480a:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    480c:	4a0b      	ldr	r2, [pc, #44]	; (483c <compare_set+0x150>)
    480e:	f3bf 8f5b 	dmb	ish
    4812:	40ab      	lsls	r3, r5
    4814:	e852 1f00 	ldrex	r1, [r2]
    4818:	4319      	orrs	r1, r3
    481a:	e842 1000 	strex	r0, r1, [r2]
    481e:	2800      	cmp	r0, #0
    4820:	d1f8      	bne.n	4814 <compare_set+0x128>
    4822:	f3bf 8f5b 	dmb	ish
    4826:	4632      	mov	r2, r6
    4828:	463b      	mov	r3, r7
    482a:	e7d8      	b.n	47de <compare_set+0xf2>
			return -EINVAL;
    482c:	f06f 0415 	mvn.w	r4, #21
    4830:	e7e0      	b.n	47f4 <compare_set+0x108>
    4832:	bf00      	nop
    4834:	20000598 	.word	0x20000598
    4838:	40011000 	.word	0x40011000
    483c:	20000e5c 	.word	0x20000e5c

00004840 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    4840:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    4842:	4b19      	ldr	r3, [pc, #100]	; (48a8 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    4844:	4d19      	ldr	r5, [pc, #100]	; (48ac <sys_clock_driver_init+0x6c>)
    4846:	2400      	movs	r4, #0
    4848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    484c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    4850:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    4854:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    4858:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    485c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4860:	4b13      	ldr	r3, [pc, #76]	; (48b0 <sys_clock_driver_init+0x70>)
    4862:	2602      	movs	r6, #2
    4864:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    4868:	2101      	movs	r1, #1
    486a:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    486e:	2011      	movs	r0, #17
    4870:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    4874:	4622      	mov	r2, r4
    4876:	f7fe f977 	bl	2b68 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    487a:	2011      	movs	r0, #17
    487c:	f7fe f956 	bl	2b2c <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    4880:	4a0c      	ldr	r2, [pc, #48]	; (48b4 <sys_clock_driver_init+0x74>)
    4882:	2301      	movs	r3, #1
    4884:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    4886:	4a0c      	ldr	r2, [pc, #48]	; (48b8 <sys_clock_driver_init+0x78>)
    4888:	602b      	str	r3, [r5, #0]
    488a:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    488c:	4b0b      	ldr	r3, [pc, #44]	; (48bc <sys_clock_driver_init+0x7c>)
    488e:	4a0c      	ldr	r2, [pc, #48]	; (48c0 <sys_clock_driver_init+0x80>)
    4890:	9300      	str	r3, [sp, #0]
    4892:	9401      	str	r4, [sp, #4]
    4894:	2300      	movs	r3, #0
    4896:	4620      	mov	r0, r4
    4898:	f7ff ff28 	bl	46ec <compare_set>

	z_nrf_clock_control_lf_on(mode);
    489c:	4630      	mov	r0, r6
    489e:	f7ff f919 	bl	3ad4 <z_nrf_clock_control_lf_on>

	return 0;
}
    48a2:	4620      	mov	r0, r4
    48a4:	b002      	add	sp, #8
    48a6:	bd70      	pop	{r4, r5, r6, pc}
    48a8:	20000598 	.word	0x20000598
    48ac:	40011000 	.word	0x40011000
    48b0:	e000e100 	.word	0xe000e100
    48b4:	40011008 	.word	0x40011008
    48b8:	20000e60 	.word	0x20000e60
    48bc:	00004585 	.word	0x00004585
    48c0:	007fffff 	.word	0x007fffff

000048c4 <rtc_nrf_isr>:
{
    48c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    48c8:	4c34      	ldr	r4, [pc, #208]	; (499c <rtc_nrf_isr+0xd8>)
    48ca:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    48ce:	079a      	lsls	r2, r3, #30
    48d0:	d509      	bpl.n	48e6 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    48d2:	4b33      	ldr	r3, [pc, #204]	; (49a0 <rtc_nrf_isr+0xdc>)
    48d4:	681a      	ldr	r2, [r3, #0]
    48d6:	b132      	cbz	r2, 48e6 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    48d8:	2200      	movs	r2, #0
    48da:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    48dc:	4a31      	ldr	r2, [pc, #196]	; (49a4 <rtc_nrf_isr+0xe0>)
    48de:	681b      	ldr	r3, [r3, #0]
    48e0:	6813      	ldr	r3, [r2, #0]
    48e2:	3301      	adds	r3, #1
    48e4:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    48e6:	f04f 0320 	mov.w	r3, #32
    48ea:	f3ef 8211 	mrs	r2, BASEPRI
    48ee:	f383 8812 	msr	BASEPRI_MAX, r3
    48f2:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    48f6:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    48fa:	03db      	lsls	r3, r3, #15
    48fc:	d512      	bpl.n	4924 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    48fe:	f3bf 8f5b 	dmb	ish
    4902:	4b29      	ldr	r3, [pc, #164]	; (49a8 <rtc_nrf_isr+0xe4>)
    4904:	e853 1f00 	ldrex	r1, [r3]
    4908:	f021 0001 	bic.w	r0, r1, #1
    490c:	e843 0600 	strex	r6, r0, [r3]
    4910:	2e00      	cmp	r6, #0
    4912:	d1f7      	bne.n	4904 <rtc_nrf_isr+0x40>
    4914:	f3bf 8f5b 	dmb	ish
    4918:	4b24      	ldr	r3, [pc, #144]	; (49ac <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    491a:	2900      	cmp	r1, #0
    491c:	d136      	bne.n	498c <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    491e:	6819      	ldr	r1, [r3, #0]
		if (result) {
    4920:	2900      	cmp	r1, #0
    4922:	d133      	bne.n	498c <rtc_nrf_isr+0xc8>
{
    4924:	2300      	movs	r3, #0
	__asm__ volatile(
    4926:	f382 8811 	msr	BASEPRI, r2
    492a:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    492e:	b353      	cbz	r3, 4986 <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    4930:	f7ff feba 	bl	46a8 <z_nrf_rtc_timer_read>
    4934:	4606      	mov	r6, r0
	__asm__ volatile(
    4936:	f04f 0320 	mov.w	r3, #32
    493a:	f3ef 8011 	mrs	r0, BASEPRI
    493e:	f383 8812 	msr	BASEPRI_MAX, r3
    4942:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    4946:	4b1a      	ldr	r3, [pc, #104]	; (49b0 <rtc_nrf_isr+0xec>)
    4948:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    494c:	4549      	cmp	r1, r9
    494e:	bf08      	it	eq
    4950:	4546      	cmpeq	r6, r8
    4952:	f04f 0200 	mov.w	r2, #0
    4956:	d31e      	bcc.n	4996 <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4958:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    495c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    4960:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4964:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    4968:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    496a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    496e:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    4972:	f380 8811 	msr	BASEPRI, r0
    4976:	f3bf 8f6f 	isb	sy
		if (handler) {
    497a:	b121      	cbz	r1, 4986 <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    497c:	9500      	str	r5, [sp, #0]
    497e:	4642      	mov	r2, r8
    4980:	464b      	mov	r3, r9
    4982:	2000      	movs	r0, #0
    4984:	4788      	blx	r1
}
    4986:	b003      	add	sp, #12
    4988:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    498c:	2100      	movs	r1, #0
    498e:	6019      	str	r1, [r3, #0]
    4990:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    4992:	2301      	movs	r3, #1
}
    4994:	e7c7      	b.n	4926 <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    4996:	4611      	mov	r1, r2
    4998:	e7eb      	b.n	4972 <rtc_nrf_isr+0xae>
    499a:	bf00      	nop
    499c:	40011000 	.word	0x40011000
    49a0:	40011104 	.word	0x40011104
    49a4:	20000e64 	.word	0x20000e64
    49a8:	20000e5c 	.word	0x20000e5c
    49ac:	40011140 	.word	0x40011140
    49b0:	20000598 	.word	0x20000598

000049b4 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    49b4:	4b14      	ldr	r3, [pc, #80]	; (4a08 <sys_clock_set_timeout+0x54>)
{
    49b6:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    49b8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    49bc:	bf08      	it	eq
    49be:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    49c0:	1e44      	subs	r4, r0, #1
    49c2:	2c00      	cmp	r4, #0
    49c4:	dd1e      	ble.n	4a04 <sys_clock_set_timeout+0x50>
    49c6:	429c      	cmp	r4, r3
    49c8:	bfa8      	it	ge
    49ca:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    49cc:	f7ff fe6c 	bl	46a8 <z_nrf_rtc_timer_read>
    49d0:	4b0e      	ldr	r3, [pc, #56]	; (4a0c <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    49d2:	490f      	ldr	r1, [pc, #60]	; (4a10 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    49d4:	e9d3 2300 	ldrd	r2, r3, [r3]
    49d8:	1a80      	subs	r0, r0, r2
		ticks = 0;
    49da:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    49de:	bf28      	it	cs
    49e0:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    49e2:	3001      	adds	r0, #1
    49e4:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    49e6:	4808      	ldr	r0, [pc, #32]	; (4a08 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    49e8:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    49ea:	4284      	cmp	r4, r0
    49ec:	bf28      	it	cs
    49ee:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    49f0:	1912      	adds	r2, r2, r4
    49f2:	f04f 0000 	mov.w	r0, #0
    49f6:	9001      	str	r0, [sp, #4]
    49f8:	f143 0300 	adc.w	r3, r3, #0
    49fc:	f7ff fe76 	bl	46ec <compare_set>
}
    4a00:	b002      	add	sp, #8
    4a02:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    4a04:	2400      	movs	r4, #0
    4a06:	e7e1      	b.n	49cc <sys_clock_set_timeout+0x18>
    4a08:	007fffff 	.word	0x007fffff
    4a0c:	200005a8 	.word	0x200005a8
    4a10:	00004585 	.word	0x00004585

00004a14 <sys_clock_elapsed>:
{
    4a14:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    4a16:	f7ff fe47 	bl	46a8 <z_nrf_rtc_timer_read>
    4a1a:	4b02      	ldr	r3, [pc, #8]	; (4a24 <sys_clock_elapsed+0x10>)
    4a1c:	681b      	ldr	r3, [r3, #0]
}
    4a1e:	1ac0      	subs	r0, r0, r3
    4a20:	bd08      	pop	{r3, pc}
    4a22:	bf00      	nop
    4a24:	200005a8 	.word	0x200005a8

00004a28 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    4a28:	b508      	push	{r3, lr}
    switch (domain)
    4a2a:	b178      	cbz	r0, 4a4c <nrf_clock_is_running.constprop.0+0x24>
    4a2c:	2801      	cmp	r0, #1
    4a2e:	d01c      	beq.n	4a6a <nrf_clock_is_running.constprop.0+0x42>
            NRFX_ASSERT(0);
    4a30:	4a14      	ldr	r2, [pc, #80]	; (4a84 <nrf_clock_is_running.constprop.0+0x5c>)
    4a32:	4915      	ldr	r1, [pc, #84]	; (4a88 <nrf_clock_is_running.constprop.0+0x60>)
    4a34:	4815      	ldr	r0, [pc, #84]	; (4a8c <nrf_clock_is_running.constprop.0+0x64>)
    4a36:	f44f 734f 	mov.w	r3, #828	; 0x33c
    4a3a:	f004 fc70 	bl	931e <printk>
    4a3e:	4811      	ldr	r0, [pc, #68]	; (4a84 <nrf_clock_is_running.constprop.0+0x5c>)
    4a40:	f44f 714f 	mov.w	r1, #828	; 0x33c
    4a44:	f004 fb68 	bl	9118 <assert_post_action>
            return false;
    4a48:	2000      	movs	r0, #0
    4a4a:	e00d      	b.n	4a68 <nrf_clock_is_running.constprop.0+0x40>
            if (p_clk_src != NULL)
    4a4c:	b131      	cbz	r1, 4a5c <nrf_clock_is_running.constprop.0+0x34>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4a4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a52:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4a56:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    4a5a:	600b      	str	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4a5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a60:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4a64:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    4a68:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    4a6a:	b131      	cbz	r1, 4a7a <nrf_clock_is_running.constprop.0+0x52>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4a6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a70:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    4a74:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    4a78:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4a7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a7e:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    4a82:	e7ef      	b.n	4a64 <nrf_clock_is_running.constprop.0+0x3c>
    4a84:	0000b1c6 	.word	0x0000b1c6
    4a88:	0000b36e 	.word	0x0000b36e
    4a8c:	0000a594 	.word	0x0000a594

00004a90 <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    4a90:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    4a92:	4604      	mov	r4, r0
    4a94:	b948      	cbnz	r0, 4aaa <nrfx_clock_init+0x1a>
    4a96:	490a      	ldr	r1, [pc, #40]	; (4ac0 <nrfx_clock_init+0x30>)
    4a98:	480a      	ldr	r0, [pc, #40]	; (4ac4 <nrfx_clock_init+0x34>)
    4a9a:	4a0b      	ldr	r2, [pc, #44]	; (4ac8 <nrfx_clock_init+0x38>)
    4a9c:	23bd      	movs	r3, #189	; 0xbd
    4a9e:	f004 fc3e 	bl	931e <printk>
    4aa2:	4809      	ldr	r0, [pc, #36]	; (4ac8 <nrfx_clock_init+0x38>)
    4aa4:	21bd      	movs	r1, #189	; 0xbd
    4aa6:	f004 fb37 	bl	9118 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    4aaa:	4b08      	ldr	r3, [pc, #32]	; (4acc <nrfx_clock_init+0x3c>)
    4aac:	791a      	ldrb	r2, [r3, #4]
    4aae:	b922      	cbnz	r2, 4aba <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    4ab0:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    4ab2:	4807      	ldr	r0, [pc, #28]	; (4ad0 <nrfx_clock_init+0x40>)
        m_clock_cb.event_handler = event_handler;
    4ab4:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    4ab6:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    4ab8:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    4aba:	4806      	ldr	r0, [pc, #24]	; (4ad4 <nrfx_clock_init+0x44>)
    return err_code;
    4abc:	e7fc      	b.n	4ab8 <nrfx_clock_init+0x28>
    4abe:	bf00      	nop
    4ac0:	0000b237 	.word	0x0000b237
    4ac4:	0000a594 	.word	0x0000a594
    4ac8:	0000b1fa 	.word	0x0000b1fa
    4acc:	20000e68 	.word	0x20000e68
    4ad0:	0bad0000 	.word	0x0bad0000
    4ad4:	0bad000c 	.word	0x0bad000c

00004ad8 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    4ad8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4ada:	4b0b      	ldr	r3, [pc, #44]	; (4b08 <nrfx_clock_enable+0x30>)
    4adc:	791b      	ldrb	r3, [r3, #4]
    4ade:	b94b      	cbnz	r3, 4af4 <nrfx_clock_enable+0x1c>
    4ae0:	490a      	ldr	r1, [pc, #40]	; (4b0c <nrfx_clock_enable+0x34>)
    4ae2:	480b      	ldr	r0, [pc, #44]	; (4b10 <nrfx_clock_enable+0x38>)
    4ae4:	4a0b      	ldr	r2, [pc, #44]	; (4b14 <nrfx_clock_enable+0x3c>)
    4ae6:	23d6      	movs	r3, #214	; 0xd6
    4ae8:	f004 fc19 	bl	931e <printk>
    4aec:	4809      	ldr	r0, [pc, #36]	; (4b14 <nrfx_clock_enable+0x3c>)
    4aee:	21d6      	movs	r1, #214	; 0xd6
    4af0:	f004 fb12 	bl	9118 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    4af4:	2000      	movs	r0, #0
    4af6:	f7fe f829 	bl	2b4c <arch_irq_is_enabled>
    4afa:	b918      	cbnz	r0, 4b04 <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    4afc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    4b00:	f7fe b814 	b.w	2b2c <arch_irq_enable>
    4b04:	bd08      	pop	{r3, pc}
    4b06:	bf00      	nop
    4b08:	20000e68 	.word	0x20000e68
    4b0c:	0000b245 	.word	0x0000b245
    4b10:	0000a594 	.word	0x0000a594
    4b14:	0000b1fa 	.word	0x0000b1fa

00004b18 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4b18:	4b22      	ldr	r3, [pc, #136]	; (4ba4 <nrfx_clock_start+0x8c>)
    4b1a:	791b      	ldrb	r3, [r3, #4]
{
    4b1c:	b513      	push	{r0, r1, r4, lr}
    4b1e:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4b20:	b95b      	cbnz	r3, 4b3a <nrfx_clock_start+0x22>
    4b22:	4921      	ldr	r1, [pc, #132]	; (4ba8 <nrfx_clock_start+0x90>)
    4b24:	4821      	ldr	r0, [pc, #132]	; (4bac <nrfx_clock_start+0x94>)
    4b26:	4a22      	ldr	r2, [pc, #136]	; (4bb0 <nrfx_clock_start+0x98>)
    4b28:	f44f 7389 	mov.w	r3, #274	; 0x112
    4b2c:	f004 fbf7 	bl	931e <printk>
    4b30:	481f      	ldr	r0, [pc, #124]	; (4bb0 <nrfx_clock_start+0x98>)
    4b32:	f44f 7189 	mov.w	r1, #274	; 0x112
    4b36:	f004 faef 	bl	9118 <assert_post_action>
    switch (domain)
    4b3a:	b174      	cbz	r4, 4b5a <nrfx_clock_start+0x42>
    4b3c:	2c01      	cmp	r4, #1
    4b3e:	d027      	beq.n	4b90 <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    4b40:	4a1b      	ldr	r2, [pc, #108]	; (4bb0 <nrfx_clock_start+0x98>)
    4b42:	491c      	ldr	r1, [pc, #112]	; (4bb4 <nrfx_clock_start+0x9c>)
    4b44:	4819      	ldr	r0, [pc, #100]	; (4bac <nrfx_clock_start+0x94>)
    4b46:	f44f 73a2 	mov.w	r3, #324	; 0x144
    4b4a:	f004 fbe8 	bl	931e <printk>
    4b4e:	4818      	ldr	r0, [pc, #96]	; (4bb0 <nrfx_clock_start+0x98>)
    4b50:	f44f 71a2 	mov.w	r1, #324	; 0x144
    4b54:	f004 fae0 	bl	9118 <assert_post_action>
            break;
    }
}
    4b58:	e016      	b.n	4b88 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    4b5a:	a901      	add	r1, sp, #4
    4b5c:	4620      	mov	r0, r4
    4b5e:	f7ff ff63 	bl	4a28 <nrf_clock_is_running.constprop.0>
    4b62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b66:	b188      	cbz	r0, 4b8c <nrfx_clock_start+0x74>
    4b68:	9a01      	ldr	r2, [sp, #4]
    4b6a:	2a01      	cmp	r2, #1
    4b6c:	d10e      	bne.n	4b8c <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    4b6e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4b72:	4b11      	ldr	r3, [pc, #68]	; (4bb8 <nrfx_clock_start+0xa0>)
    4b74:	2200      	movs	r2, #0
    4b76:	601a      	str	r2, [r3, #0]
    4b78:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4b7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b7e:	2202      	movs	r2, #2
    4b80:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4b84:	2201      	movs	r2, #1
    4b86:	609a      	str	r2, [r3, #8]
}
    4b88:	b002      	add	sp, #8
    4b8a:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    4b8c:	2200      	movs	r2, #0
    4b8e:	e7ee      	b.n	4b6e <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4b90:	4b0a      	ldr	r3, [pc, #40]	; (4bbc <nrfx_clock_start+0xa4>)
    4b92:	2200      	movs	r2, #0
    4b94:	601a      	str	r2, [r3, #0]
    4b96:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4b98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b9c:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4ba0:	601c      	str	r4, [r3, #0]
}
    4ba2:	e7f1      	b.n	4b88 <nrfx_clock_start+0x70>
    4ba4:	20000e68 	.word	0x20000e68
    4ba8:	0000b245 	.word	0x0000b245
    4bac:	0000a594 	.word	0x0000a594
    4bb0:	0000b1fa 	.word	0x0000b1fa
    4bb4:	0000b36e 	.word	0x0000b36e
    4bb8:	40000104 	.word	0x40000104
    4bbc:	40000100 	.word	0x40000100

00004bc0 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    4bc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4bc2:	4d2f      	ldr	r5, [pc, #188]	; (4c80 <nrfx_clock_stop+0xc0>)
    4bc4:	792a      	ldrb	r2, [r5, #4]
{
    4bc6:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4bc8:	b95a      	cbnz	r2, 4be2 <nrfx_clock_stop+0x22>
    4bca:	492e      	ldr	r1, [pc, #184]	; (4c84 <nrfx_clock_stop+0xc4>)
    4bcc:	482e      	ldr	r0, [pc, #184]	; (4c88 <nrfx_clock_stop+0xc8>)
    4bce:	4a2f      	ldr	r2, [pc, #188]	; (4c8c <nrfx_clock_stop+0xcc>)
    4bd0:	f240 134b 	movw	r3, #331	; 0x14b
    4bd4:	f004 fba3 	bl	931e <printk>
    4bd8:	482c      	ldr	r0, [pc, #176]	; (4c8c <nrfx_clock_stop+0xcc>)
    4bda:	f240 114b 	movw	r1, #331	; 0x14b
    4bde:	f004 fa9b 	bl	9118 <assert_post_action>
    switch (domain)
    4be2:	b17c      	cbz	r4, 4c04 <nrfx_clock_stop+0x44>
    4be4:	2c01      	cmp	r4, #1
    4be6:	d028      	beq.n	4c3a <nrfx_clock_stop+0x7a>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    4be8:	4929      	ldr	r1, [pc, #164]	; (4c90 <nrfx_clock_stop+0xd0>)
    4bea:	4827      	ldr	r0, [pc, #156]	; (4c88 <nrfx_clock_stop+0xc8>)
    4bec:	4a27      	ldr	r2, [pc, #156]	; (4c8c <nrfx_clock_stop+0xcc>)
    4bee:	f240 1367 	movw	r3, #359	; 0x167
    4bf2:	f004 fb94 	bl	931e <printk>
    4bf6:	4825      	ldr	r0, [pc, #148]	; (4c8c <nrfx_clock_stop+0xcc>)
    4bf8:	f240 1167 	movw	r1, #359	; 0x167
    4bfc:	f004 fa8c 	bl	9118 <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    4c00:	b003      	add	sp, #12
    4c02:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    4c04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4c08:	2202      	movs	r2, #2
    4c0a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4c0e:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    4c12:	f503 7382 	add.w	r3, r3, #260	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4c16:	2201      	movs	r2, #1
    4c18:	681b      	ldr	r3, [r3, #0]
    4c1a:	4b1e      	ldr	r3, [pc, #120]	; (4c94 <nrfx_clock_stop+0xd4>)
    4c1c:	f242 7410 	movw	r4, #10000	; 0x2710
    4c20:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    4c22:	2100      	movs	r1, #0
    4c24:	4608      	mov	r0, r1
    4c26:	f7ff feff 	bl	4a28 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    4c2a:	2800      	cmp	r0, #0
    4c2c:	d0e8      	beq.n	4c00 <nrfx_clock_stop+0x40>
    4c2e:	2001      	movs	r0, #1
    4c30:	f005 f8a2 	bl	9d78 <nrfx_busy_wait>
    4c34:	3c01      	subs	r4, #1
    4c36:	d1f4      	bne.n	4c22 <nrfx_clock_stop+0x62>
    4c38:	e7e2      	b.n	4c00 <nrfx_clock_stop+0x40>
    p_reg->INTENCLR = mask;
    4c3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4c3e:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    4c40:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4c44:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4c48:	f503 7380 	add.w	r3, r3, #256	; 0x100
    4c4c:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4c4e:	4b12      	ldr	r3, [pc, #72]	; (4c98 <nrfx_clock_stop+0xd8>)
    4c50:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    4c52:	f88d 4007 	strb.w	r4, [sp, #7]
    4c56:	f242 7410 	movw	r4, #10000	; 0x2710
    4c5a:	f10d 0107 	add.w	r1, sp, #7
    4c5e:	2001      	movs	r0, #1
    4c60:	f7ff fee2 	bl	4a28 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4c64:	b910      	cbnz	r0, 4c6c <nrfx_clock_stop+0xac>
            m_clock_cb.hfclk_started = false;
    4c66:	2300      	movs	r3, #0
    4c68:	716b      	strb	r3, [r5, #5]
    4c6a:	e7c9      	b.n	4c00 <nrfx_clock_stop+0x40>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4c6c:	f89d 0007 	ldrb.w	r0, [sp, #7]
    4c70:	2801      	cmp	r0, #1
    4c72:	d1f8      	bne.n	4c66 <nrfx_clock_stop+0xa6>
    4c74:	f005 f880 	bl	9d78 <nrfx_busy_wait>
    4c78:	3c01      	subs	r4, #1
    4c7a:	d1ee      	bne.n	4c5a <nrfx_clock_stop+0x9a>
    4c7c:	e7f3      	b.n	4c66 <nrfx_clock_stop+0xa6>
    4c7e:	bf00      	nop
    4c80:	20000e68 	.word	0x20000e68
    4c84:	0000b245 	.word	0x0000b245
    4c88:	0000a594 	.word	0x0000a594
    4c8c:	0000b1fa 	.word	0x0000b1fa
    4c90:	0000b36e 	.word	0x0000b36e
    4c94:	4000000c 	.word	0x4000000c
    4c98:	40000004 	.word	0x40000004

00004c9c <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4c9c:	4b16      	ldr	r3, [pc, #88]	; (4cf8 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    4c9e:	b507      	push	{r0, r1, r2, lr}
    4ca0:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    4ca2:	b16a      	cbz	r2, 4cc0 <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4ca4:	2200      	movs	r2, #0
    4ca6:	601a      	str	r2, [r3, #0]
    4ca8:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    4caa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4cae:	2201      	movs	r2, #1
    4cb0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    4cb4:	4b11      	ldr	r3, [pc, #68]	; (4cfc <nrfx_power_clock_irq_handler+0x60>)
    4cb6:	7958      	ldrb	r0, [r3, #5]
    4cb8:	b910      	cbnz	r0, 4cc0 <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    4cba:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    4cbc:	681b      	ldr	r3, [r3, #0]
    4cbe:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4cc0:	4b0f      	ldr	r3, [pc, #60]	; (4d00 <nrfx_power_clock_irq_handler+0x64>)
    4cc2:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    4cc4:	b16a      	cbz	r2, 4ce2 <nrfx_power_clock_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4cc6:	2000      	movs	r0, #0
    4cc8:	6018      	str	r0, [r3, #0]
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    4cca:	a901      	add	r1, sp, #4
    4ccc:	681b      	ldr	r3, [r3, #0]
    4cce:	f7ff feab 	bl	4a28 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    4cd2:	9a01      	ldr	r2, [sp, #4]
    4cd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4cd8:	b932      	cbnz	r2, 4ce8 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    4cda:	2201      	movs	r2, #1
    4cdc:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4ce0:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    4ce2:	b003      	add	sp, #12
    4ce4:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    4ce8:	2202      	movs	r2, #2
    4cea:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    4cee:	4b03      	ldr	r3, [pc, #12]	; (4cfc <nrfx_power_clock_irq_handler+0x60>)
    4cf0:	2001      	movs	r0, #1
    4cf2:	681b      	ldr	r3, [r3, #0]
    4cf4:	4798      	blx	r3
}
    4cf6:	e7f4      	b.n	4ce2 <nrfx_power_clock_irq_handler+0x46>
    4cf8:	40000100 	.word	0x40000100
    4cfc:	20000e68 	.word	0x20000e68
    4d00:	40000104 	.word	0x40000104

00004d04 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    4d04:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    4d06:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    4d08:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    4d0a:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    4d0e:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    4d10:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    4d14:	d014      	beq.n	4d40 <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    4d16:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    4d1a:	fa05 f204 	lsl.w	r2, r5, r4
    4d1e:	ea23 0202 	bic.w	r2, r3, r2
    4d22:	e850 6f00 	ldrex	r6, [r0]
    4d26:	429e      	cmp	r6, r3
    4d28:	d104      	bne.n	4d34 <nrfx_flag32_alloc+0x30>
    4d2a:	e840 2c00 	strex	ip, r2, [r0]
    4d2e:	f1bc 0f00 	cmp.w	ip, #0
    4d32:	d1f6      	bne.n	4d22 <nrfx_flag32_alloc+0x1e>
    4d34:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4d38:	d1e6      	bne.n	4d08 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    4d3a:	4802      	ldr	r0, [pc, #8]	; (4d44 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    4d3c:	700c      	strb	r4, [r1, #0]
}
    4d3e:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    4d40:	4801      	ldr	r0, [pc, #4]	; (4d48 <nrfx_flag32_alloc+0x44>)
    4d42:	e7fc      	b.n	4d3e <nrfx_flag32_alloc+0x3a>
    4d44:	0bad0000 	.word	0x0bad0000
    4d48:	0bad0002 	.word	0x0bad0002

00004d4c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    4d4c:	6803      	ldr	r3, [r0, #0]
    4d4e:	40cb      	lsrs	r3, r1
    4d50:	07db      	lsls	r3, r3, #31
{
    4d52:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    4d54:	d415      	bmi.n	4d82 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    4d56:	2301      	movs	r3, #1
    4d58:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    4d5c:	6803      	ldr	r3, [r0, #0]
    4d5e:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    4d62:	ea41 0203 	orr.w	r2, r1, r3
    4d66:	e850 4f00 	ldrex	r4, [r0]
    4d6a:	429c      	cmp	r4, r3
    4d6c:	d104      	bne.n	4d78 <nrfx_flag32_free+0x2c>
    4d6e:	e840 2c00 	strex	ip, r2, [r0]
    4d72:	f1bc 0f00 	cmp.w	ip, #0
    4d76:	d1f6      	bne.n	4d66 <nrfx_flag32_free+0x1a>
    4d78:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4d7c:	d1ee      	bne.n	4d5c <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    4d7e:	4802      	ldr	r0, [pc, #8]	; (4d88 <nrfx_flag32_free+0x3c>)
}
    4d80:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4d82:	4802      	ldr	r0, [pc, #8]	; (4d8c <nrfx_flag32_free+0x40>)
    4d84:	e7fc      	b.n	4d80 <nrfx_flag32_free+0x34>
    4d86:	bf00      	nop
    4d88:	0bad0000 	.word	0x0bad0000
    4d8c:	0bad0004 	.word	0x0bad0004

00004d90 <pin_is_task_output>:
 *
 * @return True if pin is task output.
 */
static bool pin_is_task_output(uint32_t pin)
{
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    4d90:	4b05      	ldr	r3, [pc, #20]	; (4da8 <pin_is_task_output+0x18>)
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4d92:	3008      	adds	r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    4d94:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    4d98:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
    4d9c:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
    4da0:	4258      	negs	r0, r3
    4da2:	4158      	adcs	r0, r3
    4da4:	4770      	bx	lr
    4da6:	bf00      	nop
    4da8:	20000134 	.word	0x20000134

00004dac <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4dac:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4dae:	f100 0308 	add.w	r3, r0, #8
    4db2:	4c0c      	ldr	r4, [pc, #48]	; (4de4 <call_handler+0x38>)
    4db4:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4db8:	05da      	lsls	r2, r3, #23
{
    4dba:	4605      	mov	r5, r0
    4dbc:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4dbe:	d507      	bpl.n	4dd0 <call_handler+0x24>
    4dc0:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    4dc4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    4dc8:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    4dcc:	6852      	ldr	r2, [r2, #4]
    4dce:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    4dd0:	68a3      	ldr	r3, [r4, #8]
    4dd2:	b12b      	cbz	r3, 4de0 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4dd4:	68e2      	ldr	r2, [r4, #12]
    4dd6:	4631      	mov	r1, r6
    4dd8:	4628      	mov	r0, r5
    }
}
    4dda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4dde:	4718      	bx	r3
}
    4de0:	bd70      	pop	{r4, r5, r6, pc}
    4de2:	bf00      	nop
    4de4:	20000134 	.word	0x20000134

00004de8 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4de8:	4b19      	ldr	r3, [pc, #100]	; (4e50 <release_handler+0x68>)
    4dea:	3008      	adds	r0, #8
{
    4dec:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4dee:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    4df2:	05d1      	lsls	r1, r2, #23
    4df4:	d51d      	bpl.n	4e32 <release_handler+0x4a>
    4df6:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    4dfa:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    4dfe:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4e02:	f103 0410 	add.w	r4, r3, #16
    4e06:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    4e08:	f834 2b02 	ldrh.w	r2, [r4], #2
    4e0c:	f412 7f80 	tst.w	r2, #256	; 0x100
    4e10:	d003      	beq.n	4e1a <release_handler+0x32>
    4e12:	f3c2 2243 	ubfx	r2, r2, #9, #4
    4e16:	4291      	cmp	r1, r2
    4e18:	d00b      	beq.n	4e32 <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4e1a:	3001      	adds	r0, #1
    4e1c:	2830      	cmp	r0, #48	; 0x30
    4e1e:	d1f3      	bne.n	4e08 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    4e20:	2200      	movs	r2, #0
    4e22:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    4e26:	480b      	ldr	r0, [pc, #44]	; (4e54 <release_handler+0x6c>)
    4e28:	f7ff ff90 	bl	4d4c <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4e2c:	4b0a      	ldr	r3, [pc, #40]	; (4e58 <release_handler+0x70>)
    4e2e:	4298      	cmp	r0, r3
    4e30:	d100      	bne.n	4e34 <release_handler+0x4c>
}
    4e32:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4e34:	4909      	ldr	r1, [pc, #36]	; (4e5c <release_handler+0x74>)
    4e36:	480a      	ldr	r0, [pc, #40]	; (4e60 <release_handler+0x78>)
    4e38:	4a0a      	ldr	r2, [pc, #40]	; (4e64 <release_handler+0x7c>)
    4e3a:	f44f 7399 	mov.w	r3, #306	; 0x132
    4e3e:	f004 fa6e 	bl	931e <printk>
}
    4e42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4e46:	4807      	ldr	r0, [pc, #28]	; (4e64 <release_handler+0x7c>)
    4e48:	f44f 7199 	mov.w	r1, #306	; 0x132
    4e4c:	f004 b964 	b.w	9118 <assert_post_action>
    4e50:	20000134 	.word	0x20000134
    4e54:	200001a8 	.word	0x200001a8
    4e58:	0bad0000 	.word	0x0bad0000
    4e5c:	0000b2c7 	.word	0x0000b2c7
    4e60:	0000a594 	.word	0x0000a594
    4e64:	0000b263 	.word	0x0000b263

00004e68 <pin_handler_trigger_uninit>:
{
    4e68:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4e6a:	4c0a      	ldr	r4, [pc, #40]	; (4e94 <pin_handler_trigger_uninit+0x2c>)
    4e6c:	f100 0508 	add.w	r5, r0, #8
    4e70:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    4e74:	069a      	lsls	r2, r3, #26
    4e76:	d506      	bpl.n	4e86 <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    4e78:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    4e7a:	4a07      	ldr	r2, [pc, #28]	; (4e98 <pin_handler_trigger_uninit+0x30>)
    4e7c:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4e80:	2100      	movs	r1, #0
    4e82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    4e86:	f7ff ffaf 	bl	4de8 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    4e8a:	2300      	movs	r3, #0
    4e8c:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    4e90:	bd38      	pop	{r3, r4, r5, pc}
    4e92:	bf00      	nop
    4e94:	20000134 	.word	0x20000134
    4e98:	40006000 	.word	0x40006000

00004e9c <nrf_gpio_pin_port_decode>:
{
    4e9c:	b510      	push	{r4, lr}
    4e9e:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4ea0:	6800      	ldr	r0, [r0, #0]
    4ea2:	f004 ff6b 	bl	9d7c <nrf_gpio_pin_present_check>
    4ea6:	b958      	cbnz	r0, 4ec0 <nrf_gpio_pin_port_decode+0x24>
    4ea8:	4912      	ldr	r1, [pc, #72]	; (4ef4 <nrf_gpio_pin_port_decode+0x58>)
    4eaa:	4813      	ldr	r0, [pc, #76]	; (4ef8 <nrf_gpio_pin_port_decode+0x5c>)
    4eac:	4a13      	ldr	r2, [pc, #76]	; (4efc <nrf_gpio_pin_port_decode+0x60>)
    4eae:	f240 2329 	movw	r3, #553	; 0x229
    4eb2:	f004 fa34 	bl	931e <printk>
    4eb6:	4811      	ldr	r0, [pc, #68]	; (4efc <nrf_gpio_pin_port_decode+0x60>)
    4eb8:	f240 2129 	movw	r1, #553	; 0x229
    4ebc:	f004 f92c 	bl	9118 <assert_post_action>
    uint32_t pin_number = *p_pin;
    4ec0:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4ec2:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4ec6:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    4ec8:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4eca:	d00d      	beq.n	4ee8 <nrf_gpio_pin_port_decode+0x4c>
    4ecc:	2b01      	cmp	r3, #1
    4ece:	d00e      	beq.n	4eee <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    4ed0:	490b      	ldr	r1, [pc, #44]	; (4f00 <nrf_gpio_pin_port_decode+0x64>)
    4ed2:	4809      	ldr	r0, [pc, #36]	; (4ef8 <nrf_gpio_pin_port_decode+0x5c>)
    4ed4:	4a09      	ldr	r2, [pc, #36]	; (4efc <nrf_gpio_pin_port_decode+0x60>)
    4ed6:	f240 232e 	movw	r3, #558	; 0x22e
    4eda:	f004 fa20 	bl	931e <printk>
    4ede:	4807      	ldr	r0, [pc, #28]	; (4efc <nrf_gpio_pin_port_decode+0x60>)
    4ee0:	f240 212e 	movw	r1, #558	; 0x22e
    4ee4:	f004 f918 	bl	9118 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4ee8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    4eec:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    4eee:	4805      	ldr	r0, [pc, #20]	; (4f04 <nrf_gpio_pin_port_decode+0x68>)
    4ef0:	e7fc      	b.n	4eec <nrf_gpio_pin_port_decode+0x50>
    4ef2:	bf00      	nop
    4ef4:	0000b18e 	.word	0x0000b18e
    4ef8:	0000a594 	.word	0x0000a594
    4efc:	0000b15b 	.word	0x0000b15b
    4f00:	0000b36e 	.word	0x0000b36e
    4f04:	50000300 	.word	0x50000300

00004f08 <nrfx_gpiote_input_configure>:
{
    4f08:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f0a:	4604      	mov	r4, r0
    4f0c:	b085      	sub	sp, #20
    4f0e:	4617      	mov	r7, r2
    4f10:	461d      	mov	r5, r3
    if (p_input_config)
    4f12:	b1f1      	cbz	r1, 4f52 <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    4f14:	f7ff ff3c 	bl	4d90 <pin_is_task_output>
    4f18:	b110      	cbz	r0, 4f20 <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    4f1a:	484a      	ldr	r0, [pc, #296]	; (5044 <nrfx_gpiote_input_configure+0x13c>)
}
    4f1c:	b005      	add	sp, #20
    4f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4f20:	460b      	mov	r3, r1
    4f22:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    4f26:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    4f2a:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4f2e:	f10d 020f 	add.w	r2, sp, #15
    4f32:	f10d 010e 	add.w	r1, sp, #14
    4f36:	4620      	mov	r0, r4
    4f38:	f004 ff35 	bl	9da6 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4f3c:	4a42      	ldr	r2, [pc, #264]	; (5048 <nrfx_gpiote_input_configure+0x140>)
    4f3e:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    4f42:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    4f46:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4f4a:	f043 0301 	orr.w	r3, r3, #1
    4f4e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    4f52:	b197      	cbz	r7, 4f7a <nrfx_gpiote_input_configure+0x72>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4f54:	4b3c      	ldr	r3, [pc, #240]	; (5048 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    4f56:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4f58:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4f5a:	f104 0008 	add.w	r0, r4, #8
    4f5e:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    4f62:	078f      	lsls	r7, r1, #30
    4f64:	d50c      	bpl.n	4f80 <nrfx_gpiote_input_configure+0x78>
            if (use_evt)
    4f66:	2a00      	cmp	r2, #0
    4f68:	d1d7      	bne.n	4f1a <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    4f6a:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    4f6e:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    4f72:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    4f76:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    4f7a:	bbcd      	cbnz	r5, 4ff0 <nrfx_gpiote_input_configure+0xe8>
    return NRFX_SUCCESS;
    4f7c:	4833      	ldr	r0, [pc, #204]	; (504c <nrfx_gpiote_input_configure+0x144>)
    4f7e:	e7cd      	b.n	4f1c <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    4f80:	f021 0120 	bic.w	r1, r1, #32
    4f84:	04c9      	lsls	r1, r1, #19
    4f86:	0cc9      	lsrs	r1, r1, #19
    4f88:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    4f8c:	2a00      	cmp	r2, #0
    4f8e:	d0ec      	beq.n	4f6a <nrfx_gpiote_input_configure+0x62>
                if (!edge)
    4f90:	2e03      	cmp	r6, #3
    4f92:	d8c2      	bhi.n	4f1a <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    4f94:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    4f96:	b92e      	cbnz	r6, 4fa4 <nrfx_gpiote_input_configure+0x9c>
    4f98:	4a2d      	ldr	r2, [pc, #180]	; (5050 <nrfx_gpiote_input_configure+0x148>)
    4f9a:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    4f9e:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    4fa2:	e7e2      	b.n	4f6a <nrfx_gpiote_input_configure+0x62>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4fa4:	00ba      	lsls	r2, r7, #2
    4fa6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4faa:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4fae:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    4fb2:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4fb6:	f02c 0c03 	bic.w	ip, ip, #3
    4fba:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4fbe:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4fc2:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    4fc6:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    4fca:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4fce:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    4fd2:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    4fd6:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    4fda:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    4fde:	ea4c 0c0e 	orr.w	ip, ip, lr
    4fe2:	f041 0120 	orr.w	r1, r1, #32
    4fe6:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    4fea:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    4fee:	e7bc      	b.n	4f6a <nrfx_gpiote_input_configure+0x62>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    4ff0:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    4ff4:	4620      	mov	r0, r4
    4ff6:	f7ff fef7 	bl	4de8 <release_handler>
    if (!handler)
    4ffa:	2e00      	cmp	r6, #0
    4ffc:	d0be      	beq.n	4f7c <nrfx_gpiote_input_configure+0x74>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    4ffe:	4d12      	ldr	r5, [pc, #72]	; (5048 <nrfx_gpiote_input_configure+0x140>)
    5000:	682b      	ldr	r3, [r5, #0]
    5002:	429e      	cmp	r6, r3
    5004:	d104      	bne.n	5010 <nrfx_gpiote_input_configure+0x108>
    5006:	686b      	ldr	r3, [r5, #4]
    5008:	429f      	cmp	r7, r3
    500a:	d101      	bne.n	5010 <nrfx_gpiote_input_configure+0x108>
    500c:	2200      	movs	r2, #0
    500e:	e00a      	b.n	5026 <nrfx_gpiote_input_configure+0x11e>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    5010:	4810      	ldr	r0, [pc, #64]	; (5054 <nrfx_gpiote_input_configure+0x14c>)
    5012:	f10d 010f 	add.w	r1, sp, #15
    5016:	f7ff fe75 	bl	4d04 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    501a:	4b0c      	ldr	r3, [pc, #48]	; (504c <nrfx_gpiote_input_configure+0x144>)
    501c:	4298      	cmp	r0, r3
    501e:	f47f af7d 	bne.w	4f1c <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    5022:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    5026:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    502a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    502e:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    5030:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    5032:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    5036:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    503a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    503e:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    5042:	e79b      	b.n	4f7c <nrfx_gpiote_input_configure+0x74>
    5044:	0bad0004 	.word	0x0bad0004
    5048:	20000134 	.word	0x20000134
    504c:	0bad0000 	.word	0x0bad0000
    5050:	40006000 	.word	0x40006000
    5054:	200001a8 	.word	0x200001a8

00005058 <nrfx_gpiote_output_configure>:
{
    5058:	b5f0      	push	{r4, r5, r6, r7, lr}
    505a:	4604      	mov	r4, r0
    505c:	b085      	sub	sp, #20
    505e:	4615      	mov	r5, r2
    if (p_config)
    5060:	b309      	cbz	r1, 50a6 <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5062:	f100 0708 	add.w	r7, r0, #8
    5066:	4e31      	ldr	r6, [pc, #196]	; (512c <nrfx_gpiote_output_configure+0xd4>)
    5068:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    506c:	0798      	lsls	r0, r3, #30
    506e:	d401      	bmi.n	5074 <nrfx_gpiote_output_configure+0x1c>
    5070:	069a      	lsls	r2, r3, #26
    5072:	d458      	bmi.n	5126 <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    5074:	f013 0f1c 	tst.w	r3, #28
    5078:	d002      	beq.n	5080 <nrfx_gpiote_output_configure+0x28>
    507a:	784b      	ldrb	r3, [r1, #1]
    507c:	2b01      	cmp	r3, #1
    507e:	d052      	beq.n	5126 <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    5080:	2301      	movs	r3, #1
    5082:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    5086:	2300      	movs	r3, #0
    5088:	e9cd 1300 	strd	r1, r3, [sp]
    508c:	1c4a      	adds	r2, r1, #1
    508e:	1c8b      	adds	r3, r1, #2
    5090:	4620      	mov	r0, r4
    5092:	f10d 010f 	add.w	r1, sp, #15
    5096:	f004 fe86 	bl	9da6 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    509a:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    509e:	f043 0303 	orr.w	r3, r3, #3
    50a2:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    50a6:	b915      	cbnz	r5, 50ae <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    50a8:	4821      	ldr	r0, [pc, #132]	; (5130 <nrfx_gpiote_output_configure+0xd8>)
}
    50aa:	b005      	add	sp, #20
    50ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    50ae:	4e1f      	ldr	r6, [pc, #124]	; (512c <nrfx_gpiote_output_configure+0xd4>)
    50b0:	f104 0708 	add.w	r7, r4, #8
    50b4:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    50b8:	0783      	lsls	r3, r0, #30
    50ba:	d534      	bpl.n	5126 <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    50bc:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    50c0:	4661      	mov	r1, ip
    50c2:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    50c4:	f020 0020 	bic.w	r0, r0, #32
    50c8:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    50cc:	04c0      	lsls	r0, r0, #19
    50ce:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    50d2:	0cc0      	lsrs	r0, r0, #19
    50d4:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    50d8:	2300      	movs	r3, #0
    50da:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    50de:	786a      	ldrb	r2, [r5, #1]
    50e0:	2a00      	cmp	r2, #0
    50e2:	d0e1      	beq.n	50a8 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    50e4:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    50e8:	78ad      	ldrb	r5, [r5, #2]
    50ea:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    50ee:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    50f2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    50f6:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    50fa:	0223      	lsls	r3, r4, #8
    50fc:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    5100:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5102:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    5106:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    510a:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    510c:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    510e:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    5112:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    5116:	432b      	orrs	r3, r5
    5118:	f040 0020 	orr.w	r0, r0, #32
    511c:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    5120:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    5124:	e7c0      	b.n	50a8 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    5126:	4803      	ldr	r0, [pc, #12]	; (5134 <nrfx_gpiote_output_configure+0xdc>)
    5128:	e7bf      	b.n	50aa <nrfx_gpiote_output_configure+0x52>
    512a:	bf00      	nop
    512c:	20000134 	.word	0x20000134
    5130:	0bad0000 	.word	0x0bad0000
    5134:	0bad0004 	.word	0x0bad0004

00005138 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    5138:	4b01      	ldr	r3, [pc, #4]	; (5140 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    513a:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    513e:	4770      	bx	lr
    5140:	20000134 	.word	0x20000134

00005144 <nrfx_gpiote_channel_get>:
{
    5144:	b538      	push	{r3, r4, r5, lr}
    5146:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    5148:	460d      	mov	r5, r1
    514a:	b959      	cbnz	r1, 5164 <nrfx_gpiote_channel_get+0x20>
    514c:	490b      	ldr	r1, [pc, #44]	; (517c <nrfx_gpiote_channel_get+0x38>)
    514e:	480c      	ldr	r0, [pc, #48]	; (5180 <nrfx_gpiote_channel_get+0x3c>)
    5150:	4a0c      	ldr	r2, [pc, #48]	; (5184 <nrfx_gpiote_channel_get+0x40>)
    5152:	f240 2335 	movw	r3, #565	; 0x235
    5156:	f004 f8e2 	bl	931e <printk>
    515a:	480a      	ldr	r0, [pc, #40]	; (5184 <nrfx_gpiote_channel_get+0x40>)
    515c:	f240 2135 	movw	r1, #565	; 0x235
    5160:	f003 ffda 	bl	9118 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5164:	3408      	adds	r4, #8
    5166:	4b08      	ldr	r3, [pc, #32]	; (5188 <nrfx_gpiote_channel_get+0x44>)
    5168:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin))
    516c:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    516e:	bf43      	ittte	mi
    5170:	0b5b      	lsrmi	r3, r3, #13
    5172:	702b      	strbmi	r3, [r5, #0]
        return NRFX_SUCCESS;
    5174:	4805      	ldrmi	r0, [pc, #20]	; (518c <nrfx_gpiote_channel_get+0x48>)
        return NRFX_ERROR_INVALID_PARAM;
    5176:	4806      	ldrpl	r0, [pc, #24]	; (5190 <nrfx_gpiote_channel_get+0x4c>)
}
    5178:	bd38      	pop	{r3, r4, r5, pc}
    517a:	bf00      	nop
    517c:	0000b2db 	.word	0x0000b2db
    5180:	0000a594 	.word	0x0000a594
    5184:	0000b263 	.word	0x0000b263
    5188:	20000134 	.word	0x20000134
    518c:	0bad0000 	.word	0x0bad0000
    5190:	0bad0004 	.word	0x0bad0004

00005194 <nrfx_gpiote_init>:
{
    5194:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    5196:	4c0e      	ldr	r4, [pc, #56]	; (51d0 <nrfx_gpiote_init+0x3c>)
    5198:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    519c:	b9b5      	cbnz	r5, 51cc <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    519e:	2260      	movs	r2, #96	; 0x60
    51a0:	4629      	mov	r1, r5
    51a2:	f104 0010 	add.w	r0, r4, #16
    51a6:	f004 faac 	bl	9702 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    51aa:	2006      	movs	r0, #6
    51ac:	f7fd fcbe 	bl	2b2c <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    51b0:	4b08      	ldr	r3, [pc, #32]	; (51d4 <nrfx_gpiote_init+0x40>)
    return err_code;
    51b2:	4809      	ldr	r0, [pc, #36]	; (51d8 <nrfx_gpiote_init+0x44>)
    51b4:	601d      	str	r5, [r3, #0]
    51b6:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    51b8:	4b08      	ldr	r3, [pc, #32]	; (51dc <nrfx_gpiote_init+0x48>)
    51ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    51be:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    51c2:	2301      	movs	r3, #1
    51c4:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    51c8:	6763      	str	r3, [r4, #116]	; 0x74
}
    51ca:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    51cc:	4804      	ldr	r0, [pc, #16]	; (51e0 <nrfx_gpiote_init+0x4c>)
    51ce:	e7fc      	b.n	51ca <nrfx_gpiote_init+0x36>
    51d0:	20000134 	.word	0x20000134
    51d4:	4000617c 	.word	0x4000617c
    51d8:	0bad0000 	.word	0x0bad0000
    51dc:	40006000 	.word	0x40006000
    51e0:	0bad0005 	.word	0x0bad0005

000051e4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    51e4:	4b03      	ldr	r3, [pc, #12]	; (51f4 <nrfx_gpiote_is_init+0x10>)
    51e6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    51ea:	3800      	subs	r0, #0
    51ec:	bf18      	it	ne
    51ee:	2001      	movne	r0, #1
    51f0:	4770      	bx	lr
    51f2:	bf00      	nop
    51f4:	20000134 	.word	0x20000134

000051f8 <nrfx_gpiote_channel_free>:
{
    51f8:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    51fa:	4801      	ldr	r0, [pc, #4]	; (5200 <nrfx_gpiote_channel_free+0x8>)
    51fc:	f7ff bda6 	b.w	4d4c <nrfx_flag32_free>
    5200:	200001a4 	.word	0x200001a4

00005204 <nrfx_gpiote_channel_alloc>:
{
    5204:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    5206:	4801      	ldr	r0, [pc, #4]	; (520c <nrfx_gpiote_channel_alloc+0x8>)
    5208:	f7ff bd7c 	b.w	4d04 <nrfx_flag32_alloc>
    520c:	200001a4 	.word	0x200001a4

00005210 <nrfx_gpiote_trigger_enable>:
{
    5210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    5212:	4d31      	ldr	r5, [pc, #196]	; (52d8 <nrfx_gpiote_trigger_enable+0xc8>)
    5214:	f100 0708 	add.w	r7, r0, #8
{
    5218:	4604      	mov	r4, r0
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    521a:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    NRFX_ASSERT(pin_has_trigger(pin));
    521e:	f013 0f1c 	tst.w	r3, #28
{
    5222:	460e      	mov	r6, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    5224:	d10b      	bne.n	523e <nrfx_gpiote_trigger_enable+0x2e>
    5226:	492d      	ldr	r1, [pc, #180]	; (52dc <nrfx_gpiote_trigger_enable+0xcc>)
    5228:	482d      	ldr	r0, [pc, #180]	; (52e0 <nrfx_gpiote_trigger_enable+0xd0>)
    522a:	4a2e      	ldr	r2, [pc, #184]	; (52e4 <nrfx_gpiote_trigger_enable+0xd4>)
    522c:	f240 33df 	movw	r3, #991	; 0x3df
    5230:	f004 f875 	bl	931e <printk>
    5234:	482b      	ldr	r0, [pc, #172]	; (52e4 <nrfx_gpiote_trigger_enable+0xd4>)
    5236:	f240 31df 	movw	r1, #991	; 0x3df
    523a:	f003 ff6d 	bl	9118 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    523e:	f835 0017 	ldrh.w	r0, [r5, r7, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5242:	0683      	lsls	r3, r0, #26
    5244:	d51f      	bpl.n	5286 <nrfx_gpiote_trigger_enable+0x76>
    5246:	f010 0302 	ands.w	r3, r0, #2
    524a:	d11c      	bne.n	5286 <nrfx_gpiote_trigger_enable+0x76>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    524c:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    524e:	4608      	mov	r0, r1
    5250:	f004 fda5 	bl	9d9e <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    5254:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    5258:	f500 40c0 	add.w	r0, r0, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    525c:	6003      	str	r3, [r0, #0]
    525e:	6803      	ldr	r3, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    5260:	008b      	lsls	r3, r1, #2
    5262:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5266:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    526a:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    526e:	f042 0201 	orr.w	r2, r2, #1
    5272:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    5276:	b126      	cbz	r6, 5282 <nrfx_gpiote_trigger_enable+0x72>
    p_reg->INTENSET = mask;
    5278:	4a1b      	ldr	r2, [pc, #108]	; (52e8 <nrfx_gpiote_trigger_enable+0xd8>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    527a:	2301      	movs	r3, #1
    527c:	408b      	lsls	r3, r1
    527e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    5282:	b003      	add	sp, #12
    5284:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    5286:	b95e      	cbnz	r6, 52a0 <nrfx_gpiote_trigger_enable+0x90>
    5288:	4918      	ldr	r1, [pc, #96]	; (52ec <nrfx_gpiote_trigger_enable+0xdc>)
    528a:	4815      	ldr	r0, [pc, #84]	; (52e0 <nrfx_gpiote_trigger_enable+0xd0>)
    528c:	4a15      	ldr	r2, [pc, #84]	; (52e4 <nrfx_gpiote_trigger_enable+0xd4>)
    528e:	f240 33ee 	movw	r3, #1006	; 0x3ee
    5292:	f004 f844 	bl	931e <printk>
    5296:	4813      	ldr	r0, [pc, #76]	; (52e4 <nrfx_gpiote_trigger_enable+0xd4>)
    5298:	f240 31ee 	movw	r1, #1006	; 0x3ee
    529c:	f003 ff3c 	bl	9118 <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    52a0:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    52a4:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    52a8:	2b04      	cmp	r3, #4
    52aa:	d010      	beq.n	52ce <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    52ac:	2b05      	cmp	r3, #5
    52ae:	d010      	beq.n	52d2 <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    52b0:	a801      	add	r0, sp, #4
    52b2:	9401      	str	r4, [sp, #4]
    52b4:	f7ff fdf2 	bl	4e9c <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    52b8:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    52ba:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    52be:	40d9      	lsrs	r1, r3
    52c0:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    52c4:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    52c6:	4620      	mov	r0, r4
    52c8:	f004 fdb8 	bl	9e3c <nrf_gpio_cfg_sense_set>
}
    52cc:	e7d9      	b.n	5282 <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    52ce:	2103      	movs	r1, #3
    52d0:	e7f9      	b.n	52c6 <nrfx_gpiote_trigger_enable+0xb6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    52d2:	2102      	movs	r1, #2
    52d4:	e7f7      	b.n	52c6 <nrfx_gpiote_trigger_enable+0xb6>
    52d6:	bf00      	nop
    52d8:	20000134 	.word	0x20000134
    52dc:	0000b2e5 	.word	0x0000b2e5
    52e0:	0000a594 	.word	0x0000a594
    52e4:	0000b263 	.word	0x0000b263
    52e8:	40006000 	.word	0x40006000
    52ec:	0000b2fa 	.word	0x0000b2fa

000052f0 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    52f0:	4b0e      	ldr	r3, [pc, #56]	; (532c <nrfx_gpiote_trigger_disable+0x3c>)
    52f2:	f100 0208 	add.w	r2, r0, #8
    52f6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    52fa:	0699      	lsls	r1, r3, #26
    52fc:	d513      	bpl.n	5326 <nrfx_gpiote_trigger_disable+0x36>
    52fe:	079a      	lsls	r2, r3, #30
    5300:	d411      	bmi.n	5326 <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5302:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    5304:	2201      	movs	r2, #1
    5306:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    5308:	009b      	lsls	r3, r3, #2
    530a:	4909      	ldr	r1, [pc, #36]	; (5330 <nrfx_gpiote_trigger_disable+0x40>)
    530c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5310:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5314:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5318:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    531c:	f022 0203 	bic.w	r2, r2, #3
    5320:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    5324:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    5326:	2100      	movs	r1, #0
    5328:	f004 bd88 	b.w	9e3c <nrf_gpio_cfg_sense_set>
    532c:	20000134 	.word	0x20000134
    5330:	40006000 	.word	0x40006000

00005334 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    5334:	4b0e      	ldr	r3, [pc, #56]	; (5370 <nrfx_gpiote_pin_uninit+0x3c>)
    5336:	f100 0208 	add.w	r2, r0, #8
{
    533a:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    533c:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    5340:	07db      	lsls	r3, r3, #31
{
    5342:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    5344:	d511      	bpl.n	536a <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    5346:	f7ff ffd3 	bl	52f0 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    534a:	4620      	mov	r0, r4
    534c:	f7ff fd8c 	bl	4e68 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5350:	a801      	add	r0, sp, #4
    5352:	9401      	str	r4, [sp, #4]
    5354:	f7ff fda2 	bl	4e9c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    5358:	9b01      	ldr	r3, [sp, #4]
    535a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    535e:	2202      	movs	r2, #2
    5360:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    5364:	4803      	ldr	r0, [pc, #12]	; (5374 <nrfx_gpiote_pin_uninit+0x40>)
}
    5366:	b002      	add	sp, #8
    5368:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    536a:	4803      	ldr	r0, [pc, #12]	; (5378 <nrfx_gpiote_pin_uninit+0x44>)
    536c:	e7fb      	b.n	5366 <nrfx_gpiote_pin_uninit+0x32>
    536e:	bf00      	nop
    5370:	20000134 	.word	0x20000134
    5374:	0bad0000 	.word	0x0bad0000
    5378:	0bad0004 	.word	0x0bad0004

0000537c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    537c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5380:	4b65      	ldr	r3, [pc, #404]	; (5518 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    5382:	4866      	ldr	r0, [pc, #408]	; (551c <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    5384:	4966      	ldr	r1, [pc, #408]	; (5520 <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    5386:	2500      	movs	r5, #0
{
    5388:	b089      	sub	sp, #36	; 0x24
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    538a:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    538c:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    538e:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    5390:	b136      	cbz	r6, 53a0 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    5392:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    5396:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5398:	bf1e      	ittt	ne
    539a:	601c      	strne	r4, [r3, #0]
    539c:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    539e:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    53a0:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    53a2:	428b      	cmp	r3, r1
        mask <<= 1;
    53a4:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    53a8:	d1f1      	bne.n	538e <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    53aa:	4f5e      	ldr	r7, [pc, #376]	; (5524 <nrfx_gpiote_irq_handler+0x1a8>)
    53ac:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    53ae:	b37b      	cbz	r3, 5410 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    53b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    53b4:	4e5c      	ldr	r6, [pc, #368]	; (5528 <nrfx_gpiote_irq_handler+0x1ac>)
    53b6:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    53ba:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    53bc:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    53c0:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    53c4:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    53c6:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    53ca:	9601      	str	r6, [sp, #4]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    53cc:	f10d 0918 	add.w	r9, sp, #24
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    53d0:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    53d4:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    53d8:	f8d9 3000 	ldr.w	r3, [r9]
    53dc:	b9f3      	cbnz	r3, 541c <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    53de:	f108 0820 	add.w	r8, r8, #32
    53e2:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    53e6:	f109 0904 	add.w	r9, r9, #4
    53ea:	d1f5      	bne.n	53d8 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    53ec:	603b      	str	r3, [r7, #0]
    53ee:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    53f0:	9901      	ldr	r1, [sp, #4]
        *p_masks = gpio_regs[i]->LATCH;
    53f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    53f6:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    53fa:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    53fc:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5400:	9b01      	ldr	r3, [sp, #4]
    5402:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    5406:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    5408:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    540c:	4313      	orrs	r3, r2
    540e:	d1dd      	bne.n	53cc <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    5410:	2401      	movs	r4, #1
    while (mask)
    5412:	2d00      	cmp	r5, #0
    5414:	d168      	bne.n	54e8 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    5416:	b009      	add	sp, #36	; 0x24
    5418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    541c:	fa93 f3a3 	rbit	r3, r3
    5420:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    5424:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5428:	f106 0208 	add.w	r2, r6, #8
    542c:	4b3f      	ldr	r3, [pc, #252]	; (552c <nrfx_gpiote_irq_handler+0x1b0>)
    542e:	9605      	str	r6, [sp, #20]
    5430:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    5434:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    5438:	08f4      	lsrs	r4, r6, #3
    543a:	9302      	str	r3, [sp, #8]
    543c:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    543e:	ab06      	add	r3, sp, #24
    bit = BITMASK_RELBIT_GET(bit);
    5440:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    5444:	fa0b fc00 	lsl.w	ip, fp, r0
    5448:	5d18      	ldrb	r0, [r3, r4]
    544a:	ea20 000c 	bic.w	r0, r0, ip
    544e:	5518      	strb	r0, [r3, r4]
    5450:	0891      	lsrs	r1, r2, #2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5452:	a805      	add	r0, sp, #20
    5454:	9103      	str	r1, [sp, #12]
    5456:	f7ff fd21 	bl	4e9c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    545a:	9c05      	ldr	r4, [sp, #20]
    if (is_level(trigger))
    545c:	9903      	ldr	r1, [sp, #12]
    545e:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    5462:	074b      	lsls	r3, r1, #29
    5464:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    5468:	f3c4 4401 	ubfx	r4, r4, #16, #2
    546c:	d523      	bpl.n	54b6 <nrfx_gpiote_irq_handler+0x13a>
        call_handler(pin, trigger);
    546e:	4651      	mov	r1, sl
    5470:	4630      	mov	r0, r6
    5472:	f7ff fc9b 	bl	4dac <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5476:	a805      	add	r0, sp, #20
    5478:	9605      	str	r6, [sp, #20]
    547a:	f7ff fd0f 	bl	4e9c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    547e:	9a05      	ldr	r2, [sp, #20]
    5480:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    5484:	b2e4      	uxtb	r4, r4
    5486:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    548a:	f3c2 4201 	ubfx	r2, r2, #16, #2
    548e:	4294      	cmp	r4, r2
    5490:	d107      	bne.n	54a2 <nrfx_gpiote_irq_handler+0x126>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    5492:	2100      	movs	r1, #0
    5494:	4630      	mov	r0, r6
    5496:	f004 fcd1 	bl	9e3c <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    549a:	4621      	mov	r1, r4
    549c:	4630      	mov	r0, r6
    549e:	f004 fccd 	bl	9e3c <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    54a2:	a805      	add	r0, sp, #20
    54a4:	9605      	str	r6, [sp, #20]
    54a6:	f7ff fcf9 	bl	4e9c <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    54aa:	9b05      	ldr	r3, [sp, #20]
    54ac:	fa0b f303 	lsl.w	r3, fp, r3
    54b0:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    54b4:	e790      	b.n	53d8 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    54b6:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    54b8:	bf0c      	ite	eq
    54ba:	2103      	moveq	r1, #3
    54bc:	2102      	movne	r1, #2
    54be:	4630      	mov	r0, r6
    54c0:	f004 fcbc 	bl	9e3c <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    54c4:	9b02      	ldr	r3, [sp, #8]
    54c6:	2b03      	cmp	r3, #3
    54c8:	d004      	beq.n	54d4 <nrfx_gpiote_irq_handler+0x158>
    54ca:	2c02      	cmp	r4, #2
    54cc:	d107      	bne.n	54de <nrfx_gpiote_irq_handler+0x162>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    54ce:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    54d2:	d1e6      	bne.n	54a2 <nrfx_gpiote_irq_handler+0x126>
            call_handler(pin, trigger);
    54d4:	4651      	mov	r1, sl
    54d6:	4630      	mov	r0, r6
    54d8:	f7ff fc68 	bl	4dac <call_handler>
    54dc:	e7e1      	b.n	54a2 <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    54de:	2c03      	cmp	r4, #3
    54e0:	d1df      	bne.n	54a2 <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    54e2:	f1ba 0f02 	cmp.w	sl, #2
    54e6:	e7f4      	b.n	54d2 <nrfx_gpiote_irq_handler+0x156>
        uint32_t ch = NRF_CTZ(mask);
    54e8:	fa95 f3a5 	rbit	r3, r5
    54ec:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    54f0:	fa04 f203 	lsl.w	r2, r4, r3
    54f4:	009b      	lsls	r3, r3, #2
    54f6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    54fa:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    54fe:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    5502:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    5506:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    550a:	f3c0 2005 	ubfx	r0, r0, #8, #6
    550e:	f3c1 4101 	ubfx	r1, r1, #16, #2
    5512:	f7ff fc4b 	bl	4dac <call_handler>
    5516:	e77c      	b.n	5412 <nrfx_gpiote_irq_handler+0x96>
    5518:	40006100 	.word	0x40006100
    551c:	40006000 	.word	0x40006000
    5520:	40006120 	.word	0x40006120
    5524:	4000617c 	.word	0x4000617c
    5528:	50000300 	.word	0x50000300
    552c:	20000134 	.word	0x20000134

00005530 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    5530:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    5532:	4801      	ldr	r0, [pc, #4]	; (5538 <nrfx_ppi_channel_alloc+0x8>)
    5534:	f7ff bbe6 	b.w	4d04 <nrfx_flag32_alloc>
    5538:	200001b0 	.word	0x200001b0

0000553c <nrf_pwm_sequence_set>:
}

NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
                                            uint8_t                    seq_id,
                                            nrf_pwm_sequence_t const * p_seq)
{
    553c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5540:	4604      	mov	r4, r0
    5542:	460e      	mov	r6, r1
    NRFX_ASSERT(p_seq != NULL);
    5544:	4615      	mov	r5, r2
    5546:	b95a      	cbnz	r2, 5560 <nrf_pwm_sequence_set+0x24>
    5548:	4932      	ldr	r1, [pc, #200]	; (5614 <nrf_pwm_sequence_set+0xd8>)
    554a:	4833      	ldr	r0, [pc, #204]	; (5618 <nrf_pwm_sequence_set+0xdc>)
    554c:	4a33      	ldr	r2, [pc, #204]	; (561c <nrf_pwm_sequence_set+0xe0>)
    554e:	f240 23a7 	movw	r3, #679	; 0x2a7
    5552:	f003 fee4 	bl	931e <printk>
    5556:	4831      	ldr	r0, [pc, #196]	; (561c <nrf_pwm_sequence_set+0xe0>)
    5558:	f240 21a7 	movw	r1, #679	; 0x2a7
    555c:	f003 fddc 	bl	9118 <assert_post_action>

    nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
    5560:	682f      	ldr	r7, [r5, #0]
NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
                                           uint8_t          seq_id,
                                           uint16_t const * p_values)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(p_values != NULL);
    5562:	b95f      	cbnz	r7, 557c <nrf_pwm_sequence_set+0x40>
    5564:	492e      	ldr	r1, [pc, #184]	; (5620 <nrf_pwm_sequence_set+0xe4>)
    5566:	482c      	ldr	r0, [pc, #176]	; (5618 <nrf_pwm_sequence_set+0xdc>)
    5568:	4a2c      	ldr	r2, [pc, #176]	; (561c <nrf_pwm_sequence_set+0xe0>)
    556a:	f44f 732d 	mov.w	r3, #692	; 0x2b4
    556e:	f003 fed6 	bl	931e <printk>
    5572:	482a      	ldr	r0, [pc, #168]	; (561c <nrf_pwm_sequence_set+0xe0>)
    5574:	f44f 712d 	mov.w	r1, #692	; 0x2b4
    5578:	f003 fdce 	bl	9118 <assert_post_action>
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    557c:	eb04 1846 	add.w	r8, r4, r6, lsl #5
    5580:	f8c8 7520 	str.w	r7, [r8, #1312]	; 0x520
    nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
    5584:	88af      	ldrh	r7, [r5, #4]
NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
                                           uint8_t        seq_id,
                                           uint16_t       length)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(length != 0);
    5586:	2f00      	cmp	r7, #0
    5588:	d138      	bne.n	55fc <nrf_pwm_sequence_set+0xc0>
    558a:	4926      	ldr	r1, [pc, #152]	; (5624 <nrf_pwm_sequence_set+0xe8>)
    558c:	4a23      	ldr	r2, [pc, #140]	; (561c <nrf_pwm_sequence_set+0xe0>)
    558e:	4822      	ldr	r0, [pc, #136]	; (5618 <nrf_pwm_sequence_set+0xdc>)
    5590:	f240 23bd 	movw	r3, #701	; 0x2bd
    5594:	f003 fec3 	bl	931e <printk>
    5598:	f240 21bd 	movw	r1, #701	; 0x2bd
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    559c:	481f      	ldr	r0, [pc, #124]	; (561c <nrf_pwm_sequence_set+0xe0>)
    559e:	f003 fdbb 	bl	9118 <assert_post_action>
    p_reg->SEQ[seq_id].CNT = length;
    55a2:	f8c8 7524 	str.w	r7, [r8, #1316]	; 0x524
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    55a6:	68af      	ldr	r7, [r5, #8]
NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
                                               uint8_t        seq_id,
                                               uint32_t       refresh)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
    55a8:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
    55ac:	d30b      	bcc.n	55c6 <nrf_pwm_sequence_set+0x8a>
    55ae:	491e      	ldr	r1, [pc, #120]	; (5628 <nrf_pwm_sequence_set+0xec>)
    55b0:	4819      	ldr	r0, [pc, #100]	; (5618 <nrf_pwm_sequence_set+0xdc>)
    55b2:	4a1a      	ldr	r2, [pc, #104]	; (561c <nrf_pwm_sequence_set+0xe0>)
    55b4:	f240 23c7 	movw	r3, #711	; 0x2c7
    55b8:	f003 feb1 	bl	931e <printk>
    55bc:	4817      	ldr	r0, [pc, #92]	; (561c <nrf_pwm_sequence_set+0xe0>)
    55be:	f240 21c7 	movw	r1, #711	; 0x2c7
    55c2:	f003 fda9 	bl	9118 <assert_post_action>
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    55c6:	68ed      	ldr	r5, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    55c8:	ea4f 1846 	mov.w	r8, r6, lsl #5
    55cc:	eb04 1646 	add.w	r6, r4, r6, lsl #5
NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
                                                 uint8_t        seq_id,
                                                 uint32_t       end_delay)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    55d0:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    55d4:	f8c6 7528 	str.w	r7, [r6, #1320]	; 0x528
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    55d8:	d30b      	bcc.n	55f2 <nrf_pwm_sequence_set+0xb6>
    55da:	4914      	ldr	r1, [pc, #80]	; (562c <nrf_pwm_sequence_set+0xf0>)
    55dc:	480e      	ldr	r0, [pc, #56]	; (5618 <nrf_pwm_sequence_set+0xdc>)
    55de:	4a0f      	ldr	r2, [pc, #60]	; (561c <nrf_pwm_sequence_set+0xe0>)
    55e0:	f44f 7334 	mov.w	r3, #720	; 0x2d0
    55e4:	f003 fe9b 	bl	931e <printk>
    55e8:	480c      	ldr	r0, [pc, #48]	; (561c <nrf_pwm_sequence_set+0xe0>)
    55ea:	f44f 7134 	mov.w	r1, #720	; 0x2d0
    55ee:	f003 fd93 	bl	9118 <assert_post_action>
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    55f2:	4444      	add	r4, r8
    55f4:	f8c4 552c 	str.w	r5, [r4, #1324]	; 0x52c
}
    55f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    55fc:	043b      	lsls	r3, r7, #16
    55fe:	d5d0      	bpl.n	55a2 <nrf_pwm_sequence_set+0x66>
    5600:	490b      	ldr	r1, [pc, #44]	; (5630 <nrf_pwm_sequence_set+0xf4>)
    5602:	4a06      	ldr	r2, [pc, #24]	; (561c <nrf_pwm_sequence_set+0xe0>)
    5604:	4804      	ldr	r0, [pc, #16]	; (5618 <nrf_pwm_sequence_set+0xdc>)
    5606:	f240 23be 	movw	r3, #702	; 0x2be
    560a:	f003 fe88 	bl	931e <printk>
    560e:	f240 21be 	movw	r1, #702	; 0x2be
    5612:	e7c3      	b.n	559c <nrf_pwm_sequence_set+0x60>
    5614:	0000b337 	.word	0x0000b337
    5618:	0000a594 	.word	0x0000a594
    561c:	0000b305 	.word	0x0000b305
    5620:	0000b34c 	.word	0x0000b34c
    5624:	0000b364 	.word	0x0000b364
    5628:	0000b38e 	.word	0x0000b38e
    562c:	0000b3af 	.word	0x0000b3af
    5630:	0000b370 	.word	0x0000b370

00005634 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    5634:	6802      	ldr	r2, [r0, #0]
    switch (port)
    5636:	0953      	lsrs	r3, r2, #5
{
    5638:	b510      	push	{r4, lr}
    563a:	4604      	mov	r4, r0
    switch (port)
    563c:	d02c      	beq.n	5698 <nrf_gpio_pin_port_decode+0x64>
    563e:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    5640:	f64f 73ff 	movw	r3, #65535	; 0xffff
    5644:	bf18      	it	ne
    5646:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    5648:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    564c:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    564e:	07db      	lsls	r3, r3, #31
    5650:	d40b      	bmi.n	566a <nrf_gpio_pin_port_decode+0x36>
    5652:	4914      	ldr	r1, [pc, #80]	; (56a4 <nrf_gpio_pin_port_decode+0x70>)
    5654:	4814      	ldr	r0, [pc, #80]	; (56a8 <nrf_gpio_pin_port_decode+0x74>)
    5656:	4a15      	ldr	r2, [pc, #84]	; (56ac <nrf_gpio_pin_port_decode+0x78>)
    5658:	f240 2329 	movw	r3, #553	; 0x229
    565c:	f003 fe5f 	bl	931e <printk>
    5660:	4812      	ldr	r0, [pc, #72]	; (56ac <nrf_gpio_pin_port_decode+0x78>)
    5662:	f240 2129 	movw	r1, #553	; 0x229
    5666:	f003 fd57 	bl	9118 <assert_post_action>
    uint32_t pin_number = *p_pin;
    566a:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    566c:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5670:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    5672:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5674:	d00d      	beq.n	5692 <nrf_gpio_pin_port_decode+0x5e>
    5676:	2b01      	cmp	r3, #1
    5678:	d011      	beq.n	569e <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    567a:	490d      	ldr	r1, [pc, #52]	; (56b0 <nrf_gpio_pin_port_decode+0x7c>)
    567c:	480a      	ldr	r0, [pc, #40]	; (56a8 <nrf_gpio_pin_port_decode+0x74>)
    567e:	4a0b      	ldr	r2, [pc, #44]	; (56ac <nrf_gpio_pin_port_decode+0x78>)
    5680:	f240 232e 	movw	r3, #558	; 0x22e
    5684:	f003 fe4b 	bl	931e <printk>
    5688:	4808      	ldr	r0, [pc, #32]	; (56ac <nrf_gpio_pin_port_decode+0x78>)
    568a:	f240 212e 	movw	r1, #558	; 0x22e
    568e:	f003 fd43 	bl	9118 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5692:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    5696:	bd10      	pop	{r4, pc}
    switch (port)
    5698:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    569c:	e7d4      	b.n	5648 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    569e:	4805      	ldr	r0, [pc, #20]	; (56b4 <nrf_gpio_pin_port_decode+0x80>)
    56a0:	e7f9      	b.n	5696 <nrf_gpio_pin_port_decode+0x62>
    56a2:	bf00      	nop
    56a4:	0000b18e 	.word	0x0000b18e
    56a8:	0000a594 	.word	0x0000a594
    56ac:	0000b15b 	.word	0x0000b15b
    56b0:	0000b36e 	.word	0x0000b36e
    56b4:	50000300 	.word	0x50000300

000056b8 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    56b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    56bc:	4606      	mov	r6, r0
    56be:	b087      	sub	sp, #28
    56c0:	4691      	mov	r9, r2
    56c2:	4698      	mov	r8, r3
    NRFX_ASSERT(p_config);
    56c4:	460c      	mov	r4, r1
    56c6:	b949      	cbnz	r1, 56dc <nrfx_pwm_init+0x24>
    56c8:	4959      	ldr	r1, [pc, #356]	; (5830 <nrfx_pwm_init+0x178>)
    56ca:	485a      	ldr	r0, [pc, #360]	; (5834 <nrfx_pwm_init+0x17c>)
    56cc:	4a5a      	ldr	r2, [pc, #360]	; (5838 <nrfx_pwm_init+0x180>)
    56ce:	238c      	movs	r3, #140	; 0x8c
    56d0:	f003 fe25 	bl	931e <printk>
    56d4:	4858      	ldr	r0, [pc, #352]	; (5838 <nrfx_pwm_init+0x180>)
    56d6:	218c      	movs	r1, #140	; 0x8c
    56d8:	f003 fd1e 	bl	9118 <assert_post_action>

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    56dc:	7937      	ldrb	r7, [r6, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    56de:	4d57      	ldr	r5, [pc, #348]	; (583c <nrfx_pwm_init+0x184>)
    56e0:	210c      	movs	r1, #12
    56e2:	4379      	muls	r1, r7
    56e4:	186b      	adds	r3, r5, r1
    56e6:	7a1a      	ldrb	r2, [r3, #8]
    56e8:	2a00      	cmp	r2, #0
    56ea:	f040 809f 	bne.w	582c <nrfx_pwm_init+0x174>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    56ee:	7b22      	ldrb	r2, [r4, #12]
    p_cb->handler = handler;
    56f0:	f845 9001 	str.w	r9, [r5, r1]
    p_cb->p_context = p_context;
    56f4:	f8c3 8004 	str.w	r8, [r3, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    56f8:	729a      	strb	r2, [r3, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    56fa:	2a00      	cmp	r2, #0
    56fc:	d04d      	beq.n	579a <nrfx_pwm_init+0xe2>
    56fe:	7b63      	ldrb	r3, [r4, #13]
    5700:	2b00      	cmp	r3, #0
    5702:	d04a      	beq.n	579a <nrfx_pwm_init+0xe2>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    5704:	f8d6 8000 	ldr.w	r8, [r6]
    nrf_pwm_configure(p_instance->p_registers,
    5708:	f8b4 9008 	ldrh.w	r9, [r4, #8]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    570c:	2301      	movs	r3, #1
    570e:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
    5712:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
    5716:	f894 b005 	ldrb.w	fp, [r4, #5]
    571a:	f894 a006 	ldrb.w	sl, [r4, #6]
    571e:	2b00      	cmp	r3, #0
    5720:	da0b      	bge.n	573a <nrfx_pwm_init+0x82>
    5722:	4947      	ldr	r1, [pc, #284]	; (5840 <nrfx_pwm_init+0x188>)
    5724:	4843      	ldr	r0, [pc, #268]	; (5834 <nrfx_pwm_init+0x17c>)
    5726:	4a47      	ldr	r2, [pc, #284]	; (5844 <nrfx_pwm_init+0x18c>)
    5728:	f44f 7327 	mov.w	r3, #668	; 0x29c
    572c:	f003 fdf7 	bl	931e <printk>
    5730:	4844      	ldr	r0, [pc, #272]	; (5844 <nrfx_pwm_init+0x18c>)
    5732:	f44f 7127 	mov.w	r1, #668	; 0x29c
    5736:	f003 fcef 	bl	9118 <assert_post_action>
    p_reg->PRESCALER  = base_clock;
    573a:	f8c8 b50c 	str.w	fp, [r8, #1292]	; 0x50c
        p_config->base_clock, p_config->count_mode, p_config->top_value);
    nrf_pwm_decoder_set(p_instance->p_registers,
    573e:	6830      	ldr	r0, [r6, #0]
    p_reg->MODE       = mode;
    5740:	f8c8 a504 	str.w	sl, [r8, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    5744:	f8c8 9508 	str.w	r9, [r8, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    5748:	8963      	ldrh	r3, [r4, #10]
    574a:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    574e:	2300      	movs	r3, #0
    5750:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    5754:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5758:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    575c:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    5760:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    5764:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
    5768:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    576c:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
    5770:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    5774:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    5778:	230c      	movs	r3, #12
    577a:	437b      	muls	r3, r7
    577c:	58eb      	ldr	r3, [r5, r3]
    577e:	b11b      	cbz	r3, 5788 <nrfx_pwm_init+0xd0>
#endif
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    5780:	f340 3007 	sbfx	r0, r0, #12, #8
    5784:	f7fd f9d2 	bl	2b2c <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    5788:	230c      	movs	r3, #12
    578a:	fb03 5507 	mla	r5, r3, r7, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    578e:	482e      	ldr	r0, [pc, #184]	; (5848 <nrfx_pwm_init+0x190>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    5790:	2301      	movs	r3, #1
    5792:	722b      	strb	r3, [r5, #8]
}
    5794:	b007      	add	sp, #28
    5796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    579a:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
    579e:	f10d 0808 	add.w	r8, sp, #8
    57a2:	f104 0a03 	add.w	sl, r4, #3
        uint8_t output_pin = p_config->output_pins[i];
    57a6:	f819 2f01 	ldrb.w	r2, [r9, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    57aa:	2aff      	cmp	r2, #255	; 0xff
    57ac:	d039      	beq.n	5822 <nrfx_pwm_init+0x16a>
            if (!p_config->skip_gpio_cfg)
    57ae:	7b21      	ldrb	r1, [r4, #12]
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    57b0:	f022 0b80 	bic.w	fp, r2, #128	; 0x80
    57b4:	f8c8 b000 	str.w	fp, [r8]
            if (!p_config->skip_gpio_cfg)
    57b8:	b9b1      	cbnz	r1, 57e8 <nrfx_pwm_init+0x130>
    if (value == 0)
    57ba:	0613      	lsls	r3, r2, #24
    57bc:	f8cd b004 	str.w	fp, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    57c0:	a801      	add	r0, sp, #4
    if (value == 0)
    57c2:	d426      	bmi.n	5812 <nrfx_pwm_init+0x15a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    57c4:	f7ff ff36 	bl	5634 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    57c8:	9901      	ldr	r1, [sp, #4]
    57ca:	2201      	movs	r2, #1
    57cc:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    57ce:	f8c0 250c 	str.w	r2, [r0, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    57d2:	a801      	add	r0, sp, #4
    57d4:	f8cd b004 	str.w	fp, [sp, #4]
    57d8:	f7ff ff2c 	bl	5634 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    57dc:	9b01      	ldr	r3, [sp, #4]
    57de:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    57e2:	2203      	movs	r2, #3
    57e4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    57e8:	45d1      	cmp	r9, sl
    57ea:	f108 0804 	add.w	r8, r8, #4
    57ee:	d1da      	bne.n	57a6 <nrfx_pwm_init+0xee>
    if (!p_config->skip_psel_cfg)
    57f0:	7b63      	ldrb	r3, [r4, #13]
    57f2:	2b00      	cmp	r3, #0
    57f4:	d186      	bne.n	5704 <nrfx_pwm_init+0x4c>
    57f6:	6833      	ldr	r3, [r6, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    57f8:	9a02      	ldr	r2, [sp, #8]
    57fa:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
    57fe:	9a03      	ldr	r2, [sp, #12]
    5800:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
    5804:	9a04      	ldr	r2, [sp, #16]
    5806:	f8c3 2568 	str.w	r2, [r3, #1384]	; 0x568
    580a:	9a05      	ldr	r2, [sp, #20]
    580c:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    5810:	e778      	b.n	5704 <nrfx_pwm_init+0x4c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5812:	f7ff ff0f 	bl	5634 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    5816:	9901      	ldr	r1, [sp, #4]
    5818:	2201      	movs	r2, #1
    581a:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    581c:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
    5820:	e7d7      	b.n	57d2 <nrfx_pwm_init+0x11a>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    5822:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5826:	f8c8 3000 	str.w	r3, [r8]
    582a:	e7dd      	b.n	57e8 <nrfx_pwm_init+0x130>
        return err_code;
    582c:	4807      	ldr	r0, [pc, #28]	; (584c <nrfx_pwm_init+0x194>)
    582e:	e7b1      	b.n	5794 <nrfx_pwm_init+0xdc>
    5830:	0000b40d 	.word	0x0000b40d
    5834:	0000a594 	.word	0x0000a594
    5838:	0000b3d2 	.word	0x0000b3d2
    583c:	20000e70 	.word	0x20000e70
    5840:	0000b416 	.word	0x0000b416
    5844:	0000b305 	.word	0x0000b305
    5848:	0bad0000 	.word	0x0bad0000
    584c:	0bad0005 	.word	0x0bad0005

00005850 <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    5850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5854:	4698      	mov	r8, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5856:	7903      	ldrb	r3, [r0, #4]
{
    5858:	4614      	mov	r4, r2
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    585a:	4a31      	ldr	r2, [pc, #196]	; (5920 <nrfx_pwm_simple_playback+0xd0>)
{
    585c:	460e      	mov	r6, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    585e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    5862:	eb02 0781 	add.w	r7, r2, r1, lsl #2
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    5866:	210c      	movs	r1, #12
    5868:	fb01 2303 	mla	r3, r1, r3, r2
{
    586c:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    586e:	7a1b      	ldrb	r3, [r3, #8]
    5870:	b95b      	cbnz	r3, 588a <nrfx_pwm_simple_playback+0x3a>
    5872:	492c      	ldr	r1, [pc, #176]	; (5924 <nrfx_pwm_simple_playback+0xd4>)
    5874:	482c      	ldr	r0, [pc, #176]	; (5928 <nrfx_pwm_simple_playback+0xd8>)
    5876:	4a2d      	ldr	r2, [pc, #180]	; (592c <nrfx_pwm_simple_playback+0xdc>)
    5878:	f44f 7396 	mov.w	r3, #300	; 0x12c
    587c:	f003 fd4f 	bl	931e <printk>
    5880:	482a      	ldr	r0, [pc, #168]	; (592c <nrfx_pwm_simple_playback+0xdc>)
    5882:	f44f 7196 	mov.w	r1, #300	; 0x12c
    5886:	f003 fc47 	bl	9118 <assert_post_action>
    NRFX_ASSERT(playback_count > 0);
    588a:	b95c      	cbnz	r4, 58a4 <nrfx_pwm_simple_playback+0x54>
    588c:	4928      	ldr	r1, [pc, #160]	; (5930 <nrfx_pwm_simple_playback+0xe0>)
    588e:	4826      	ldr	r0, [pc, #152]	; (5928 <nrfx_pwm_simple_playback+0xd8>)
    5890:	4a26      	ldr	r2, [pc, #152]	; (592c <nrfx_pwm_simple_playback+0xdc>)
    5892:	f240 132d 	movw	r3, #301	; 0x12d
    5896:	f003 fd42 	bl	931e <printk>
    589a:	4824      	ldr	r0, [pc, #144]	; (592c <nrfx_pwm_simple_playback+0xdc>)
    589c:	f240 112d 	movw	r1, #301	; 0x12d
    58a0:	f003 fc3a 	bl	9118 <assert_post_action>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    58a4:	6833      	ldr	r3, [r6, #0]
    58a6:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));
    58aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    58ae:	d00b      	beq.n	58c8 <nrfx_pwm_simple_playback+0x78>
    58b0:	4920      	ldr	r1, [pc, #128]	; (5934 <nrfx_pwm_simple_playback+0xe4>)
    58b2:	481d      	ldr	r0, [pc, #116]	; (5928 <nrfx_pwm_simple_playback+0xd8>)
    58b4:	4a1d      	ldr	r2, [pc, #116]	; (592c <nrfx_pwm_simple_playback+0xdc>)
    58b6:	f44f 7397 	mov.w	r3, #302	; 0x12e
    58ba:	f003 fd30 	bl	931e <printk>
    58be:	481b      	ldr	r0, [pc, #108]	; (592c <nrfx_pwm_simple_playback+0xdc>)
    58c0:	f44f 7197 	mov.w	r1, #302	; 0x12e
    58c4:	f003 fc28 	bl	9118 <assert_post_action>

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    58c8:	6828      	ldr	r0, [r5, #0]
    58ca:	4632      	mov	r2, r6
    58cc:	2100      	movs	r1, #0
    58ce:	f7ff fe35 	bl	553c <nrf_pwm_sequence_set>
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    58d2:	6828      	ldr	r0, [r5, #0]
    58d4:	4632      	mov	r2, r6
    58d6:	2101      	movs	r1, #1
    58d8:	f7ff fe30 	bl	553c <nrf_pwm_sequence_set>
    bool odd = (playback_count & 1);
    nrf_pwm_loop_set(p_instance->p_registers,
    58dc:	6828      	ldr	r0, [r5, #0]
    58de:	f004 0301 	and.w	r3, r4, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    58e2:	eb03 0454 	add.w	r4, r3, r4, lsr #1
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    58e6:	f018 0f01 	tst.w	r8, #1
    58ea:	f8c0 4514 	str.w	r4, [r0, #1300]	; 0x514
    58ee:	d114      	bne.n	591a <nrfx_pwm_simple_playback+0xca>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    58f0:	f018 0202 	ands.w	r2, r8, #2
    58f4:	d003      	beq.n	58fe <nrfx_pwm_simple_playback+0xae>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    58f6:	2b00      	cmp	r3, #0
    58f8:	bf14      	ite	ne
    58fa:	2208      	movne	r2, #8
    58fc:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    58fe:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    5900:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    5904:	4639      	mov	r1, r7
    5906:	fa5f f288 	uxtb.w	r2, r8
    590a:	bf18      	it	ne
    590c:	230c      	movne	r3, #12
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    590e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return start_playback(p_instance, p_cb, flags,
    5912:	bf08      	it	eq
    5914:	2308      	moveq	r3, #8
    5916:	f004 baa0 	b.w	9e5a <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    591a:	2210      	movs	r2, #16
    591c:	e7ef      	b.n	58fe <nrfx_pwm_simple_playback+0xae>
    591e:	bf00      	nop
    5920:	20000e70 	.word	0x20000e70
    5924:	0000b437 	.word	0x0000b437
    5928:	0000a594 	.word	0x0000a594
    592c:	0000b3d2 	.word	0x0000b3d2
    5930:	0000b463 	.word	0x0000b463
    5934:	0000b476 	.word	0x0000b476

00005938 <nrfx_pwm_is_stopped>:
    return ret_val;
}


bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
{
    5938:	b570      	push	{r4, r5, r6, lr}
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    593a:	4e12      	ldr	r6, [pc, #72]	; (5984 <nrfx_pwm_is_stopped+0x4c>)
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    593c:	7904      	ldrb	r4, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    593e:	220c      	movs	r2, #12
    5940:	fb02 6204 	mla	r2, r2, r4, r6
{
    5944:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    5946:	7a12      	ldrb	r2, [r2, #8]
    5948:	b95a      	cbnz	r2, 5962 <nrfx_pwm_is_stopped+0x2a>
    594a:	490f      	ldr	r1, [pc, #60]	; (5988 <nrfx_pwm_is_stopped+0x50>)
    594c:	480f      	ldr	r0, [pc, #60]	; (598c <nrfx_pwm_is_stopped+0x54>)
    594e:	4a10      	ldr	r2, [pc, #64]	; (5990 <nrfx_pwm_is_stopped+0x58>)
    5950:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
    5954:	f003 fce3 	bl	931e <printk>
    5958:	480d      	ldr	r0, [pc, #52]	; (5990 <nrfx_pwm_is_stopped+0x58>)
    595a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    595e:	f003 fbdb 	bl	9118 <assert_post_action>

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    5962:	230c      	movs	r3, #12
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    5964:	682a      	ldr	r2, [r5, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    5966:	fb03 6404 	mla	r4, r3, r4, r6
    596a:	7a23      	ldrb	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    596c:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
    5970:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    5972:	b91a      	cbnz	r2, 597c <nrfx_pwm_is_stopped+0x44>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    5974:	1e98      	subs	r0, r3, #2
    5976:	bf18      	it	ne
    5978:	2001      	movne	r0, #1
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    597a:	bd70      	pop	{r4, r5, r6, pc}
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    597c:	2001      	movs	r0, #1
    597e:	7220      	strb	r0, [r4, #8]
        ret_val = true;
    5980:	e7fb      	b.n	597a <nrfx_pwm_is_stopped+0x42>
    5982:	bf00      	nop
    5984:	20000e70 	.word	0x20000e70
    5988:	0000b437 	.word	0x0000b437
    598c:	0000a594 	.word	0x0000a594
    5990:	0000b3d2 	.word	0x0000b3d2

00005994 <nrfx_pwm_stop>:
{
    5994:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5996:	4a14      	ldr	r2, [pc, #80]	; (59e8 <nrfx_pwm_stop+0x54>)
    5998:	7903      	ldrb	r3, [r0, #4]
{
    599a:	460d      	mov	r5, r1
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    599c:	210c      	movs	r1, #12
    599e:	fb01 2303 	mla	r3, r1, r3, r2
{
    59a2:	4604      	mov	r4, r0
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    59a4:	7a1b      	ldrb	r3, [r3, #8]
    59a6:	b95b      	cbnz	r3, 59c0 <nrfx_pwm_stop+0x2c>
    59a8:	4910      	ldr	r1, [pc, #64]	; (59ec <nrfx_pwm_stop+0x58>)
    59aa:	4811      	ldr	r0, [pc, #68]	; (59f0 <nrfx_pwm_stop+0x5c>)
    59ac:	4a11      	ldr	r2, [pc, #68]	; (59f4 <nrfx_pwm_stop+0x60>)
    59ae:	f240 1385 	movw	r3, #389	; 0x185
    59b2:	f003 fcb4 	bl	931e <printk>
    59b6:	480f      	ldr	r0, [pc, #60]	; (59f4 <nrfx_pwm_stop+0x60>)
    59b8:	f240 1185 	movw	r1, #389	; 0x185
    59bc:	f003 fbac 	bl	9118 <assert_post_action>
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    59c0:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS = mask;
    59c2:	2200      	movs	r2, #0
    59c4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    59c8:	2201      	movs	r2, #1
    59ca:	605a      	str	r2, [r3, #4]
    if (nrfx_pwm_is_stopped(p_instance))
    59cc:	4620      	mov	r0, r4
    59ce:	f7ff ffb3 	bl	5938 <nrfx_pwm_is_stopped>
    59d2:	b938      	cbnz	r0, 59e4 <nrfx_pwm_stop+0x50>
            if (nrfx_pwm_is_stopped(p_instance))
    59d4:	4620      	mov	r0, r4
    59d6:	f7ff ffaf 	bl	5938 <nrfx_pwm_is_stopped>
    59da:	b918      	cbnz	r0, 59e4 <nrfx_pwm_stop+0x50>
        } while (wait_until_stopped);
    59dc:	2d00      	cmp	r5, #0
    59de:	d1f9      	bne.n	59d4 <nrfx_pwm_stop+0x40>
}
    59e0:	4628      	mov	r0, r5
    59e2:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    59e4:	2501      	movs	r5, #1
    59e6:	e7fb      	b.n	59e0 <nrfx_pwm_stop+0x4c>
    59e8:	20000e70 	.word	0x20000e70
    59ec:	0000b49f 	.word	0x0000b49f
    59f0:	0000a594 	.word	0x0000a594
    59f4:	0000b3d2 	.word	0x0000b3d2

000059f8 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    59f8:	4b03      	ldr	r3, [pc, #12]	; (5a08 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    59fa:	6818      	ldr	r0, [r3, #0]
}
    59fc:	f1a0 0308 	sub.w	r3, r0, #8
    5a00:	4258      	negs	r0, r3
    5a02:	4158      	adcs	r0, r3
    5a04:	4770      	bx	lr
    5a06:	bf00      	nop
    5a08:	10000130 	.word	0x10000130

00005a0c <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5a0c:	4b06      	ldr	r3, [pc, #24]	; (5a28 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    5a0e:	681b      	ldr	r3, [r3, #0]
    5a10:	2b08      	cmp	r3, #8
    5a12:	d106      	bne.n	5a22 <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5a14:	4b05      	ldr	r3, [pc, #20]	; (5a2c <nrf52_errata_103+0x20>)
    5a16:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    5a18:	2b05      	cmp	r3, #5
    5a1a:	d802      	bhi.n	5a22 <nrf52_errata_103+0x16>
    5a1c:	4a04      	ldr	r2, [pc, #16]	; (5a30 <nrf52_errata_103+0x24>)
    5a1e:	5cd0      	ldrb	r0, [r2, r3]
    5a20:	4770      	bx	lr
        return false;
    5a22:	2000      	movs	r0, #0
}
    5a24:	4770      	bx	lr
    5a26:	bf00      	nop
    5a28:	10000130 	.word	0x10000130
    5a2c:	10000134 	.word	0x10000134
    5a30:	0000b4ea 	.word	0x0000b4ea

00005a34 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    5a34:	4a02      	ldr	r2, [pc, #8]	; (5a40 <nvmc_wait+0xc>)
    5a36:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    5a3a:	2b00      	cmp	r3, #0
    5a3c:	d0fb      	beq.n	5a36 <nvmc_wait+0x2>
}
    5a3e:	4770      	bx	lr
    5a40:	4001e000 	.word	0x4001e000

00005a44 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    5a44:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    5a46:	f7ff ffd7 	bl	59f8 <nrf52_errata_136>
    5a4a:	b140      	cbz	r0, 5a5e <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    5a4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5a50:	2200      	movs	r2, #0
    5a52:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    5a56:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    5a5a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    5a5e:	f7ff ffcb 	bl	59f8 <nrf52_errata_136>
    5a62:	2800      	cmp	r0, #0
    5a64:	d046      	beq.n	5af4 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    5a66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5a6a:	4b5b      	ldr	r3, [pc, #364]	; (5bd8 <SystemInit+0x194>)
    5a6c:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    5a70:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    5a74:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    5a78:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    5a7c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    5a80:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    5a84:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    5a88:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    5a8c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    5a90:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    5a94:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    5a98:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    5a9c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    5aa0:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    5aa4:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    5aa8:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    5aac:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    5ab0:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    5ab4:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    5ab8:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    5abc:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    5ac0:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    5ac4:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    5ac8:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    5acc:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    5ad0:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    5ad4:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    5ad8:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    5adc:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    5ae0:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    5ae4:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    5ae8:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    5aec:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    5af0:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    5af4:	f7ff ff8a 	bl	5a0c <nrf52_errata_103>
    5af8:	b110      	cbz	r0, 5b00 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    5afa:	4b38      	ldr	r3, [pc, #224]	; (5bdc <SystemInit+0x198>)
    5afc:	4a38      	ldr	r2, [pc, #224]	; (5be0 <SystemInit+0x19c>)
    5afe:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    5b00:	f7ff ff84 	bl	5a0c <nrf52_errata_103>
    5b04:	b118      	cbz	r0, 5b0e <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    5b06:	4b37      	ldr	r3, [pc, #220]	; (5be4 <SystemInit+0x1a0>)
    5b08:	22fb      	movs	r2, #251	; 0xfb
    5b0a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    5b0e:	f7ff ff7d 	bl	5a0c <nrf52_errata_103>
    5b12:	b148      	cbz	r0, 5b28 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    5b14:	4934      	ldr	r1, [pc, #208]	; (5be8 <SystemInit+0x1a4>)
    5b16:	4b35      	ldr	r3, [pc, #212]	; (5bec <SystemInit+0x1a8>)
    5b18:	680a      	ldr	r2, [r1, #0]
    5b1a:	681b      	ldr	r3, [r3, #0]
    5b1c:	f022 020f 	bic.w	r2, r2, #15
    5b20:	f003 030f 	and.w	r3, r3, #15
    5b24:	4313      	orrs	r3, r2
    5b26:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    5b28:	f7ff ff70 	bl	5a0c <nrf52_errata_103>
    5b2c:	b118      	cbz	r0, 5b36 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    5b2e:	4b30      	ldr	r3, [pc, #192]	; (5bf0 <SystemInit+0x1ac>)
    5b30:	f44f 7200 	mov.w	r2, #512	; 0x200
    5b34:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    5b36:	f7ff ff5f 	bl	59f8 <nrf52_errata_136>
    5b3a:	b148      	cbz	r0, 5b50 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    5b3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5b40:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    5b44:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    5b46:	bf44      	itt	mi
    5b48:	f06f 0201 	mvnmi.w	r2, #1
    5b4c:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5b50:	4b28      	ldr	r3, [pc, #160]	; (5bf4 <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5b52:	681b      	ldr	r3, [r3, #0]
    5b54:	2b08      	cmp	r3, #8
    5b56:	d10e      	bne.n	5b76 <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5b58:	4b27      	ldr	r3, [pc, #156]	; (5bf8 <SystemInit+0x1b4>)
    5b5a:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    5b5c:	2b05      	cmp	r3, #5
    5b5e:	d802      	bhi.n	5b66 <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    5b60:	4a26      	ldr	r2, [pc, #152]	; (5bfc <SystemInit+0x1b8>)
    5b62:	5cd3      	ldrb	r3, [r2, r3]
    5b64:	b13b      	cbz	r3, 5b76 <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    5b66:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5b6a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    5b6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5b72:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5b76:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5b7a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    5b7e:	2a00      	cmp	r2, #0
    5b80:	db03      	blt.n	5b8a <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    5b82:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5b86:	2b00      	cmp	r3, #0
    5b88:	da22      	bge.n	5bd0 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5b8a:	491d      	ldr	r1, [pc, #116]	; (5c00 <SystemInit+0x1bc>)
    5b8c:	2301      	movs	r3, #1
    5b8e:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    5b92:	f7ff ff4f 	bl	5a34 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5b96:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    5b9a:	2412      	movs	r4, #18
    5b9c:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    5ba0:	f7ff ff48 	bl	5a34 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5ba4:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    5ba8:	f7ff ff44 	bl	5a34 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5bac:	2300      	movs	r3, #0
    5bae:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    5bb2:	f7ff ff3f 	bl	5a34 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    5bb6:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5bba:	4912      	ldr	r1, [pc, #72]	; (5c04 <SystemInit+0x1c0>)
    5bbc:	4b12      	ldr	r3, [pc, #72]	; (5c08 <SystemInit+0x1c4>)
    5bbe:	68ca      	ldr	r2, [r1, #12]
    5bc0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5bc4:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5bc6:	60cb      	str	r3, [r1, #12]
    5bc8:	f3bf 8f4f 	dsb	sy
    __NOP();
    5bcc:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    5bce:	e7fd      	b.n	5bcc <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    5bd0:	4b0e      	ldr	r3, [pc, #56]	; (5c0c <SystemInit+0x1c8>)
    5bd2:	4a0f      	ldr	r2, [pc, #60]	; (5c10 <SystemInit+0x1cc>)
    5bd4:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    5bd6:	bd10      	pop	{r4, pc}
    5bd8:	4000c000 	.word	0x4000c000
    5bdc:	4000568c 	.word	0x4000568c
    5be0:	00038148 	.word	0x00038148
    5be4:	4000f000 	.word	0x4000f000
    5be8:	40000ee4 	.word	0x40000ee4
    5bec:	10000258 	.word	0x10000258
    5bf0:	40029640 	.word	0x40029640
    5bf4:	10000130 	.word	0x10000130
    5bf8:	10000134 	.word	0x10000134
    5bfc:	0000b4e4 	.word	0x0000b4e4
    5c00:	4001e000 	.word	0x4001e000
    5c04:	e000ed00 	.word	0xe000ed00
    5c08:	05fa0004 	.word	0x05fa0004
    5c0c:	200001b4 	.word	0x200001b4
    5c10:	03d09000 	.word	0x03d09000

00005c14 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5c14:	4b0e      	ldr	r3, [pc, #56]	; (5c50 <z_sys_init_run_level+0x3c>)
{
    5c16:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5c18:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    5c1c:	3001      	adds	r0, #1
    5c1e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    5c22:	42a6      	cmp	r6, r4
    5c24:	d800      	bhi.n	5c28 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    5c26:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    5c28:	e9d4 3500 	ldrd	r3, r5, [r4]
    5c2c:	4628      	mov	r0, r5
    5c2e:	4798      	blx	r3
		if (dev != NULL) {
    5c30:	b165      	cbz	r5, 5c4c <z_sys_init_run_level+0x38>
			if (rc != 0) {
    5c32:	68eb      	ldr	r3, [r5, #12]
    5c34:	b130      	cbz	r0, 5c44 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    5c36:	2800      	cmp	r0, #0
    5c38:	bfb8      	it	lt
    5c3a:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    5c3c:	28ff      	cmp	r0, #255	; 0xff
    5c3e:	bfa8      	it	ge
    5c40:	20ff      	movge	r0, #255	; 0xff
    5c42:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    5c44:	785a      	ldrb	r2, [r3, #1]
    5c46:	f042 0201 	orr.w	r2, r2, #1
    5c4a:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5c4c:	3408      	adds	r4, #8
    5c4e:	e7e8      	b.n	5c22 <z_sys_init_run_level+0xe>
    5c50:	0000a484 	.word	0x0000a484

00005c54 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    5c54:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    5c56:	4605      	mov	r5, r0
    5c58:	b910      	cbnz	r0, 5c60 <z_impl_device_get_binding+0xc>
		return NULL;
    5c5a:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    5c5c:	4620      	mov	r0, r4
    5c5e:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    5c60:	7803      	ldrb	r3, [r0, #0]
    5c62:	2b00      	cmp	r3, #0
    5c64:	d0f9      	beq.n	5c5a <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    5c66:	4a0f      	ldr	r2, [pc, #60]	; (5ca4 <z_impl_device_get_binding+0x50>)
    5c68:	4c0f      	ldr	r4, [pc, #60]	; (5ca8 <z_impl_device_get_binding+0x54>)
    5c6a:	4616      	mov	r6, r2
    5c6c:	4294      	cmp	r4, r2
    5c6e:	d108      	bne.n	5c82 <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    5c70:	4c0d      	ldr	r4, [pc, #52]	; (5ca8 <z_impl_device_get_binding+0x54>)
    5c72:	42b4      	cmp	r4, r6
    5c74:	d0f1      	beq.n	5c5a <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5c76:	4620      	mov	r0, r4
    5c78:	f004 f913 	bl	9ea2 <z_device_ready>
    5c7c:	b950      	cbnz	r0, 5c94 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    5c7e:	3418      	adds	r4, #24
    5c80:	e7f7      	b.n	5c72 <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    5c82:	4620      	mov	r0, r4
    5c84:	f004 f90d 	bl	9ea2 <z_device_ready>
    5c88:	b110      	cbz	r0, 5c90 <z_impl_device_get_binding+0x3c>
    5c8a:	6823      	ldr	r3, [r4, #0]
    5c8c:	42ab      	cmp	r3, r5
    5c8e:	d0e5      	beq.n	5c5c <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    5c90:	3418      	adds	r4, #24
    5c92:	e7eb      	b.n	5c6c <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5c94:	6821      	ldr	r1, [r4, #0]
    5c96:	4628      	mov	r0, r5
    5c98:	f003 fd1c 	bl	96d4 <strcmp>
    5c9c:	2800      	cmp	r0, #0
    5c9e:	d1ee      	bne.n	5c7e <z_impl_device_get_binding+0x2a>
    5ca0:	e7dc      	b.n	5c5c <z_impl_device_get_binding+0x8>
    5ca2:	bf00      	nop
    5ca4:	0000a134 	.word	0x0000a134
    5ca8:	0000a08c 	.word	0x0000a08c

00005cac <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    5cac:	4b01      	ldr	r3, [pc, #4]	; (5cb4 <z_impl_z_errno+0x8>)
    5cae:	6898      	ldr	r0, [r3, #8]
}
    5cb0:	3064      	adds	r0, #100	; 0x64
    5cb2:	4770      	bx	lr
    5cb4:	20000e7c 	.word	0x20000e7c

00005cb8 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cba:	4604      	mov	r4, r0
    5cbc:	460e      	mov	r6, r1
	__asm__ volatile(
    5cbe:	f04f 0320 	mov.w	r3, #32
    5cc2:	f3ef 8711 	mrs	r7, BASEPRI
    5cc6:	f383 8812 	msr	BASEPRI_MAX, r3
    5cca:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    5cce:	f001 fdb3 	bl	7838 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5cd2:	4631      	mov	r1, r6
    5cd4:	4605      	mov	r5, r0
    5cd6:	4620      	mov	r0, r4
    5cd8:	f004 f83e 	bl	9d58 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    5cdc:	2c04      	cmp	r4, #4
    5cde:	d10c      	bne.n	5cfa <z_fatal_error+0x42>
    5ce0:	490a      	ldr	r1, [pc, #40]	; (5d0c <z_fatal_error+0x54>)
    5ce2:	4a0b      	ldr	r2, [pc, #44]	; (5d10 <z_fatal_error+0x58>)
    5ce4:	480b      	ldr	r0, [pc, #44]	; (5d14 <z_fatal_error+0x5c>)
    5ce6:	238f      	movs	r3, #143	; 0x8f
    5ce8:	f003 fb19 	bl	931e <printk>
    5cec:	480a      	ldr	r0, [pc, #40]	; (5d18 <z_fatal_error+0x60>)
    5cee:	f003 fb16 	bl	931e <printk>
    5cf2:	4807      	ldr	r0, [pc, #28]	; (5d10 <z_fatal_error+0x58>)
    5cf4:	218f      	movs	r1, #143	; 0x8f
    5cf6:	f003 fa0f 	bl	9118 <assert_post_action>
	__asm__ volatile(
    5cfa:	f387 8811 	msr	BASEPRI, r7
    5cfe:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    5d02:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5d04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    5d08:	f7fd b9bc 	b.w	3084 <z_impl_k_thread_abort>
    5d0c:	0000b512 	.word	0x0000b512
    5d10:	0000b4f0 	.word	0x0000b4f0
    5d14:	0000a594 	.word	0x0000a594
    5d18:	0000b52f 	.word	0x0000b52f

00005d1c <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    5d1c:	4c11      	ldr	r4, [pc, #68]	; (5d64 <idle+0x48>)
    5d1e:	68a2      	ldr	r2, [r4, #8]
    5d20:	f992 200e 	ldrsb.w	r2, [r2, #14]
    5d24:	2a00      	cmp	r2, #0
{
    5d26:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    5d28:	da09      	bge.n	5d3e <idle+0x22>
    5d2a:	490f      	ldr	r1, [pc, #60]	; (5d68 <idle+0x4c>)
    5d2c:	480f      	ldr	r0, [pc, #60]	; (5d6c <idle+0x50>)
    5d2e:	4a10      	ldr	r2, [pc, #64]	; (5d70 <idle+0x54>)
    5d30:	2327      	movs	r3, #39	; 0x27
    5d32:	f003 faf4 	bl	931e <printk>
    5d36:	480e      	ldr	r0, [pc, #56]	; (5d70 <idle+0x54>)
    5d38:	2127      	movs	r1, #39	; 0x27
    5d3a:	f003 f9ed 	bl	9118 <assert_post_action>
	__asm__ volatile(
    5d3e:	f04f 0220 	mov.w	r2, #32
    5d42:	f3ef 8311 	mrs	r3, BASEPRI
    5d46:	f382 8812 	msr	BASEPRI_MAX, r2
    5d4a:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    5d4e:	f002 fa69 	bl	8224 <z_get_next_timeout_expiry>
    5d52:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    5d54:	f7fc fd9e 	bl	2894 <pm_system_suspend>
    5d58:	2800      	cmp	r0, #0
    5d5a:	d1f0      	bne.n	5d3e <idle+0x22>
	arch_cpu_idle();
    5d5c:	f7fc fe70 	bl	2a40 <arch_cpu_idle>
}
    5d60:	e7ed      	b.n	5d3e <idle+0x22>
    5d62:	bf00      	nop
    5d64:	20000e7c 	.word	0x20000e7c
    5d68:	0000b585 	.word	0x0000b585
    5d6c:	0000a594 	.word	0x0000a594
    5d70:	0000b564 	.word	0x0000b564

00005d74 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    5d74:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    5d76:	2300      	movs	r3, #0
{
    5d78:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    5d7a:	2201      	movs	r2, #1
    5d7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    5d80:	220f      	movs	r2, #15
    5d82:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    5d86:	4c0d      	ldr	r4, [pc, #52]	; (5dbc <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5d88:	4a0d      	ldr	r2, [pc, #52]	; (5dc0 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    5d8a:	9301      	str	r3, [sp, #4]
    5d8c:	490d      	ldr	r1, [pc, #52]	; (5dc4 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5d8e:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    5d90:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5d94:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    5d98:	f44f 75b0 	mov.w	r5, #352	; 0x160
    5d9c:	9300      	str	r3, [sp, #0]
    5d9e:	fb05 1100 	mla	r1, r5, r0, r1
    5da2:	4b09      	ldr	r3, [pc, #36]	; (5dc8 <init_idle_thread+0x54>)
    5da4:	f44f 72a0 	mov.w	r2, #320	; 0x140
    5da8:	4620      	mov	r0, r4
    5daa:	f001 ff61 	bl	7c70 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    5dae:	7b63      	ldrb	r3, [r4, #13]
    5db0:	f023 0304 	bic.w	r3, r3, #4
    5db4:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    5db6:	b007      	add	sp, #28
    5db8:	bd30      	pop	{r4, r5, pc}
    5dba:	bf00      	nop
    5dbc:	200005b0 	.word	0x200005b0
    5dc0:	20000e7c 	.word	0x20000e7c
    5dc4:	20003060 	.word	0x20003060
    5dc8:	00005d1d 	.word	0x00005d1d

00005dcc <bg_thread_main>:
{
    5dcc:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    5dce:	4b0a      	ldr	r3, [pc, #40]	; (5df8 <bg_thread_main+0x2c>)
    5dd0:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5dd2:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    5dd4:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5dd6:	f7ff ff1d 	bl	5c14 <z_sys_init_run_level>
	boot_banner();
    5dda:	f002 ff53 	bl	8c84 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    5dde:	2003      	movs	r0, #3
    5de0:	f7ff ff18 	bl	5c14 <z_sys_init_run_level>
	z_init_static_threads();
    5de4:	f001 fff6 	bl	7dd4 <z_init_static_threads>
	main();
    5de8:	f7fb fad2 	bl	1390 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    5dec:	4a03      	ldr	r2, [pc, #12]	; (5dfc <bg_thread_main+0x30>)
    5dee:	7b13      	ldrb	r3, [r2, #12]
    5df0:	f023 0301 	bic.w	r3, r3, #1
    5df4:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    5df6:	bd08      	pop	{r3, pc}
    5df8:	200011af 	.word	0x200011af
    5dfc:	20000630 	.word	0x20000630

00005e00 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    5e00:	4802      	ldr	r0, [pc, #8]	; (5e0c <z_bss_zero+0xc>)
    5e02:	4a03      	ldr	r2, [pc, #12]	; (5e10 <z_bss_zero+0x10>)
    5e04:	2100      	movs	r1, #0
    5e06:	1a12      	subs	r2, r2, r0
    5e08:	f003 bc7b 	b.w	9702 <memset>
    5e0c:	20000290 	.word	0x20000290
    5e10:	2000136c 	.word	0x2000136c

00005e14 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    5e14:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    5e16:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 5ef0 <z_cstart+0xdc>
    5e1a:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    5e1c:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    5e20:	4d2d      	ldr	r5, [pc, #180]	; (5ed8 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    5e22:	4e2e      	ldr	r6, [pc, #184]	; (5edc <z_cstart+0xc8>)
    5e24:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5e26:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 5ef4 <z_cstart+0xe0>
    5e2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    5e2e:	2400      	movs	r4, #0
    5e30:	616b      	str	r3, [r5, #20]
    5e32:	23e0      	movs	r3, #224	; 0xe0
    5e34:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    5e38:	77ec      	strb	r4, [r5, #31]
    5e3a:	762c      	strb	r4, [r5, #24]
    5e3c:	766c      	strb	r4, [r5, #25]
    5e3e:	76ac      	strb	r4, [r5, #26]
    5e40:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    5e44:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5e46:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    5e4a:	626b      	str	r3, [r5, #36]	; 0x24
    5e4c:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    5e50:	f7fd f8c2 	bl	2fd8 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    5e54:	f7fc fdee 	bl	2a34 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    5e58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5e5c:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    5e5e:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    5e60:	f7fd f9ea 	bl	3238 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    5e64:	f7fd f920 	bl	30a8 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    5e68:	f240 1301 	movw	r3, #257	; 0x101
    5e6c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    5e70:	ab06      	add	r3, sp, #24
    5e72:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    5e74:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    5e78:	f004 f812 	bl	9ea0 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    5e7c:	4620      	mov	r0, r4
    5e7e:	f7ff fec9 	bl	5c14 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5e82:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    5e84:	4d16      	ldr	r5, [pc, #88]	; (5ee0 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5e86:	f7ff fec5 	bl	5c14 <z_sys_init_run_level>
	z_sched_init();
    5e8a:	f001 fb3f 	bl	750c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5e8e:	4b15      	ldr	r3, [pc, #84]	; (5ee4 <z_cstart+0xd0>)
    5e90:	9305      	str	r3, [sp, #20]
    5e92:	2301      	movs	r3, #1
    5e94:	4914      	ldr	r1, [pc, #80]	; (5ee8 <z_cstart+0xd4>)
    5e96:	9400      	str	r4, [sp, #0]
    5e98:	e9cd 4303 	strd	r4, r3, [sp, #12]
    5e9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5ea0:	464b      	mov	r3, r9
    5ea2:	e9cd 4401 	strd	r4, r4, [sp, #4]
    5ea6:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    5ea8:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5eaa:	f001 fee1 	bl	7c70 <z_setup_new_thread>
    5eae:	7b6a      	ldrb	r2, [r5, #13]
    5eb0:	f022 0204 	bic.w	r2, r2, #4
    5eb4:	736a      	strb	r2, [r5, #13]
    5eb6:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    5eb8:	4628      	mov	r0, r5
    5eba:	f000 ff27 	bl	6d0c <z_ready_thread>
		init_idle_thread(i);
    5ebe:	4620      	mov	r0, r4
    5ec0:	f7ff ff58 	bl	5d74 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    5ec4:	4b09      	ldr	r3, [pc, #36]	; (5eec <z_cstart+0xd8>)
    5ec6:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5ec8:	464a      	mov	r2, r9
    5eca:	4639      	mov	r1, r7
    5ecc:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    5ece:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    5ed0:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5ed4:	f7fc fee8 	bl	2ca8 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    5ed8:	e000ed00 	.word	0xe000ed00
    5edc:	20000e7c 	.word	0x20000e7c
    5ee0:	20000630 	.word	0x20000630
    5ee4:	0000b5ad 	.word	0x0000b5ad
    5ee8:	20002c40 	.word	0x20002c40
    5eec:	200005b0 	.word	0x200005b0
    5ef0:	200039e0 	.word	0x200039e0
    5ef4:	00005dcd 	.word	0x00005dcd

00005ef8 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    5ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5efc:	4d16      	ldr	r5, [pc, #88]	; (5f58 <init_mem_slab_module+0x60>)
    5efe:	4c17      	ldr	r4, [pc, #92]	; (5f5c <init_mem_slab_module+0x64>)
    5f00:	4e17      	ldr	r6, [pc, #92]	; (5f60 <init_mem_slab_module+0x68>)
    5f02:	46a8      	mov	r8, r5
    5f04:	42ac      	cmp	r4, r5
    5f06:	d90c      	bls.n	5f22 <init_mem_slab_module+0x2a>
    5f08:	4916      	ldr	r1, [pc, #88]	; (5f64 <init_mem_slab_module+0x6c>)
    5f0a:	4817      	ldr	r0, [pc, #92]	; (5f68 <init_mem_slab_module+0x70>)
    5f0c:	233c      	movs	r3, #60	; 0x3c
    5f0e:	4632      	mov	r2, r6
    5f10:	f003 fa05 	bl	931e <printk>
    5f14:	4815      	ldr	r0, [pc, #84]	; (5f6c <init_mem_slab_module+0x74>)
    5f16:	f003 fa02 	bl	931e <printk>
    5f1a:	213c      	movs	r1, #60	; 0x3c
    5f1c:	4630      	mov	r0, r6
    5f1e:	f003 f8fb 	bl	9118 <assert_post_action>
    5f22:	4544      	cmp	r4, r8
    5f24:	d302      	bcc.n	5f2c <init_mem_slab_module+0x34>
			goto out;
		}
		z_object_init(slab);
	}

out:
    5f26:	2000      	movs	r0, #0
	return rc;
}
    5f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    5f2c:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    5f30:	ea41 0302 	orr.w	r3, r1, r2
    5f34:	f013 0303 	ands.w	r3, r3, #3
    5f38:	d10b      	bne.n	5f52 <init_mem_slab_module+0x5a>
	for (j = 0U; j < slab->num_blocks; j++) {
    5f3a:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    5f3c:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    5f3e:	4283      	cmp	r3, r0
    5f40:	d101      	bne.n	5f46 <init_mem_slab_module+0x4e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5f42:	3420      	adds	r4, #32
    5f44:	e7de      	b.n	5f04 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    5f46:	69a7      	ldr	r7, [r4, #24]
    5f48:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    5f4a:	3301      	adds	r3, #1
		slab->free_list = p;
    5f4c:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    5f4e:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    5f50:	e7f5      	b.n	5f3e <init_mem_slab_module+0x46>
		return -EINVAL;
    5f52:	f06f 0015 	mvn.w	r0, #21
	return rc;
    5f56:	e7e7      	b.n	5f28 <init_mem_slab_module+0x30>
    5f58:	20000240 	.word	0x20000240
    5f5c:	20000240 	.word	0x20000240
    5f60:	0000b5b2 	.word	0x0000b5b2
    5f64:	0000b5d7 	.word	0x0000b5d7
    5f68:	0000a594 	.word	0x0000a594
    5f6c:	0000b5f4 	.word	0x0000b5f4

00005f70 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    5f70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5f74:	4604      	mov	r4, r0
    5f76:	460e      	mov	r6, r1
    5f78:	4690      	mov	r8, r2
    5f7a:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    5f7c:	f100 0508 	add.w	r5, r0, #8
    5f80:	f04f 0320 	mov.w	r3, #32
    5f84:	f3ef 8711 	mrs	r7, BASEPRI
    5f88:	f383 8812 	msr	BASEPRI_MAX, r3
    5f8c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5f90:	4628      	mov	r0, r5
    5f92:	f001 ffaf 	bl	7ef4 <z_spin_lock_valid>
    5f96:	b968      	cbnz	r0, 5fb4 <k_mem_slab_alloc+0x44>
    5f98:	4a24      	ldr	r2, [pc, #144]	; (602c <k_mem_slab_alloc+0xbc>)
    5f9a:	4925      	ldr	r1, [pc, #148]	; (6030 <k_mem_slab_alloc+0xc0>)
    5f9c:	4825      	ldr	r0, [pc, #148]	; (6034 <k_mem_slab_alloc+0xc4>)
    5f9e:	2381      	movs	r3, #129	; 0x81
    5fa0:	f003 f9bd 	bl	931e <printk>
    5fa4:	4824      	ldr	r0, [pc, #144]	; (6038 <k_mem_slab_alloc+0xc8>)
    5fa6:	4629      	mov	r1, r5
    5fa8:	f003 f9b9 	bl	931e <printk>
    5fac:	481f      	ldr	r0, [pc, #124]	; (602c <k_mem_slab_alloc+0xbc>)
    5fae:	2181      	movs	r1, #129	; 0x81
    5fb0:	f003 f8b2 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    5fb4:	4628      	mov	r0, r5
    5fb6:	f001 ffbb 	bl	7f30 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    5fba:	69a3      	ldr	r3, [r4, #24]
    5fbc:	b1eb      	cbz	r3, 5ffa <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    5fbe:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    5fc0:	681b      	ldr	r3, [r3, #0]
    5fc2:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    5fc4:	69e3      	ldr	r3, [r4, #28]
    5fc6:	3301      	adds	r3, #1
    5fc8:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    5fca:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5fcc:	4628      	mov	r0, r5
    5fce:	f001 ff9f 	bl	7f10 <z_spin_unlock_valid>
    5fd2:	b968      	cbnz	r0, 5ff0 <k_mem_slab_alloc+0x80>
    5fd4:	4a15      	ldr	r2, [pc, #84]	; (602c <k_mem_slab_alloc+0xbc>)
    5fd6:	4919      	ldr	r1, [pc, #100]	; (603c <k_mem_slab_alloc+0xcc>)
    5fd8:	4816      	ldr	r0, [pc, #88]	; (6034 <k_mem_slab_alloc+0xc4>)
    5fda:	23ac      	movs	r3, #172	; 0xac
    5fdc:	f003 f99f 	bl	931e <printk>
    5fe0:	4817      	ldr	r0, [pc, #92]	; (6040 <k_mem_slab_alloc+0xd0>)
    5fe2:	4629      	mov	r1, r5
    5fe4:	f003 f99b 	bl	931e <printk>
    5fe8:	4810      	ldr	r0, [pc, #64]	; (602c <k_mem_slab_alloc+0xbc>)
    5fea:	21ac      	movs	r1, #172	; 0xac
    5fec:	f003 f894 	bl	9118 <assert_post_action>
	__asm__ volatile(
    5ff0:	f387 8811 	msr	BASEPRI, r7
    5ff4:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    5ff8:	e013      	b.n	6022 <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    5ffa:	ea58 0209 	orrs.w	r2, r8, r9
    5ffe:	d103      	bne.n	6008 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    6000:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    6002:	f06f 040b 	mvn.w	r4, #11
    6006:	e7e1      	b.n	5fcc <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    6008:	4622      	mov	r2, r4
    600a:	e9cd 8900 	strd	r8, r9, [sp]
    600e:	4639      	mov	r1, r7
    6010:	4628      	mov	r0, r5
    6012:	f001 f82d 	bl	7070 <z_pend_curr>
		if (result == 0) {
    6016:	4604      	mov	r4, r0
    6018:	b918      	cbnz	r0, 6022 <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    601a:	4b0a      	ldr	r3, [pc, #40]	; (6044 <k_mem_slab_alloc+0xd4>)
    601c:	689b      	ldr	r3, [r3, #8]
    601e:	695b      	ldr	r3, [r3, #20]
    6020:	6033      	str	r3, [r6, #0]
}
    6022:	4620      	mov	r0, r4
    6024:	b003      	add	sp, #12
    6026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    602a:	bf00      	nop
    602c:	0000aca2 	.word	0x0000aca2
    6030:	0000acf4 	.word	0x0000acf4
    6034:	0000a594 	.word	0x0000a594
    6038:	0000ad09 	.word	0x0000ad09
    603c:	0000acc8 	.word	0x0000acc8
    6040:	0000acdf 	.word	0x0000acdf
    6044:	20000e7c 	.word	0x20000e7c

00006048 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    6048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    604c:	4604      	mov	r4, r0
    604e:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    6050:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    6054:	f04f 0320 	mov.w	r3, #32
    6058:	f3ef 8711 	mrs	r7, BASEPRI
    605c:	f383 8812 	msr	BASEPRI_MAX, r3
    6060:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6064:	4628      	mov	r0, r5
    6066:	f001 ff45 	bl	7ef4 <z_spin_lock_valid>
    606a:	b968      	cbnz	r0, 6088 <k_mem_slab_free+0x40>
    606c:	4a22      	ldr	r2, [pc, #136]	; (60f8 <k_mem_slab_free+0xb0>)
    606e:	4923      	ldr	r1, [pc, #140]	; (60fc <k_mem_slab_free+0xb4>)
    6070:	4823      	ldr	r0, [pc, #140]	; (6100 <k_mem_slab_free+0xb8>)
    6072:	2381      	movs	r3, #129	; 0x81
    6074:	f003 f953 	bl	931e <printk>
    6078:	4822      	ldr	r0, [pc, #136]	; (6104 <k_mem_slab_free+0xbc>)
    607a:	4629      	mov	r1, r5
    607c:	f003 f94f 	bl	931e <printk>
    6080:	481d      	ldr	r0, [pc, #116]	; (60f8 <k_mem_slab_free+0xb0>)
    6082:	2181      	movs	r1, #129	; 0x81
    6084:	f003 f848 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    6088:	4628      	mov	r0, r5
    608a:	f001 ff51 	bl	7f30 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    608e:	f8d4 8018 	ldr.w	r8, [r4, #24]
    6092:	f1b8 0f00 	cmp.w	r8, #0
    6096:	d10f      	bne.n	60b8 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    6098:	4620      	mov	r0, r4
    609a:	f001 f9e7 	bl	746c <z_unpend_first_thread>

		if (pending_thread != NULL) {
    609e:	b158      	cbz	r0, 60b8 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    60a0:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    60a2:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    60a4:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
			z_ready_thread(pending_thread);
    60a8:	f000 fe30 	bl	6d0c <z_ready_thread>
			z_reschedule(&slab->lock, key);
    60ac:	4639      	mov	r1, r7
    60ae:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    60b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    60b4:	f000 bb8a 	b.w	67cc <z_reschedule>
	**(char ***) mem = slab->free_list;
    60b8:	6833      	ldr	r3, [r6, #0]
    60ba:	69a2      	ldr	r2, [r4, #24]
    60bc:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    60be:	6833      	ldr	r3, [r6, #0]
    60c0:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    60c2:	69e3      	ldr	r3, [r4, #28]
    60c4:	3b01      	subs	r3, #1
    60c6:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    60c8:	4628      	mov	r0, r5
    60ca:	f001 ff21 	bl	7f10 <z_spin_unlock_valid>
    60ce:	b968      	cbnz	r0, 60ec <k_mem_slab_free+0xa4>
    60d0:	4a09      	ldr	r2, [pc, #36]	; (60f8 <k_mem_slab_free+0xb0>)
    60d2:	490d      	ldr	r1, [pc, #52]	; (6108 <k_mem_slab_free+0xc0>)
    60d4:	480a      	ldr	r0, [pc, #40]	; (6100 <k_mem_slab_free+0xb8>)
    60d6:	23ac      	movs	r3, #172	; 0xac
    60d8:	f003 f921 	bl	931e <printk>
    60dc:	480b      	ldr	r0, [pc, #44]	; (610c <k_mem_slab_free+0xc4>)
    60de:	4629      	mov	r1, r5
    60e0:	f003 f91d 	bl	931e <printk>
    60e4:	4804      	ldr	r0, [pc, #16]	; (60f8 <k_mem_slab_free+0xb0>)
    60e6:	21ac      	movs	r1, #172	; 0xac
    60e8:	f003 f816 	bl	9118 <assert_post_action>
	__asm__ volatile(
    60ec:	f387 8811 	msr	BASEPRI, r7
    60f0:	f3bf 8f6f 	isb	sy
}
    60f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    60f8:	0000aca2 	.word	0x0000aca2
    60fc:	0000acf4 	.word	0x0000acf4
    6100:	0000a594 	.word	0x0000a594
    6104:	0000ad09 	.word	0x0000ad09
    6108:	0000acc8 	.word	0x0000acc8
    610c:	0000acdf 	.word	0x0000acdf

00006110 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    6110:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    6114:	4604      	mov	r4, r0
    6116:	4616      	mov	r6, r2
    6118:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    611a:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    611e:	b163      	cbz	r3, 613a <z_impl_k_mutex_lock+0x2a>
    6120:	4970      	ldr	r1, [pc, #448]	; (62e4 <z_impl_k_mutex_lock+0x1d4>)
    6122:	4a71      	ldr	r2, [pc, #452]	; (62e8 <z_impl_k_mutex_lock+0x1d8>)
    6124:	4871      	ldr	r0, [pc, #452]	; (62ec <z_impl_k_mutex_lock+0x1dc>)
    6126:	2365      	movs	r3, #101	; 0x65
    6128:	f003 f8f9 	bl	931e <printk>
    612c:	4870      	ldr	r0, [pc, #448]	; (62f0 <z_impl_k_mutex_lock+0x1e0>)
    612e:	f003 f8f6 	bl	931e <printk>
    6132:	486d      	ldr	r0, [pc, #436]	; (62e8 <z_impl_k_mutex_lock+0x1d8>)
    6134:	2165      	movs	r1, #101	; 0x65
    6136:	f002 ffef 	bl	9118 <assert_post_action>
	__asm__ volatile(
    613a:	f04f 0320 	mov.w	r3, #32
    613e:	f3ef 8811 	mrs	r8, BASEPRI
    6142:	f383 8812 	msr	BASEPRI_MAX, r3
    6146:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    614a:	486a      	ldr	r0, [pc, #424]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    614c:	f001 fed2 	bl	7ef4 <z_spin_lock_valid>
    6150:	b968      	cbnz	r0, 616e <z_impl_k_mutex_lock+0x5e>
    6152:	4a69      	ldr	r2, [pc, #420]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    6154:	4969      	ldr	r1, [pc, #420]	; (62fc <z_impl_k_mutex_lock+0x1ec>)
    6156:	4865      	ldr	r0, [pc, #404]	; (62ec <z_impl_k_mutex_lock+0x1dc>)
    6158:	2381      	movs	r3, #129	; 0x81
    615a:	f003 f8e0 	bl	931e <printk>
    615e:	4965      	ldr	r1, [pc, #404]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    6160:	4867      	ldr	r0, [pc, #412]	; (6300 <z_impl_k_mutex_lock+0x1f0>)
    6162:	f003 f8dc 	bl	931e <printk>
    6166:	4864      	ldr	r0, [pc, #400]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    6168:	2181      	movs	r1, #129	; 0x81
    616a:	f002 ffd5 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    616e:	4861      	ldr	r0, [pc, #388]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    6170:	f001 fede 	bl	7f30 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    6174:	68e3      	ldr	r3, [r4, #12]
    6176:	4a63      	ldr	r2, [pc, #396]	; (6304 <z_impl_k_mutex_lock+0x1f4>)
    6178:	b1fb      	cbz	r3, 61ba <z_impl_k_mutex_lock+0xaa>
    617a:	68a0      	ldr	r0, [r4, #8]
    617c:	6891      	ldr	r1, [r2, #8]
    617e:	4288      	cmp	r0, r1
    6180:	d03d      	beq.n	61fe <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    6182:	ea56 0307 	orrs.w	r3, r6, r7
    6186:	d13c      	bne.n	6202 <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6188:	485a      	ldr	r0, [pc, #360]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    618a:	f001 fec1 	bl	7f10 <z_spin_unlock_valid>
    618e:	b968      	cbnz	r0, 61ac <z_impl_k_mutex_lock+0x9c>
    6190:	4a59      	ldr	r2, [pc, #356]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    6192:	495d      	ldr	r1, [pc, #372]	; (6308 <z_impl_k_mutex_lock+0x1f8>)
    6194:	4855      	ldr	r0, [pc, #340]	; (62ec <z_impl_k_mutex_lock+0x1dc>)
    6196:	23ac      	movs	r3, #172	; 0xac
    6198:	f003 f8c1 	bl	931e <printk>
    619c:	4955      	ldr	r1, [pc, #340]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    619e:	485b      	ldr	r0, [pc, #364]	; (630c <z_impl_k_mutex_lock+0x1fc>)
    61a0:	f003 f8bd 	bl	931e <printk>
    61a4:	4854      	ldr	r0, [pc, #336]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    61a6:	21ac      	movs	r1, #172	; 0xac
    61a8:	f002 ffb6 	bl	9118 <assert_post_action>
	__asm__ volatile(
    61ac:	f388 8811 	msr	BASEPRI, r8
    61b0:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    61b4:	f06f 000f 	mvn.w	r0, #15
    61b8:	e01e      	b.n	61f8 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    61ba:	6891      	ldr	r1, [r2, #8]
    61bc:	f991 100e 	ldrsb.w	r1, [r1, #14]
    61c0:	484c      	ldr	r0, [pc, #304]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    61c2:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    61c4:	3301      	adds	r3, #1
    61c6:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    61c8:	6893      	ldr	r3, [r2, #8]
    61ca:	60a3      	str	r3, [r4, #8]
    61cc:	f001 fea0 	bl	7f10 <z_spin_unlock_valid>
    61d0:	b968      	cbnz	r0, 61ee <z_impl_k_mutex_lock+0xde>
    61d2:	4a49      	ldr	r2, [pc, #292]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    61d4:	494c      	ldr	r1, [pc, #304]	; (6308 <z_impl_k_mutex_lock+0x1f8>)
    61d6:	4845      	ldr	r0, [pc, #276]	; (62ec <z_impl_k_mutex_lock+0x1dc>)
    61d8:	23ac      	movs	r3, #172	; 0xac
    61da:	f003 f8a0 	bl	931e <printk>
    61de:	4945      	ldr	r1, [pc, #276]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    61e0:	484a      	ldr	r0, [pc, #296]	; (630c <z_impl_k_mutex_lock+0x1fc>)
    61e2:	f003 f89c 	bl	931e <printk>
    61e6:	4844      	ldr	r0, [pc, #272]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    61e8:	21ac      	movs	r1, #172	; 0xac
    61ea:	f002 ff95 	bl	9118 <assert_post_action>
    61ee:	f388 8811 	msr	BASEPRI, r8
    61f2:	f3bf 8f6f 	isb	sy
		return 0;
    61f6:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    61f8:	b002      	add	sp, #8
    61fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    61fe:	6921      	ldr	r1, [r4, #16]
    6200:	e7de      	b.n	61c0 <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    6202:	f991 100e 	ldrsb.w	r1, [r1, #14]
    6206:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    620a:	4299      	cmp	r1, r3
    620c:	bfa8      	it	ge
    620e:	4619      	movge	r1, r3
    6210:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    6214:	4291      	cmp	r1, r2
    6216:	bfb8      	it	lt
    6218:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    621a:	428b      	cmp	r3, r1
    621c:	dd44      	ble.n	62a8 <z_impl_k_mutex_lock+0x198>
		return z_set_prio(mutex->owner, new_prio);
    621e:	f000 ff57 	bl	70d0 <z_set_prio>
    6222:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    6224:	e9cd 6700 	strd	r6, r7, [sp]
    6228:	4832      	ldr	r0, [pc, #200]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    622a:	4622      	mov	r2, r4
    622c:	4641      	mov	r1, r8
    622e:	f000 ff1f 	bl	7070 <z_pend_curr>
	if (got_mutex == 0) {
    6232:	2800      	cmp	r0, #0
    6234:	d0e0      	beq.n	61f8 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    6236:	f04f 0320 	mov.w	r3, #32
    623a:	f3ef 8611 	mrs	r6, BASEPRI
    623e:	f383 8812 	msr	BASEPRI_MAX, r3
    6242:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6246:	482b      	ldr	r0, [pc, #172]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    6248:	f001 fe54 	bl	7ef4 <z_spin_lock_valid>
    624c:	b968      	cbnz	r0, 626a <z_impl_k_mutex_lock+0x15a>
    624e:	4a2a      	ldr	r2, [pc, #168]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    6250:	492a      	ldr	r1, [pc, #168]	; (62fc <z_impl_k_mutex_lock+0x1ec>)
    6252:	4826      	ldr	r0, [pc, #152]	; (62ec <z_impl_k_mutex_lock+0x1dc>)
    6254:	2381      	movs	r3, #129	; 0x81
    6256:	f003 f862 	bl	931e <printk>
    625a:	4926      	ldr	r1, [pc, #152]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    625c:	4828      	ldr	r0, [pc, #160]	; (6300 <z_impl_k_mutex_lock+0x1f0>)
    625e:	f003 f85e 	bl	931e <printk>
    6262:	4825      	ldr	r0, [pc, #148]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    6264:	2181      	movs	r1, #129	; 0x81
    6266:	f002 ff57 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    626a:	4822      	ldr	r0, [pc, #136]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    626c:	f001 fe60 	bl	7f30 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    6270:	6823      	ldr	r3, [r4, #0]
    6272:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6274:	429c      	cmp	r4, r3
    6276:	d00a      	beq.n	628e <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    6278:	b14b      	cbz	r3, 628e <z_impl_k_mutex_lock+0x17e>
    627a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    627e:	4299      	cmp	r1, r3
    6280:	bfa8      	it	ge
    6282:	4619      	movge	r1, r3
    6284:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    6288:	4299      	cmp	r1, r3
    628a:	bfb8      	it	lt
    628c:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    628e:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    6290:	f990 300e 	ldrsb.w	r3, [r0, #14]
    6294:	4299      	cmp	r1, r3
    6296:	d109      	bne.n	62ac <z_impl_k_mutex_lock+0x19c>
	if (resched) {
    6298:	b16d      	cbz	r5, 62b6 <z_impl_k_mutex_lock+0x1a6>
		z_reschedule(&lock, key);
    629a:	4816      	ldr	r0, [pc, #88]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    629c:	4631      	mov	r1, r6
    629e:	f000 fa95 	bl	67cc <z_reschedule>
	return -EAGAIN;
    62a2:	f06f 000a 	mvn.w	r0, #10
    62a6:	e7a7      	b.n	61f8 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    62a8:	2500      	movs	r5, #0
    62aa:	e7bb      	b.n	6224 <z_impl_k_mutex_lock+0x114>
		return z_set_prio(mutex->owner, new_prio);
    62ac:	f000 ff10 	bl	70d0 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    62b0:	2800      	cmp	r0, #0
    62b2:	d1f2      	bne.n	629a <z_impl_k_mutex_lock+0x18a>
    62b4:	e7f0      	b.n	6298 <z_impl_k_mutex_lock+0x188>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    62b6:	480f      	ldr	r0, [pc, #60]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    62b8:	f001 fe2a 	bl	7f10 <z_spin_unlock_valid>
    62bc:	b968      	cbnz	r0, 62da <z_impl_k_mutex_lock+0x1ca>
    62be:	4a0e      	ldr	r2, [pc, #56]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    62c0:	4911      	ldr	r1, [pc, #68]	; (6308 <z_impl_k_mutex_lock+0x1f8>)
    62c2:	480a      	ldr	r0, [pc, #40]	; (62ec <z_impl_k_mutex_lock+0x1dc>)
    62c4:	23ac      	movs	r3, #172	; 0xac
    62c6:	f003 f82a 	bl	931e <printk>
    62ca:	490a      	ldr	r1, [pc, #40]	; (62f4 <z_impl_k_mutex_lock+0x1e4>)
    62cc:	480f      	ldr	r0, [pc, #60]	; (630c <z_impl_k_mutex_lock+0x1fc>)
    62ce:	f003 f826 	bl	931e <printk>
    62d2:	4809      	ldr	r0, [pc, #36]	; (62f8 <z_impl_k_mutex_lock+0x1e8>)
    62d4:	21ac      	movs	r1, #172	; 0xac
    62d6:	f002 ff1f 	bl	9118 <assert_post_action>
	__asm__ volatile(
    62da:	f386 8811 	msr	BASEPRI, r6
    62de:	f3bf 8f6f 	isb	sy
    62e2:	e7de      	b.n	62a2 <z_impl_k_mutex_lock+0x192>
    62e4:	0000b635 	.word	0x0000b635
    62e8:	0000b613 	.word	0x0000b613
    62ec:	0000a594 	.word	0x0000a594
    62f0:	0000b647 	.word	0x0000b647
    62f4:	20000ea4 	.word	0x20000ea4
    62f8:	0000aca2 	.word	0x0000aca2
    62fc:	0000acf4 	.word	0x0000acf4
    6300:	0000ad09 	.word	0x0000ad09
    6304:	20000e7c 	.word	0x20000e7c
    6308:	0000acc8 	.word	0x0000acc8
    630c:	0000acdf 	.word	0x0000acdf

00006310 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    6310:	b538      	push	{r3, r4, r5, lr}
    6312:	4604      	mov	r4, r0
    6314:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    6318:	b163      	cbz	r3, 6334 <z_impl_k_mutex_unlock+0x24>
    631a:	4952      	ldr	r1, [pc, #328]	; (6464 <z_impl_k_mutex_unlock+0x154>)
    631c:	4a52      	ldr	r2, [pc, #328]	; (6468 <z_impl_k_mutex_unlock+0x158>)
    631e:	4853      	ldr	r0, [pc, #332]	; (646c <z_impl_k_mutex_unlock+0x15c>)
    6320:	23c7      	movs	r3, #199	; 0xc7
    6322:	f002 fffc 	bl	931e <printk>
    6326:	4852      	ldr	r0, [pc, #328]	; (6470 <z_impl_k_mutex_unlock+0x160>)
    6328:	f002 fff9 	bl	931e <printk>
    632c:	484e      	ldr	r0, [pc, #312]	; (6468 <z_impl_k_mutex_unlock+0x158>)
    632e:	21c7      	movs	r1, #199	; 0xc7
    6330:	f002 fef2 	bl	9118 <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    6334:	68a3      	ldr	r3, [r4, #8]
    6336:	2b00      	cmp	r3, #0
    6338:	f000 808d 	beq.w	6456 <z_impl_k_mutex_unlock+0x146>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    633c:	4d4d      	ldr	r5, [pc, #308]	; (6474 <z_impl_k_mutex_unlock+0x164>)
    633e:	68aa      	ldr	r2, [r5, #8]
    6340:	4293      	cmp	r3, r2
    6342:	f040 808b 	bne.w	645c <z_impl_k_mutex_unlock+0x14c>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    6346:	68e3      	ldr	r3, [r4, #12]
    6348:	b94b      	cbnz	r3, 635e <z_impl_k_mutex_unlock+0x4e>
    634a:	494b      	ldr	r1, [pc, #300]	; (6478 <z_impl_k_mutex_unlock+0x168>)
    634c:	4847      	ldr	r0, [pc, #284]	; (646c <z_impl_k_mutex_unlock+0x15c>)
    634e:	4a46      	ldr	r2, [pc, #280]	; (6468 <z_impl_k_mutex_unlock+0x158>)
    6350:	23df      	movs	r3, #223	; 0xdf
    6352:	f002 ffe4 	bl	931e <printk>
    6356:	4844      	ldr	r0, [pc, #272]	; (6468 <z_impl_k_mutex_unlock+0x158>)
    6358:	21df      	movs	r1, #223	; 0xdf
    635a:	f002 fedd 	bl	9118 <assert_post_action>
    635e:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    6362:	b163      	cbz	r3, 637e <z_impl_k_mutex_unlock+0x6e>
    6364:	493f      	ldr	r1, [pc, #252]	; (6464 <z_impl_k_mutex_unlock+0x154>)
    6366:	4a45      	ldr	r2, [pc, #276]	; (647c <z_impl_k_mutex_unlock+0x16c>)
    6368:	4840      	ldr	r0, [pc, #256]	; (646c <z_impl_k_mutex_unlock+0x15c>)
    636a:	23fd      	movs	r3, #253	; 0xfd
    636c:	f002 ffd7 	bl	931e <printk>
    6370:	4843      	ldr	r0, [pc, #268]	; (6480 <z_impl_k_mutex_unlock+0x170>)
    6372:	f002 ffd4 	bl	931e <printk>
    6376:	4841      	ldr	r0, [pc, #260]	; (647c <z_impl_k_mutex_unlock+0x16c>)
    6378:	21fd      	movs	r1, #253	; 0xfd
    637a:	f002 fecd 	bl	9118 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    637e:	68ab      	ldr	r3, [r5, #8]
    6380:	7bdb      	ldrb	r3, [r3, #15]
    6382:	2b01      	cmp	r3, #1
    6384:	d10c      	bne.n	63a0 <z_impl_k_mutex_unlock+0x90>
    6386:	493f      	ldr	r1, [pc, #252]	; (6484 <z_impl_k_mutex_unlock+0x174>)
    6388:	4a3c      	ldr	r2, [pc, #240]	; (647c <z_impl_k_mutex_unlock+0x16c>)
    638a:	4838      	ldr	r0, [pc, #224]	; (646c <z_impl_k_mutex_unlock+0x15c>)
    638c:	23fe      	movs	r3, #254	; 0xfe
    638e:	f002 ffc6 	bl	931e <printk>
    6392:	483b      	ldr	r0, [pc, #236]	; (6480 <z_impl_k_mutex_unlock+0x170>)
    6394:	f002 ffc3 	bl	931e <printk>
    6398:	4838      	ldr	r0, [pc, #224]	; (647c <z_impl_k_mutex_unlock+0x16c>)
    639a:	21fe      	movs	r1, #254	; 0xfe
    639c:	f002 febc 	bl	9118 <assert_post_action>

	--_current->base.sched_locked;
    63a0:	68aa      	ldr	r2, [r5, #8]
    63a2:	7bd3      	ldrb	r3, [r2, #15]
    63a4:	3b01      	subs	r3, #1
    63a6:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    63a8:	68e3      	ldr	r3, [r4, #12]
    63aa:	2b01      	cmp	r3, #1
    63ac:	d905      	bls.n	63ba <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    63ae:	3b01      	subs	r3, #1
    63b0:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    63b2:	f000 ff93 	bl	72dc <k_sched_unlock>

	return 0;
    63b6:	2000      	movs	r0, #0
}
    63b8:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    63ba:	f04f 0320 	mov.w	r3, #32
    63be:	f3ef 8511 	mrs	r5, BASEPRI
    63c2:	f383 8812 	msr	BASEPRI_MAX, r3
    63c6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    63ca:	482f      	ldr	r0, [pc, #188]	; (6488 <z_impl_k_mutex_unlock+0x178>)
    63cc:	f001 fd92 	bl	7ef4 <z_spin_lock_valid>
    63d0:	b968      	cbnz	r0, 63ee <z_impl_k_mutex_unlock+0xde>
    63d2:	4a2e      	ldr	r2, [pc, #184]	; (648c <z_impl_k_mutex_unlock+0x17c>)
    63d4:	492e      	ldr	r1, [pc, #184]	; (6490 <z_impl_k_mutex_unlock+0x180>)
    63d6:	4825      	ldr	r0, [pc, #148]	; (646c <z_impl_k_mutex_unlock+0x15c>)
    63d8:	2381      	movs	r3, #129	; 0x81
    63da:	f002 ffa0 	bl	931e <printk>
    63de:	492a      	ldr	r1, [pc, #168]	; (6488 <z_impl_k_mutex_unlock+0x178>)
    63e0:	482c      	ldr	r0, [pc, #176]	; (6494 <z_impl_k_mutex_unlock+0x184>)
    63e2:	f002 ff9c 	bl	931e <printk>
    63e6:	4829      	ldr	r0, [pc, #164]	; (648c <z_impl_k_mutex_unlock+0x17c>)
    63e8:	2181      	movs	r1, #129	; 0x81
    63ea:	f002 fe95 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    63ee:	4826      	ldr	r0, [pc, #152]	; (6488 <z_impl_k_mutex_unlock+0x178>)
    63f0:	f001 fd9e 	bl	7f30 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    63f4:	68a0      	ldr	r0, [r4, #8]
    63f6:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    63f8:	f990 300e 	ldrsb.w	r3, [r0, #14]
    63fc:	4299      	cmp	r1, r3
    63fe:	d001      	beq.n	6404 <z_impl_k_mutex_unlock+0xf4>
		return z_set_prio(mutex->owner, new_prio);
    6400:	f000 fe66 	bl	70d0 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    6404:	4620      	mov	r0, r4
    6406:	f001 f831 	bl	746c <z_unpend_first_thread>
	mutex->owner = new_owner;
    640a:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    640c:	b158      	cbz	r0, 6426 <z_impl_k_mutex_unlock+0x116>
		mutex->owner_orig_prio = new_owner->base.prio;
    640e:	f990 200e 	ldrsb.w	r2, [r0, #14]
    6412:	6122      	str	r2, [r4, #16]
    6414:	2200      	movs	r2, #0
    6416:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    6418:	f000 fc78 	bl	6d0c <z_ready_thread>
		z_reschedule(&lock, key);
    641c:	481a      	ldr	r0, [pc, #104]	; (6488 <z_impl_k_mutex_unlock+0x178>)
    641e:	4629      	mov	r1, r5
    6420:	f000 f9d4 	bl	67cc <z_reschedule>
    6424:	e7c5      	b.n	63b2 <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    6426:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6428:	4817      	ldr	r0, [pc, #92]	; (6488 <z_impl_k_mutex_unlock+0x178>)
    642a:	f001 fd71 	bl	7f10 <z_spin_unlock_valid>
    642e:	b968      	cbnz	r0, 644c <z_impl_k_mutex_unlock+0x13c>
    6430:	4a16      	ldr	r2, [pc, #88]	; (648c <z_impl_k_mutex_unlock+0x17c>)
    6432:	4919      	ldr	r1, [pc, #100]	; (6498 <z_impl_k_mutex_unlock+0x188>)
    6434:	480d      	ldr	r0, [pc, #52]	; (646c <z_impl_k_mutex_unlock+0x15c>)
    6436:	23ac      	movs	r3, #172	; 0xac
    6438:	f002 ff71 	bl	931e <printk>
    643c:	4912      	ldr	r1, [pc, #72]	; (6488 <z_impl_k_mutex_unlock+0x178>)
    643e:	4817      	ldr	r0, [pc, #92]	; (649c <z_impl_k_mutex_unlock+0x18c>)
    6440:	f002 ff6d 	bl	931e <printk>
    6444:	4811      	ldr	r0, [pc, #68]	; (648c <z_impl_k_mutex_unlock+0x17c>)
    6446:	21ac      	movs	r1, #172	; 0xac
    6448:	f002 fe66 	bl	9118 <assert_post_action>
	__asm__ volatile(
    644c:	f385 8811 	msr	BASEPRI, r5
    6450:	f3bf 8f6f 	isb	sy
    6454:	e7ad      	b.n	63b2 <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    6456:	f06f 0015 	mvn.w	r0, #21
    645a:	e7ad      	b.n	63b8 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    645c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6460:	e7aa      	b.n	63b8 <z_impl_k_mutex_unlock+0xa8>
    6462:	bf00      	nop
    6464:	0000b635 	.word	0x0000b635
    6468:	0000b613 	.word	0x0000b613
    646c:	0000a594 	.word	0x0000a594
    6470:	0000b647 	.word	0x0000b647
    6474:	20000e7c 	.word	0x20000e7c
    6478:	0000b66c 	.word	0x0000b66c
    647c:	0000b683 	.word	0x0000b683
    6480:	0000b6ae 	.word	0x0000b6ae
    6484:	0000b6b1 	.word	0x0000b6b1
    6488:	20000ea4 	.word	0x20000ea4
    648c:	0000aca2 	.word	0x0000aca2
    6490:	0000acf4 	.word	0x0000acf4
    6494:	0000ad09 	.word	0x0000ad09
    6498:	0000acc8 	.word	0x0000acc8
    649c:	0000acdf 	.word	0x0000acdf

000064a0 <signal_poll_event>:
#include <syscalls/k_poll_mrsh.c>
#endif

/* must be called with interrupts locked */
static int signal_poll_event(struct k_poll_event *event, uint32_t state)
{
    64a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
    64a4:	6884      	ldr	r4, [r0, #8]
{
    64a6:	4605      	mov	r5, r0
    64a8:	460e      	mov	r6, r1
	int retcode = 0;

	if (poller != NULL) {
    64aa:	b1d4      	cbz	r4, 64e2 <signal_poll_event+0x42>
		if (poller->mode == MODE_POLL) {
    64ac:	7863      	ldrb	r3, [r4, #1]
    64ae:	2b01      	cmp	r3, #1
    64b0:	d14b      	bne.n	654a <signal_poll_event+0xaa>
	__ASSERT(thread != NULL, "poller should have a thread\n");
    64b2:	f1b4 0760 	subs.w	r7, r4, #96	; 0x60
    64b6:	d10e      	bne.n	64d6 <signal_poll_event+0x36>
    64b8:	4a30      	ldr	r2, [pc, #192]	; (657c <signal_poll_event+0xdc>)
    64ba:	4931      	ldr	r1, [pc, #196]	; (6580 <signal_poll_event+0xe0>)
    64bc:	4831      	ldr	r0, [pc, #196]	; (6584 <signal_poll_event+0xe4>)
    64be:	23f9      	movs	r3, #249	; 0xf9
    64c0:	f002 ff2d 	bl	931e <printk>
    64c4:	4830      	ldr	r0, [pc, #192]	; (6588 <signal_poll_event+0xe8>)
    64c6:	f002 ff2a 	bl	931e <printk>
    64ca:	482c      	ldr	r0, [pc, #176]	; (657c <signal_poll_event+0xdc>)
    64cc:	21f9      	movs	r1, #249	; 0xf9
    64ce:	f002 fe23 	bl	9118 <assert_post_action>
	if (!z_is_thread_pending(thread)) {
    64d2:	7b7b      	ldrb	r3, [r7, #13]
    64d4:	deff      	udf	#255	; 0xff
    64d6:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    64da:	f013 0302 	ands.w	r3, r3, #2
    64de:	d10a      	bne.n	64f6 <signal_poll_event+0x56>
		} else {
			/* Poller is not poll or triggered mode. No action needed.*/
			;
		}

		poller->is_polling = false;
    64e0:	7023      	strb	r3, [r4, #0]
	event->state |= state;
    64e2:	68eb      	ldr	r3, [r5, #12]
    64e4:	f3c3 3145 	ubfx	r1, r3, #13, #6
    64e8:	430e      	orrs	r6, r1
	event->poller = NULL;
    64ea:	2000      	movs	r0, #0
	event->state |= state;
    64ec:	f366 3352 	bfi	r3, r6, #13, #6
	event->poller = NULL;
    64f0:	60a8      	str	r0, [r5, #8]
	event->state |= state;
    64f2:	60eb      	str	r3, [r5, #12]
			return retcode;
		}
	}

	set_event_ready(event, state);
	return retcode;
    64f4:	e00d      	b.n	6512 <signal_poll_event+0x72>
	if (z_is_thread_timeout_expired(thread)) {
    64f6:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
    64fa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    64fe:	f06f 0001 	mvn.w	r0, #1
    6502:	428b      	cmp	r3, r1
    6504:	bf08      	it	eq
    6506:	4282      	cmpeq	r2, r0
    6508:	d105      	bne.n	6516 <signal_poll_event+0x76>
		poller->is_polling = false;
    650a:	2300      	movs	r3, #0
    650c:	7023      	strb	r3, [r4, #0]
		return -EAGAIN;
    650e:	f06f 000a 	mvn.w	r0, #10
}
    6512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	z_unpend_thread(thread);
    6516:	4638      	mov	r0, r7
    6518:	f000 fa54 	bl	69c4 <z_unpend_thread>
	arch_thread_return_value_set(thread,
    651c:	2e08      	cmp	r6, #8
    651e:	bf0c      	ite	eq
    6520:	f06f 0303 	mvneq.w	r3, #3
    6524:	2300      	movne	r3, #0
    6526:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6528:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    652c:	06db      	lsls	r3, r3, #27
    652e:	d104      	bne.n	653a <signal_poll_event+0x9a>
	if (!z_is_thread_ready(thread)) {
    6530:	f854 8c48 	ldr.w	r8, [r4, #-72]
    6534:	f1b8 0f00 	cmp.w	r8, #0
    6538:	d001      	beq.n	653e <signal_poll_event+0x9e>
		poller->is_polling = false;
    653a:	2300      	movs	r3, #0
    653c:	e7d0      	b.n	64e0 <signal_poll_event+0x40>
	z_ready_thread(thread);
    653e:	4638      	mov	r0, r7
    6540:	f000 fbe4 	bl	6d0c <z_ready_thread>
		poller->is_polling = false;
    6544:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
    6548:	e7cb      	b.n	64e2 <signal_poll_event+0x42>
		} else if (poller->mode == MODE_TRIGGERED) {
    654a:	2b02      	cmp	r3, #2
    654c:	d1f5      	bne.n	653a <signal_poll_event+0x9a>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
    654e:	7823      	ldrb	r3, [r4, #0]
    6550:	2b00      	cmp	r3, #0
    6552:	d0c6      	beq.n	64e2 <signal_poll_event+0x42>
    6554:	f854 7c04 	ldr.w	r7, [r4, #-4]
    6558:	b177      	cbz	r7, 6578 <signal_poll_event+0xd8>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
    655a:	f1a4 0914 	sub.w	r9, r4, #20
    655e:	f104 0014 	add.w	r0, r4, #20
		twork->poll_result = 0;
    6562:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
    6566:	f001 fe0f 	bl	8188 <z_abort_timeout>
		twork->poll_result = 0;
    656a:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
    656e:	4649      	mov	r1, r9
    6570:	4638      	mov	r0, r7
    6572:	f002 fa97 	bl	8aa4 <k_work_submit_to_queue>
    6576:	e7e5      	b.n	6544 <signal_poll_event+0xa4>
		poller->is_polling = false;
    6578:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
    657a:	e7b2      	b.n	64e2 <signal_poll_event+0x42>
    657c:	0000b6e2 	.word	0x0000b6e2
    6580:	0000b7dd 	.word	0x0000b7dd
    6584:	0000a594 	.word	0x0000a594
    6588:	0000b7f3 	.word	0x0000b7f3

0000658c <z_impl_k_poll_signal_raise>:
{
    658c:	b570      	push	{r4, r5, r6, lr}
    658e:	4604      	mov	r4, r0
    6590:	460d      	mov	r5, r1
	__asm__ volatile(
    6592:	f04f 0320 	mov.w	r3, #32
    6596:	f3ef 8611 	mrs	r6, BASEPRI
    659a:	f383 8812 	msr	BASEPRI_MAX, r3
    659e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    65a2:	4821      	ldr	r0, [pc, #132]	; (6628 <z_impl_k_poll_signal_raise+0x9c>)
    65a4:	f001 fca6 	bl	7ef4 <z_spin_lock_valid>
    65a8:	b968      	cbnz	r0, 65c6 <z_impl_k_poll_signal_raise+0x3a>
    65aa:	4a20      	ldr	r2, [pc, #128]	; (662c <z_impl_k_poll_signal_raise+0xa0>)
    65ac:	4920      	ldr	r1, [pc, #128]	; (6630 <z_impl_k_poll_signal_raise+0xa4>)
    65ae:	4821      	ldr	r0, [pc, #132]	; (6634 <z_impl_k_poll_signal_raise+0xa8>)
    65b0:	2381      	movs	r3, #129	; 0x81
    65b2:	f002 feb4 	bl	931e <printk>
    65b6:	491c      	ldr	r1, [pc, #112]	; (6628 <z_impl_k_poll_signal_raise+0x9c>)
    65b8:	481f      	ldr	r0, [pc, #124]	; (6638 <z_impl_k_poll_signal_raise+0xac>)
    65ba:	f002 feb0 	bl	931e <printk>
    65be:	481b      	ldr	r0, [pc, #108]	; (662c <z_impl_k_poll_signal_raise+0xa0>)
    65c0:	2181      	movs	r1, #129	; 0x81
    65c2:	f002 fda9 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    65c6:	4818      	ldr	r0, [pc, #96]	; (6628 <z_impl_k_poll_signal_raise+0x9c>)
    65c8:	f001 fcb2 	bl	7f30 <z_spin_lock_set_owner>
	return list->head == list;
    65cc:	6820      	ldr	r0, [r4, #0]
	sig->result = result;
    65ce:	60e5      	str	r5, [r4, #12]
	sig->signaled = 1U;
    65d0:	2101      	movs	r1, #1

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
    65d2:	4284      	cmp	r4, r0
    65d4:	60a1      	str	r1, [r4, #8]
    65d6:	d117      	bne.n	6608 <z_impl_k_poll_signal_raise+0x7c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    65d8:	4813      	ldr	r0, [pc, #76]	; (6628 <z_impl_k_poll_signal_raise+0x9c>)
    65da:	f001 fc99 	bl	7f10 <z_spin_unlock_valid>
    65de:	b968      	cbnz	r0, 65fc <z_impl_k_poll_signal_raise+0x70>
    65e0:	4a12      	ldr	r2, [pc, #72]	; (662c <z_impl_k_poll_signal_raise+0xa0>)
    65e2:	4916      	ldr	r1, [pc, #88]	; (663c <z_impl_k_poll_signal_raise+0xb0>)
    65e4:	4813      	ldr	r0, [pc, #76]	; (6634 <z_impl_k_poll_signal_raise+0xa8>)
    65e6:	23ac      	movs	r3, #172	; 0xac
    65e8:	f002 fe99 	bl	931e <printk>
    65ec:	490e      	ldr	r1, [pc, #56]	; (6628 <z_impl_k_poll_signal_raise+0x9c>)
    65ee:	4814      	ldr	r0, [pc, #80]	; (6640 <z_impl_k_poll_signal_raise+0xb4>)
    65f0:	f002 fe95 	bl	931e <printk>
    65f4:	480d      	ldr	r0, [pc, #52]	; (662c <z_impl_k_poll_signal_raise+0xa0>)
    65f6:	21ac      	movs	r1, #172	; 0xac
    65f8:	f002 fd8e 	bl	9118 <assert_post_action>
	__asm__ volatile(
    65fc:	f386 8811 	msr	BASEPRI, r6
    6600:	f3bf 8f6f 	isb	sy
		return 0;
    6604:	2400      	movs	r4, #0
    6606:	e00d      	b.n	6624 <z_impl_k_poll_signal_raise+0x98>
	sys_dnode_t *const next = node->next;
    6608:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    660c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    660e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6610:	2300      	movs	r3, #0
	node->prev = NULL;
    6612:	e9c0 3300 	strd	r3, r3, [r0]
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    6616:	f7ff ff43 	bl	64a0 <signal_poll_event>
	z_reschedule(&lock, key);
    661a:	4631      	mov	r1, r6
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    661c:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
    661e:	4802      	ldr	r0, [pc, #8]	; (6628 <z_impl_k_poll_signal_raise+0x9c>)
    6620:	f000 f8d4 	bl	67cc <z_reschedule>
}
    6624:	4620      	mov	r0, r4
    6626:	bd70      	pop	{r4, r5, r6, pc}
    6628:	20000ea8 	.word	0x20000ea8
    662c:	0000aca2 	.word	0x0000aca2
    6630:	0000acf4 	.word	0x0000acf4
    6634:	0000a594 	.word	0x0000a594
    6638:	0000ad09 	.word	0x0000ad09
    663c:	0000acc8 	.word	0x0000acc8
    6640:	0000acdf 	.word	0x0000acdf

00006644 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    6644:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    6646:	4c08      	ldr	r4, [pc, #32]	; (6668 <z_reset_time_slice+0x24>)
    6648:	6823      	ldr	r3, [r4, #0]
    664a:	b15b      	cbz	r3, 6664 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    664c:	f7fe f9e2 	bl	4a14 <sys_clock_elapsed>
    6650:	4603      	mov	r3, r0
    6652:	6820      	ldr	r0, [r4, #0]
    6654:	4a05      	ldr	r2, [pc, #20]	; (666c <z_reset_time_slice+0x28>)
    6656:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    6658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    665c:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    665e:	2100      	movs	r1, #0
    6660:	f001 be28 	b.w	82b4 <z_set_timeout_expiry>
}
    6664:	bd10      	pop	{r4, pc}
    6666:	bf00      	nop
    6668:	20000eb8 	.word	0x20000eb8
    666c:	20000e7c 	.word	0x20000e7c

00006670 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    6670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6672:	4604      	mov	r4, r0
    6674:	460d      	mov	r5, r1
	__asm__ volatile(
    6676:	f04f 0320 	mov.w	r3, #32
    667a:	f3ef 8611 	mrs	r6, BASEPRI
    667e:	f383 8812 	msr	BASEPRI_MAX, r3
    6682:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6686:	4823      	ldr	r0, [pc, #140]	; (6714 <k_sched_time_slice_set+0xa4>)
    6688:	f001 fc34 	bl	7ef4 <z_spin_lock_valid>
    668c:	b968      	cbnz	r0, 66aa <k_sched_time_slice_set+0x3a>
    668e:	4a22      	ldr	r2, [pc, #136]	; (6718 <k_sched_time_slice_set+0xa8>)
    6690:	4922      	ldr	r1, [pc, #136]	; (671c <k_sched_time_slice_set+0xac>)
    6692:	4823      	ldr	r0, [pc, #140]	; (6720 <k_sched_time_slice_set+0xb0>)
    6694:	2381      	movs	r3, #129	; 0x81
    6696:	f002 fe42 	bl	931e <printk>
    669a:	491e      	ldr	r1, [pc, #120]	; (6714 <k_sched_time_slice_set+0xa4>)
    669c:	4821      	ldr	r0, [pc, #132]	; (6724 <k_sched_time_slice_set+0xb4>)
    669e:	f002 fe3e 	bl	931e <printk>
    66a2:	481d      	ldr	r0, [pc, #116]	; (6718 <k_sched_time_slice_set+0xa8>)
    66a4:	2181      	movs	r1, #129	; 0x81
    66a6:	f002 fd37 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    66aa:	481a      	ldr	r0, [pc, #104]	; (6714 <k_sched_time_slice_set+0xa4>)
    66ac:	f001 fc40 	bl	7f30 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    66b0:	4b1d      	ldr	r3, [pc, #116]	; (6728 <k_sched_time_slice_set+0xb8>)
    66b2:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    66b4:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    66b8:	f240 30e7 	movw	r0, #999	; 0x3e7
    66bc:	2100      	movs	r1, #0
    66be:	611a      	str	r2, [r3, #16]
    66c0:	fbe7 0104 	umlal	r0, r1, r7, r4
    66c4:	2300      	movs	r3, #0
    66c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    66ca:	f7fa f907 	bl	8dc <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    66ce:	2c00      	cmp	r4, #0
    66d0:	4b16      	ldr	r3, [pc, #88]	; (672c <k_sched_time_slice_set+0xbc>)
    66d2:	dc1b      	bgt.n	670c <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    66d4:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    66d6:	4b16      	ldr	r3, [pc, #88]	; (6730 <k_sched_time_slice_set+0xc0>)
    66d8:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    66da:	f7ff ffb3 	bl	6644 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    66de:	480d      	ldr	r0, [pc, #52]	; (6714 <k_sched_time_slice_set+0xa4>)
    66e0:	f001 fc16 	bl	7f10 <z_spin_unlock_valid>
    66e4:	b968      	cbnz	r0, 6702 <k_sched_time_slice_set+0x92>
    66e6:	4a0c      	ldr	r2, [pc, #48]	; (6718 <k_sched_time_slice_set+0xa8>)
    66e8:	4912      	ldr	r1, [pc, #72]	; (6734 <k_sched_time_slice_set+0xc4>)
    66ea:	480d      	ldr	r0, [pc, #52]	; (6720 <k_sched_time_slice_set+0xb0>)
    66ec:	23ac      	movs	r3, #172	; 0xac
    66ee:	f002 fe16 	bl	931e <printk>
    66f2:	4908      	ldr	r1, [pc, #32]	; (6714 <k_sched_time_slice_set+0xa4>)
    66f4:	4810      	ldr	r0, [pc, #64]	; (6738 <k_sched_time_slice_set+0xc8>)
    66f6:	f002 fe12 	bl	931e <printk>
    66fa:	4807      	ldr	r0, [pc, #28]	; (6718 <k_sched_time_slice_set+0xa8>)
    66fc:	21ac      	movs	r1, #172	; 0xac
    66fe:	f002 fd0b 	bl	9118 <assert_post_action>
	__asm__ volatile(
    6702:	f386 8811 	msr	BASEPRI, r6
    6706:	f3bf 8f6f 	isb	sy
	}
}
    670a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    670c:	2802      	cmp	r0, #2
    670e:	bfb8      	it	lt
    6710:	2002      	movlt	r0, #2
    6712:	e7df      	b.n	66d4 <k_sched_time_slice_set+0x64>
    6714:	20000eb0 	.word	0x20000eb0
    6718:	0000aca2 	.word	0x0000aca2
    671c:	0000acf4 	.word	0x0000acf4
    6720:	0000a594 	.word	0x0000a594
    6724:	0000ad09 	.word	0x0000ad09
    6728:	20000e7c 	.word	0x20000e7c
    672c:	20000eb8 	.word	0x20000eb8
    6730:	20000eb4 	.word	0x20000eb4
    6734:	0000acc8 	.word	0x0000acc8
    6738:	0000acdf 	.word	0x0000acdf

0000673c <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    673c:	b538      	push	{r3, r4, r5, lr}
    673e:	4604      	mov	r4, r0
	__asm__ volatile(
    6740:	f04f 0320 	mov.w	r3, #32
    6744:	f3ef 8511 	mrs	r5, BASEPRI
    6748:	f383 8812 	msr	BASEPRI_MAX, r3
    674c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6750:	4817      	ldr	r0, [pc, #92]	; (67b0 <z_unpend_thread_no_timeout+0x74>)
    6752:	f001 fbcf 	bl	7ef4 <z_spin_lock_valid>
    6756:	b968      	cbnz	r0, 6774 <z_unpend_thread_no_timeout+0x38>
    6758:	4a16      	ldr	r2, [pc, #88]	; (67b4 <z_unpend_thread_no_timeout+0x78>)
    675a:	4917      	ldr	r1, [pc, #92]	; (67b8 <z_unpend_thread_no_timeout+0x7c>)
    675c:	4817      	ldr	r0, [pc, #92]	; (67bc <z_unpend_thread_no_timeout+0x80>)
    675e:	2381      	movs	r3, #129	; 0x81
    6760:	f002 fddd 	bl	931e <printk>
    6764:	4912      	ldr	r1, [pc, #72]	; (67b0 <z_unpend_thread_no_timeout+0x74>)
    6766:	4816      	ldr	r0, [pc, #88]	; (67c0 <z_unpend_thread_no_timeout+0x84>)
    6768:	f002 fdd9 	bl	931e <printk>
    676c:	4811      	ldr	r0, [pc, #68]	; (67b4 <z_unpend_thread_no_timeout+0x78>)
    676e:	2181      	movs	r1, #129	; 0x81
    6770:	f002 fcd2 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    6774:	480e      	ldr	r0, [pc, #56]	; (67b0 <z_unpend_thread_no_timeout+0x74>)
    6776:	f001 fbdb 	bl	7f30 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
    677a:	4620      	mov	r0, r4
    677c:	f000 f900 	bl	6980 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6780:	480b      	ldr	r0, [pc, #44]	; (67b0 <z_unpend_thread_no_timeout+0x74>)
    6782:	f001 fbc5 	bl	7f10 <z_spin_unlock_valid>
    6786:	b968      	cbnz	r0, 67a4 <z_unpend_thread_no_timeout+0x68>
    6788:	4a0a      	ldr	r2, [pc, #40]	; (67b4 <z_unpend_thread_no_timeout+0x78>)
    678a:	490e      	ldr	r1, [pc, #56]	; (67c4 <z_unpend_thread_no_timeout+0x88>)
    678c:	480b      	ldr	r0, [pc, #44]	; (67bc <z_unpend_thread_no_timeout+0x80>)
    678e:	23ac      	movs	r3, #172	; 0xac
    6790:	f002 fdc5 	bl	931e <printk>
    6794:	4906      	ldr	r1, [pc, #24]	; (67b0 <z_unpend_thread_no_timeout+0x74>)
    6796:	480c      	ldr	r0, [pc, #48]	; (67c8 <z_unpend_thread_no_timeout+0x8c>)
    6798:	f002 fdc1 	bl	931e <printk>
    679c:	4805      	ldr	r0, [pc, #20]	; (67b4 <z_unpend_thread_no_timeout+0x78>)
    679e:	21ac      	movs	r1, #172	; 0xac
    67a0:	f002 fcba 	bl	9118 <assert_post_action>
	__asm__ volatile(
    67a4:	f385 8811 	msr	BASEPRI, r5
    67a8:	f3bf 8f6f 	isb	sy
	}
}
    67ac:	bd38      	pop	{r3, r4, r5, pc}
    67ae:	bf00      	nop
    67b0:	20000eb0 	.word	0x20000eb0
    67b4:	0000aca2 	.word	0x0000aca2
    67b8:	0000acf4 	.word	0x0000acf4
    67bc:	0000a594 	.word	0x0000a594
    67c0:	0000ad09 	.word	0x0000ad09
    67c4:	0000acc8 	.word	0x0000acc8
    67c8:	0000acdf 	.word	0x0000acdf

000067cc <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    67cc:	b538      	push	{r3, r4, r5, lr}
    67ce:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    67d0:	460d      	mov	r5, r1
    67d2:	b9e9      	cbnz	r1, 6810 <z_reschedule+0x44>
    67d4:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    67d8:	b9d3      	cbnz	r3, 6810 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    67da:	4b19      	ldr	r3, [pc, #100]	; (6840 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    67dc:	69da      	ldr	r2, [r3, #28]
    67de:	689b      	ldr	r3, [r3, #8]
    67e0:	429a      	cmp	r2, r3
    67e2:	d015      	beq.n	6810 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    67e4:	f001 fb94 	bl	7f10 <z_spin_unlock_valid>
    67e8:	b968      	cbnz	r0, 6806 <z_reschedule+0x3a>
    67ea:	4a16      	ldr	r2, [pc, #88]	; (6844 <z_reschedule+0x78>)
    67ec:	4916      	ldr	r1, [pc, #88]	; (6848 <z_reschedule+0x7c>)
    67ee:	4817      	ldr	r0, [pc, #92]	; (684c <z_reschedule+0x80>)
    67f0:	23c3      	movs	r3, #195	; 0xc3
    67f2:	f002 fd94 	bl	931e <printk>
    67f6:	4816      	ldr	r0, [pc, #88]	; (6850 <z_reschedule+0x84>)
    67f8:	4621      	mov	r1, r4
    67fa:	f002 fd90 	bl	931e <printk>
    67fe:	4811      	ldr	r0, [pc, #68]	; (6844 <z_reschedule+0x78>)
    6800:	21c3      	movs	r1, #195	; 0xc3
    6802:	f002 fc89 	bl	9118 <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    6806:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    680a:	2000      	movs	r0, #0
    680c:	f7fc b9fc 	b.w	2c08 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6810:	4620      	mov	r0, r4
    6812:	f001 fb7d 	bl	7f10 <z_spin_unlock_valid>
    6816:	b968      	cbnz	r0, 6834 <z_reschedule+0x68>
    6818:	4a0a      	ldr	r2, [pc, #40]	; (6844 <z_reschedule+0x78>)
    681a:	490b      	ldr	r1, [pc, #44]	; (6848 <z_reschedule+0x7c>)
    681c:	480b      	ldr	r0, [pc, #44]	; (684c <z_reschedule+0x80>)
    681e:	23ac      	movs	r3, #172	; 0xac
    6820:	f002 fd7d 	bl	931e <printk>
    6824:	480a      	ldr	r0, [pc, #40]	; (6850 <z_reschedule+0x84>)
    6826:	4621      	mov	r1, r4
    6828:	f002 fd79 	bl	931e <printk>
    682c:	4805      	ldr	r0, [pc, #20]	; (6844 <z_reschedule+0x78>)
    682e:	21ac      	movs	r1, #172	; 0xac
    6830:	f002 fc72 	bl	9118 <assert_post_action>
    6834:	f385 8811 	msr	BASEPRI, r5
    6838:	f3bf 8f6f 	isb	sy
    683c:	bd38      	pop	{r3, r4, r5, pc}
    683e:	bf00      	nop
    6840:	20000e7c 	.word	0x20000e7c
    6844:	0000aca2 	.word	0x0000aca2
    6848:	0000acc8 	.word	0x0000acc8
    684c:	0000a594 	.word	0x0000a594
    6850:	0000acdf 	.word	0x0000acdf

00006854 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    6854:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6856:	f04f 0320 	mov.w	r3, #32
    685a:	f3ef 8511 	mrs	r5, BASEPRI
    685e:	f383 8812 	msr	BASEPRI_MAX, r3
    6862:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6866:	4829      	ldr	r0, [pc, #164]	; (690c <k_sched_lock+0xb8>)
    6868:	f001 fb44 	bl	7ef4 <z_spin_lock_valid>
    686c:	b968      	cbnz	r0, 688a <k_sched_lock+0x36>
    686e:	4a28      	ldr	r2, [pc, #160]	; (6910 <k_sched_lock+0xbc>)
    6870:	4928      	ldr	r1, [pc, #160]	; (6914 <k_sched_lock+0xc0>)
    6872:	4829      	ldr	r0, [pc, #164]	; (6918 <k_sched_lock+0xc4>)
    6874:	2381      	movs	r3, #129	; 0x81
    6876:	f002 fd52 	bl	931e <printk>
    687a:	4924      	ldr	r1, [pc, #144]	; (690c <k_sched_lock+0xb8>)
    687c:	4827      	ldr	r0, [pc, #156]	; (691c <k_sched_lock+0xc8>)
    687e:	f002 fd4e 	bl	931e <printk>
    6882:	4823      	ldr	r0, [pc, #140]	; (6910 <k_sched_lock+0xbc>)
    6884:	2181      	movs	r1, #129	; 0x81
    6886:	f002 fc47 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    688a:	4820      	ldr	r0, [pc, #128]	; (690c <k_sched_lock+0xb8>)
    688c:	f001 fb50 	bl	7f30 <z_spin_lock_set_owner>
    6890:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    6894:	b163      	cbz	r3, 68b0 <k_sched_lock+0x5c>
    6896:	4922      	ldr	r1, [pc, #136]	; (6920 <k_sched_lock+0xcc>)
    6898:	4a22      	ldr	r2, [pc, #136]	; (6924 <k_sched_lock+0xd0>)
    689a:	481f      	ldr	r0, [pc, #124]	; (6918 <k_sched_lock+0xc4>)
    689c:	23fd      	movs	r3, #253	; 0xfd
    689e:	f002 fd3e 	bl	931e <printk>
    68a2:	4821      	ldr	r0, [pc, #132]	; (6928 <k_sched_lock+0xd4>)
    68a4:	f002 fd3b 	bl	931e <printk>
    68a8:	481e      	ldr	r0, [pc, #120]	; (6924 <k_sched_lock+0xd0>)
    68aa:	21fd      	movs	r1, #253	; 0xfd
    68ac:	f002 fc34 	bl	9118 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    68b0:	4c1e      	ldr	r4, [pc, #120]	; (692c <k_sched_lock+0xd8>)
    68b2:	68a2      	ldr	r2, [r4, #8]
    68b4:	7bd2      	ldrb	r2, [r2, #15]
    68b6:	2a01      	cmp	r2, #1
    68b8:	d10c      	bne.n	68d4 <k_sched_lock+0x80>
    68ba:	491d      	ldr	r1, [pc, #116]	; (6930 <k_sched_lock+0xdc>)
    68bc:	4a19      	ldr	r2, [pc, #100]	; (6924 <k_sched_lock+0xd0>)
    68be:	4816      	ldr	r0, [pc, #88]	; (6918 <k_sched_lock+0xc4>)
    68c0:	23fe      	movs	r3, #254	; 0xfe
    68c2:	f002 fd2c 	bl	931e <printk>
    68c6:	4818      	ldr	r0, [pc, #96]	; (6928 <k_sched_lock+0xd4>)
    68c8:	f002 fd29 	bl	931e <printk>
    68cc:	4815      	ldr	r0, [pc, #84]	; (6924 <k_sched_lock+0xd0>)
    68ce:	21fe      	movs	r1, #254	; 0xfe
    68d0:	f002 fc22 	bl	9118 <assert_post_action>
	--_current->base.sched_locked;
    68d4:	68a2      	ldr	r2, [r4, #8]
    68d6:	7bd3      	ldrb	r3, [r2, #15]
    68d8:	3b01      	subs	r3, #1
    68da:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    68dc:	480b      	ldr	r0, [pc, #44]	; (690c <k_sched_lock+0xb8>)
    68de:	f001 fb17 	bl	7f10 <z_spin_unlock_valid>
    68e2:	b968      	cbnz	r0, 6900 <k_sched_lock+0xac>
    68e4:	4a0a      	ldr	r2, [pc, #40]	; (6910 <k_sched_lock+0xbc>)
    68e6:	4913      	ldr	r1, [pc, #76]	; (6934 <k_sched_lock+0xe0>)
    68e8:	480b      	ldr	r0, [pc, #44]	; (6918 <k_sched_lock+0xc4>)
    68ea:	23ac      	movs	r3, #172	; 0xac
    68ec:	f002 fd17 	bl	931e <printk>
    68f0:	4906      	ldr	r1, [pc, #24]	; (690c <k_sched_lock+0xb8>)
    68f2:	4811      	ldr	r0, [pc, #68]	; (6938 <k_sched_lock+0xe4>)
    68f4:	f002 fd13 	bl	931e <printk>
    68f8:	4805      	ldr	r0, [pc, #20]	; (6910 <k_sched_lock+0xbc>)
    68fa:	21ac      	movs	r1, #172	; 0xac
    68fc:	f002 fc0c 	bl	9118 <assert_post_action>
	__asm__ volatile(
    6900:	f385 8811 	msr	BASEPRI, r5
    6904:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    6908:	bd38      	pop	{r3, r4, r5, pc}
    690a:	bf00      	nop
    690c:	20000eb0 	.word	0x20000eb0
    6910:	0000aca2 	.word	0x0000aca2
    6914:	0000acf4 	.word	0x0000acf4
    6918:	0000a594 	.word	0x0000a594
    691c:	0000ad09 	.word	0x0000ad09
    6920:	0000b635 	.word	0x0000b635
    6924:	0000b683 	.word	0x0000b683
    6928:	0000b6ae 	.word	0x0000b6ae
    692c:	20000e7c 	.word	0x20000e7c
    6930:	0000b6b1 	.word	0x0000b6b1
    6934:	0000acc8 	.word	0x0000acc8
    6938:	0000acdf 	.word	0x0000acdf

0000693c <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    693c:	4b0c      	ldr	r3, [pc, #48]	; (6970 <z_priq_dumb_remove+0x34>)
    693e:	4299      	cmp	r1, r3
{
    6940:	b510      	push	{r4, lr}
    6942:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6944:	d10b      	bne.n	695e <z_priq_dumb_remove+0x22>
    6946:	490b      	ldr	r1, [pc, #44]	; (6974 <z_priq_dumb_remove+0x38>)
    6948:	480b      	ldr	r0, [pc, #44]	; (6978 <z_priq_dumb_remove+0x3c>)
    694a:	4a0c      	ldr	r2, [pc, #48]	; (697c <z_priq_dumb_remove+0x40>)
    694c:	f240 33e7 	movw	r3, #999	; 0x3e7
    6950:	f002 fce5 	bl	931e <printk>
    6954:	4809      	ldr	r0, [pc, #36]	; (697c <z_priq_dumb_remove+0x40>)
    6956:	f240 31e7 	movw	r1, #999	; 0x3e7
    695a:	f002 fbdd 	bl	9118 <assert_post_action>
	sys_dnode_t *const next = node->next;
    695e:	e9d4 3200 	ldrd	r3, r2, [r4]
	prev->next = next;
    6962:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6964:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6966:	2300      	movs	r3, #0
	node->prev = NULL;
    6968:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    696c:	bd10      	pop	{r4, pc}
    696e:	bf00      	nop
    6970:	200005b0 	.word	0x200005b0
    6974:	0000b834 	.word	0x0000b834
    6978:	0000a594 	.word	0x0000a594
    697c:	0000b812 	.word	0x0000b812

00006980 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    6980:	6883      	ldr	r3, [r0, #8]
{
    6982:	b510      	push	{r4, lr}
    6984:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    6986:	b95b      	cbnz	r3, 69a0 <unpend_thread_no_timeout+0x20>
    6988:	490b      	ldr	r1, [pc, #44]	; (69b8 <unpend_thread_no_timeout+0x38>)
    698a:	480c      	ldr	r0, [pc, #48]	; (69bc <unpend_thread_no_timeout+0x3c>)
    698c:	4a0c      	ldr	r2, [pc, #48]	; (69c0 <unpend_thread_no_timeout+0x40>)
    698e:	f240 2383 	movw	r3, #643	; 0x283
    6992:	f002 fcc4 	bl	931e <printk>
    6996:	480a      	ldr	r0, [pc, #40]	; (69c0 <unpend_thread_no_timeout+0x40>)
    6998:	f240 2183 	movw	r1, #643	; 0x283
    699c:	f002 fbbc 	bl	9118 <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    69a0:	68a0      	ldr	r0, [r4, #8]
    69a2:	4621      	mov	r1, r4
    69a4:	f7ff ffca 	bl	693c <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    69a8:	7b63      	ldrb	r3, [r4, #13]
    69aa:	f023 0302 	bic.w	r3, r3, #2
    69ae:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    69b0:	2300      	movs	r3, #0
    69b2:	60a3      	str	r3, [r4, #8]
}
    69b4:	bd10      	pop	{r4, pc}
    69b6:	bf00      	nop
    69b8:	0000b855 	.word	0x0000b855
    69bc:	0000a594 	.word	0x0000a594
    69c0:	0000b812 	.word	0x0000b812

000069c4 <z_unpend_thread>:
{
    69c4:	b538      	push	{r3, r4, r5, lr}
    69c6:	4604      	mov	r4, r0
	__asm__ volatile(
    69c8:	f04f 0320 	mov.w	r3, #32
    69cc:	f3ef 8511 	mrs	r5, BASEPRI
    69d0:	f383 8812 	msr	BASEPRI_MAX, r3
    69d4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    69d8:	4819      	ldr	r0, [pc, #100]	; (6a40 <z_unpend_thread+0x7c>)
    69da:	f001 fa8b 	bl	7ef4 <z_spin_lock_valid>
    69de:	b968      	cbnz	r0, 69fc <z_unpend_thread+0x38>
    69e0:	4a18      	ldr	r2, [pc, #96]	; (6a44 <z_unpend_thread+0x80>)
    69e2:	4919      	ldr	r1, [pc, #100]	; (6a48 <z_unpend_thread+0x84>)
    69e4:	4819      	ldr	r0, [pc, #100]	; (6a4c <z_unpend_thread+0x88>)
    69e6:	2381      	movs	r3, #129	; 0x81
    69e8:	f002 fc99 	bl	931e <printk>
    69ec:	4914      	ldr	r1, [pc, #80]	; (6a40 <z_unpend_thread+0x7c>)
    69ee:	4818      	ldr	r0, [pc, #96]	; (6a50 <z_unpend_thread+0x8c>)
    69f0:	f002 fc95 	bl	931e <printk>
    69f4:	4813      	ldr	r0, [pc, #76]	; (6a44 <z_unpend_thread+0x80>)
    69f6:	2181      	movs	r1, #129	; 0x81
    69f8:	f002 fb8e 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    69fc:	4810      	ldr	r0, [pc, #64]	; (6a40 <z_unpend_thread+0x7c>)
    69fe:	f001 fa97 	bl	7f30 <z_spin_lock_set_owner>
		unpend_thread_no_timeout(thread);
    6a02:	4620      	mov	r0, r4
    6a04:	f7ff ffbc 	bl	6980 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6a08:	480d      	ldr	r0, [pc, #52]	; (6a40 <z_unpend_thread+0x7c>)
    6a0a:	f001 fa81 	bl	7f10 <z_spin_unlock_valid>
    6a0e:	b968      	cbnz	r0, 6a2c <z_unpend_thread+0x68>
    6a10:	4a0c      	ldr	r2, [pc, #48]	; (6a44 <z_unpend_thread+0x80>)
    6a12:	4910      	ldr	r1, [pc, #64]	; (6a54 <z_unpend_thread+0x90>)
    6a14:	480d      	ldr	r0, [pc, #52]	; (6a4c <z_unpend_thread+0x88>)
    6a16:	23ac      	movs	r3, #172	; 0xac
    6a18:	f002 fc81 	bl	931e <printk>
    6a1c:	4908      	ldr	r1, [pc, #32]	; (6a40 <z_unpend_thread+0x7c>)
    6a1e:	480e      	ldr	r0, [pc, #56]	; (6a58 <z_unpend_thread+0x94>)
    6a20:	f002 fc7d 	bl	931e <printk>
    6a24:	4807      	ldr	r0, [pc, #28]	; (6a44 <z_unpend_thread+0x80>)
    6a26:	21ac      	movs	r1, #172	; 0xac
    6a28:	f002 fb76 	bl	9118 <assert_post_action>
	__asm__ volatile(
    6a2c:	f385 8811 	msr	BASEPRI, r5
    6a30:	f3bf 8f6f 	isb	sy
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    6a34:	f104 0018 	add.w	r0, r4, #24
}
    6a38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    6a3c:	f001 bba4 	b.w	8188 <z_abort_timeout>
    6a40:	20000eb0 	.word	0x20000eb0
    6a44:	0000aca2 	.word	0x0000aca2
    6a48:	0000acf4 	.word	0x0000acf4
    6a4c:	0000a594 	.word	0x0000a594
    6a50:	0000ad09 	.word	0x0000ad09
    6a54:	0000acc8 	.word	0x0000acc8
    6a58:	0000acdf 	.word	0x0000acdf

00006a5c <update_cache>:
{
    6a5c:	b538      	push	{r3, r4, r5, lr}
    6a5e:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    6a60:	4814      	ldr	r0, [pc, #80]	; (6ab4 <update_cache+0x58>)
    6a62:	4d15      	ldr	r5, [pc, #84]	; (6ab8 <update_cache+0x5c>)
    6a64:	f003 fa75 	bl	9f52 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    6a68:	4604      	mov	r4, r0
    6a6a:	b900      	cbnz	r0, 6a6e <update_cache+0x12>
    6a6c:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    6a6e:	b9ca      	cbnz	r2, 6aa4 <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    6a70:	68ab      	ldr	r3, [r5, #8]
    6a72:	b963      	cbnz	r3, 6a8e <update_cache+0x32>
    6a74:	4911      	ldr	r1, [pc, #68]	; (6abc <update_cache+0x60>)
    6a76:	4a12      	ldr	r2, [pc, #72]	; (6ac0 <update_cache+0x64>)
    6a78:	4812      	ldr	r0, [pc, #72]	; (6ac4 <update_cache+0x68>)
    6a7a:	2389      	movs	r3, #137	; 0x89
    6a7c:	f002 fc4f 	bl	931e <printk>
    6a80:	4811      	ldr	r0, [pc, #68]	; (6ac8 <update_cache+0x6c>)
    6a82:	f002 fc4c 	bl	931e <printk>
    6a86:	480e      	ldr	r0, [pc, #56]	; (6ac0 <update_cache+0x64>)
    6a88:	2189      	movs	r1, #137	; 0x89
    6a8a:	f002 fb45 	bl	9118 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    6a8e:	68ab      	ldr	r3, [r5, #8]
    6a90:	7b5a      	ldrb	r2, [r3, #13]
    6a92:	06d2      	lsls	r2, r2, #27
    6a94:	d106      	bne.n	6aa4 <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    6a96:	69a2      	ldr	r2, [r4, #24]
    6a98:	b922      	cbnz	r2, 6aa4 <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    6a9a:	89da      	ldrh	r2, [r3, #14]
    6a9c:	2a7f      	cmp	r2, #127	; 0x7f
    6a9e:	d901      	bls.n	6aa4 <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    6aa0:	61eb      	str	r3, [r5, #28]
}
    6aa2:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    6aa4:	68ab      	ldr	r3, [r5, #8]
    6aa6:	42a3      	cmp	r3, r4
    6aa8:	d001      	beq.n	6aae <update_cache+0x52>
			z_reset_time_slice();
    6aaa:	f7ff fdcb 	bl	6644 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    6aae:	61ec      	str	r4, [r5, #28]
}
    6ab0:	e7f7      	b.n	6aa2 <update_cache+0x46>
    6ab2:	bf00      	nop
    6ab4:	20000e9c 	.word	0x20000e9c
    6ab8:	20000e7c 	.word	0x20000e7c
    6abc:	0000b86c 	.word	0x0000b86c
    6ac0:	0000b812 	.word	0x0000b812
    6ac4:	0000a594 	.word	0x0000a594
    6ac8:	0000b6ae 	.word	0x0000b6ae

00006acc <move_thread_to_end_of_prio_q>:
{
    6acc:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    6ace:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6ad2:	7b43      	ldrb	r3, [r0, #13]
    6ad4:	2a00      	cmp	r2, #0
{
    6ad6:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6ad8:	da06      	bge.n	6ae8 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6ada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6ade:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6ae0:	4601      	mov	r1, r0
    6ae2:	481f      	ldr	r0, [pc, #124]	; (6b60 <move_thread_to_end_of_prio_q+0x94>)
    6ae4:	f7ff ff2a 	bl	693c <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    6ae8:	7b63      	ldrb	r3, [r4, #13]
    6aea:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6aee:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6af0:	4b1c      	ldr	r3, [pc, #112]	; (6b64 <move_thread_to_end_of_prio_q+0x98>)
    6af2:	429c      	cmp	r4, r3
    6af4:	d109      	bne.n	6b0a <move_thread_to_end_of_prio_q+0x3e>
    6af6:	491c      	ldr	r1, [pc, #112]	; (6b68 <move_thread_to_end_of_prio_q+0x9c>)
    6af8:	481c      	ldr	r0, [pc, #112]	; (6b6c <move_thread_to_end_of_prio_q+0xa0>)
    6afa:	4a1d      	ldr	r2, [pc, #116]	; (6b70 <move_thread_to_end_of_prio_q+0xa4>)
    6afc:	23ba      	movs	r3, #186	; 0xba
    6afe:	f002 fc0e 	bl	931e <printk>
    6b02:	481b      	ldr	r0, [pc, #108]	; (6b70 <move_thread_to_end_of_prio_q+0xa4>)
    6b04:	21ba      	movs	r1, #186	; 0xba
    6b06:	f002 fb07 	bl	9118 <assert_post_action>
	return list->head == list;
    6b0a:	4a1a      	ldr	r2, [pc, #104]	; (6b74 <move_thread_to_end_of_prio_q+0xa8>)
    6b0c:	4611      	mov	r1, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6b0e:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return list->head == list;
    6b10:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6b14:	428b      	cmp	r3, r1
    6b16:	bf08      	it	eq
    6b18:	2300      	moveq	r3, #0
    6b1a:	2b00      	cmp	r3, #0
    6b1c:	bf38      	it	cc
    6b1e:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6b20:	b1cb      	cbz	r3, 6b56 <move_thread_to_end_of_prio_q+0x8a>
	int32_t b1 = thread_1->base.prio;
    6b22:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6b26:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6b2a:	4286      	cmp	r6, r0
    6b2c:	d00f      	beq.n	6b4e <move_thread_to_end_of_prio_q+0x82>
		return b2 - b1;
    6b2e:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    6b30:	2800      	cmp	r0, #0
    6b32:	dd0c      	ble.n	6b4e <move_thread_to_end_of_prio_q+0x82>
	sys_dnode_t *const prev = successor->prev;
    6b34:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    6b36:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    6b3a:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    6b3c:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    6b3e:	6890      	ldr	r0, [r2, #8]
    6b40:	1b03      	subs	r3, r0, r4
    6b42:	4258      	negs	r0, r3
}
    6b44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    6b48:	4158      	adcs	r0, r3
    6b4a:	f7ff bf87 	b.w	6a5c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    6b4e:	42ab      	cmp	r3, r5
    6b50:	d001      	beq.n	6b56 <move_thread_to_end_of_prio_q+0x8a>
    6b52:	681b      	ldr	r3, [r3, #0]
    6b54:	e7e4      	b.n	6b20 <move_thread_to_end_of_prio_q+0x54>
	node->prev = tail;
    6b56:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    6b5a:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6b5c:	6254      	str	r4, [r2, #36]	; 0x24
}
    6b5e:	e7ee      	b.n	6b3e <move_thread_to_end_of_prio_q+0x72>
    6b60:	20000e9c 	.word	0x20000e9c
    6b64:	200005b0 	.word	0x200005b0
    6b68:	0000b834 	.word	0x0000b834
    6b6c:	0000a594 	.word	0x0000a594
    6b70:	0000b812 	.word	0x0000b812
    6b74:	20000e7c 	.word	0x20000e7c

00006b78 <z_time_slice>:
{
    6b78:	b570      	push	{r4, r5, r6, lr}
    6b7a:	4604      	mov	r4, r0
	__asm__ volatile(
    6b7c:	f04f 0320 	mov.w	r3, #32
    6b80:	f3ef 8511 	mrs	r5, BASEPRI
    6b84:	f383 8812 	msr	BASEPRI_MAX, r3
    6b88:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6b8c:	482a      	ldr	r0, [pc, #168]	; (6c38 <z_time_slice+0xc0>)
    6b8e:	f001 f9b1 	bl	7ef4 <z_spin_lock_valid>
    6b92:	b968      	cbnz	r0, 6bb0 <z_time_slice+0x38>
    6b94:	4a29      	ldr	r2, [pc, #164]	; (6c3c <z_time_slice+0xc4>)
    6b96:	492a      	ldr	r1, [pc, #168]	; (6c40 <z_time_slice+0xc8>)
    6b98:	482a      	ldr	r0, [pc, #168]	; (6c44 <z_time_slice+0xcc>)
    6b9a:	2381      	movs	r3, #129	; 0x81
    6b9c:	f002 fbbf 	bl	931e <printk>
    6ba0:	4925      	ldr	r1, [pc, #148]	; (6c38 <z_time_slice+0xc0>)
    6ba2:	4829      	ldr	r0, [pc, #164]	; (6c48 <z_time_slice+0xd0>)
    6ba4:	f002 fbbb 	bl	931e <printk>
    6ba8:	4824      	ldr	r0, [pc, #144]	; (6c3c <z_time_slice+0xc4>)
    6baa:	2181      	movs	r1, #129	; 0x81
    6bac:	f002 fab4 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    6bb0:	4821      	ldr	r0, [pc, #132]	; (6c38 <z_time_slice+0xc0>)
    6bb2:	f001 f9bd 	bl	7f30 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    6bb6:	4b25      	ldr	r3, [pc, #148]	; (6c4c <z_time_slice+0xd4>)
    6bb8:	4a25      	ldr	r2, [pc, #148]	; (6c50 <z_time_slice+0xd8>)
    6bba:	6898      	ldr	r0, [r3, #8]
    6bbc:	6811      	ldr	r1, [r2, #0]
    6bbe:	4288      	cmp	r0, r1
    6bc0:	4619      	mov	r1, r3
    6bc2:	d118      	bne.n	6bf6 <z_time_slice+0x7e>
			z_reset_time_slice();
    6bc4:	f7ff fd3e 	bl	6644 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6bc8:	481b      	ldr	r0, [pc, #108]	; (6c38 <z_time_slice+0xc0>)
    6bca:	f001 f9a1 	bl	7f10 <z_spin_unlock_valid>
    6bce:	b968      	cbnz	r0, 6bec <z_time_slice+0x74>
    6bd0:	4a1a      	ldr	r2, [pc, #104]	; (6c3c <z_time_slice+0xc4>)
    6bd2:	4920      	ldr	r1, [pc, #128]	; (6c54 <z_time_slice+0xdc>)
    6bd4:	481b      	ldr	r0, [pc, #108]	; (6c44 <z_time_slice+0xcc>)
    6bd6:	23ac      	movs	r3, #172	; 0xac
    6bd8:	f002 fba1 	bl	931e <printk>
    6bdc:	4916      	ldr	r1, [pc, #88]	; (6c38 <z_time_slice+0xc0>)
    6bde:	481e      	ldr	r0, [pc, #120]	; (6c58 <z_time_slice+0xe0>)
    6be0:	f002 fb9d 	bl	931e <printk>
    6be4:	4815      	ldr	r0, [pc, #84]	; (6c3c <z_time_slice+0xc4>)
    6be6:	21ac      	movs	r1, #172	; 0xac
    6be8:	f002 fa96 	bl	9118 <assert_post_action>
	__asm__ volatile(
    6bec:	f385 8811 	msr	BASEPRI, r5
    6bf0:	f3bf 8f6f 	isb	sy
}
    6bf4:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    6bf6:	2600      	movs	r6, #0
    6bf8:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    6bfa:	4a18      	ldr	r2, [pc, #96]	; (6c5c <z_time_slice+0xe4>)
    6bfc:	6812      	ldr	r2, [r2, #0]
    6bfe:	b1ba      	cbz	r2, 6c30 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    6c00:	89c2      	ldrh	r2, [r0, #14]
    6c02:	2a7f      	cmp	r2, #127	; 0x7f
    6c04:	d814      	bhi.n	6c30 <z_time_slice+0xb8>
		&& !z_is_thread_prevented_from_running(thread)
    6c06:	7b42      	ldrb	r2, [r0, #13]
    6c08:	06d2      	lsls	r2, r2, #27
    6c0a:	d111      	bne.n	6c30 <z_time_slice+0xb8>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    6c0c:	4a14      	ldr	r2, [pc, #80]	; (6c60 <z_time_slice+0xe8>)
    6c0e:	f990 600e 	ldrsb.w	r6, [r0, #14]
    6c12:	6812      	ldr	r2, [r2, #0]
    6c14:	4296      	cmp	r6, r2
    6c16:	db0b      	blt.n	6c30 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    6c18:	4a12      	ldr	r2, [pc, #72]	; (6c64 <z_time_slice+0xec>)
    6c1a:	4290      	cmp	r0, r2
    6c1c:	d008      	beq.n	6c30 <z_time_slice+0xb8>
		if (ticks >= _current_cpu->slice_ticks) {
    6c1e:	691a      	ldr	r2, [r3, #16]
    6c20:	42a2      	cmp	r2, r4
    6c22:	dc02      	bgt.n	6c2a <z_time_slice+0xb2>
			move_thread_to_end_of_prio_q(_current);
    6c24:	f7ff ff52 	bl	6acc <move_thread_to_end_of_prio_q>
    6c28:	e7cc      	b.n	6bc4 <z_time_slice+0x4c>
			_current_cpu->slice_ticks -= ticks;
    6c2a:	1b12      	subs	r2, r2, r4
    6c2c:	611a      	str	r2, [r3, #16]
    6c2e:	e7cb      	b.n	6bc8 <z_time_slice+0x50>
		_current_cpu->slice_ticks = 0;
    6c30:	2300      	movs	r3, #0
    6c32:	610b      	str	r3, [r1, #16]
    6c34:	e7c8      	b.n	6bc8 <z_time_slice+0x50>
    6c36:	bf00      	nop
    6c38:	20000eb0 	.word	0x20000eb0
    6c3c:	0000aca2 	.word	0x0000aca2
    6c40:	0000acf4 	.word	0x0000acf4
    6c44:	0000a594 	.word	0x0000a594
    6c48:	0000ad09 	.word	0x0000ad09
    6c4c:	20000e7c 	.word	0x20000e7c
    6c50:	20000eac 	.word	0x20000eac
    6c54:	0000acc8 	.word	0x0000acc8
    6c58:	0000acdf 	.word	0x0000acdf
    6c5c:	20000eb8 	.word	0x20000eb8
    6c60:	20000eb4 	.word	0x20000eb4
    6c64:	200005b0 	.word	0x200005b0

00006c68 <ready_thread>:
{
    6c68:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    6c6a:	f990 200d 	ldrsb.w	r2, [r0, #13]
    6c6e:	7b43      	ldrb	r3, [r0, #13]
    6c70:	2a00      	cmp	r2, #0
{
    6c72:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    6c74:	db3e      	blt.n	6cf4 <ready_thread+0x8c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6c76:	06da      	lsls	r2, r3, #27
    6c78:	d13c      	bne.n	6cf4 <ready_thread+0x8c>
	return !sys_dnode_is_linked(&to->node);
    6c7a:	6985      	ldr	r5, [r0, #24]
    6c7c:	2d00      	cmp	r5, #0
    6c7e:	d139      	bne.n	6cf4 <ready_thread+0x8c>
	thread->base.thread_state |= _THREAD_QUEUED;
    6c80:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6c84:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6c86:	4b1c      	ldr	r3, [pc, #112]	; (6cf8 <ready_thread+0x90>)
    6c88:	4298      	cmp	r0, r3
    6c8a:	d109      	bne.n	6ca0 <ready_thread+0x38>
    6c8c:	491b      	ldr	r1, [pc, #108]	; (6cfc <ready_thread+0x94>)
    6c8e:	481c      	ldr	r0, [pc, #112]	; (6d00 <ready_thread+0x98>)
    6c90:	4a1c      	ldr	r2, [pc, #112]	; (6d04 <ready_thread+0x9c>)
    6c92:	23ba      	movs	r3, #186	; 0xba
    6c94:	f002 fb43 	bl	931e <printk>
    6c98:	481a      	ldr	r0, [pc, #104]	; (6d04 <ready_thread+0x9c>)
    6c9a:	21ba      	movs	r1, #186	; 0xba
    6c9c:	f002 fa3c 	bl	9118 <assert_post_action>
	return list->head == list;
    6ca0:	4919      	ldr	r1, [pc, #100]	; (6d08 <ready_thread+0xa0>)
    6ca2:	460b      	mov	r3, r1
    6ca4:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6ca8:	4298      	cmp	r0, r3
    6caa:	bf18      	it	ne
    6cac:	4605      	movne	r5, r0
    6cae:	2d00      	cmp	r5, #0
    6cb0:	461a      	mov	r2, r3
    6cb2:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6cb4:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    6cb6:	bf38      	it	cc
    6cb8:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6cba:	b1b3      	cbz	r3, 6cea <ready_thread+0x82>
	int32_t b1 = thread_1->base.prio;
    6cbc:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6cc0:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6cc4:	4286      	cmp	r6, r0
    6cc6:	d00c      	beq.n	6ce2 <ready_thread+0x7a>
		return b2 - b1;
    6cc8:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    6cca:	2800      	cmp	r0, #0
    6ccc:	dd09      	ble.n	6ce2 <ready_thread+0x7a>
	sys_dnode_t *const prev = successor->prev;
    6cce:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6cd0:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6cd4:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6cd6:	605c      	str	r4, [r3, #4]
}
    6cd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    6cdc:	2000      	movs	r0, #0
    6cde:	f7ff bebd 	b.w	6a5c <update_cache>
	return (node == list->tail) ? NULL : node->next;
    6ce2:	42ab      	cmp	r3, r5
    6ce4:	d001      	beq.n	6cea <ready_thread+0x82>
    6ce6:	681b      	ldr	r3, [r3, #0]
    6ce8:	e7e7      	b.n	6cba <ready_thread+0x52>
	node->prev = tail;
    6cea:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    6cee:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6cf0:	624c      	str	r4, [r1, #36]	; 0x24
}
    6cf2:	e7f1      	b.n	6cd8 <ready_thread+0x70>
}
    6cf4:	bd70      	pop	{r4, r5, r6, pc}
    6cf6:	bf00      	nop
    6cf8:	200005b0 	.word	0x200005b0
    6cfc:	0000b834 	.word	0x0000b834
    6d00:	0000a594 	.word	0x0000a594
    6d04:	0000b812 	.word	0x0000b812
    6d08:	20000e7c 	.word	0x20000e7c

00006d0c <z_ready_thread>:
{
    6d0c:	b538      	push	{r3, r4, r5, lr}
    6d0e:	4604      	mov	r4, r0
	__asm__ volatile(
    6d10:	f04f 0320 	mov.w	r3, #32
    6d14:	f3ef 8511 	mrs	r5, BASEPRI
    6d18:	f383 8812 	msr	BASEPRI_MAX, r3
    6d1c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6d20:	4817      	ldr	r0, [pc, #92]	; (6d80 <z_ready_thread+0x74>)
    6d22:	f001 f8e7 	bl	7ef4 <z_spin_lock_valid>
    6d26:	b968      	cbnz	r0, 6d44 <z_ready_thread+0x38>
    6d28:	4a16      	ldr	r2, [pc, #88]	; (6d84 <z_ready_thread+0x78>)
    6d2a:	4917      	ldr	r1, [pc, #92]	; (6d88 <z_ready_thread+0x7c>)
    6d2c:	4817      	ldr	r0, [pc, #92]	; (6d8c <z_ready_thread+0x80>)
    6d2e:	2381      	movs	r3, #129	; 0x81
    6d30:	f002 faf5 	bl	931e <printk>
    6d34:	4912      	ldr	r1, [pc, #72]	; (6d80 <z_ready_thread+0x74>)
    6d36:	4816      	ldr	r0, [pc, #88]	; (6d90 <z_ready_thread+0x84>)
    6d38:	f002 faf1 	bl	931e <printk>
    6d3c:	4811      	ldr	r0, [pc, #68]	; (6d84 <z_ready_thread+0x78>)
    6d3e:	2181      	movs	r1, #129	; 0x81
    6d40:	f002 f9ea 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    6d44:	480e      	ldr	r0, [pc, #56]	; (6d80 <z_ready_thread+0x74>)
    6d46:	f001 f8f3 	bl	7f30 <z_spin_lock_set_owner>
			ready_thread(thread);
    6d4a:	4620      	mov	r0, r4
    6d4c:	f7ff ff8c 	bl	6c68 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6d50:	480b      	ldr	r0, [pc, #44]	; (6d80 <z_ready_thread+0x74>)
    6d52:	f001 f8dd 	bl	7f10 <z_spin_unlock_valid>
    6d56:	b968      	cbnz	r0, 6d74 <z_ready_thread+0x68>
    6d58:	4a0a      	ldr	r2, [pc, #40]	; (6d84 <z_ready_thread+0x78>)
    6d5a:	490e      	ldr	r1, [pc, #56]	; (6d94 <z_ready_thread+0x88>)
    6d5c:	480b      	ldr	r0, [pc, #44]	; (6d8c <z_ready_thread+0x80>)
    6d5e:	23ac      	movs	r3, #172	; 0xac
    6d60:	f002 fadd 	bl	931e <printk>
    6d64:	4906      	ldr	r1, [pc, #24]	; (6d80 <z_ready_thread+0x74>)
    6d66:	480c      	ldr	r0, [pc, #48]	; (6d98 <z_ready_thread+0x8c>)
    6d68:	f002 fad9 	bl	931e <printk>
    6d6c:	4805      	ldr	r0, [pc, #20]	; (6d84 <z_ready_thread+0x78>)
    6d6e:	21ac      	movs	r1, #172	; 0xac
    6d70:	f002 f9d2 	bl	9118 <assert_post_action>
	__asm__ volatile(
    6d74:	f385 8811 	msr	BASEPRI, r5
    6d78:	f3bf 8f6f 	isb	sy
}
    6d7c:	bd38      	pop	{r3, r4, r5, pc}
    6d7e:	bf00      	nop
    6d80:	20000eb0 	.word	0x20000eb0
    6d84:	0000aca2 	.word	0x0000aca2
    6d88:	0000acf4 	.word	0x0000acf4
    6d8c:	0000a594 	.word	0x0000a594
    6d90:	0000ad09 	.word	0x0000ad09
    6d94:	0000acc8 	.word	0x0000acc8
    6d98:	0000acdf 	.word	0x0000acdf

00006d9c <z_sched_start>:
{
    6d9c:	b538      	push	{r3, r4, r5, lr}
    6d9e:	4604      	mov	r4, r0
	__asm__ volatile(
    6da0:	f04f 0320 	mov.w	r3, #32
    6da4:	f3ef 8511 	mrs	r5, BASEPRI
    6da8:	f383 8812 	msr	BASEPRI_MAX, r3
    6dac:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6db0:	481d      	ldr	r0, [pc, #116]	; (6e28 <z_sched_start+0x8c>)
    6db2:	f001 f89f 	bl	7ef4 <z_spin_lock_valid>
    6db6:	b968      	cbnz	r0, 6dd4 <z_sched_start+0x38>
    6db8:	4a1c      	ldr	r2, [pc, #112]	; (6e2c <z_sched_start+0x90>)
    6dba:	491d      	ldr	r1, [pc, #116]	; (6e30 <z_sched_start+0x94>)
    6dbc:	481d      	ldr	r0, [pc, #116]	; (6e34 <z_sched_start+0x98>)
    6dbe:	2381      	movs	r3, #129	; 0x81
    6dc0:	f002 faad 	bl	931e <printk>
    6dc4:	4918      	ldr	r1, [pc, #96]	; (6e28 <z_sched_start+0x8c>)
    6dc6:	481c      	ldr	r0, [pc, #112]	; (6e38 <z_sched_start+0x9c>)
    6dc8:	f002 faa9 	bl	931e <printk>
    6dcc:	4817      	ldr	r0, [pc, #92]	; (6e2c <z_sched_start+0x90>)
    6dce:	2181      	movs	r1, #129	; 0x81
    6dd0:	f002 f9a2 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    6dd4:	4814      	ldr	r0, [pc, #80]	; (6e28 <z_sched_start+0x8c>)
    6dd6:	f001 f8ab 	bl	7f30 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    6dda:	7b63      	ldrb	r3, [r4, #13]
    6ddc:	075a      	lsls	r2, r3, #29
    6dde:	d416      	bmi.n	6e0e <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6de0:	4811      	ldr	r0, [pc, #68]	; (6e28 <z_sched_start+0x8c>)
    6de2:	f001 f895 	bl	7f10 <z_spin_unlock_valid>
    6de6:	b968      	cbnz	r0, 6e04 <z_sched_start+0x68>
    6de8:	4a10      	ldr	r2, [pc, #64]	; (6e2c <z_sched_start+0x90>)
    6dea:	4914      	ldr	r1, [pc, #80]	; (6e3c <z_sched_start+0xa0>)
    6dec:	4811      	ldr	r0, [pc, #68]	; (6e34 <z_sched_start+0x98>)
    6dee:	23ac      	movs	r3, #172	; 0xac
    6df0:	f002 fa95 	bl	931e <printk>
    6df4:	490c      	ldr	r1, [pc, #48]	; (6e28 <z_sched_start+0x8c>)
    6df6:	4812      	ldr	r0, [pc, #72]	; (6e40 <z_sched_start+0xa4>)
    6df8:	f002 fa91 	bl	931e <printk>
    6dfc:	480b      	ldr	r0, [pc, #44]	; (6e2c <z_sched_start+0x90>)
    6dfe:	21ac      	movs	r1, #172	; 0xac
    6e00:	f002 f98a 	bl	9118 <assert_post_action>
	__asm__ volatile(
    6e04:	f385 8811 	msr	BASEPRI, r5
    6e08:	f3bf 8f6f 	isb	sy
}
    6e0c:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    6e0e:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    6e12:	4620      	mov	r0, r4
    6e14:	7363      	strb	r3, [r4, #13]
    6e16:	f7ff ff27 	bl	6c68 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    6e1a:	4629      	mov	r1, r5
    6e1c:	4802      	ldr	r0, [pc, #8]	; (6e28 <z_sched_start+0x8c>)
}
    6e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    6e22:	f7ff bcd3 	b.w	67cc <z_reschedule>
    6e26:	bf00      	nop
    6e28:	20000eb0 	.word	0x20000eb0
    6e2c:	0000aca2 	.word	0x0000aca2
    6e30:	0000acf4 	.word	0x0000acf4
    6e34:	0000a594 	.word	0x0000a594
    6e38:	0000ad09 	.word	0x0000ad09
    6e3c:	0000acc8 	.word	0x0000acc8
    6e40:	0000acdf 	.word	0x0000acdf

00006e44 <z_thread_timeout>:
{
    6e44:	b570      	push	{r4, r5, r6, lr}
    6e46:	4604      	mov	r4, r0
	__asm__ volatile(
    6e48:	f04f 0320 	mov.w	r3, #32
    6e4c:	f3ef 8611 	mrs	r6, BASEPRI
    6e50:	f383 8812 	msr	BASEPRI_MAX, r3
    6e54:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6e58:	4820      	ldr	r0, [pc, #128]	; (6edc <z_thread_timeout+0x98>)
    6e5a:	f001 f84b 	bl	7ef4 <z_spin_lock_valid>
    6e5e:	b968      	cbnz	r0, 6e7c <z_thread_timeout+0x38>
    6e60:	4a1f      	ldr	r2, [pc, #124]	; (6ee0 <z_thread_timeout+0x9c>)
    6e62:	4920      	ldr	r1, [pc, #128]	; (6ee4 <z_thread_timeout+0xa0>)
    6e64:	4820      	ldr	r0, [pc, #128]	; (6ee8 <z_thread_timeout+0xa4>)
    6e66:	2381      	movs	r3, #129	; 0x81
    6e68:	f002 fa59 	bl	931e <printk>
    6e6c:	491b      	ldr	r1, [pc, #108]	; (6edc <z_thread_timeout+0x98>)
    6e6e:	481f      	ldr	r0, [pc, #124]	; (6eec <z_thread_timeout+0xa8>)
    6e70:	f002 fa55 	bl	931e <printk>
    6e74:	481a      	ldr	r0, [pc, #104]	; (6ee0 <z_thread_timeout+0x9c>)
    6e76:	2181      	movs	r1, #129	; 0x81
    6e78:	f002 f94e 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    6e7c:	4817      	ldr	r0, [pc, #92]	; (6edc <z_thread_timeout+0x98>)
    6e7e:	f001 f857 	bl	7f30 <z_spin_lock_set_owner>
		if (!killed) {
    6e82:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6e86:	f013 0f28 	tst.w	r3, #40	; 0x28
    6e8a:	d110      	bne.n	6eae <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    6e8c:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6e90:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    6e94:	b113      	cbz	r3, 6e9c <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    6e96:	4628      	mov	r0, r5
    6e98:	f7ff fd72 	bl	6980 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6e9c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6ea0:	f023 0314 	bic.w	r3, r3, #20
    6ea4:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    6ea8:	4628      	mov	r0, r5
    6eaa:	f7ff fedd 	bl	6c68 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6eae:	480b      	ldr	r0, [pc, #44]	; (6edc <z_thread_timeout+0x98>)
    6eb0:	f001 f82e 	bl	7f10 <z_spin_unlock_valid>
    6eb4:	b968      	cbnz	r0, 6ed2 <z_thread_timeout+0x8e>
    6eb6:	4a0a      	ldr	r2, [pc, #40]	; (6ee0 <z_thread_timeout+0x9c>)
    6eb8:	490d      	ldr	r1, [pc, #52]	; (6ef0 <z_thread_timeout+0xac>)
    6eba:	480b      	ldr	r0, [pc, #44]	; (6ee8 <z_thread_timeout+0xa4>)
    6ebc:	23ac      	movs	r3, #172	; 0xac
    6ebe:	f002 fa2e 	bl	931e <printk>
    6ec2:	4906      	ldr	r1, [pc, #24]	; (6edc <z_thread_timeout+0x98>)
    6ec4:	480b      	ldr	r0, [pc, #44]	; (6ef4 <z_thread_timeout+0xb0>)
    6ec6:	f002 fa2a 	bl	931e <printk>
    6eca:	4805      	ldr	r0, [pc, #20]	; (6ee0 <z_thread_timeout+0x9c>)
    6ecc:	21ac      	movs	r1, #172	; 0xac
    6ece:	f002 f923 	bl	9118 <assert_post_action>
	__asm__ volatile(
    6ed2:	f386 8811 	msr	BASEPRI, r6
    6ed6:	f3bf 8f6f 	isb	sy
}
    6eda:	bd70      	pop	{r4, r5, r6, pc}
    6edc:	20000eb0 	.word	0x20000eb0
    6ee0:	0000aca2 	.word	0x0000aca2
    6ee4:	0000acf4 	.word	0x0000acf4
    6ee8:	0000a594 	.word	0x0000a594
    6eec:	0000ad09 	.word	0x0000ad09
    6ef0:	0000acc8 	.word	0x0000acc8
    6ef4:	0000acdf 	.word	0x0000acdf

00006ef8 <unready_thread>:
{
    6ef8:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    6efa:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6efe:	7b43      	ldrb	r3, [r0, #13]
    6f00:	2a00      	cmp	r2, #0
{
    6f02:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6f04:	da06      	bge.n	6f14 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6f06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6f0a:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6f0c:	4601      	mov	r1, r0
    6f0e:	4806      	ldr	r0, [pc, #24]	; (6f28 <unready_thread+0x30>)
    6f10:	f7ff fd14 	bl	693c <z_priq_dumb_remove>
	update_cache(thread == _current);
    6f14:	4b05      	ldr	r3, [pc, #20]	; (6f2c <unready_thread+0x34>)
    6f16:	6898      	ldr	r0, [r3, #8]
    6f18:	1b03      	subs	r3, r0, r4
    6f1a:	4258      	negs	r0, r3
}
    6f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    6f20:	4158      	adcs	r0, r3
    6f22:	f7ff bd9b 	b.w	6a5c <update_cache>
    6f26:	bf00      	nop
    6f28:	20000e9c 	.word	0x20000e9c
    6f2c:	20000e7c 	.word	0x20000e7c

00006f30 <add_to_waitq_locked>:
{
    6f30:	b538      	push	{r3, r4, r5, lr}
    6f32:	4604      	mov	r4, r0
    6f34:	460d      	mov	r5, r1
	unready_thread(thread);
    6f36:	f7ff ffdf 	bl	6ef8 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6f3a:	7b63      	ldrb	r3, [r4, #13]
    6f3c:	f043 0302 	orr.w	r3, r3, #2
    6f40:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    6f42:	b31d      	cbz	r5, 6f8c <add_to_waitq_locked+0x5c>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6f44:	4b17      	ldr	r3, [pc, #92]	; (6fa4 <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    6f46:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6f48:	429c      	cmp	r4, r3
    6f4a:	d109      	bne.n	6f60 <add_to_waitq_locked+0x30>
    6f4c:	4916      	ldr	r1, [pc, #88]	; (6fa8 <add_to_waitq_locked+0x78>)
    6f4e:	4817      	ldr	r0, [pc, #92]	; (6fac <add_to_waitq_locked+0x7c>)
    6f50:	4a17      	ldr	r2, [pc, #92]	; (6fb0 <add_to_waitq_locked+0x80>)
    6f52:	23ba      	movs	r3, #186	; 0xba
    6f54:	f002 f9e3 	bl	931e <printk>
    6f58:	4815      	ldr	r0, [pc, #84]	; (6fb0 <add_to_waitq_locked+0x80>)
    6f5a:	21ba      	movs	r1, #186	; 0xba
    6f5c:	f002 f8dc 	bl	9118 <assert_post_action>
	return list->head == list;
    6f60:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6f62:	429d      	cmp	r5, r3
    6f64:	bf08      	it	eq
    6f66:	2300      	moveq	r3, #0
    6f68:	2b00      	cmp	r3, #0
    6f6a:	bf38      	it	cc
    6f6c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6f6e:	b19b      	cbz	r3, 6f98 <add_to_waitq_locked+0x68>
	int32_t b1 = thread_1->base.prio;
    6f70:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6f74:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6f78:	4291      	cmp	r1, r2
    6f7a:	d008      	beq.n	6f8e <add_to_waitq_locked+0x5e>
		return b2 - b1;
    6f7c:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    6f7e:	2a00      	cmp	r2, #0
    6f80:	dd05      	ble.n	6f8e <add_to_waitq_locked+0x5e>
	sys_dnode_t *const prev = successor->prev;
    6f82:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6f84:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6f88:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6f8a:	605c      	str	r4, [r3, #4]
}
    6f8c:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    6f8e:	686a      	ldr	r2, [r5, #4]
    6f90:	4293      	cmp	r3, r2
    6f92:	d001      	beq.n	6f98 <add_to_waitq_locked+0x68>
    6f94:	681b      	ldr	r3, [r3, #0]
    6f96:	e7ea      	b.n	6f6e <add_to_waitq_locked+0x3e>
	sys_dnode_t *const tail = list->tail;
    6f98:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    6f9a:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    6f9e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    6fa0:	606c      	str	r4, [r5, #4]
    6fa2:	e7f3      	b.n	6f8c <add_to_waitq_locked+0x5c>
    6fa4:	200005b0 	.word	0x200005b0
    6fa8:	0000b834 	.word	0x0000b834
    6fac:	0000a594 	.word	0x0000a594
    6fb0:	0000b812 	.word	0x0000b812

00006fb4 <pend>:
{
    6fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6fb8:	4604      	mov	r4, r0
    6fba:	460d      	mov	r5, r1
    6fbc:	4616      	mov	r6, r2
    6fbe:	461f      	mov	r7, r3
	__asm__ volatile(
    6fc0:	f04f 0320 	mov.w	r3, #32
    6fc4:	f3ef 8811 	mrs	r8, BASEPRI
    6fc8:	f383 8812 	msr	BASEPRI_MAX, r3
    6fcc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6fd0:	481f      	ldr	r0, [pc, #124]	; (7050 <pend+0x9c>)
    6fd2:	f000 ff8f 	bl	7ef4 <z_spin_lock_valid>
    6fd6:	b968      	cbnz	r0, 6ff4 <pend+0x40>
    6fd8:	4a1e      	ldr	r2, [pc, #120]	; (7054 <pend+0xa0>)
    6fda:	491f      	ldr	r1, [pc, #124]	; (7058 <pend+0xa4>)
    6fdc:	481f      	ldr	r0, [pc, #124]	; (705c <pend+0xa8>)
    6fde:	2381      	movs	r3, #129	; 0x81
    6fe0:	f002 f99d 	bl	931e <printk>
    6fe4:	491a      	ldr	r1, [pc, #104]	; (7050 <pend+0x9c>)
    6fe6:	481e      	ldr	r0, [pc, #120]	; (7060 <pend+0xac>)
    6fe8:	f002 f999 	bl	931e <printk>
    6fec:	4819      	ldr	r0, [pc, #100]	; (7054 <pend+0xa0>)
    6fee:	2181      	movs	r1, #129	; 0x81
    6ff0:	f002 f892 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    6ff4:	4816      	ldr	r0, [pc, #88]	; (7050 <pend+0x9c>)
    6ff6:	f000 ff9b 	bl	7f30 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    6ffa:	4620      	mov	r0, r4
    6ffc:	4629      	mov	r1, r5
    6ffe:	f7ff ff97 	bl	6f30 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7002:	4813      	ldr	r0, [pc, #76]	; (7050 <pend+0x9c>)
    7004:	f000 ff84 	bl	7f10 <z_spin_unlock_valid>
    7008:	b968      	cbnz	r0, 7026 <pend+0x72>
    700a:	4a12      	ldr	r2, [pc, #72]	; (7054 <pend+0xa0>)
    700c:	4915      	ldr	r1, [pc, #84]	; (7064 <pend+0xb0>)
    700e:	4813      	ldr	r0, [pc, #76]	; (705c <pend+0xa8>)
    7010:	23ac      	movs	r3, #172	; 0xac
    7012:	f002 f984 	bl	931e <printk>
    7016:	490e      	ldr	r1, [pc, #56]	; (7050 <pend+0x9c>)
    7018:	4813      	ldr	r0, [pc, #76]	; (7068 <pend+0xb4>)
    701a:	f002 f980 	bl	931e <printk>
    701e:	480d      	ldr	r0, [pc, #52]	; (7054 <pend+0xa0>)
    7020:	21ac      	movs	r1, #172	; 0xac
    7022:	f002 f879 	bl	9118 <assert_post_action>
	__asm__ volatile(
    7026:	f388 8811 	msr	BASEPRI, r8
    702a:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    702e:	1c7b      	adds	r3, r7, #1
    7030:	bf08      	it	eq
    7032:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    7036:	d008      	beq.n	704a <pend+0x96>
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7038:	4632      	mov	r2, r6
    703a:	463b      	mov	r3, r7
    703c:	f104 0018 	add.w	r0, r4, #24
    7040:	490a      	ldr	r1, [pc, #40]	; (706c <pend+0xb8>)
}
    7042:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    7046:	f000 bfcb 	b.w	7fe0 <z_add_timeout>
    704a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    704e:	bf00      	nop
    7050:	20000eb0 	.word	0x20000eb0
    7054:	0000aca2 	.word	0x0000aca2
    7058:	0000acf4 	.word	0x0000acf4
    705c:	0000a594 	.word	0x0000a594
    7060:	0000ad09 	.word	0x0000ad09
    7064:	0000acc8 	.word	0x0000acc8
    7068:	0000acdf 	.word	0x0000acdf
    706c:	00006e45 	.word	0x00006e45

00007070 <z_pend_curr>:
{
    7070:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    7072:	4b11      	ldr	r3, [pc, #68]	; (70b8 <z_pend_curr+0x48>)
{
    7074:	4604      	mov	r4, r0
	pending_current = _current;
    7076:	6898      	ldr	r0, [r3, #8]
    7078:	4b10      	ldr	r3, [pc, #64]	; (70bc <z_pend_curr+0x4c>)
{
    707a:	460d      	mov	r5, r1
	pending_current = _current;
    707c:	6018      	str	r0, [r3, #0]
{
    707e:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    7080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7084:	f7ff ff96 	bl	6fb4 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7088:	4620      	mov	r0, r4
    708a:	f000 ff41 	bl	7f10 <z_spin_unlock_valid>
    708e:	b968      	cbnz	r0, 70ac <z_pend_curr+0x3c>
    7090:	4a0b      	ldr	r2, [pc, #44]	; (70c0 <z_pend_curr+0x50>)
    7092:	490c      	ldr	r1, [pc, #48]	; (70c4 <z_pend_curr+0x54>)
    7094:	480c      	ldr	r0, [pc, #48]	; (70c8 <z_pend_curr+0x58>)
    7096:	23c3      	movs	r3, #195	; 0xc3
    7098:	f002 f941 	bl	931e <printk>
    709c:	480b      	ldr	r0, [pc, #44]	; (70cc <z_pend_curr+0x5c>)
    709e:	4621      	mov	r1, r4
    70a0:	f002 f93d 	bl	931e <printk>
    70a4:	4806      	ldr	r0, [pc, #24]	; (70c0 <z_pend_curr+0x50>)
    70a6:	21c3      	movs	r1, #195	; 0xc3
    70a8:	f002 f836 	bl	9118 <assert_post_action>
    70ac:	4628      	mov	r0, r5
}
    70ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    70b2:	f7fb bda9 	b.w	2c08 <arch_swap>
    70b6:	bf00      	nop
    70b8:	20000e7c 	.word	0x20000e7c
    70bc:	20000eac 	.word	0x20000eac
    70c0:	0000aca2 	.word	0x0000aca2
    70c4:	0000acc8 	.word	0x0000acc8
    70c8:	0000a594 	.word	0x0000a594
    70cc:	0000acdf 	.word	0x0000acdf

000070d0 <z_set_prio>:
{
    70d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70d2:	4604      	mov	r4, r0
    70d4:	460e      	mov	r6, r1
	__asm__ volatile(
    70d6:	f04f 0320 	mov.w	r3, #32
    70da:	f3ef 8711 	mrs	r7, BASEPRI
    70de:	f383 8812 	msr	BASEPRI_MAX, r3
    70e2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    70e6:	483c      	ldr	r0, [pc, #240]	; (71d8 <z_set_prio+0x108>)
    70e8:	f000 ff04 	bl	7ef4 <z_spin_lock_valid>
    70ec:	b968      	cbnz	r0, 710a <z_set_prio+0x3a>
    70ee:	4a3b      	ldr	r2, [pc, #236]	; (71dc <z_set_prio+0x10c>)
    70f0:	493b      	ldr	r1, [pc, #236]	; (71e0 <z_set_prio+0x110>)
    70f2:	483c      	ldr	r0, [pc, #240]	; (71e4 <z_set_prio+0x114>)
    70f4:	2381      	movs	r3, #129	; 0x81
    70f6:	f002 f912 	bl	931e <printk>
    70fa:	4937      	ldr	r1, [pc, #220]	; (71d8 <z_set_prio+0x108>)
    70fc:	483a      	ldr	r0, [pc, #232]	; (71e8 <z_set_prio+0x118>)
    70fe:	f002 f90e 	bl	931e <printk>
    7102:	4836      	ldr	r0, [pc, #216]	; (71dc <z_set_prio+0x10c>)
    7104:	2181      	movs	r1, #129	; 0x81
    7106:	f002 f807 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    710a:	4833      	ldr	r0, [pc, #204]	; (71d8 <z_set_prio+0x108>)
    710c:	f000 ff10 	bl	7f30 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    7110:	7b63      	ldrb	r3, [r4, #13]
    7112:	06da      	lsls	r2, r3, #27
    7114:	b276      	sxtb	r6, r6
    7116:	d15c      	bne.n	71d2 <z_set_prio+0x102>
	return !sys_dnode_is_linked(&to->node);
    7118:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    711a:	2d00      	cmp	r5, #0
    711c:	d159      	bne.n	71d2 <z_set_prio+0x102>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    711e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7122:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7124:	4831      	ldr	r0, [pc, #196]	; (71ec <z_set_prio+0x11c>)
    7126:	4621      	mov	r1, r4
    7128:	f7ff fc08 	bl	693c <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    712c:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    712e:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    7130:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7134:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7136:	4b2e      	ldr	r3, [pc, #184]	; (71f0 <z_set_prio+0x120>)
    7138:	429c      	cmp	r4, r3
    713a:	d109      	bne.n	7150 <z_set_prio+0x80>
    713c:	492d      	ldr	r1, [pc, #180]	; (71f4 <z_set_prio+0x124>)
    713e:	4829      	ldr	r0, [pc, #164]	; (71e4 <z_set_prio+0x114>)
    7140:	4a2d      	ldr	r2, [pc, #180]	; (71f8 <z_set_prio+0x128>)
    7142:	23ba      	movs	r3, #186	; 0xba
    7144:	f002 f8eb 	bl	931e <printk>
    7148:	482b      	ldr	r0, [pc, #172]	; (71f8 <z_set_prio+0x128>)
    714a:	21ba      	movs	r1, #186	; 0xba
    714c:	f001 ffe4 	bl	9118 <assert_post_action>
	return list->head == list;
    7150:	492a      	ldr	r1, [pc, #168]	; (71fc <z_set_prio+0x12c>)
    7152:	460b      	mov	r3, r1
    7154:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7158:	4298      	cmp	r0, r3
    715a:	bf18      	it	ne
    715c:	4605      	movne	r5, r0
    715e:	2d00      	cmp	r5, #0
    7160:	461a      	mov	r2, r3
    7162:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7164:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    7166:	bf38      	it	cc
    7168:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    716a:	b36b      	cbz	r3, 71c8 <z_set_prio+0xf8>
	int32_t b1 = thread_1->base.prio;
    716c:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7170:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    7174:	4286      	cmp	r6, r0
    7176:	d023      	beq.n	71c0 <z_set_prio+0xf0>
		return b2 - b1;
    7178:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    717a:	2800      	cmp	r0, #0
    717c:	dd20      	ble.n	71c0 <z_set_prio+0xf0>
	sys_dnode_t *const prev = successor->prev;
    717e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7180:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    7184:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    7186:	605c      	str	r4, [r3, #4]
			update_cache(1);
    7188:	2001      	movs	r0, #1
    718a:	f7ff fc67 	bl	6a5c <update_cache>
    718e:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7190:	4811      	ldr	r0, [pc, #68]	; (71d8 <z_set_prio+0x108>)
    7192:	f000 febd 	bl	7f10 <z_spin_unlock_valid>
    7196:	b968      	cbnz	r0, 71b4 <z_set_prio+0xe4>
    7198:	4a10      	ldr	r2, [pc, #64]	; (71dc <z_set_prio+0x10c>)
    719a:	4919      	ldr	r1, [pc, #100]	; (7200 <z_set_prio+0x130>)
    719c:	4811      	ldr	r0, [pc, #68]	; (71e4 <z_set_prio+0x114>)
    719e:	23ac      	movs	r3, #172	; 0xac
    71a0:	f002 f8bd 	bl	931e <printk>
    71a4:	490c      	ldr	r1, [pc, #48]	; (71d8 <z_set_prio+0x108>)
    71a6:	4817      	ldr	r0, [pc, #92]	; (7204 <z_set_prio+0x134>)
    71a8:	f002 f8b9 	bl	931e <printk>
    71ac:	480b      	ldr	r0, [pc, #44]	; (71dc <z_set_prio+0x10c>)
    71ae:	21ac      	movs	r1, #172	; 0xac
    71b0:	f001 ffb2 	bl	9118 <assert_post_action>
	__asm__ volatile(
    71b4:	f387 8811 	msr	BASEPRI, r7
    71b8:	f3bf 8f6f 	isb	sy
}
    71bc:	4620      	mov	r0, r4
    71be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    71c0:	42ab      	cmp	r3, r5
    71c2:	d001      	beq.n	71c8 <z_set_prio+0xf8>
    71c4:	681b      	ldr	r3, [r3, #0]
    71c6:	e7d0      	b.n	716a <z_set_prio+0x9a>
	node->prev = tail;
    71c8:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    71cc:	602c      	str	r4, [r5, #0]
	list->tail = node;
    71ce:	624c      	str	r4, [r1, #36]	; 0x24
}
    71d0:	e7da      	b.n	7188 <z_set_prio+0xb8>
			thread->base.prio = prio;
    71d2:	73a6      	strb	r6, [r4, #14]
    71d4:	2400      	movs	r4, #0
    71d6:	e7db      	b.n	7190 <z_set_prio+0xc0>
    71d8:	20000eb0 	.word	0x20000eb0
    71dc:	0000aca2 	.word	0x0000aca2
    71e0:	0000acf4 	.word	0x0000acf4
    71e4:	0000a594 	.word	0x0000a594
    71e8:	0000ad09 	.word	0x0000ad09
    71ec:	20000e9c 	.word	0x20000e9c
    71f0:	200005b0 	.word	0x200005b0
    71f4:	0000b834 	.word	0x0000b834
    71f8:	0000b812 	.word	0x0000b812
    71fc:	20000e7c 	.word	0x20000e7c
    7200:	0000acc8 	.word	0x0000acc8
    7204:	0000acdf 	.word	0x0000acdf

00007208 <z_impl_k_thread_suspend>:
{
    7208:	b570      	push	{r4, r5, r6, lr}
    720a:	4604      	mov	r4, r0
	return z_abort_timeout(&thread->base.timeout);
    720c:	3018      	adds	r0, #24
    720e:	f000 ffbb 	bl	8188 <z_abort_timeout>
	__asm__ volatile(
    7212:	f04f 0320 	mov.w	r3, #32
    7216:	f3ef 8611 	mrs	r6, BASEPRI
    721a:	f383 8812 	msr	BASEPRI_MAX, r3
    721e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7222:	4825      	ldr	r0, [pc, #148]	; (72b8 <z_impl_k_thread_suspend+0xb0>)
    7224:	f000 fe66 	bl	7ef4 <z_spin_lock_valid>
    7228:	b968      	cbnz	r0, 7246 <z_impl_k_thread_suspend+0x3e>
    722a:	4a24      	ldr	r2, [pc, #144]	; (72bc <z_impl_k_thread_suspend+0xb4>)
    722c:	4924      	ldr	r1, [pc, #144]	; (72c0 <z_impl_k_thread_suspend+0xb8>)
    722e:	4825      	ldr	r0, [pc, #148]	; (72c4 <z_impl_k_thread_suspend+0xbc>)
    7230:	2381      	movs	r3, #129	; 0x81
    7232:	f002 f874 	bl	931e <printk>
    7236:	4920      	ldr	r1, [pc, #128]	; (72b8 <z_impl_k_thread_suspend+0xb0>)
    7238:	4823      	ldr	r0, [pc, #140]	; (72c8 <z_impl_k_thread_suspend+0xc0>)
    723a:	f002 f870 	bl	931e <printk>
    723e:	481f      	ldr	r0, [pc, #124]	; (72bc <z_impl_k_thread_suspend+0xb4>)
    7240:	2181      	movs	r1, #129	; 0x81
    7242:	f001 ff69 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    7246:	481c      	ldr	r0, [pc, #112]	; (72b8 <z_impl_k_thread_suspend+0xb0>)
    7248:	f000 fe72 	bl	7f30 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    724c:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    7250:	7b63      	ldrb	r3, [r4, #13]
    7252:	2a00      	cmp	r2, #0
    7254:	da06      	bge.n	7264 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    725a:	481c      	ldr	r0, [pc, #112]	; (72cc <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    725c:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    725e:	4621      	mov	r1, r4
    7260:	f7ff fb6c 	bl	693c <z_priq_dumb_remove>
		update_cache(thread == _current);
    7264:	4d1a      	ldr	r5, [pc, #104]	; (72d0 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    7266:	7b63      	ldrb	r3, [r4, #13]
    7268:	68a8      	ldr	r0, [r5, #8]
    726a:	f043 0310 	orr.w	r3, r3, #16
    726e:	7363      	strb	r3, [r4, #13]
    7270:	1b03      	subs	r3, r0, r4
    7272:	4258      	negs	r0, r3
    7274:	4158      	adcs	r0, r3
    7276:	f7ff fbf1 	bl	6a5c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    727a:	480f      	ldr	r0, [pc, #60]	; (72b8 <z_impl_k_thread_suspend+0xb0>)
    727c:	f000 fe48 	bl	7f10 <z_spin_unlock_valid>
    7280:	b968      	cbnz	r0, 729e <z_impl_k_thread_suspend+0x96>
    7282:	4a0e      	ldr	r2, [pc, #56]	; (72bc <z_impl_k_thread_suspend+0xb4>)
    7284:	4913      	ldr	r1, [pc, #76]	; (72d4 <z_impl_k_thread_suspend+0xcc>)
    7286:	480f      	ldr	r0, [pc, #60]	; (72c4 <z_impl_k_thread_suspend+0xbc>)
    7288:	23ac      	movs	r3, #172	; 0xac
    728a:	f002 f848 	bl	931e <printk>
    728e:	490a      	ldr	r1, [pc, #40]	; (72b8 <z_impl_k_thread_suspend+0xb0>)
    7290:	4811      	ldr	r0, [pc, #68]	; (72d8 <z_impl_k_thread_suspend+0xd0>)
    7292:	f002 f844 	bl	931e <printk>
    7296:	4809      	ldr	r0, [pc, #36]	; (72bc <z_impl_k_thread_suspend+0xb4>)
    7298:	21ac      	movs	r1, #172	; 0xac
    729a:	f001 ff3d 	bl	9118 <assert_post_action>
	__asm__ volatile(
    729e:	f386 8811 	msr	BASEPRI, r6
    72a2:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    72a6:	68ab      	ldr	r3, [r5, #8]
    72a8:	42a3      	cmp	r3, r4
    72aa:	d103      	bne.n	72b4 <z_impl_k_thread_suspend+0xac>
}
    72ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    72b0:	f002 be45 	b.w	9f3e <z_reschedule_unlocked>
}
    72b4:	bd70      	pop	{r4, r5, r6, pc}
    72b6:	bf00      	nop
    72b8:	20000eb0 	.word	0x20000eb0
    72bc:	0000aca2 	.word	0x0000aca2
    72c0:	0000acf4 	.word	0x0000acf4
    72c4:	0000a594 	.word	0x0000a594
    72c8:	0000ad09 	.word	0x0000ad09
    72cc:	20000e9c 	.word	0x20000e9c
    72d0:	20000e7c 	.word	0x20000e7c
    72d4:	0000acc8 	.word	0x0000acc8
    72d8:	0000acdf 	.word	0x0000acdf

000072dc <k_sched_unlock>:
{
    72dc:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    72de:	f04f 0320 	mov.w	r3, #32
    72e2:	f3ef 8511 	mrs	r5, BASEPRI
    72e6:	f383 8812 	msr	BASEPRI_MAX, r3
    72ea:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    72ee:	482d      	ldr	r0, [pc, #180]	; (73a4 <k_sched_unlock+0xc8>)
    72f0:	f000 fe00 	bl	7ef4 <z_spin_lock_valid>
    72f4:	b968      	cbnz	r0, 7312 <k_sched_unlock+0x36>
    72f6:	4a2c      	ldr	r2, [pc, #176]	; (73a8 <k_sched_unlock+0xcc>)
    72f8:	492c      	ldr	r1, [pc, #176]	; (73ac <k_sched_unlock+0xd0>)
    72fa:	482d      	ldr	r0, [pc, #180]	; (73b0 <k_sched_unlock+0xd4>)
    72fc:	2381      	movs	r3, #129	; 0x81
    72fe:	f002 f80e 	bl	931e <printk>
    7302:	4928      	ldr	r1, [pc, #160]	; (73a4 <k_sched_unlock+0xc8>)
    7304:	482b      	ldr	r0, [pc, #172]	; (73b4 <k_sched_unlock+0xd8>)
    7306:	f002 f80a 	bl	931e <printk>
    730a:	4827      	ldr	r0, [pc, #156]	; (73a8 <k_sched_unlock+0xcc>)
    730c:	2181      	movs	r1, #129	; 0x81
    730e:	f001 ff03 	bl	9118 <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    7312:	4c29      	ldr	r4, [pc, #164]	; (73b8 <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    7314:	4823      	ldr	r0, [pc, #140]	; (73a4 <k_sched_unlock+0xc8>)
    7316:	f000 fe0b 	bl	7f30 <z_spin_lock_set_owner>
    731a:	68a2      	ldr	r2, [r4, #8]
    731c:	7bd2      	ldrb	r2, [r2, #15]
    731e:	b972      	cbnz	r2, 733e <k_sched_unlock+0x62>
    7320:	4926      	ldr	r1, [pc, #152]	; (73bc <k_sched_unlock+0xe0>)
    7322:	4a27      	ldr	r2, [pc, #156]	; (73c0 <k_sched_unlock+0xe4>)
    7324:	4822      	ldr	r0, [pc, #136]	; (73b0 <k_sched_unlock+0xd4>)
    7326:	f240 3385 	movw	r3, #901	; 0x385
    732a:	f001 fff8 	bl	931e <printk>
    732e:	4825      	ldr	r0, [pc, #148]	; (73c4 <k_sched_unlock+0xe8>)
    7330:	f001 fff5 	bl	931e <printk>
    7334:	4822      	ldr	r0, [pc, #136]	; (73c0 <k_sched_unlock+0xe4>)
    7336:	f240 3185 	movw	r1, #901	; 0x385
    733a:	f001 feed 	bl	9118 <assert_post_action>
    733e:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    7342:	b173      	cbz	r3, 7362 <k_sched_unlock+0x86>
    7344:	4920      	ldr	r1, [pc, #128]	; (73c8 <k_sched_unlock+0xec>)
    7346:	4a1e      	ldr	r2, [pc, #120]	; (73c0 <k_sched_unlock+0xe4>)
    7348:	4819      	ldr	r0, [pc, #100]	; (73b0 <k_sched_unlock+0xd4>)
    734a:	f240 3386 	movw	r3, #902	; 0x386
    734e:	f001 ffe6 	bl	931e <printk>
    7352:	481c      	ldr	r0, [pc, #112]	; (73c4 <k_sched_unlock+0xe8>)
    7354:	f001 ffe3 	bl	931e <printk>
    7358:	4819      	ldr	r0, [pc, #100]	; (73c0 <k_sched_unlock+0xe4>)
    735a:	f240 3186 	movw	r1, #902	; 0x386
    735e:	f001 fedb 	bl	9118 <assert_post_action>
		++_current->base.sched_locked;
    7362:	68a2      	ldr	r2, [r4, #8]
    7364:	7bd3      	ldrb	r3, [r2, #15]
    7366:	3301      	adds	r3, #1
		update_cache(0);
    7368:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    736a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    736c:	f7ff fb76 	bl	6a5c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7370:	480c      	ldr	r0, [pc, #48]	; (73a4 <k_sched_unlock+0xc8>)
    7372:	f000 fdcd 	bl	7f10 <z_spin_unlock_valid>
    7376:	b968      	cbnz	r0, 7394 <k_sched_unlock+0xb8>
    7378:	4a0b      	ldr	r2, [pc, #44]	; (73a8 <k_sched_unlock+0xcc>)
    737a:	4914      	ldr	r1, [pc, #80]	; (73cc <k_sched_unlock+0xf0>)
    737c:	480c      	ldr	r0, [pc, #48]	; (73b0 <k_sched_unlock+0xd4>)
    737e:	23ac      	movs	r3, #172	; 0xac
    7380:	f001 ffcd 	bl	931e <printk>
    7384:	4907      	ldr	r1, [pc, #28]	; (73a4 <k_sched_unlock+0xc8>)
    7386:	4812      	ldr	r0, [pc, #72]	; (73d0 <k_sched_unlock+0xf4>)
    7388:	f001 ffc9 	bl	931e <printk>
    738c:	4806      	ldr	r0, [pc, #24]	; (73a8 <k_sched_unlock+0xcc>)
    738e:	21ac      	movs	r1, #172	; 0xac
    7390:	f001 fec2 	bl	9118 <assert_post_action>
	__asm__ volatile(
    7394:	f385 8811 	msr	BASEPRI, r5
    7398:	f3bf 8f6f 	isb	sy
}
    739c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    73a0:	f002 bdcd 	b.w	9f3e <z_reschedule_unlocked>
    73a4:	20000eb0 	.word	0x20000eb0
    73a8:	0000aca2 	.word	0x0000aca2
    73ac:	0000acf4 	.word	0x0000acf4
    73b0:	0000a594 	.word	0x0000a594
    73b4:	0000ad09 	.word	0x0000ad09
    73b8:	20000e7c 	.word	0x20000e7c
    73bc:	0000b893 	.word	0x0000b893
    73c0:	0000b812 	.word	0x0000b812
    73c4:	0000b6ae 	.word	0x0000b6ae
    73c8:	0000b635 	.word	0x0000b635
    73cc:	0000acc8 	.word	0x0000acc8
    73d0:	0000acdf 	.word	0x0000acdf

000073d4 <z_unpend1_no_timeout>:
{
    73d4:	b538      	push	{r3, r4, r5, lr}
    73d6:	4604      	mov	r4, r0
	__asm__ volatile(
    73d8:	f04f 0320 	mov.w	r3, #32
    73dc:	f3ef 8511 	mrs	r5, BASEPRI
    73e0:	f383 8812 	msr	BASEPRI_MAX, r3
    73e4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    73e8:	4819      	ldr	r0, [pc, #100]	; (7450 <z_unpend1_no_timeout+0x7c>)
    73ea:	f000 fd83 	bl	7ef4 <z_spin_lock_valid>
    73ee:	b968      	cbnz	r0, 740c <z_unpend1_no_timeout+0x38>
    73f0:	4a18      	ldr	r2, [pc, #96]	; (7454 <z_unpend1_no_timeout+0x80>)
    73f2:	4919      	ldr	r1, [pc, #100]	; (7458 <z_unpend1_no_timeout+0x84>)
    73f4:	4819      	ldr	r0, [pc, #100]	; (745c <z_unpend1_no_timeout+0x88>)
    73f6:	2381      	movs	r3, #129	; 0x81
    73f8:	f001 ff91 	bl	931e <printk>
    73fc:	4914      	ldr	r1, [pc, #80]	; (7450 <z_unpend1_no_timeout+0x7c>)
    73fe:	4818      	ldr	r0, [pc, #96]	; (7460 <z_unpend1_no_timeout+0x8c>)
    7400:	f001 ff8d 	bl	931e <printk>
    7404:	4813      	ldr	r0, [pc, #76]	; (7454 <z_unpend1_no_timeout+0x80>)
    7406:	2181      	movs	r1, #129	; 0x81
    7408:	f001 fe86 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    740c:	4810      	ldr	r0, [pc, #64]	; (7450 <z_unpend1_no_timeout+0x7c>)
    740e:	f000 fd8f 	bl	7f30 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    7412:	4620      	mov	r0, r4
    7414:	f002 fd9d 	bl	9f52 <z_priq_dumb_best>
		if (thread != NULL) {
    7418:	4604      	mov	r4, r0
    741a:	b108      	cbz	r0, 7420 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
    741c:	f7ff fab0 	bl	6980 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7420:	480b      	ldr	r0, [pc, #44]	; (7450 <z_unpend1_no_timeout+0x7c>)
    7422:	f000 fd75 	bl	7f10 <z_spin_unlock_valid>
    7426:	b968      	cbnz	r0, 7444 <z_unpend1_no_timeout+0x70>
    7428:	4a0a      	ldr	r2, [pc, #40]	; (7454 <z_unpend1_no_timeout+0x80>)
    742a:	490e      	ldr	r1, [pc, #56]	; (7464 <z_unpend1_no_timeout+0x90>)
    742c:	480b      	ldr	r0, [pc, #44]	; (745c <z_unpend1_no_timeout+0x88>)
    742e:	23ac      	movs	r3, #172	; 0xac
    7430:	f001 ff75 	bl	931e <printk>
    7434:	4906      	ldr	r1, [pc, #24]	; (7450 <z_unpend1_no_timeout+0x7c>)
    7436:	480c      	ldr	r0, [pc, #48]	; (7468 <z_unpend1_no_timeout+0x94>)
    7438:	f001 ff71 	bl	931e <printk>
    743c:	4805      	ldr	r0, [pc, #20]	; (7454 <z_unpend1_no_timeout+0x80>)
    743e:	21ac      	movs	r1, #172	; 0xac
    7440:	f001 fe6a 	bl	9118 <assert_post_action>
	__asm__ volatile(
    7444:	f385 8811 	msr	BASEPRI, r5
    7448:	f3bf 8f6f 	isb	sy
}
    744c:	4620      	mov	r0, r4
    744e:	bd38      	pop	{r3, r4, r5, pc}
    7450:	20000eb0 	.word	0x20000eb0
    7454:	0000aca2 	.word	0x0000aca2
    7458:	0000acf4 	.word	0x0000acf4
    745c:	0000a594 	.word	0x0000a594
    7460:	0000ad09 	.word	0x0000ad09
    7464:	0000acc8 	.word	0x0000acc8
    7468:	0000acdf 	.word	0x0000acdf

0000746c <z_unpend_first_thread>:
{
    746c:	b538      	push	{r3, r4, r5, lr}
    746e:	4604      	mov	r4, r0
	__asm__ volatile(
    7470:	f04f 0320 	mov.w	r3, #32
    7474:	f3ef 8511 	mrs	r5, BASEPRI
    7478:	f383 8812 	msr	BASEPRI_MAX, r3
    747c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7480:	481b      	ldr	r0, [pc, #108]	; (74f0 <z_unpend_first_thread+0x84>)
    7482:	f000 fd37 	bl	7ef4 <z_spin_lock_valid>
    7486:	b968      	cbnz	r0, 74a4 <z_unpend_first_thread+0x38>
    7488:	4a1a      	ldr	r2, [pc, #104]	; (74f4 <z_unpend_first_thread+0x88>)
    748a:	491b      	ldr	r1, [pc, #108]	; (74f8 <z_unpend_first_thread+0x8c>)
    748c:	481b      	ldr	r0, [pc, #108]	; (74fc <z_unpend_first_thread+0x90>)
    748e:	2381      	movs	r3, #129	; 0x81
    7490:	f001 ff45 	bl	931e <printk>
    7494:	4916      	ldr	r1, [pc, #88]	; (74f0 <z_unpend_first_thread+0x84>)
    7496:	481a      	ldr	r0, [pc, #104]	; (7500 <z_unpend_first_thread+0x94>)
    7498:	f001 ff41 	bl	931e <printk>
    749c:	4815      	ldr	r0, [pc, #84]	; (74f4 <z_unpend_first_thread+0x88>)
    749e:	2181      	movs	r1, #129	; 0x81
    74a0:	f001 fe3a 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    74a4:	4812      	ldr	r0, [pc, #72]	; (74f0 <z_unpend_first_thread+0x84>)
    74a6:	f000 fd43 	bl	7f30 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    74aa:	4620      	mov	r0, r4
    74ac:	f002 fd51 	bl	9f52 <z_priq_dumb_best>
		if (thread != NULL) {
    74b0:	4604      	mov	r4, r0
    74b2:	b128      	cbz	r0, 74c0 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    74b4:	f7ff fa64 	bl	6980 <unpend_thread_no_timeout>
    74b8:	f104 0018 	add.w	r0, r4, #24
    74bc:	f000 fe64 	bl	8188 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    74c0:	480b      	ldr	r0, [pc, #44]	; (74f0 <z_unpend_first_thread+0x84>)
    74c2:	f000 fd25 	bl	7f10 <z_spin_unlock_valid>
    74c6:	b968      	cbnz	r0, 74e4 <z_unpend_first_thread+0x78>
    74c8:	4a0a      	ldr	r2, [pc, #40]	; (74f4 <z_unpend_first_thread+0x88>)
    74ca:	490e      	ldr	r1, [pc, #56]	; (7504 <z_unpend_first_thread+0x98>)
    74cc:	480b      	ldr	r0, [pc, #44]	; (74fc <z_unpend_first_thread+0x90>)
    74ce:	23ac      	movs	r3, #172	; 0xac
    74d0:	f001 ff25 	bl	931e <printk>
    74d4:	4906      	ldr	r1, [pc, #24]	; (74f0 <z_unpend_first_thread+0x84>)
    74d6:	480c      	ldr	r0, [pc, #48]	; (7508 <z_unpend_first_thread+0x9c>)
    74d8:	f001 ff21 	bl	931e <printk>
    74dc:	4805      	ldr	r0, [pc, #20]	; (74f4 <z_unpend_first_thread+0x88>)
    74de:	21ac      	movs	r1, #172	; 0xac
    74e0:	f001 fe1a 	bl	9118 <assert_post_action>
	__asm__ volatile(
    74e4:	f385 8811 	msr	BASEPRI, r5
    74e8:	f3bf 8f6f 	isb	sy
}
    74ec:	4620      	mov	r0, r4
    74ee:	bd38      	pop	{r3, r4, r5, pc}
    74f0:	20000eb0 	.word	0x20000eb0
    74f4:	0000aca2 	.word	0x0000aca2
    74f8:	0000acf4 	.word	0x0000acf4
    74fc:	0000a594 	.word	0x0000a594
    7500:	0000ad09 	.word	0x0000ad09
    7504:	0000acc8 	.word	0x0000acc8
    7508:	0000acdf 	.word	0x0000acdf

0000750c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    750c:	4b04      	ldr	r3, [pc, #16]	; (7520 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    750e:	2100      	movs	r1, #0
    7510:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    7514:	e9c3 2208 	strd	r2, r2, [r3, #32]
    7518:	4608      	mov	r0, r1
    751a:	f7ff b8a9 	b.w	6670 <k_sched_time_slice_set>
    751e:	bf00      	nop
    7520:	20000e7c 	.word	0x20000e7c

00007524 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    7524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7526:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    752a:	b173      	cbz	r3, 754a <z_impl_k_yield+0x26>
    752c:	4941      	ldr	r1, [pc, #260]	; (7634 <z_impl_k_yield+0x110>)
    752e:	4a42      	ldr	r2, [pc, #264]	; (7638 <z_impl_k_yield+0x114>)
    7530:	4842      	ldr	r0, [pc, #264]	; (763c <z_impl_k_yield+0x118>)
    7532:	f240 43dc 	movw	r3, #1244	; 0x4dc
    7536:	f001 fef2 	bl	931e <printk>
    753a:	4841      	ldr	r0, [pc, #260]	; (7640 <z_impl_k_yield+0x11c>)
    753c:	f001 feef 	bl	931e <printk>
    7540:	483d      	ldr	r0, [pc, #244]	; (7638 <z_impl_k_yield+0x114>)
    7542:	f240 41dc 	movw	r1, #1244	; 0x4dc
    7546:	f001 fde7 	bl	9118 <assert_post_action>
	__asm__ volatile(
    754a:	f04f 0320 	mov.w	r3, #32
    754e:	f3ef 8611 	mrs	r6, BASEPRI
    7552:	f383 8812 	msr	BASEPRI_MAX, r3
    7556:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    755a:	483a      	ldr	r0, [pc, #232]	; (7644 <z_impl_k_yield+0x120>)
    755c:	f000 fcca 	bl	7ef4 <z_spin_lock_valid>
    7560:	b968      	cbnz	r0, 757e <z_impl_k_yield+0x5a>
    7562:	4a39      	ldr	r2, [pc, #228]	; (7648 <z_impl_k_yield+0x124>)
    7564:	4939      	ldr	r1, [pc, #228]	; (764c <z_impl_k_yield+0x128>)
    7566:	4835      	ldr	r0, [pc, #212]	; (763c <z_impl_k_yield+0x118>)
    7568:	2381      	movs	r3, #129	; 0x81
    756a:	f001 fed8 	bl	931e <printk>
    756e:	4935      	ldr	r1, [pc, #212]	; (7644 <z_impl_k_yield+0x120>)
    7570:	4837      	ldr	r0, [pc, #220]	; (7650 <z_impl_k_yield+0x12c>)
    7572:	f001 fed4 	bl	931e <printk>
    7576:	4834      	ldr	r0, [pc, #208]	; (7648 <z_impl_k_yield+0x124>)
    7578:	2181      	movs	r1, #129	; 0x81
    757a:	f001 fdcd 	bl	9118 <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    757e:	4d35      	ldr	r5, [pc, #212]	; (7654 <z_impl_k_yield+0x130>)
	z_spin_lock_set_owner(l);
    7580:	4830      	ldr	r0, [pc, #192]	; (7644 <z_impl_k_yield+0x120>)
    7582:	f000 fcd5 	bl	7f30 <z_spin_lock_set_owner>
    7586:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7588:	7b4b      	ldrb	r3, [r1, #13]
    758a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    758e:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7590:	f105 0020 	add.w	r0, r5, #32
    7594:	f7ff f9d2 	bl	693c <z_priq_dumb_remove>
	}
	queue_thread(_current);
    7598:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    759a:	7b63      	ldrb	r3, [r4, #13]
    759c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    75a0:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    75a2:	4b2d      	ldr	r3, [pc, #180]	; (7658 <z_impl_k_yield+0x134>)
    75a4:	429c      	cmp	r4, r3
    75a6:	d109      	bne.n	75bc <z_impl_k_yield+0x98>
    75a8:	492c      	ldr	r1, [pc, #176]	; (765c <z_impl_k_yield+0x138>)
    75aa:	4824      	ldr	r0, [pc, #144]	; (763c <z_impl_k_yield+0x118>)
    75ac:	4a22      	ldr	r2, [pc, #136]	; (7638 <z_impl_k_yield+0x114>)
    75ae:	23ba      	movs	r3, #186	; 0xba
    75b0:	f001 feb5 	bl	931e <printk>
    75b4:	4820      	ldr	r0, [pc, #128]	; (7638 <z_impl_k_yield+0x114>)
    75b6:	21ba      	movs	r1, #186	; 0xba
    75b8:	f001 fdae 	bl	9118 <assert_post_action>
	return list->head == list;
    75bc:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    75be:	4828      	ldr	r0, [pc, #160]	; (7660 <z_impl_k_yield+0x13c>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    75c0:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    75c2:	4283      	cmp	r3, r0
    75c4:	bf08      	it	eq
    75c6:	2300      	moveq	r3, #0
    75c8:	2b00      	cmp	r3, #0
    75ca:	bf38      	it	cc
    75cc:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    75ce:	b35b      	cbz	r3, 7628 <z_impl_k_yield+0x104>
	int32_t b1 = thread_1->base.prio;
    75d0:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    75d4:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    75d8:	4297      	cmp	r7, r2
    75da:	d021      	beq.n	7620 <z_impl_k_yield+0xfc>
		return b2 - b1;
    75dc:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    75de:	2a00      	cmp	r2, #0
    75e0:	dd1e      	ble.n	7620 <z_impl_k_yield+0xfc>
	sys_dnode_t *const prev = successor->prev;
    75e2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    75e4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    75e8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    75ea:	605c      	str	r4, [r3, #4]
	update_cache(1);
    75ec:	2001      	movs	r0, #1
    75ee:	f7ff fa35 	bl	6a5c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    75f2:	4814      	ldr	r0, [pc, #80]	; (7644 <z_impl_k_yield+0x120>)
    75f4:	f000 fc8c 	bl	7f10 <z_spin_unlock_valid>
    75f8:	b968      	cbnz	r0, 7616 <z_impl_k_yield+0xf2>
    75fa:	4a13      	ldr	r2, [pc, #76]	; (7648 <z_impl_k_yield+0x124>)
    75fc:	4919      	ldr	r1, [pc, #100]	; (7664 <z_impl_k_yield+0x140>)
    75fe:	480f      	ldr	r0, [pc, #60]	; (763c <z_impl_k_yield+0x118>)
    7600:	23c3      	movs	r3, #195	; 0xc3
    7602:	f001 fe8c 	bl	931e <printk>
    7606:	490f      	ldr	r1, [pc, #60]	; (7644 <z_impl_k_yield+0x120>)
    7608:	4817      	ldr	r0, [pc, #92]	; (7668 <z_impl_k_yield+0x144>)
    760a:	f001 fe88 	bl	931e <printk>
    760e:	480e      	ldr	r0, [pc, #56]	; (7648 <z_impl_k_yield+0x124>)
    7610:	21c3      	movs	r1, #195	; 0xc3
    7612:	f001 fd81 	bl	9118 <assert_post_action>
    7616:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    7618:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    761c:	f7fb baf4 	b.w	2c08 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    7620:	428b      	cmp	r3, r1
    7622:	d001      	beq.n	7628 <z_impl_k_yield+0x104>
    7624:	681b      	ldr	r3, [r3, #0]
    7626:	e7d2      	b.n	75ce <z_impl_k_yield+0xaa>
	node->prev = tail;
    7628:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    762c:	600c      	str	r4, [r1, #0]
	list->tail = node;
    762e:	626c      	str	r4, [r5, #36]	; 0x24
}
    7630:	e7dc      	b.n	75ec <z_impl_k_yield+0xc8>
    7632:	bf00      	nop
    7634:	0000b635 	.word	0x0000b635
    7638:	0000b812 	.word	0x0000b812
    763c:	0000a594 	.word	0x0000a594
    7640:	0000b6ae 	.word	0x0000b6ae
    7644:	20000eb0 	.word	0x20000eb0
    7648:	0000aca2 	.word	0x0000aca2
    764c:	0000acf4 	.word	0x0000acf4
    7650:	0000ad09 	.word	0x0000ad09
    7654:	20000e7c 	.word	0x20000e7c
    7658:	200005b0 	.word	0x200005b0
    765c:	0000b834 	.word	0x0000b834
    7660:	20000e9c 	.word	0x20000e9c
    7664:	0000acc8 	.word	0x0000acc8
    7668:	0000acdf 	.word	0x0000acdf

0000766c <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    766c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7670:	4604      	mov	r4, r0
    7672:	460d      	mov	r5, r1
    7674:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    7678:	b173      	cbz	r3, 7698 <z_tick_sleep+0x2c>
    767a:	4945      	ldr	r1, [pc, #276]	; (7790 <z_tick_sleep+0x124>)
    767c:	4a45      	ldr	r2, [pc, #276]	; (7794 <z_tick_sleep+0x128>)
    767e:	4846      	ldr	r0, [pc, #280]	; (7798 <z_tick_sleep+0x12c>)
    7680:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
    7684:	f001 fe4b 	bl	931e <printk>
    7688:	4844      	ldr	r0, [pc, #272]	; (779c <z_tick_sleep+0x130>)
    768a:	f001 fe48 	bl	931e <printk>
    768e:	4841      	ldr	r0, [pc, #260]	; (7794 <z_tick_sleep+0x128>)
    7690:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    7694:	f001 fd40 	bl	9118 <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    7698:	ea54 0305 	orrs.w	r3, r4, r5
    769c:	d104      	bne.n	76a8 <z_tick_sleep+0x3c>
	z_impl_k_yield();
    769e:	f7ff ff41 	bl	7524 <z_impl_k_yield>
		k_yield();
		return 0;
    76a2:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    76a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    76a8:	f06f 0301 	mvn.w	r3, #1
    76ac:	1b1e      	subs	r6, r3, r4
    76ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    76b2:	eb63 0705 	sbc.w	r7, r3, r5
    76b6:	2e01      	cmp	r6, #1
    76b8:	f177 0300 	sbcs.w	r3, r7, #0
    76bc:	da64      	bge.n	7788 <z_tick_sleep+0x11c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    76be:	f002 fc6d 	bl	9f9c <sys_clock_tick_get_32>
    76c2:	1906      	adds	r6, r0, r4
    76c4:	f04f 0320 	mov.w	r3, #32
    76c8:	f3ef 8811 	mrs	r8, BASEPRI
    76cc:	f383 8812 	msr	BASEPRI_MAX, r3
    76d0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    76d4:	4832      	ldr	r0, [pc, #200]	; (77a0 <z_tick_sleep+0x134>)
    76d6:	f000 fc0d 	bl	7ef4 <z_spin_lock_valid>
    76da:	b968      	cbnz	r0, 76f8 <z_tick_sleep+0x8c>
    76dc:	4a31      	ldr	r2, [pc, #196]	; (77a4 <z_tick_sleep+0x138>)
    76de:	4932      	ldr	r1, [pc, #200]	; (77a8 <z_tick_sleep+0x13c>)
    76e0:	482d      	ldr	r0, [pc, #180]	; (7798 <z_tick_sleep+0x12c>)
    76e2:	2381      	movs	r3, #129	; 0x81
    76e4:	f001 fe1b 	bl	931e <printk>
    76e8:	492d      	ldr	r1, [pc, #180]	; (77a0 <z_tick_sleep+0x134>)
    76ea:	4830      	ldr	r0, [pc, #192]	; (77ac <z_tick_sleep+0x140>)
    76ec:	f001 fe17 	bl	931e <printk>
    76f0:	482c      	ldr	r0, [pc, #176]	; (77a4 <z_tick_sleep+0x138>)
    76f2:	2181      	movs	r1, #129	; 0x81
    76f4:	f001 fd10 	bl	9118 <assert_post_action>
	pending_current = _current;
    76f8:	4f2d      	ldr	r7, [pc, #180]	; (77b0 <z_tick_sleep+0x144>)
	z_spin_lock_set_owner(l);
    76fa:	4829      	ldr	r0, [pc, #164]	; (77a0 <z_tick_sleep+0x134>)
    76fc:	f000 fc18 	bl	7f30 <z_spin_lock_set_owner>
    7700:	4b2c      	ldr	r3, [pc, #176]	; (77b4 <z_tick_sleep+0x148>)
    7702:	68b8      	ldr	r0, [r7, #8]
    7704:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    7706:	f7ff fbf7 	bl	6ef8 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    770a:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    770c:	492a      	ldr	r1, [pc, #168]	; (77b8 <z_tick_sleep+0x14c>)
    770e:	4622      	mov	r2, r4
    7710:	462b      	mov	r3, r5
    7712:	3018      	adds	r0, #24
    7714:	f000 fc64 	bl	7fe0 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    7718:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    771a:	4821      	ldr	r0, [pc, #132]	; (77a0 <z_tick_sleep+0x134>)
    771c:	7b53      	ldrb	r3, [r2, #13]
    771e:	f043 0310 	orr.w	r3, r3, #16
    7722:	7353      	strb	r3, [r2, #13]
    7724:	f000 fbf4 	bl	7f10 <z_spin_unlock_valid>
    7728:	b968      	cbnz	r0, 7746 <z_tick_sleep+0xda>
    772a:	4a1e      	ldr	r2, [pc, #120]	; (77a4 <z_tick_sleep+0x138>)
    772c:	4923      	ldr	r1, [pc, #140]	; (77bc <z_tick_sleep+0x150>)
    772e:	481a      	ldr	r0, [pc, #104]	; (7798 <z_tick_sleep+0x12c>)
    7730:	23c3      	movs	r3, #195	; 0xc3
    7732:	f001 fdf4 	bl	931e <printk>
    7736:	491a      	ldr	r1, [pc, #104]	; (77a0 <z_tick_sleep+0x134>)
    7738:	4821      	ldr	r0, [pc, #132]	; (77c0 <z_tick_sleep+0x154>)
    773a:	f001 fdf0 	bl	931e <printk>
    773e:	4819      	ldr	r0, [pc, #100]	; (77a4 <z_tick_sleep+0x138>)
    7740:	21c3      	movs	r1, #195	; 0xc3
    7742:	f001 fce9 	bl	9118 <assert_post_action>
    7746:	4640      	mov	r0, r8
    7748:	f7fb fa5e 	bl	2c08 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    774c:	68bb      	ldr	r3, [r7, #8]
    774e:	7b5b      	ldrb	r3, [r3, #13]
    7750:	06db      	lsls	r3, r3, #27
    7752:	d50e      	bpl.n	7772 <z_tick_sleep+0x106>
    7754:	491b      	ldr	r1, [pc, #108]	; (77c4 <z_tick_sleep+0x158>)
    7756:	4a0f      	ldr	r2, [pc, #60]	; (7794 <z_tick_sleep+0x128>)
    7758:	480f      	ldr	r0, [pc, #60]	; (7798 <z_tick_sleep+0x12c>)
    775a:	f240 5319 	movw	r3, #1305	; 0x519
    775e:	f001 fdde 	bl	931e <printk>
    7762:	480e      	ldr	r0, [pc, #56]	; (779c <z_tick_sleep+0x130>)
    7764:	f001 fddb 	bl	931e <printk>
    7768:	480a      	ldr	r0, [pc, #40]	; (7794 <z_tick_sleep+0x128>)
    776a:	f240 5119 	movw	r1, #1305	; 0x519
    776e:	f001 fcd3 	bl	9118 <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    7772:	f002 fc13 	bl	9f9c <sys_clock_tick_get_32>
    7776:	1a30      	subs	r0, r6, r0
    7778:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    777c:	2801      	cmp	r0, #1
    777e:	f171 0300 	sbcs.w	r3, r1, #0
    7782:	bfb8      	it	lt
    7784:	2000      	movlt	r0, #0
    7786:	e78d      	b.n	76a4 <z_tick_sleep+0x38>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    7788:	f06f 0601 	mvn.w	r6, #1
    778c:	1b36      	subs	r6, r6, r4
    778e:	e799      	b.n	76c4 <z_tick_sleep+0x58>
    7790:	0000b635 	.word	0x0000b635
    7794:	0000b812 	.word	0x0000b812
    7798:	0000a594 	.word	0x0000a594
    779c:	0000b6ae 	.word	0x0000b6ae
    77a0:	20000eb0 	.word	0x20000eb0
    77a4:	0000aca2 	.word	0x0000aca2
    77a8:	0000acf4 	.word	0x0000acf4
    77ac:	0000ad09 	.word	0x0000ad09
    77b0:	20000e7c 	.word	0x20000e7c
    77b4:	20000eac 	.word	0x20000eac
    77b8:	00006e45 	.word	0x00006e45
    77bc:	0000acc8 	.word	0x0000acc8
    77c0:	0000acdf 	.word	0x0000acdf
    77c4:	0000b8c4 	.word	0x0000b8c4

000077c8 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    77c8:	b538      	push	{r3, r4, r5, lr}
    77ca:	4604      	mov	r4, r0
    77cc:	460d      	mov	r5, r1
    77ce:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    77d2:	b173      	cbz	r3, 77f2 <z_impl_k_sleep+0x2a>
    77d4:	4913      	ldr	r1, [pc, #76]	; (7824 <z_impl_k_sleep+0x5c>)
    77d6:	4a14      	ldr	r2, [pc, #80]	; (7828 <z_impl_k_sleep+0x60>)
    77d8:	4814      	ldr	r0, [pc, #80]	; (782c <z_impl_k_sleep+0x64>)
    77da:	f44f 63a5 	mov.w	r3, #1320	; 0x528
    77de:	f001 fd9e 	bl	931e <printk>
    77e2:	4813      	ldr	r0, [pc, #76]	; (7830 <z_impl_k_sleep+0x68>)
    77e4:	f001 fd9b 	bl	931e <printk>
    77e8:	480f      	ldr	r0, [pc, #60]	; (7828 <z_impl_k_sleep+0x60>)
    77ea:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    77ee:	f001 fc93 	bl	9118 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    77f2:	1c6b      	adds	r3, r5, #1
    77f4:	bf08      	it	eq
    77f6:	f1b4 3fff 	cmpeq.w	r4, #4294967295	; 0xffffffff
    77fa:	d106      	bne.n	780a <z_impl_k_sleep+0x42>
		k_thread_suspend(_current);
    77fc:	4b0d      	ldr	r3, [pc, #52]	; (7834 <z_impl_k_sleep+0x6c>)
    77fe:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    7800:	f7ff fd02 	bl	7208 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    7804:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    7808:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    780a:	4620      	mov	r0, r4
    780c:	4629      	mov	r1, r5
    780e:	f7ff ff2d 	bl	766c <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    7812:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    7816:	fb80 3403 	smull	r3, r4, r0, r3
    781a:	0bd8      	lsrs	r0, r3, #15
    781c:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    7820:	e7f2      	b.n	7808 <z_impl_k_sleep+0x40>
    7822:	bf00      	nop
    7824:	0000b635 	.word	0x0000b635
    7828:	0000b812 	.word	0x0000b812
    782c:	0000a594 	.word	0x0000a594
    7830:	0000b6ae 	.word	0x0000b6ae
    7834:	20000e7c 	.word	0x20000e7c

00007838 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    7838:	4b01      	ldr	r3, [pc, #4]	; (7840 <z_impl_z_current_get+0x8>)
    783a:	6898      	ldr	r0, [r3, #8]
    783c:	4770      	bx	lr
    783e:	bf00      	nop
    7840:	20000e7c 	.word	0x20000e7c

00007844 <z_impl_k_is_preempt_thread>:
    7844:	f3ef 8305 	mrs	r3, IPSR
#include <syscalls/z_current_get_mrsh.c>
#endif

int z_impl_k_is_preempt_thread(void)
{
	return !arch_is_in_isr() && is_preempt(_current);
    7848:	b93b      	cbnz	r3, 785a <z_impl_k_is_preempt_thread+0x16>
    784a:	4b05      	ldr	r3, [pc, #20]	; (7860 <z_impl_k_is_preempt_thread+0x1c>)
    784c:	689b      	ldr	r3, [r3, #8]
    784e:	89d8      	ldrh	r0, [r3, #14]
    7850:	287f      	cmp	r0, #127	; 0x7f
    7852:	bf8c      	ite	hi
    7854:	2000      	movhi	r0, #0
    7856:	2001      	movls	r0, #1
    7858:	4770      	bx	lr
    785a:	2000      	movs	r0, #0
}
    785c:	4770      	bx	lr
    785e:	bf00      	nop
    7860:	20000e7c 	.word	0x20000e7c

00007864 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    7864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7868:	4604      	mov	r4, r0
    786a:	f04f 0320 	mov.w	r3, #32
    786e:	f3ef 8611 	mrs	r6, BASEPRI
    7872:	f383 8812 	msr	BASEPRI_MAX, r3
    7876:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    787a:	4848      	ldr	r0, [pc, #288]	; (799c <z_thread_abort+0x138>)
    787c:	f000 fb3a 	bl	7ef4 <z_spin_lock_valid>
    7880:	b968      	cbnz	r0, 789e <z_thread_abort+0x3a>
    7882:	4a47      	ldr	r2, [pc, #284]	; (79a0 <z_thread_abort+0x13c>)
    7884:	4947      	ldr	r1, [pc, #284]	; (79a4 <z_thread_abort+0x140>)
    7886:	4848      	ldr	r0, [pc, #288]	; (79a8 <z_thread_abort+0x144>)
    7888:	2381      	movs	r3, #129	; 0x81
    788a:	f001 fd48 	bl	931e <printk>
    788e:	4943      	ldr	r1, [pc, #268]	; (799c <z_thread_abort+0x138>)
    7890:	4846      	ldr	r0, [pc, #280]	; (79ac <z_thread_abort+0x148>)
    7892:	f001 fd44 	bl	931e <printk>
    7896:	4842      	ldr	r0, [pc, #264]	; (79a0 <z_thread_abort+0x13c>)
    7898:	2181      	movs	r1, #129	; 0x81
    789a:	f001 fc3d 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    789e:	483f      	ldr	r0, [pc, #252]	; (799c <z_thread_abort+0x138>)
    78a0:	f000 fb46 	bl	7f30 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    78a4:	7b63      	ldrb	r3, [r4, #13]
    78a6:	071a      	lsls	r2, r3, #28
    78a8:	d517      	bpl.n	78da <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    78aa:	483c      	ldr	r0, [pc, #240]	; (799c <z_thread_abort+0x138>)
    78ac:	f000 fb30 	bl	7f10 <z_spin_unlock_valid>
    78b0:	b968      	cbnz	r0, 78ce <z_thread_abort+0x6a>
    78b2:	4a3b      	ldr	r2, [pc, #236]	; (79a0 <z_thread_abort+0x13c>)
    78b4:	493e      	ldr	r1, [pc, #248]	; (79b0 <z_thread_abort+0x14c>)
    78b6:	483c      	ldr	r0, [pc, #240]	; (79a8 <z_thread_abort+0x144>)
    78b8:	23ac      	movs	r3, #172	; 0xac
    78ba:	f001 fd30 	bl	931e <printk>
    78be:	4937      	ldr	r1, [pc, #220]	; (799c <z_thread_abort+0x138>)
    78c0:	483c      	ldr	r0, [pc, #240]	; (79b4 <z_thread_abort+0x150>)
    78c2:	f001 fd2c 	bl	931e <printk>
    78c6:	4836      	ldr	r0, [pc, #216]	; (79a0 <z_thread_abort+0x13c>)
    78c8:	21ac      	movs	r1, #172	; 0xac
    78ca:	f001 fc25 	bl	9118 <assert_post_action>
	__asm__ volatile(
    78ce:	f386 8811 	msr	BASEPRI, r6
    78d2:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    78d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    78da:	f023 0220 	bic.w	r2, r3, #32
    78de:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    78e2:	09d2      	lsrs	r2, r2, #7
    78e4:	d142      	bne.n	796c <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    78e6:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    78e8:	68a3      	ldr	r3, [r4, #8]
    78ea:	b113      	cbz	r3, 78f2 <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    78ec:	4620      	mov	r0, r4
    78ee:	f7ff f847 	bl	6980 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    78f2:	f104 0018 	add.w	r0, r4, #24
    78f6:	f000 fc47 	bl	8188 <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    78fa:	f104 0758 	add.w	r7, r4, #88	; 0x58
    78fe:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    7902:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7904:	42bd      	cmp	r5, r7
    7906:	d001      	beq.n	790c <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    7908:	2d00      	cmp	r5, #0
    790a:	d139      	bne.n	7980 <z_thread_abort+0x11c>
		update_cache(1);
    790c:	2001      	movs	r0, #1
    790e:	f7ff f8a5 	bl	6a5c <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    7912:	4b29      	ldr	r3, [pc, #164]	; (79b8 <z_thread_abort+0x154>)
    7914:	689b      	ldr	r3, [r3, #8]
    7916:	42a3      	cmp	r3, r4
    7918:	d1c7      	bne.n	78aa <z_thread_abort+0x46>
    791a:	f3ef 8305 	mrs	r3, IPSR
    791e:	2b00      	cmp	r3, #0
    7920:	d1c3      	bne.n	78aa <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7922:	481e      	ldr	r0, [pc, #120]	; (799c <z_thread_abort+0x138>)
    7924:	f000 faf4 	bl	7f10 <z_spin_unlock_valid>
    7928:	b968      	cbnz	r0, 7946 <z_thread_abort+0xe2>
    792a:	4a1d      	ldr	r2, [pc, #116]	; (79a0 <z_thread_abort+0x13c>)
    792c:	4920      	ldr	r1, [pc, #128]	; (79b0 <z_thread_abort+0x14c>)
    792e:	481e      	ldr	r0, [pc, #120]	; (79a8 <z_thread_abort+0x144>)
    7930:	23c3      	movs	r3, #195	; 0xc3
    7932:	f001 fcf4 	bl	931e <printk>
    7936:	4919      	ldr	r1, [pc, #100]	; (799c <z_thread_abort+0x138>)
    7938:	481e      	ldr	r0, [pc, #120]	; (79b4 <z_thread_abort+0x150>)
    793a:	f001 fcf0 	bl	931e <printk>
    793e:	4818      	ldr	r0, [pc, #96]	; (79a0 <z_thread_abort+0x13c>)
    7940:	21c3      	movs	r1, #195	; 0xc3
    7942:	f001 fbe9 	bl	9118 <assert_post_action>
    7946:	4630      	mov	r0, r6
    7948:	f7fb f95e 	bl	2c08 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    794c:	4a1b      	ldr	r2, [pc, #108]	; (79bc <z_thread_abort+0x158>)
    794e:	491c      	ldr	r1, [pc, #112]	; (79c0 <z_thread_abort+0x15c>)
    7950:	4815      	ldr	r0, [pc, #84]	; (79a8 <z_thread_abort+0x144>)
    7952:	f240 634b 	movw	r3, #1611	; 0x64b
    7956:	f001 fce2 	bl	931e <printk>
    795a:	481a      	ldr	r0, [pc, #104]	; (79c4 <z_thread_abort+0x160>)
    795c:	f001 fcdf 	bl	931e <printk>
    7960:	4816      	ldr	r0, [pc, #88]	; (79bc <z_thread_abort+0x158>)
    7962:	f240 614b 	movw	r1, #1611	; 0x64b
    7966:	f001 fbd7 	bl	9118 <assert_post_action>
    796a:	e79e      	b.n	78aa <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    796c:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    7970:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    7974:	4814      	ldr	r0, [pc, #80]	; (79c8 <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7976:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7978:	4621      	mov	r1, r4
    797a:	f7fe ffdf 	bl	693c <z_priq_dumb_remove>
}
    797e:	e7b3      	b.n	78e8 <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    7980:	4628      	mov	r0, r5
    7982:	f7fe fffd 	bl	6980 <unpend_thread_no_timeout>
    7986:	f105 0018 	add.w	r0, r5, #24
    798a:	f000 fbfd 	bl	8188 <z_abort_timeout>
    798e:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
		ready_thread(thread);
    7992:	4628      	mov	r0, r5
    7994:	f7ff f968 	bl	6c68 <ready_thread>
    7998:	e7b3      	b.n	7902 <z_thread_abort+0x9e>
    799a:	bf00      	nop
    799c:	20000eb0 	.word	0x20000eb0
    79a0:	0000aca2 	.word	0x0000aca2
    79a4:	0000acf4 	.word	0x0000acf4
    79a8:	0000a594 	.word	0x0000a594
    79ac:	0000ad09 	.word	0x0000ad09
    79b0:	0000acc8 	.word	0x0000acc8
    79b4:	0000acdf 	.word	0x0000acdf
    79b8:	20000e7c 	.word	0x20000e7c
    79bc:	0000b812 	.word	0x0000b812
    79c0:	0000b36e 	.word	0x0000b36e
    79c4:	0000b904 	.word	0x0000b904
    79c8:	20000e9c 	.word	0x20000e9c

000079cc <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
    79cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    79ce:	4604      	mov	r4, r0
    79d0:	460e      	mov	r6, r1
    79d2:	4615      	mov	r5, r2
	__asm__ volatile(
    79d4:	f04f 0320 	mov.w	r3, #32
    79d8:	f3ef 8711 	mrs	r7, BASEPRI
    79dc:	f383 8812 	msr	BASEPRI_MAX, r3
    79e0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    79e4:	481e      	ldr	r0, [pc, #120]	; (7a60 <z_sched_wake+0x94>)
    79e6:	f000 fa85 	bl	7ef4 <z_spin_lock_valid>
    79ea:	b968      	cbnz	r0, 7a08 <z_sched_wake+0x3c>
    79ec:	4a1d      	ldr	r2, [pc, #116]	; (7a64 <z_sched_wake+0x98>)
    79ee:	491e      	ldr	r1, [pc, #120]	; (7a68 <z_sched_wake+0x9c>)
    79f0:	481e      	ldr	r0, [pc, #120]	; (7a6c <z_sched_wake+0xa0>)
    79f2:	2381      	movs	r3, #129	; 0x81
    79f4:	f001 fc93 	bl	931e <printk>
    79f8:	4919      	ldr	r1, [pc, #100]	; (7a60 <z_sched_wake+0x94>)
    79fa:	481d      	ldr	r0, [pc, #116]	; (7a70 <z_sched_wake+0xa4>)
    79fc:	f001 fc8f 	bl	931e <printk>
    7a00:	4818      	ldr	r0, [pc, #96]	; (7a64 <z_sched_wake+0x98>)
    7a02:	2181      	movs	r1, #129	; 0x81
    7a04:	f001 fb88 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    7a08:	4815      	ldr	r0, [pc, #84]	; (7a60 <z_sched_wake+0x94>)
    7a0a:	f000 fa91 	bl	7f30 <z_spin_lock_set_owner>
	struct k_thread *thread;
	bool ret = false;

	LOCKED(&sched_spinlock) {
		thread = _priq_wait_best(&wait_q->waitq);
    7a0e:	4620      	mov	r0, r4
    7a10:	f002 fa9f 	bl	9f52 <z_priq_dumb_best>

		if (thread != NULL) {
    7a14:	4604      	mov	r4, r0
    7a16:	b158      	cbz	r0, 7a30 <z_sched_wake+0x64>
    7a18:	67c6      	str	r6, [r0, #124]	; 0x7c
    7a1a:	6145      	str	r5, [r0, #20]
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
    7a1c:	f7fe ffb0 	bl	6980 <unpend_thread_no_timeout>
    7a20:	f104 0018 	add.w	r0, r4, #24
    7a24:	f000 fbb0 	bl	8188 <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
    7a28:	4620      	mov	r0, r4
    7a2a:	f7ff f91d 	bl	6c68 <ready_thread>
			ret = true;
    7a2e:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7a30:	480b      	ldr	r0, [pc, #44]	; (7a60 <z_sched_wake+0x94>)
    7a32:	f000 fa6d 	bl	7f10 <z_spin_unlock_valid>
    7a36:	b968      	cbnz	r0, 7a54 <z_sched_wake+0x88>
    7a38:	4a0a      	ldr	r2, [pc, #40]	; (7a64 <z_sched_wake+0x98>)
    7a3a:	490e      	ldr	r1, [pc, #56]	; (7a74 <z_sched_wake+0xa8>)
    7a3c:	480b      	ldr	r0, [pc, #44]	; (7a6c <z_sched_wake+0xa0>)
    7a3e:	23ac      	movs	r3, #172	; 0xac
    7a40:	f001 fc6d 	bl	931e <printk>
    7a44:	4906      	ldr	r1, [pc, #24]	; (7a60 <z_sched_wake+0x94>)
    7a46:	480c      	ldr	r0, [pc, #48]	; (7a78 <z_sched_wake+0xac>)
    7a48:	f001 fc69 	bl	931e <printk>
    7a4c:	4805      	ldr	r0, [pc, #20]	; (7a64 <z_sched_wake+0x98>)
    7a4e:	21ac      	movs	r1, #172	; 0xac
    7a50:	f001 fb62 	bl	9118 <assert_post_action>
	__asm__ volatile(
    7a54:	f387 8811 	msr	BASEPRI, r7
    7a58:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    7a5c:	4620      	mov	r0, r4
    7a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7a60:	20000eb0 	.word	0x20000eb0
    7a64:	0000aca2 	.word	0x0000aca2
    7a68:	0000acf4 	.word	0x0000acf4
    7a6c:	0000a594 	.word	0x0000a594
    7a70:	0000ad09 	.word	0x0000ad09
    7a74:	0000acc8 	.word	0x0000acc8
    7a78:	0000acdf 	.word	0x0000acdf

00007a7c <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    7a7c:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    7a7e:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    7a82:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    7a84:	e9cd 6700 	strd	r6, r7, [sp]
    7a88:	f7ff faf2 	bl	7070 <z_pend_curr>

	if (data != NULL) {
    7a8c:	b11c      	cbz	r4, 7a96 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    7a8e:	4b03      	ldr	r3, [pc, #12]	; (7a9c <z_sched_wait+0x20>)
    7a90:	689b      	ldr	r3, [r3, #8]
    7a92:	695b      	ldr	r3, [r3, #20]
    7a94:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    7a96:	b002      	add	sp, #8
    7a98:	bdd0      	pop	{r4, r6, r7, pc}
    7a9a:	bf00      	nop
    7a9c:	20000e7c 	.word	0x20000e7c

00007aa0 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    7aa0:	b538      	push	{r3, r4, r5, lr}
    7aa2:	4604      	mov	r4, r0
	__asm__ volatile(
    7aa4:	f04f 0320 	mov.w	r3, #32
    7aa8:	f3ef 8511 	mrs	r5, BASEPRI
    7aac:	f383 8812 	msr	BASEPRI_MAX, r3
    7ab0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7ab4:	4817      	ldr	r0, [pc, #92]	; (7b14 <z_impl_k_sem_give+0x74>)
    7ab6:	f000 fa1d 	bl	7ef4 <z_spin_lock_valid>
    7aba:	b968      	cbnz	r0, 7ad8 <z_impl_k_sem_give+0x38>
    7abc:	4a16      	ldr	r2, [pc, #88]	; (7b18 <z_impl_k_sem_give+0x78>)
    7abe:	4917      	ldr	r1, [pc, #92]	; (7b1c <z_impl_k_sem_give+0x7c>)
    7ac0:	4817      	ldr	r0, [pc, #92]	; (7b20 <z_impl_k_sem_give+0x80>)
    7ac2:	2381      	movs	r3, #129	; 0x81
    7ac4:	f001 fc2b 	bl	931e <printk>
    7ac8:	4912      	ldr	r1, [pc, #72]	; (7b14 <z_impl_k_sem_give+0x74>)
    7aca:	4816      	ldr	r0, [pc, #88]	; (7b24 <z_impl_k_sem_give+0x84>)
    7acc:	f001 fc27 	bl	931e <printk>
    7ad0:	4811      	ldr	r0, [pc, #68]	; (7b18 <z_impl_k_sem_give+0x78>)
    7ad2:	2181      	movs	r1, #129	; 0x81
    7ad4:	f001 fb20 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    7ad8:	480e      	ldr	r0, [pc, #56]	; (7b14 <z_impl_k_sem_give+0x74>)
    7ada:	f000 fa29 	bl	7f30 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    7ade:	4620      	mov	r0, r4
    7ae0:	f7ff fcc4 	bl	746c <z_unpend_first_thread>

	if (thread != NULL) {
    7ae4:	b148      	cbz	r0, 7afa <z_impl_k_sem_give+0x5a>
    7ae6:	2200      	movs	r2, #0
    7ae8:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    7aea:	f7ff f90f 	bl	6d0c <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    7aee:	4629      	mov	r1, r5
    7af0:	4808      	ldr	r0, [pc, #32]	; (7b14 <z_impl_k_sem_give+0x74>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    7af2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    7af6:	f7fe be69 	b.w	67cc <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    7afa:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    7afe:	429a      	cmp	r2, r3
    7b00:	bf18      	it	ne
    7b02:	3301      	addne	r3, #1
    7b04:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
    7b06:	2102      	movs	r1, #2
    7b08:	f104 0010 	add.w	r0, r4, #16
    7b0c:	f002 f9fd 	bl	9f0a <z_handle_obj_poll_events>
}
    7b10:	e7ed      	b.n	7aee <z_impl_k_sem_give+0x4e>
    7b12:	bf00      	nop
    7b14:	20000ebc 	.word	0x20000ebc
    7b18:	0000aca2 	.word	0x0000aca2
    7b1c:	0000acf4 	.word	0x0000acf4
    7b20:	0000a594 	.word	0x0000a594
    7b24:	0000ad09 	.word	0x0000ad09

00007b28 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    7b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7b2a:	4604      	mov	r4, r0
    7b2c:	4616      	mov	r6, r2
    7b2e:	461f      	mov	r7, r3
    7b30:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    7b34:	b17b      	cbz	r3, 7b56 <z_impl_k_sem_take+0x2e>
    7b36:	ea56 0307 	orrs.w	r3, r6, r7
    7b3a:	d00c      	beq.n	7b56 <z_impl_k_sem_take+0x2e>
    7b3c:	4935      	ldr	r1, [pc, #212]	; (7c14 <z_impl_k_sem_take+0xec>)
    7b3e:	4a36      	ldr	r2, [pc, #216]	; (7c18 <z_impl_k_sem_take+0xf0>)
    7b40:	4836      	ldr	r0, [pc, #216]	; (7c1c <z_impl_k_sem_take+0xf4>)
    7b42:	2379      	movs	r3, #121	; 0x79
    7b44:	f001 fbeb 	bl	931e <printk>
    7b48:	4835      	ldr	r0, [pc, #212]	; (7c20 <z_impl_k_sem_take+0xf8>)
    7b4a:	f001 fbe8 	bl	931e <printk>
    7b4e:	4832      	ldr	r0, [pc, #200]	; (7c18 <z_impl_k_sem_take+0xf0>)
    7b50:	2179      	movs	r1, #121	; 0x79
    7b52:	f001 fae1 	bl	9118 <assert_post_action>
    7b56:	f04f 0320 	mov.w	r3, #32
    7b5a:	f3ef 8511 	mrs	r5, BASEPRI
    7b5e:	f383 8812 	msr	BASEPRI_MAX, r3
    7b62:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7b66:	482f      	ldr	r0, [pc, #188]	; (7c24 <z_impl_k_sem_take+0xfc>)
    7b68:	f000 f9c4 	bl	7ef4 <z_spin_lock_valid>
    7b6c:	b968      	cbnz	r0, 7b8a <z_impl_k_sem_take+0x62>
    7b6e:	4a2e      	ldr	r2, [pc, #184]	; (7c28 <z_impl_k_sem_take+0x100>)
    7b70:	492e      	ldr	r1, [pc, #184]	; (7c2c <z_impl_k_sem_take+0x104>)
    7b72:	482a      	ldr	r0, [pc, #168]	; (7c1c <z_impl_k_sem_take+0xf4>)
    7b74:	2381      	movs	r3, #129	; 0x81
    7b76:	f001 fbd2 	bl	931e <printk>
    7b7a:	492a      	ldr	r1, [pc, #168]	; (7c24 <z_impl_k_sem_take+0xfc>)
    7b7c:	482c      	ldr	r0, [pc, #176]	; (7c30 <z_impl_k_sem_take+0x108>)
    7b7e:	f001 fbce 	bl	931e <printk>
    7b82:	4829      	ldr	r0, [pc, #164]	; (7c28 <z_impl_k_sem_take+0x100>)
    7b84:	2181      	movs	r1, #129	; 0x81
    7b86:	f001 fac7 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    7b8a:	4826      	ldr	r0, [pc, #152]	; (7c24 <z_impl_k_sem_take+0xfc>)
    7b8c:	f000 f9d0 	bl	7f30 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    7b90:	68a3      	ldr	r3, [r4, #8]
    7b92:	b1d3      	cbz	r3, 7bca <z_impl_k_sem_take+0xa2>
		sem->count--;
    7b94:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7b96:	4823      	ldr	r0, [pc, #140]	; (7c24 <z_impl_k_sem_take+0xfc>)
    7b98:	60a3      	str	r3, [r4, #8]
    7b9a:	f000 f9b9 	bl	7f10 <z_spin_unlock_valid>
    7b9e:	b968      	cbnz	r0, 7bbc <z_impl_k_sem_take+0x94>
    7ba0:	4a21      	ldr	r2, [pc, #132]	; (7c28 <z_impl_k_sem_take+0x100>)
    7ba2:	4924      	ldr	r1, [pc, #144]	; (7c34 <z_impl_k_sem_take+0x10c>)
    7ba4:	481d      	ldr	r0, [pc, #116]	; (7c1c <z_impl_k_sem_take+0xf4>)
    7ba6:	23ac      	movs	r3, #172	; 0xac
    7ba8:	f001 fbb9 	bl	931e <printk>
    7bac:	491d      	ldr	r1, [pc, #116]	; (7c24 <z_impl_k_sem_take+0xfc>)
    7bae:	4822      	ldr	r0, [pc, #136]	; (7c38 <z_impl_k_sem_take+0x110>)
    7bb0:	f001 fbb5 	bl	931e <printk>
    7bb4:	481c      	ldr	r0, [pc, #112]	; (7c28 <z_impl_k_sem_take+0x100>)
    7bb6:	21ac      	movs	r1, #172	; 0xac
    7bb8:	f001 faae 	bl	9118 <assert_post_action>
	__asm__ volatile(
    7bbc:	f385 8811 	msr	BASEPRI, r5
    7bc0:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    7bc4:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    7bc6:	b003      	add	sp, #12
    7bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    7bca:	ea56 0307 	orrs.w	r3, r6, r7
    7bce:	d118      	bne.n	7c02 <z_impl_k_sem_take+0xda>
    7bd0:	4814      	ldr	r0, [pc, #80]	; (7c24 <z_impl_k_sem_take+0xfc>)
    7bd2:	f000 f99d 	bl	7f10 <z_spin_unlock_valid>
    7bd6:	b968      	cbnz	r0, 7bf4 <z_impl_k_sem_take+0xcc>
    7bd8:	4a13      	ldr	r2, [pc, #76]	; (7c28 <z_impl_k_sem_take+0x100>)
    7bda:	4916      	ldr	r1, [pc, #88]	; (7c34 <z_impl_k_sem_take+0x10c>)
    7bdc:	480f      	ldr	r0, [pc, #60]	; (7c1c <z_impl_k_sem_take+0xf4>)
    7bde:	23ac      	movs	r3, #172	; 0xac
    7be0:	f001 fb9d 	bl	931e <printk>
    7be4:	490f      	ldr	r1, [pc, #60]	; (7c24 <z_impl_k_sem_take+0xfc>)
    7be6:	4814      	ldr	r0, [pc, #80]	; (7c38 <z_impl_k_sem_take+0x110>)
    7be8:	f001 fb99 	bl	931e <printk>
    7bec:	480e      	ldr	r0, [pc, #56]	; (7c28 <z_impl_k_sem_take+0x100>)
    7bee:	21ac      	movs	r1, #172	; 0xac
    7bf0:	f001 fa92 	bl	9118 <assert_post_action>
    7bf4:	f385 8811 	msr	BASEPRI, r5
    7bf8:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    7bfc:	f06f 000f 	mvn.w	r0, #15
    7c00:	e7e1      	b.n	7bc6 <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    7c02:	e9cd 6700 	strd	r6, r7, [sp]
    7c06:	4622      	mov	r2, r4
    7c08:	4629      	mov	r1, r5
    7c0a:	4806      	ldr	r0, [pc, #24]	; (7c24 <z_impl_k_sem_take+0xfc>)
    7c0c:	f7ff fa30 	bl	7070 <z_pend_curr>
	return ret;
    7c10:	e7d9      	b.n	7bc6 <z_impl_k_sem_take+0x9e>
    7c12:	bf00      	nop
    7c14:	0000b946 	.word	0x0000b946
    7c18:	0000b926 	.word	0x0000b926
    7c1c:	0000a594 	.word	0x0000a594
    7c20:	0000b6ae 	.word	0x0000b6ae
    7c24:	20000ebc 	.word	0x20000ebc
    7c28:	0000aca2 	.word	0x0000aca2
    7c2c:	0000acf4 	.word	0x0000acf4
    7c30:	0000ad09 	.word	0x0000ad09
    7c34:	0000acc8 	.word	0x0000acc8
    7c38:	0000acdf 	.word	0x0000acdf

00007c3c <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    7c3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    7c3e:	4b09      	ldr	r3, [pc, #36]	; (7c64 <k_sys_work_q_init+0x28>)
    7c40:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    7c42:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    7c44:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    7c46:	9300      	str	r3, [sp, #0]
    7c48:	4907      	ldr	r1, [pc, #28]	; (7c68 <k_sys_work_q_init+0x2c>)
    7c4a:	4808      	ldr	r0, [pc, #32]	; (7c6c <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    7c4c:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    7c50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7c54:	f44f 6280 	mov.w	r2, #1024	; 0x400
    7c58:	f000 ff88 	bl	8b6c <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    7c5c:	4620      	mov	r0, r4
    7c5e:	b004      	add	sp, #16
    7c60:	bd10      	pop	{r4, pc}
    7c62:	bf00      	nop
    7c64:	0000b993 	.word	0x0000b993
    7c68:	200039e0 	.word	0x200039e0
    7c6c:	200006b0 	.word	0x200006b0

00007c70 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    7c70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7c74:	b085      	sub	sp, #20
    7c76:	4604      	mov	r4, r0
    7c78:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    7c7c:	f1b8 0f0f 	cmp.w	r8, #15
{
    7c80:	460f      	mov	r7, r1
    7c82:	4615      	mov	r5, r2
    7c84:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    7c86:	d132      	bne.n	7cee <z_setup_new_thread+0x7e>
    7c88:	4b25      	ldr	r3, [pc, #148]	; (7d20 <z_setup_new_thread+0xb0>)
    7c8a:	4599      	cmp	r9, r3
    7c8c:	d133      	bne.n	7cf6 <z_setup_new_thread+0x86>
	sys_dlist_init(&w->waitq);
    7c8e:	f104 0358 	add.w	r3, r4, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
    7c92:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    7c96:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7c98:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7c9a:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    7c9c:	2304      	movs	r3, #4
    7c9e:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7ca0:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    7ca4:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    7ca8:	e9c4 351a 	strd	r3, r5, [r4, #104]	; 0x68
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7cac:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    7cae:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7cb2:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7cb4:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7cb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    7cba:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    7cbc:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7cbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7cc0:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    7cc2:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7cc4:	464b      	mov	r3, r9
	node->prev = NULL;
    7cc6:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    7cca:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    7ccc:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    7cce:	6726      	str	r6, [r4, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7cd0:	4642      	mov	r2, r8
    7cd2:	4639      	mov	r1, r7
    7cd4:	4620      	mov	r0, r4
    7cd6:	f7fa ffb1 	bl	2c3c <arch_new_thread>
	if (!_current) {
    7cda:	4b12      	ldr	r3, [pc, #72]	; (7d24 <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    7cdc:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    7cde:	689b      	ldr	r3, [r3, #8]
    7ce0:	b103      	cbz	r3, 7ce4 <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    7ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	return stack_ptr;
    7ce4:	6763      	str	r3, [r4, #116]	; 0x74
}
    7ce6:	4640      	mov	r0, r8
    7ce8:	b005      	add	sp, #20
    7cea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    7cee:	f108 0310 	add.w	r3, r8, #16
    7cf2:	2b1e      	cmp	r3, #30
    7cf4:	d9cb      	bls.n	7c8e <z_setup_new_thread+0x1e>
    7cf6:	4a0c      	ldr	r2, [pc, #48]	; (7d28 <z_setup_new_thread+0xb8>)
    7cf8:	490c      	ldr	r1, [pc, #48]	; (7d2c <z_setup_new_thread+0xbc>)
    7cfa:	480d      	ldr	r0, [pc, #52]	; (7d30 <z_setup_new_thread+0xc0>)
    7cfc:	f240 13ff 	movw	r3, #511	; 0x1ff
    7d00:	f001 fb0d 	bl	931e <printk>
    7d04:	4641      	mov	r1, r8
    7d06:	480b      	ldr	r0, [pc, #44]	; (7d34 <z_setup_new_thread+0xc4>)
    7d08:	f06f 030f 	mvn.w	r3, #15
    7d0c:	220e      	movs	r2, #14
    7d0e:	f001 fb06 	bl	931e <printk>
    7d12:	4805      	ldr	r0, [pc, #20]	; (7d28 <z_setup_new_thread+0xb8>)
    7d14:	f240 11ff 	movw	r1, #511	; 0x1ff
    7d18:	f001 f9fe 	bl	9118 <assert_post_action>
    7d1c:	e7b7      	b.n	7c8e <z_setup_new_thread+0x1e>
    7d1e:	bf00      	nop
    7d20:	00005d1d 	.word	0x00005d1d
    7d24:	20000e7c 	.word	0x20000e7c
    7d28:	0000b99c 	.word	0x0000b99c
    7d2c:	0000b9bf 	.word	0x0000b9bf
    7d30:	0000a594 	.word	0x0000a594
    7d34:	0000ba3f 	.word	0x0000ba3f

00007d38 <z_impl_k_thread_create>:
{
    7d38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7d3c:	b087      	sub	sp, #28
    7d3e:	e9dd 6714 	ldrd	r6, r7, [sp, #80]	; 0x50
    7d42:	4604      	mov	r4, r0
    7d44:	460d      	mov	r5, r1
    7d46:	4690      	mov	r8, r2
    7d48:	4699      	mov	r9, r3
    7d4a:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    7d4e:	b173      	cbz	r3, 7d6e <z_impl_k_thread_create+0x36>
    7d50:	491b      	ldr	r1, [pc, #108]	; (7dc0 <z_impl_k_thread_create+0x88>)
    7d52:	4a1c      	ldr	r2, [pc, #112]	; (7dc4 <z_impl_k_thread_create+0x8c>)
    7d54:	481c      	ldr	r0, [pc, #112]	; (7dc8 <z_impl_k_thread_create+0x90>)
    7d56:	f44f 731a 	mov.w	r3, #616	; 0x268
    7d5a:	f001 fae0 	bl	931e <printk>
    7d5e:	481b      	ldr	r0, [pc, #108]	; (7dcc <z_impl_k_thread_create+0x94>)
    7d60:	f001 fadd 	bl	931e <printk>
    7d64:	4817      	ldr	r0, [pc, #92]	; (7dc4 <z_impl_k_thread_create+0x8c>)
    7d66:	f44f 711a 	mov.w	r1, #616	; 0x268
    7d6a:	f001 f9d5 	bl	9118 <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    7d6e:	2300      	movs	r3, #0
    7d70:	9305      	str	r3, [sp, #20]
    7d72:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7d74:	9304      	str	r3, [sp, #16]
    7d76:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7d78:	9303      	str	r3, [sp, #12]
    7d7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7d7c:	9302      	str	r3, [sp, #8]
    7d7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7d80:	9301      	str	r3, [sp, #4]
    7d82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7d84:	9300      	str	r3, [sp, #0]
    7d86:	4642      	mov	r2, r8
    7d88:	464b      	mov	r3, r9
    7d8a:	4629      	mov	r1, r5
    7d8c:	4620      	mov	r0, r4
    7d8e:	f7ff ff6f 	bl	7c70 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    7d92:	1c7b      	adds	r3, r7, #1
    7d94:	bf08      	it	eq
    7d96:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    7d9a:	d005      	beq.n	7da8 <z_impl_k_thread_create+0x70>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7d9c:	ea56 0307 	orrs.w	r3, r6, r7
    7da0:	d106      	bne.n	7db0 <z_impl_k_thread_create+0x78>
	z_sched_start(thread);
    7da2:	4620      	mov	r0, r4
    7da4:	f7fe fffa 	bl	6d9c <z_sched_start>
}
    7da8:	4620      	mov	r0, r4
    7daa:	b007      	add	sp, #28
    7dac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7db0:	4907      	ldr	r1, [pc, #28]	; (7dd0 <z_impl_k_thread_create+0x98>)
    7db2:	4632      	mov	r2, r6
    7db4:	463b      	mov	r3, r7
    7db6:	f104 0018 	add.w	r0, r4, #24
    7dba:	f000 f911 	bl	7fe0 <z_add_timeout>
    7dbe:	e7f3      	b.n	7da8 <z_impl_k_thread_create+0x70>
    7dc0:	0000b635 	.word	0x0000b635
    7dc4:	0000b99c 	.word	0x0000b99c
    7dc8:	0000a594 	.word	0x0000a594
    7dcc:	0000ba70 	.word	0x0000ba70
    7dd0:	00006e45 	.word	0x00006e45

00007dd4 <z_init_static_threads>:
{
    7dd4:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    7dd8:	4f3f      	ldr	r7, [pc, #252]	; (7ed8 <z_init_static_threads+0x104>)
    7dda:	4d40      	ldr	r5, [pc, #256]	; (7edc <z_init_static_threads+0x108>)
    7ddc:	f8df 810c 	ldr.w	r8, [pc, #268]	; 7eec <z_init_static_threads+0x118>
{
    7de0:	b086      	sub	sp, #24
    7de2:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
    7de4:	42bd      	cmp	r5, r7
    7de6:	d90e      	bls.n	7e06 <z_init_static_threads+0x32>
    7de8:	493d      	ldr	r1, [pc, #244]	; (7ee0 <z_init_static_threads+0x10c>)
    7dea:	483e      	ldr	r0, [pc, #248]	; (7ee4 <z_init_static_threads+0x110>)
    7dec:	f240 23cf 	movw	r3, #719	; 0x2cf
    7df0:	4642      	mov	r2, r8
    7df2:	f001 fa94 	bl	931e <printk>
    7df6:	483c      	ldr	r0, [pc, #240]	; (7ee8 <z_init_static_threads+0x114>)
    7df8:	f001 fa91 	bl	931e <printk>
    7dfc:	f240 21cf 	movw	r1, #719	; 0x2cf
    7e00:	4640      	mov	r0, r8
    7e02:	f001 f989 	bl	9118 <assert_post_action>
    7e06:	42b5      	cmp	r5, r6
    7e08:	f105 0430 	add.w	r4, r5, #48	; 0x30
    7e0c:	d31f      	bcc.n	7e4e <z_init_static_threads+0x7a>
	k_sched_lock();
    7e0e:	f7fe fd21 	bl	6854 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    7e12:	4c32      	ldr	r4, [pc, #200]	; (7edc <z_init_static_threads+0x108>)
    7e14:	4d35      	ldr	r5, [pc, #212]	; (7eec <z_init_static_threads+0x118>)
    7e16:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 7ee0 <z_init_static_threads+0x10c>
    7e1a:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 7ee4 <z_init_static_threads+0x110>
    7e1e:	42b4      	cmp	r4, r6
    7e20:	d90e      	bls.n	7e40 <z_init_static_threads+0x6c>
    7e22:	4641      	mov	r1, r8
    7e24:	f240 23ee 	movw	r3, #750	; 0x2ee
    7e28:	462a      	mov	r2, r5
    7e2a:	4648      	mov	r0, r9
    7e2c:	f001 fa77 	bl	931e <printk>
    7e30:	482d      	ldr	r0, [pc, #180]	; (7ee8 <z_init_static_threads+0x114>)
    7e32:	f001 fa74 	bl	931e <printk>
    7e36:	f240 21ee 	movw	r1, #750	; 0x2ee
    7e3a:	4628      	mov	r0, r5
    7e3c:	f001 f96c 	bl	9118 <assert_post_action>
    7e40:	42b4      	cmp	r4, r6
    7e42:	d321      	bcc.n	7e88 <z_init_static_threads+0xb4>
}
    7e44:	b006      	add	sp, #24
    7e46:	e8bd 4bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	k_sched_unlock();
    7e4a:	f7ff ba47 	b.w	72dc <k_sched_unlock>
		z_setup_new_thread(
    7e4e:	f854 3c04 	ldr.w	r3, [r4, #-4]
    7e52:	9305      	str	r3, [sp, #20]
    7e54:	f854 3c10 	ldr.w	r3, [r4, #-16]
    7e58:	9304      	str	r3, [sp, #16]
    7e5a:	f854 3c14 	ldr.w	r3, [r4, #-20]
    7e5e:	9303      	str	r3, [sp, #12]
    7e60:	f854 3c18 	ldr.w	r3, [r4, #-24]
    7e64:	9302      	str	r3, [sp, #8]
    7e66:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    7e6a:	9301      	str	r3, [sp, #4]
    7e6c:	f854 3c20 	ldr.w	r3, [r4, #-32]
    7e70:	9300      	str	r3, [sp, #0]
    7e72:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    7e76:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    7e7a:	f7ff fef9 	bl	7c70 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    7e7e:	f854 3c30 	ldr.w	r3, [r4, #-48]
    7e82:	655d      	str	r5, [r3, #84]	; 0x54
    7e84:	4625      	mov	r5, r4
    7e86:	e7ad      	b.n	7de4 <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    7e88:	6a61      	ldr	r1, [r4, #36]	; 0x24
    7e8a:	1c4b      	adds	r3, r1, #1
    7e8c:	d014      	beq.n	7eb8 <z_init_static_threads+0xe4>
    7e8e:	f240 32e7 	movw	r2, #999	; 0x3e7
    7e92:	2300      	movs	r3, #0
					    K_MSEC(thread_data->init_delay));
    7e94:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7e98:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    7e9c:	4693      	mov	fp, r2
    7e9e:	469c      	mov	ip, r3
    7ea0:	fbc0 bc01 	smlal	fp, ip, r0, r1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7ea4:	459c      	cmp	ip, r3
    7ea6:	bf08      	it	eq
    7ea8:	4593      	cmpeq	fp, r2
			schedule_new_thread(thread_data->init_thread,
    7eaa:	6827      	ldr	r7, [r4, #0]
    7eac:	4658      	mov	r0, fp
    7eae:	4661      	mov	r1, ip
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7eb0:	d104      	bne.n	7ebc <z_init_static_threads+0xe8>
	z_sched_start(thread);
    7eb2:	4638      	mov	r0, r7
    7eb4:	f7fe ff72 	bl	6d9c <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    7eb8:	3430      	adds	r4, #48	; 0x30
    7eba:	e7b0      	b.n	7e1e <z_init_static_threads+0x4a>
    7ebc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    7ec0:	2300      	movs	r3, #0
    7ec2:	f7f8 fd0b 	bl	8dc <__aeabi_uldivmod>
    7ec6:	4602      	mov	r2, r0
    7ec8:	460b      	mov	r3, r1
    7eca:	f107 0018 	add.w	r0, r7, #24
    7ece:	4908      	ldr	r1, [pc, #32]	; (7ef0 <z_init_static_threads+0x11c>)
    7ed0:	f000 f886 	bl	7fe0 <z_add_timeout>
    7ed4:	e7f0      	b.n	7eb8 <z_init_static_threads+0xe4>
    7ed6:	bf00      	nop
    7ed8:	20000240 	.word	0x20000240
    7edc:	20000240 	.word	0x20000240
    7ee0:	0000ba95 	.word	0x0000ba95
    7ee4:	0000a594 	.word	0x0000a594
    7ee8:	0000b5f4 	.word	0x0000b5f4
    7eec:	0000b99c 	.word	0x0000b99c
    7ef0:	00006e45 	.word	0x00006e45

00007ef4 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    7ef4:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    7ef6:	b138      	cbz	r0, 7f08 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    7ef8:	4b04      	ldr	r3, [pc, #16]	; (7f0c <z_spin_lock_valid+0x18>)
    7efa:	7d1b      	ldrb	r3, [r3, #20]
    7efc:	f000 0003 	and.w	r0, r0, #3
    7f00:	1ac0      	subs	r0, r0, r3
    7f02:	bf18      	it	ne
    7f04:	2001      	movne	r0, #1
    7f06:	4770      	bx	lr
			return false;
		}
	}
	return true;
    7f08:	2001      	movs	r0, #1
}
    7f0a:	4770      	bx	lr
    7f0c:	20000e7c 	.word	0x20000e7c

00007f10 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    7f10:	4906      	ldr	r1, [pc, #24]	; (7f2c <z_spin_unlock_valid+0x1c>)
{
    7f12:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    7f14:	688a      	ldr	r2, [r1, #8]
    7f16:	7d08      	ldrb	r0, [r1, #20]
    7f18:	6819      	ldr	r1, [r3, #0]
    7f1a:	4302      	orrs	r2, r0
    7f1c:	4291      	cmp	r1, r2
    7f1e:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    7f22:	bf04      	itt	eq
    7f24:	6018      	streq	r0, [r3, #0]
	return true;
    7f26:	2001      	moveq	r0, #1
}
    7f28:	4770      	bx	lr
    7f2a:	bf00      	nop
    7f2c:	20000e7c 	.word	0x20000e7c

00007f30 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    7f30:	4a02      	ldr	r2, [pc, #8]	; (7f3c <z_spin_lock_set_owner+0xc>)
    7f32:	7d11      	ldrb	r1, [r2, #20]
    7f34:	6893      	ldr	r3, [r2, #8]
    7f36:	430b      	orrs	r3, r1
    7f38:	6003      	str	r3, [r0, #0]
}
    7f3a:	4770      	bx	lr
    7f3c:	20000e7c 	.word	0x20000e7c

00007f40 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    7f40:	4b03      	ldr	r3, [pc, #12]	; (7f50 <elapsed+0x10>)
    7f42:	681b      	ldr	r3, [r3, #0]
    7f44:	b90b      	cbnz	r3, 7f4a <elapsed+0xa>
    7f46:	f7fc bd65 	b.w	4a14 <sys_clock_elapsed>
}
    7f4a:	2000      	movs	r0, #0
    7f4c:	4770      	bx	lr
    7f4e:	bf00      	nop
    7f50:	20000ec0 	.word	0x20000ec0

00007f54 <next_timeout>:

static int32_t next_timeout(void)
{
    7f54:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    7f56:	4b13      	ldr	r3, [pc, #76]	; (7fa4 <next_timeout+0x50>)
    7f58:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7f5a:	429c      	cmp	r4, r3
    7f5c:	bf08      	it	eq
    7f5e:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    7f60:	f7ff ffee 	bl	7f40 <elapsed>
    7f64:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    7f66:	b1bc      	cbz	r4, 7f98 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7f68:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    7f6c:	1b40      	subs	r0, r0, r5
    7f6e:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    7f72:	2801      	cmp	r0, #1
    7f74:	f171 0300 	sbcs.w	r3, r1, #0
    7f78:	db11      	blt.n	7f9e <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7f7a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    7f7e:	2300      	movs	r3, #0
    7f80:	4282      	cmp	r2, r0
    7f82:	eb73 0401 	sbcs.w	r4, r3, r1
    7f86:	da00      	bge.n	7f8a <next_timeout+0x36>
    7f88:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    7f8a:	4b07      	ldr	r3, [pc, #28]	; (7fa8 <next_timeout+0x54>)
    7f8c:	691b      	ldr	r3, [r3, #16]
    7f8e:	b113      	cbz	r3, 7f96 <next_timeout+0x42>
    7f90:	4298      	cmp	r0, r3
    7f92:	bfa8      	it	ge
    7f94:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    7f96:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    7f98:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    7f9c:	e7f5      	b.n	7f8a <next_timeout+0x36>
    7f9e:	2000      	movs	r0, #0
    7fa0:	e7f3      	b.n	7f8a <next_timeout+0x36>
    7fa2:	bf00      	nop
    7fa4:	200001b8 	.word	0x200001b8
    7fa8:	20000e7c 	.word	0x20000e7c

00007fac <remove_timeout>:
{
    7fac:	b530      	push	{r4, r5, lr}
    7fae:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7fb0:	b168      	cbz	r0, 7fce <remove_timeout+0x22>
    7fb2:	4a0a      	ldr	r2, [pc, #40]	; (7fdc <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    7fb4:	6852      	ldr	r2, [r2, #4]
    7fb6:	4290      	cmp	r0, r2
    7fb8:	d009      	beq.n	7fce <remove_timeout+0x22>
	if (next(t) != NULL) {
    7fba:	b143      	cbz	r3, 7fce <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    7fbc:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    7fc0:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    7fc4:	1912      	adds	r2, r2, r4
    7fc6:	eb45 0101 	adc.w	r1, r5, r1
    7fca:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    7fce:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    7fd0:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7fd2:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7fd4:	2300      	movs	r3, #0
	node->prev = NULL;
    7fd6:	e9c0 3300 	strd	r3, r3, [r0]
}
    7fda:	bd30      	pop	{r4, r5, pc}
    7fdc:	200001b8 	.word	0x200001b8

00007fe0 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    7fe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7fe4:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7fe6:	1c6b      	adds	r3, r5, #1
    7fe8:	bf08      	it	eq
    7fea:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    7fee:	4682      	mov	sl, r0
    7ff0:	468b      	mov	fp, r1
    7ff2:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7ff4:	f000 80aa 	beq.w	814c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14c>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    7ff8:	6803      	ldr	r3, [r0, #0]
    7ffa:	b163      	cbz	r3, 8016 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x16>
    7ffc:	4955      	ldr	r1, [pc, #340]	; (8154 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x154>)
    7ffe:	4a56      	ldr	r2, [pc, #344]	; (8158 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x158>)
    8000:	4856      	ldr	r0, [pc, #344]	; (815c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x15c>)
    8002:	235d      	movs	r3, #93	; 0x5d
    8004:	f001 f98b 	bl	931e <printk>
    8008:	4855      	ldr	r0, [pc, #340]	; (8160 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x160>)
    800a:	f001 f988 	bl	931e <printk>
    800e:	4852      	ldr	r0, [pc, #328]	; (8158 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x158>)
    8010:	215d      	movs	r1, #93	; 0x5d
    8012:	f001 f881 	bl	9118 <assert_post_action>
	to->fn = fn;
    8016:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    801a:	f04f 0320 	mov.w	r3, #32
    801e:	f3ef 8b11 	mrs	fp, BASEPRI
    8022:	f383 8812 	msr	BASEPRI_MAX, r3
    8026:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    802a:	484e      	ldr	r0, [pc, #312]	; (8164 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x164>)
    802c:	f7ff ff62 	bl	7ef4 <z_spin_lock_valid>
    8030:	b968      	cbnz	r0, 804e <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x4e>
    8032:	4a4d      	ldr	r2, [pc, #308]	; (8168 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x168>)
    8034:	494d      	ldr	r1, [pc, #308]	; (816c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x16c>)
    8036:	4849      	ldr	r0, [pc, #292]	; (815c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x15c>)
    8038:	2381      	movs	r3, #129	; 0x81
    803a:	f001 f970 	bl	931e <printk>
    803e:	4949      	ldr	r1, [pc, #292]	; (8164 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x164>)
    8040:	484b      	ldr	r0, [pc, #300]	; (8170 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x170>)
    8042:	f001 f96c 	bl	931e <printk>
    8046:	4848      	ldr	r0, [pc, #288]	; (8168 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x168>)
    8048:	2181      	movs	r1, #129	; 0x81
    804a:	f001 f865 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    804e:	4845      	ldr	r0, [pc, #276]	; (8164 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x164>)
    8050:	f7ff ff6e 	bl	7f30 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    8054:	f06f 0301 	mvn.w	r3, #1
    8058:	ebb3 0804 	subs.w	r8, r3, r4
    805c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    8060:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    8064:	f1b8 0f00 	cmp.w	r8, #0
    8068:	f179 0100 	sbcs.w	r1, r9, #0
    806c:	db1c      	blt.n	80a8 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xa8>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    806e:	4841      	ldr	r0, [pc, #260]	; (8174 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x174>)
    8070:	e9d0 1000 	ldrd	r1, r0, [r0]
    8074:	1a5b      	subs	r3, r3, r1
    8076:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    807a:	1b1e      	subs	r6, r3, r4
    807c:	eb62 0705 	sbc.w	r7, r2, r5
    8080:	2e01      	cmp	r6, #1
    8082:	f177 0300 	sbcs.w	r3, r7, #0
    8086:	bfbc      	itt	lt
    8088:	2601      	movlt	r6, #1
    808a:	2700      	movlt	r7, #0
    808c:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    8090:	4a39      	ldr	r2, [pc, #228]	; (8178 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x178>)
    8092:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8096:	4293      	cmp	r3, r2
    8098:	d11d      	bne.n	80d6 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xd6>
	node->prev = tail;
    809a:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    809e:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    80a2:	f8c2 a004 	str.w	sl, [r2, #4]
}
    80a6:	e02c      	b.n	8102 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x102>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    80a8:	f7ff ff4a 	bl	7f40 <elapsed>
    80ac:	1c63      	adds	r3, r4, #1
    80ae:	9300      	str	r3, [sp, #0]
    80b0:	f145 0300 	adc.w	r3, r5, #0
    80b4:	9301      	str	r3, [sp, #4]
    80b6:	e9dd 2300 	ldrd	r2, r3, [sp]
    80ba:	1812      	adds	r2, r2, r0
    80bc:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    80c0:	e9ca 2304 	strd	r2, r3, [sl, #16]
    80c4:	e7e4      	b.n	8090 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x90>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    80c6:	1be0      	subs	r0, r4, r7
    80c8:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    80cc:	42b3      	cmp	r3, r6
    80ce:	e9ca 0104 	strd	r0, r1, [sl, #16]
    80d2:	d0e2      	beq.n	809a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x9a>
    80d4:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    80d6:	2b00      	cmp	r3, #0
    80d8:	d0df      	beq.n	809a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x9a>
			if (t->dticks > to->dticks) {
    80da:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    80de:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    80e2:	42bc      	cmp	r4, r7
    80e4:	eb75 0108 	sbcs.w	r1, r5, r8
    80e8:	daed      	bge.n	80c6 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xc6>
				t->dticks -= to->dticks;
    80ea:	1b38      	subs	r0, r7, r4
    80ec:	eb68 0105 	sbc.w	r1, r8, r5
    80f0:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    80f4:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    80f6:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    80fa:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    80fe:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    8102:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8104:	4293      	cmp	r3, r2
    8106:	d00b      	beq.n	8120 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x120>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    8108:	459a      	cmp	sl, r3
    810a:	d109      	bne.n	8120 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x120>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    810c:	f7ff ff22 	bl	7f54 <next_timeout>

			if (next_time == 0 ||
    8110:	b118      	cbz	r0, 811a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x11a>
			    _current_cpu->slice_ticks != next_time) {
    8112:	4b1a      	ldr	r3, [pc, #104]	; (817c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x17c>)
			if (next_time == 0 ||
    8114:	691b      	ldr	r3, [r3, #16]
    8116:	4283      	cmp	r3, r0
    8118:	d002      	beq.n	8120 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x120>
				sys_clock_set_timeout(next_time, false);
    811a:	2100      	movs	r1, #0
    811c:	f7fc fc4a 	bl	49b4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8120:	4810      	ldr	r0, [pc, #64]	; (8164 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x164>)
    8122:	f7ff fef5 	bl	7f10 <z_spin_unlock_valid>
    8126:	b968      	cbnz	r0, 8144 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x144>
    8128:	4a0f      	ldr	r2, [pc, #60]	; (8168 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x168>)
    812a:	4915      	ldr	r1, [pc, #84]	; (8180 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x180>)
    812c:	480b      	ldr	r0, [pc, #44]	; (815c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x15c>)
    812e:	23ac      	movs	r3, #172	; 0xac
    8130:	f001 f8f5 	bl	931e <printk>
    8134:	490b      	ldr	r1, [pc, #44]	; (8164 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x164>)
    8136:	4813      	ldr	r0, [pc, #76]	; (8184 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x184>)
    8138:	f001 f8f1 	bl	931e <printk>
    813c:	480a      	ldr	r0, [pc, #40]	; (8168 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x168>)
    813e:	21ac      	movs	r1, #172	; 0xac
    8140:	f000 ffea 	bl	9118 <assert_post_action>
	__asm__ volatile(
    8144:	f38b 8811 	msr	BASEPRI, fp
    8148:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    814c:	b003      	add	sp, #12
    814e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8152:	bf00      	nop
    8154:	0000bae6 	.word	0x0000bae6
    8158:	0000bac2 	.word	0x0000bac2
    815c:	0000a594 	.word	0x0000a594
    8160:	0000b6ae 	.word	0x0000b6ae
    8164:	20000ec4 	.word	0x20000ec4
    8168:	0000aca2 	.word	0x0000aca2
    816c:	0000acf4 	.word	0x0000acf4
    8170:	0000ad09 	.word	0x0000ad09
    8174:	20000750 	.word	0x20000750
    8178:	200001b8 	.word	0x200001b8
    817c:	20000e7c 	.word	0x20000e7c
    8180:	0000acc8 	.word	0x0000acc8
    8184:	0000acdf 	.word	0x0000acdf

00008188 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    8188:	b538      	push	{r3, r4, r5, lr}
    818a:	4604      	mov	r4, r0
	__asm__ volatile(
    818c:	f04f 0320 	mov.w	r3, #32
    8190:	f3ef 8511 	mrs	r5, BASEPRI
    8194:	f383 8812 	msr	BASEPRI_MAX, r3
    8198:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    819c:	481a      	ldr	r0, [pc, #104]	; (8208 <z_abort_timeout+0x80>)
    819e:	f7ff fea9 	bl	7ef4 <z_spin_lock_valid>
    81a2:	b968      	cbnz	r0, 81c0 <z_abort_timeout+0x38>
    81a4:	4a19      	ldr	r2, [pc, #100]	; (820c <z_abort_timeout+0x84>)
    81a6:	491a      	ldr	r1, [pc, #104]	; (8210 <z_abort_timeout+0x88>)
    81a8:	481a      	ldr	r0, [pc, #104]	; (8214 <z_abort_timeout+0x8c>)
    81aa:	2381      	movs	r3, #129	; 0x81
    81ac:	f001 f8b7 	bl	931e <printk>
    81b0:	4915      	ldr	r1, [pc, #84]	; (8208 <z_abort_timeout+0x80>)
    81b2:	4819      	ldr	r0, [pc, #100]	; (8218 <z_abort_timeout+0x90>)
    81b4:	f001 f8b3 	bl	931e <printk>
    81b8:	4814      	ldr	r0, [pc, #80]	; (820c <z_abort_timeout+0x84>)
    81ba:	2181      	movs	r1, #129	; 0x81
    81bc:	f000 ffac 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    81c0:	4811      	ldr	r0, [pc, #68]	; (8208 <z_abort_timeout+0x80>)
    81c2:	f7ff feb5 	bl	7f30 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    81c6:	6823      	ldr	r3, [r4, #0]
    81c8:	b1db      	cbz	r3, 8202 <z_abort_timeout+0x7a>
			remove_timeout(to);
    81ca:	4620      	mov	r0, r4
    81cc:	f7ff feee 	bl	7fac <remove_timeout>
			ret = 0;
    81d0:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    81d2:	480d      	ldr	r0, [pc, #52]	; (8208 <z_abort_timeout+0x80>)
    81d4:	f7ff fe9c 	bl	7f10 <z_spin_unlock_valid>
    81d8:	b968      	cbnz	r0, 81f6 <z_abort_timeout+0x6e>
    81da:	4a0c      	ldr	r2, [pc, #48]	; (820c <z_abort_timeout+0x84>)
    81dc:	490f      	ldr	r1, [pc, #60]	; (821c <z_abort_timeout+0x94>)
    81de:	480d      	ldr	r0, [pc, #52]	; (8214 <z_abort_timeout+0x8c>)
    81e0:	23ac      	movs	r3, #172	; 0xac
    81e2:	f001 f89c 	bl	931e <printk>
    81e6:	4908      	ldr	r1, [pc, #32]	; (8208 <z_abort_timeout+0x80>)
    81e8:	480d      	ldr	r0, [pc, #52]	; (8220 <z_abort_timeout+0x98>)
    81ea:	f001 f898 	bl	931e <printk>
    81ee:	4807      	ldr	r0, [pc, #28]	; (820c <z_abort_timeout+0x84>)
    81f0:	21ac      	movs	r1, #172	; 0xac
    81f2:	f000 ff91 	bl	9118 <assert_post_action>
	__asm__ volatile(
    81f6:	f385 8811 	msr	BASEPRI, r5
    81fa:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    81fe:	4620      	mov	r0, r4
    8200:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    8202:	f06f 0415 	mvn.w	r4, #21
    8206:	e7e4      	b.n	81d2 <z_abort_timeout+0x4a>
    8208:	20000ec4 	.word	0x20000ec4
    820c:	0000aca2 	.word	0x0000aca2
    8210:	0000acf4 	.word	0x0000acf4
    8214:	0000a594 	.word	0x0000a594
    8218:	0000ad09 	.word	0x0000ad09
    821c:	0000acc8 	.word	0x0000acc8
    8220:	0000acdf 	.word	0x0000acdf

00008224 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    8224:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    8226:	f04f 0320 	mov.w	r3, #32
    822a:	f3ef 8511 	mrs	r5, BASEPRI
    822e:	f383 8812 	msr	BASEPRI_MAX, r3
    8232:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8236:	4818      	ldr	r0, [pc, #96]	; (8298 <z_get_next_timeout_expiry+0x74>)
    8238:	f7ff fe5c 	bl	7ef4 <z_spin_lock_valid>
    823c:	b968      	cbnz	r0, 825a <z_get_next_timeout_expiry+0x36>
    823e:	4a17      	ldr	r2, [pc, #92]	; (829c <z_get_next_timeout_expiry+0x78>)
    8240:	4917      	ldr	r1, [pc, #92]	; (82a0 <z_get_next_timeout_expiry+0x7c>)
    8242:	4818      	ldr	r0, [pc, #96]	; (82a4 <z_get_next_timeout_expiry+0x80>)
    8244:	2381      	movs	r3, #129	; 0x81
    8246:	f001 f86a 	bl	931e <printk>
    824a:	4913      	ldr	r1, [pc, #76]	; (8298 <z_get_next_timeout_expiry+0x74>)
    824c:	4816      	ldr	r0, [pc, #88]	; (82a8 <z_get_next_timeout_expiry+0x84>)
    824e:	f001 f866 	bl	931e <printk>
    8252:	4812      	ldr	r0, [pc, #72]	; (829c <z_get_next_timeout_expiry+0x78>)
    8254:	2181      	movs	r1, #129	; 0x81
    8256:	f000 ff5f 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    825a:	480f      	ldr	r0, [pc, #60]	; (8298 <z_get_next_timeout_expiry+0x74>)
    825c:	f7ff fe68 	bl	7f30 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    8260:	f7ff fe78 	bl	7f54 <next_timeout>
    8264:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8266:	480c      	ldr	r0, [pc, #48]	; (8298 <z_get_next_timeout_expiry+0x74>)
    8268:	f7ff fe52 	bl	7f10 <z_spin_unlock_valid>
    826c:	b968      	cbnz	r0, 828a <z_get_next_timeout_expiry+0x66>
    826e:	4a0b      	ldr	r2, [pc, #44]	; (829c <z_get_next_timeout_expiry+0x78>)
    8270:	490e      	ldr	r1, [pc, #56]	; (82ac <z_get_next_timeout_expiry+0x88>)
    8272:	480c      	ldr	r0, [pc, #48]	; (82a4 <z_get_next_timeout_expiry+0x80>)
    8274:	23ac      	movs	r3, #172	; 0xac
    8276:	f001 f852 	bl	931e <printk>
    827a:	4907      	ldr	r1, [pc, #28]	; (8298 <z_get_next_timeout_expiry+0x74>)
    827c:	480c      	ldr	r0, [pc, #48]	; (82b0 <z_get_next_timeout_expiry+0x8c>)
    827e:	f001 f84e 	bl	931e <printk>
    8282:	4806      	ldr	r0, [pc, #24]	; (829c <z_get_next_timeout_expiry+0x78>)
    8284:	21ac      	movs	r1, #172	; 0xac
    8286:	f000 ff47 	bl	9118 <assert_post_action>
	__asm__ volatile(
    828a:	f385 8811 	msr	BASEPRI, r5
    828e:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    8292:	4620      	mov	r0, r4
    8294:	bd38      	pop	{r3, r4, r5, pc}
    8296:	bf00      	nop
    8298:	20000ec4 	.word	0x20000ec4
    829c:	0000aca2 	.word	0x0000aca2
    82a0:	0000acf4 	.word	0x0000acf4
    82a4:	0000a594 	.word	0x0000a594
    82a8:	0000ad09 	.word	0x0000ad09
    82ac:	0000acc8 	.word	0x0000acc8
    82b0:	0000acdf 	.word	0x0000acdf

000082b4 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    82b4:	b570      	push	{r4, r5, r6, lr}
    82b6:	4604      	mov	r4, r0
    82b8:	460d      	mov	r5, r1
	__asm__ volatile(
    82ba:	f04f 0320 	mov.w	r3, #32
    82be:	f3ef 8611 	mrs	r6, BASEPRI
    82c2:	f383 8812 	msr	BASEPRI_MAX, r3
    82c6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    82ca:	481b      	ldr	r0, [pc, #108]	; (8338 <z_set_timeout_expiry+0x84>)
    82cc:	f7ff fe12 	bl	7ef4 <z_spin_lock_valid>
    82d0:	b968      	cbnz	r0, 82ee <z_set_timeout_expiry+0x3a>
    82d2:	4a1a      	ldr	r2, [pc, #104]	; (833c <z_set_timeout_expiry+0x88>)
    82d4:	491a      	ldr	r1, [pc, #104]	; (8340 <z_set_timeout_expiry+0x8c>)
    82d6:	481b      	ldr	r0, [pc, #108]	; (8344 <z_set_timeout_expiry+0x90>)
    82d8:	2381      	movs	r3, #129	; 0x81
    82da:	f001 f820 	bl	931e <printk>
    82de:	4916      	ldr	r1, [pc, #88]	; (8338 <z_set_timeout_expiry+0x84>)
    82e0:	4819      	ldr	r0, [pc, #100]	; (8348 <z_set_timeout_expiry+0x94>)
    82e2:	f001 f81c 	bl	931e <printk>
    82e6:	4815      	ldr	r0, [pc, #84]	; (833c <z_set_timeout_expiry+0x88>)
    82e8:	2181      	movs	r1, #129	; 0x81
    82ea:	f000 ff15 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    82ee:	4812      	ldr	r0, [pc, #72]	; (8338 <z_set_timeout_expiry+0x84>)
    82f0:	f7ff fe1e 	bl	7f30 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    82f4:	f7ff fe2e 	bl	7f54 <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    82f8:	2801      	cmp	r0, #1
    82fa:	dd05      	ble.n	8308 <z_set_timeout_expiry+0x54>
    82fc:	42a0      	cmp	r0, r4
    82fe:	db03      	blt.n	8308 <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    8300:	4629      	mov	r1, r5
    8302:	4620      	mov	r0, r4
    8304:	f7fc fb56 	bl	49b4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8308:	480b      	ldr	r0, [pc, #44]	; (8338 <z_set_timeout_expiry+0x84>)
    830a:	f7ff fe01 	bl	7f10 <z_spin_unlock_valid>
    830e:	b968      	cbnz	r0, 832c <z_set_timeout_expiry+0x78>
    8310:	4a0a      	ldr	r2, [pc, #40]	; (833c <z_set_timeout_expiry+0x88>)
    8312:	490e      	ldr	r1, [pc, #56]	; (834c <z_set_timeout_expiry+0x98>)
    8314:	480b      	ldr	r0, [pc, #44]	; (8344 <z_set_timeout_expiry+0x90>)
    8316:	23ac      	movs	r3, #172	; 0xac
    8318:	f001 f801 	bl	931e <printk>
    831c:	4906      	ldr	r1, [pc, #24]	; (8338 <z_set_timeout_expiry+0x84>)
    831e:	480c      	ldr	r0, [pc, #48]	; (8350 <z_set_timeout_expiry+0x9c>)
    8320:	f000 fffd 	bl	931e <printk>
    8324:	4805      	ldr	r0, [pc, #20]	; (833c <z_set_timeout_expiry+0x88>)
    8326:	21ac      	movs	r1, #172	; 0xac
    8328:	f000 fef6 	bl	9118 <assert_post_action>
	__asm__ volatile(
    832c:	f386 8811 	msr	BASEPRI, r6
    8330:	f3bf 8f6f 	isb	sy
		}
	}
}
    8334:	bd70      	pop	{r4, r5, r6, pc}
    8336:	bf00      	nop
    8338:	20000ec4 	.word	0x20000ec4
    833c:	0000aca2 	.word	0x0000aca2
    8340:	0000acf4 	.word	0x0000acf4
    8344:	0000a594 	.word	0x0000a594
    8348:	0000ad09 	.word	0x0000ad09
    834c:	0000acc8 	.word	0x0000acc8
    8350:	0000acdf 	.word	0x0000acdf

00008354 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    8354:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8358:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    835a:	f7fe fc0d 	bl	6b78 <z_time_slice>
	__asm__ volatile(
    835e:	f04f 0320 	mov.w	r3, #32
    8362:	f3ef 8711 	mrs	r7, BASEPRI
    8366:	f383 8812 	msr	BASEPRI_MAX, r3
    836a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    836e:	4855      	ldr	r0, [pc, #340]	; (84c4 <sys_clock_announce+0x170>)
    8370:	f7ff fdc0 	bl	7ef4 <z_spin_lock_valid>
    8374:	b968      	cbnz	r0, 8392 <sys_clock_announce+0x3e>
    8376:	4a54      	ldr	r2, [pc, #336]	; (84c8 <sys_clock_announce+0x174>)
    8378:	4954      	ldr	r1, [pc, #336]	; (84cc <sys_clock_announce+0x178>)
    837a:	4855      	ldr	r0, [pc, #340]	; (84d0 <sys_clock_announce+0x17c>)
    837c:	2381      	movs	r3, #129	; 0x81
    837e:	f000 ffce 	bl	931e <printk>
    8382:	4950      	ldr	r1, [pc, #320]	; (84c4 <sys_clock_announce+0x170>)
    8384:	4853      	ldr	r0, [pc, #332]	; (84d4 <sys_clock_announce+0x180>)
    8386:	f000 ffca 	bl	931e <printk>
    838a:	484f      	ldr	r0, [pc, #316]	; (84c8 <sys_clock_announce+0x174>)
    838c:	2181      	movs	r1, #129	; 0x81
    838e:	f000 fec3 	bl	9118 <assert_post_action>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    8392:	4d51      	ldr	r5, [pc, #324]	; (84d8 <sys_clock_announce+0x184>)
    8394:	4e51      	ldr	r6, [pc, #324]	; (84dc <sys_clock_announce+0x188>)
	z_spin_lock_set_owner(l);
    8396:	484b      	ldr	r0, [pc, #300]	; (84c4 <sys_clock_announce+0x170>)
	return list->head == list;
    8398:	f8df a14c 	ldr.w	sl, [pc, #332]	; 84e8 <sys_clock_announce+0x194>
    839c:	f7ff fdc8 	bl	7f30 <z_spin_lock_set_owner>
    83a0:	46b3      	mov	fp, r6
    83a2:	602c      	str	r4, [r5, #0]
    83a4:	e9d6 2300 	ldrd	r2, r3, [r6]
    83a8:	f8d5 c000 	ldr.w	ip, [r5]
    83ac:	f8da 4000 	ldr.w	r4, [sl]
    83b0:	e9cd 2300 	strd	r2, r3, [sp]
    83b4:	4662      	mov	r2, ip
    83b6:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    83b8:	4554      	cmp	r4, sl
    83ba:	46e0      	mov	r8, ip
    83bc:	4699      	mov	r9, r3
    83be:	d00c      	beq.n	83da <sys_clock_announce+0x86>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    83c0:	b15c      	cbz	r4, 83da <sys_clock_announce+0x86>
    83c2:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    83c6:	458c      	cmp	ip, r1
    83c8:	eb79 0302 	sbcs.w	r3, r9, r2
    83cc:	da2e      	bge.n	842c <sys_clock_announce+0xd8>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    83ce:	ebb1 000c 	subs.w	r0, r1, ip
    83d2:	eb62 0109 	sbc.w	r1, r2, r9
    83d6:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
    83da:	9a00      	ldr	r2, [sp, #0]
    83dc:	9901      	ldr	r1, [sp, #4]
    83de:	eb18 0202 	adds.w	r2, r8, r2
    83e2:	464b      	mov	r3, r9
    83e4:	eb43 0101 	adc.w	r1, r3, r1
	announce_remaining = 0;
    83e8:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    83ea:	e9cb 2100 	strd	r2, r1, [fp]
	announce_remaining = 0;
    83ee:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    83f0:	f7ff fdb0 	bl	7f54 <next_timeout>
    83f4:	4621      	mov	r1, r4
    83f6:	f7fc fadd 	bl	49b4 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    83fa:	4832      	ldr	r0, [pc, #200]	; (84c4 <sys_clock_announce+0x170>)
    83fc:	f7ff fd88 	bl	7f10 <z_spin_unlock_valid>
    8400:	b968      	cbnz	r0, 841e <sys_clock_announce+0xca>
    8402:	4a31      	ldr	r2, [pc, #196]	; (84c8 <sys_clock_announce+0x174>)
    8404:	4936      	ldr	r1, [pc, #216]	; (84e0 <sys_clock_announce+0x18c>)
    8406:	4832      	ldr	r0, [pc, #200]	; (84d0 <sys_clock_announce+0x17c>)
    8408:	23ac      	movs	r3, #172	; 0xac
    840a:	f000 ff88 	bl	931e <printk>
    840e:	492d      	ldr	r1, [pc, #180]	; (84c4 <sys_clock_announce+0x170>)
    8410:	4834      	ldr	r0, [pc, #208]	; (84e4 <sys_clock_announce+0x190>)
    8412:	f000 ff84 	bl	931e <printk>
    8416:	482c      	ldr	r0, [pc, #176]	; (84c8 <sys_clock_announce+0x174>)
    8418:	21ac      	movs	r1, #172	; 0xac
    841a:	f000 fe7d 	bl	9118 <assert_post_action>
	__asm__ volatile(
    841e:	f387 8811 	msr	BASEPRI, r7
    8422:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    8426:	b003      	add	sp, #12
    8428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    842c:	e9dd 8900 	ldrd	r8, r9, [sp]
		announce_remaining -= dt;
    8430:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    8434:	eb18 0801 	adds.w	r8, r8, r1
		t->dticks = 0;
    8438:	f04f 0200 	mov.w	r2, #0
    843c:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    8440:	eb49 79e1 	adc.w	r9, r9, r1, asr #31
		announce_remaining -= dt;
    8444:	6028      	str	r0, [r5, #0]
		t->dticks = 0;
    8446:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    844a:	4620      	mov	r0, r4
		curr_tick += dt;
    844c:	e9c6 8900 	strd	r8, r9, [r6]
		remove_timeout(t);
    8450:	f7ff fdac 	bl	7fac <remove_timeout>
    8454:	481b      	ldr	r0, [pc, #108]	; (84c4 <sys_clock_announce+0x170>)
    8456:	f7ff fd5b 	bl	7f10 <z_spin_unlock_valid>
    845a:	b968      	cbnz	r0, 8478 <sys_clock_announce+0x124>
    845c:	4a1a      	ldr	r2, [pc, #104]	; (84c8 <sys_clock_announce+0x174>)
    845e:	4920      	ldr	r1, [pc, #128]	; (84e0 <sys_clock_announce+0x18c>)
    8460:	481b      	ldr	r0, [pc, #108]	; (84d0 <sys_clock_announce+0x17c>)
    8462:	23ac      	movs	r3, #172	; 0xac
    8464:	f000 ff5b 	bl	931e <printk>
    8468:	4916      	ldr	r1, [pc, #88]	; (84c4 <sys_clock_announce+0x170>)
    846a:	481e      	ldr	r0, [pc, #120]	; (84e4 <sys_clock_announce+0x190>)
    846c:	f000 ff57 	bl	931e <printk>
    8470:	4815      	ldr	r0, [pc, #84]	; (84c8 <sys_clock_announce+0x174>)
    8472:	21ac      	movs	r1, #172	; 0xac
    8474:	f000 fe50 	bl	9118 <assert_post_action>
    8478:	f387 8811 	msr	BASEPRI, r7
    847c:	f3bf 8f6f 	isb	sy
		t->fn(t);
    8480:	68a3      	ldr	r3, [r4, #8]
    8482:	4620      	mov	r0, r4
    8484:	4798      	blx	r3
	__asm__ volatile(
    8486:	f04f 0320 	mov.w	r3, #32
    848a:	f3ef 8711 	mrs	r7, BASEPRI
    848e:	f383 8812 	msr	BASEPRI_MAX, r3
    8492:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8496:	480b      	ldr	r0, [pc, #44]	; (84c4 <sys_clock_announce+0x170>)
    8498:	f7ff fd2c 	bl	7ef4 <z_spin_lock_valid>
    849c:	b968      	cbnz	r0, 84ba <sys_clock_announce+0x166>
    849e:	4a0a      	ldr	r2, [pc, #40]	; (84c8 <sys_clock_announce+0x174>)
    84a0:	490a      	ldr	r1, [pc, #40]	; (84cc <sys_clock_announce+0x178>)
    84a2:	480b      	ldr	r0, [pc, #44]	; (84d0 <sys_clock_announce+0x17c>)
    84a4:	2381      	movs	r3, #129	; 0x81
    84a6:	f000 ff3a 	bl	931e <printk>
    84aa:	4906      	ldr	r1, [pc, #24]	; (84c4 <sys_clock_announce+0x170>)
    84ac:	4809      	ldr	r0, [pc, #36]	; (84d4 <sys_clock_announce+0x180>)
    84ae:	f000 ff36 	bl	931e <printk>
    84b2:	4805      	ldr	r0, [pc, #20]	; (84c8 <sys_clock_announce+0x174>)
    84b4:	2181      	movs	r1, #129	; 0x81
    84b6:	f000 fe2f 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    84ba:	4802      	ldr	r0, [pc, #8]	; (84c4 <sys_clock_announce+0x170>)
    84bc:	f7ff fd38 	bl	7f30 <z_spin_lock_set_owner>
	return k;
    84c0:	e770      	b.n	83a4 <sys_clock_announce+0x50>
    84c2:	bf00      	nop
    84c4:	20000ec4 	.word	0x20000ec4
    84c8:	0000aca2 	.word	0x0000aca2
    84cc:	0000acf4 	.word	0x0000acf4
    84d0:	0000a594 	.word	0x0000a594
    84d4:	0000ad09 	.word	0x0000ad09
    84d8:	20000ec0 	.word	0x20000ec0
    84dc:	20000750 	.word	0x20000750
    84e0:	0000acc8 	.word	0x0000acc8
    84e4:	0000acdf 	.word	0x0000acdf
    84e8:	200001b8 	.word	0x200001b8

000084ec <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    84ec:	b570      	push	{r4, r5, r6, lr}
    84ee:	f04f 0320 	mov.w	r3, #32
    84f2:	f3ef 8611 	mrs	r6, BASEPRI
    84f6:	f383 8812 	msr	BASEPRI_MAX, r3
    84fa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    84fe:	481b      	ldr	r0, [pc, #108]	; (856c <sys_clock_tick_get+0x80>)
    8500:	f7ff fcf8 	bl	7ef4 <z_spin_lock_valid>
    8504:	b968      	cbnz	r0, 8522 <sys_clock_tick_get+0x36>
    8506:	4a1a      	ldr	r2, [pc, #104]	; (8570 <sys_clock_tick_get+0x84>)
    8508:	491a      	ldr	r1, [pc, #104]	; (8574 <sys_clock_tick_get+0x88>)
    850a:	481b      	ldr	r0, [pc, #108]	; (8578 <sys_clock_tick_get+0x8c>)
    850c:	2381      	movs	r3, #129	; 0x81
    850e:	f000 ff06 	bl	931e <printk>
    8512:	4916      	ldr	r1, [pc, #88]	; (856c <sys_clock_tick_get+0x80>)
    8514:	4819      	ldr	r0, [pc, #100]	; (857c <sys_clock_tick_get+0x90>)
    8516:	f000 ff02 	bl	931e <printk>
    851a:	4815      	ldr	r0, [pc, #84]	; (8570 <sys_clock_tick_get+0x84>)
    851c:	2181      	movs	r1, #129	; 0x81
    851e:	f000 fdfb 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    8522:	4812      	ldr	r0, [pc, #72]	; (856c <sys_clock_tick_get+0x80>)
    8524:	f7ff fd04 	bl	7f30 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    8528:	f7fc fa74 	bl	4a14 <sys_clock_elapsed>
    852c:	4b14      	ldr	r3, [pc, #80]	; (8580 <sys_clock_tick_get+0x94>)
    852e:	e9d3 4500 	ldrd	r4, r5, [r3]
    8532:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8534:	480d      	ldr	r0, [pc, #52]	; (856c <sys_clock_tick_get+0x80>)
    8536:	f145 0500 	adc.w	r5, r5, #0
    853a:	f7ff fce9 	bl	7f10 <z_spin_unlock_valid>
    853e:	b968      	cbnz	r0, 855c <sys_clock_tick_get+0x70>
    8540:	4a0b      	ldr	r2, [pc, #44]	; (8570 <sys_clock_tick_get+0x84>)
    8542:	4910      	ldr	r1, [pc, #64]	; (8584 <sys_clock_tick_get+0x98>)
    8544:	480c      	ldr	r0, [pc, #48]	; (8578 <sys_clock_tick_get+0x8c>)
    8546:	23ac      	movs	r3, #172	; 0xac
    8548:	f000 fee9 	bl	931e <printk>
    854c:	4907      	ldr	r1, [pc, #28]	; (856c <sys_clock_tick_get+0x80>)
    854e:	480e      	ldr	r0, [pc, #56]	; (8588 <sys_clock_tick_get+0x9c>)
    8550:	f000 fee5 	bl	931e <printk>
    8554:	4806      	ldr	r0, [pc, #24]	; (8570 <sys_clock_tick_get+0x84>)
    8556:	21ac      	movs	r1, #172	; 0xac
    8558:	f000 fdde 	bl	9118 <assert_post_action>
	__asm__ volatile(
    855c:	f386 8811 	msr	BASEPRI, r6
    8560:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    8564:	4620      	mov	r0, r4
    8566:	4629      	mov	r1, r5
    8568:	bd70      	pop	{r4, r5, r6, pc}
    856a:	bf00      	nop
    856c:	20000ec4 	.word	0x20000ec4
    8570:	0000aca2 	.word	0x0000aca2
    8574:	0000acf4 	.word	0x0000acf4
    8578:	0000a594 	.word	0x0000a594
    857c:	0000ad09 	.word	0x0000ad09
    8580:	20000750 	.word	0x20000750
    8584:	0000acc8 	.word	0x0000acc8
    8588:	0000acdf 	.word	0x0000acdf

0000858c <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    858c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    858e:	4604      	mov	r4, r0
	__asm__ volatile(
    8590:	f04f 0320 	mov.w	r3, #32
    8594:	f3ef 8511 	mrs	r5, BASEPRI
    8598:	f383 8812 	msr	BASEPRI_MAX, r3
    859c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    85a0:	484c      	ldr	r0, [pc, #304]	; (86d4 <z_timer_expiration_handler+0x148>)
    85a2:	f7ff fca7 	bl	7ef4 <z_spin_lock_valid>
    85a6:	b968      	cbnz	r0, 85c4 <z_timer_expiration_handler+0x38>
    85a8:	4a4b      	ldr	r2, [pc, #300]	; (86d8 <z_timer_expiration_handler+0x14c>)
    85aa:	494c      	ldr	r1, [pc, #304]	; (86dc <z_timer_expiration_handler+0x150>)
    85ac:	484c      	ldr	r0, [pc, #304]	; (86e0 <z_timer_expiration_handler+0x154>)
    85ae:	2381      	movs	r3, #129	; 0x81
    85b0:	f000 feb5 	bl	931e <printk>
    85b4:	4947      	ldr	r1, [pc, #284]	; (86d4 <z_timer_expiration_handler+0x148>)
    85b6:	484b      	ldr	r0, [pc, #300]	; (86e4 <z_timer_expiration_handler+0x158>)
    85b8:	f000 feb1 	bl	931e <printk>
    85bc:	4846      	ldr	r0, [pc, #280]	; (86d8 <z_timer_expiration_handler+0x14c>)
    85be:	2181      	movs	r1, #129	; 0x81
    85c0:	f000 fdaa 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    85c4:	4843      	ldr	r0, [pc, #268]	; (86d4 <z_timer_expiration_handler+0x148>)
    85c6:	f7ff fcb3 	bl	7f30 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    85ca:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    85ce:	1c56      	adds	r6, r2, #1
    85d0:	f143 0700 	adc.w	r7, r3, #0
    85d4:	2f00      	cmp	r7, #0
    85d6:	bf08      	it	eq
    85d8:	2e02      	cmpeq	r6, #2
    85da:	d303      	bcc.n	85e4 <z_timer_expiration_handler+0x58>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    85dc:	4942      	ldr	r1, [pc, #264]	; (86e8 <z_timer_expiration_handler+0x15c>)
    85de:	4620      	mov	r0, r4
    85e0:	f7ff fcfe 	bl	7fe0 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    85e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    85e6:	3301      	adds	r3, #1
    85e8:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    85ea:	6a23      	ldr	r3, [r4, #32]
    85ec:	2b00      	cmp	r3, #0
    85ee:	d035      	beq.n	865c <z_timer_expiration_handler+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    85f0:	4838      	ldr	r0, [pc, #224]	; (86d4 <z_timer_expiration_handler+0x148>)
    85f2:	f7ff fc8d 	bl	7f10 <z_spin_unlock_valid>
    85f6:	b968      	cbnz	r0, 8614 <z_timer_expiration_handler+0x88>
    85f8:	4a37      	ldr	r2, [pc, #220]	; (86d8 <z_timer_expiration_handler+0x14c>)
    85fa:	493c      	ldr	r1, [pc, #240]	; (86ec <z_timer_expiration_handler+0x160>)
    85fc:	4838      	ldr	r0, [pc, #224]	; (86e0 <z_timer_expiration_handler+0x154>)
    85fe:	23ac      	movs	r3, #172	; 0xac
    8600:	f000 fe8d 	bl	931e <printk>
    8604:	4933      	ldr	r1, [pc, #204]	; (86d4 <z_timer_expiration_handler+0x148>)
    8606:	483a      	ldr	r0, [pc, #232]	; (86f0 <z_timer_expiration_handler+0x164>)
    8608:	f000 fe89 	bl	931e <printk>
    860c:	4832      	ldr	r0, [pc, #200]	; (86d8 <z_timer_expiration_handler+0x14c>)
    860e:	21ac      	movs	r1, #172	; 0xac
    8610:	f000 fd82 	bl	9118 <assert_post_action>
	__asm__ volatile(
    8614:	f385 8811 	msr	BASEPRI, r5
    8618:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    861c:	6a23      	ldr	r3, [r4, #32]
    861e:	4620      	mov	r0, r4
    8620:	4798      	blx	r3
	__asm__ volatile(
    8622:	f04f 0320 	mov.w	r3, #32
    8626:	f3ef 8511 	mrs	r5, BASEPRI
    862a:	f383 8812 	msr	BASEPRI_MAX, r3
    862e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8632:	4828      	ldr	r0, [pc, #160]	; (86d4 <z_timer_expiration_handler+0x148>)
    8634:	f7ff fc5e 	bl	7ef4 <z_spin_lock_valid>
    8638:	b968      	cbnz	r0, 8656 <z_timer_expiration_handler+0xca>
    863a:	4a27      	ldr	r2, [pc, #156]	; (86d8 <z_timer_expiration_handler+0x14c>)
    863c:	4927      	ldr	r1, [pc, #156]	; (86dc <z_timer_expiration_handler+0x150>)
    863e:	4828      	ldr	r0, [pc, #160]	; (86e0 <z_timer_expiration_handler+0x154>)
    8640:	2381      	movs	r3, #129	; 0x81
    8642:	f000 fe6c 	bl	931e <printk>
    8646:	4923      	ldr	r1, [pc, #140]	; (86d4 <z_timer_expiration_handler+0x148>)
    8648:	4826      	ldr	r0, [pc, #152]	; (86e4 <z_timer_expiration_handler+0x158>)
    864a:	f000 fe68 	bl	931e <printk>
    864e:	4822      	ldr	r0, [pc, #136]	; (86d8 <z_timer_expiration_handler+0x14c>)
    8650:	2181      	movs	r1, #129	; 0x81
    8652:	f000 fd61 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    8656:	481f      	ldr	r0, [pc, #124]	; (86d4 <z_timer_expiration_handler+0x148>)
    8658:	f7ff fc6a 	bl	7f30 <z_spin_lock_set_owner>
	return list->head == list;
    865c:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8660:	42a6      	cmp	r6, r4
    8662:	d000      	beq.n	8666 <z_timer_expiration_handler+0xda>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    8664:	b9b6      	cbnz	r6, 8694 <z_timer_expiration_handler+0x108>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8666:	481b      	ldr	r0, [pc, #108]	; (86d4 <z_timer_expiration_handler+0x148>)
    8668:	f7ff fc52 	bl	7f10 <z_spin_unlock_valid>
    866c:	b968      	cbnz	r0, 868a <z_timer_expiration_handler+0xfe>
    866e:	4a1a      	ldr	r2, [pc, #104]	; (86d8 <z_timer_expiration_handler+0x14c>)
    8670:	491e      	ldr	r1, [pc, #120]	; (86ec <z_timer_expiration_handler+0x160>)
    8672:	481b      	ldr	r0, [pc, #108]	; (86e0 <z_timer_expiration_handler+0x154>)
    8674:	23ac      	movs	r3, #172	; 0xac
    8676:	f000 fe52 	bl	931e <printk>
    867a:	4916      	ldr	r1, [pc, #88]	; (86d4 <z_timer_expiration_handler+0x148>)
    867c:	481c      	ldr	r0, [pc, #112]	; (86f0 <z_timer_expiration_handler+0x164>)
    867e:	f000 fe4e 	bl	931e <printk>
    8682:	4815      	ldr	r0, [pc, #84]	; (86d8 <z_timer_expiration_handler+0x14c>)
    8684:	21ac      	movs	r1, #172	; 0xac
    8686:	f000 fd47 	bl	9118 <assert_post_action>
	__asm__ volatile(
    868a:	f385 8811 	msr	BASEPRI, r5
    868e:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    8692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	z_unpend_thread_no_timeout(thread);
    8694:	4630      	mov	r0, r6
    8696:	f7fe f851 	bl	673c <z_unpend_thread_no_timeout>
    869a:	2300      	movs	r3, #0
    869c:	480d      	ldr	r0, [pc, #52]	; (86d4 <z_timer_expiration_handler+0x148>)
    869e:	67f3      	str	r3, [r6, #124]	; 0x7c
    86a0:	f7ff fc36 	bl	7f10 <z_spin_unlock_valid>
    86a4:	b968      	cbnz	r0, 86c2 <z_timer_expiration_handler+0x136>
    86a6:	4a0c      	ldr	r2, [pc, #48]	; (86d8 <z_timer_expiration_handler+0x14c>)
    86a8:	4910      	ldr	r1, [pc, #64]	; (86ec <z_timer_expiration_handler+0x160>)
    86aa:	480d      	ldr	r0, [pc, #52]	; (86e0 <z_timer_expiration_handler+0x154>)
    86ac:	23ac      	movs	r3, #172	; 0xac
    86ae:	f000 fe36 	bl	931e <printk>
    86b2:	4908      	ldr	r1, [pc, #32]	; (86d4 <z_timer_expiration_handler+0x148>)
    86b4:	480e      	ldr	r0, [pc, #56]	; (86f0 <z_timer_expiration_handler+0x164>)
    86b6:	f000 fe32 	bl	931e <printk>
    86ba:	4807      	ldr	r0, [pc, #28]	; (86d8 <z_timer_expiration_handler+0x14c>)
    86bc:	21ac      	movs	r1, #172	; 0xac
    86be:	f000 fd2b 	bl	9118 <assert_post_action>
    86c2:	f385 8811 	msr	BASEPRI, r5
    86c6:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    86ca:	4630      	mov	r0, r6
}
    86cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    86d0:	f7fe bb1c 	b.w	6d0c <z_ready_thread>
    86d4:	20000ec8 	.word	0x20000ec8
    86d8:	0000aca2 	.word	0x0000aca2
    86dc:	0000acf4 	.word	0x0000acf4
    86e0:	0000a594 	.word	0x0000a594
    86e4:	0000ad09 	.word	0x0000ad09
    86e8:	0000858d 	.word	0x0000858d
    86ec:	0000acc8 	.word	0x0000acc8
    86f0:	0000acdf 	.word	0x0000acdf

000086f4 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    86f4:	e92d 4f73 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}
    86f8:	4619      	mov	r1, r3
    86fa:	4606      	mov	r6, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    86fc:	1c4c      	adds	r4, r1, #1
{
    86fe:	4610      	mov	r0, r2
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    8700:	bf08      	it	eq
    8702:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    8706:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    870a:	4680      	mov	r8, r0
    870c:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    870e:	d04c      	beq.n	87aa <z_impl_k_timer_start+0xb6>
    8710:	461d      	mov	r5, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    8712:	1c6b      	adds	r3, r5, #1
    8714:	bf08      	it	eq
    8716:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    871a:	4614      	mov	r4, r2
    871c:	d019      	beq.n	8752 <z_impl_k_timer_start+0x5e>
    871e:	ea54 0305 	orrs.w	r3, r4, r5
    8722:	d016      	beq.n	8752 <z_impl_k_timer_start+0x5e>
	    Z_TICK_ABS(period.ticks) < 0) {
    8724:	f06f 0301 	mvn.w	r3, #1
    8728:	ebb3 0a02 	subs.w	sl, r3, r2
    872c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8730:	eb63 0b05 	sbc.w	fp, r3, r5
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    8734:	f1ba 0f00 	cmp.w	sl, #0
    8738:	f17b 0300 	sbcs.w	r3, fp, #0
    873c:	da09      	bge.n	8752 <z_impl_k_timer_start+0x5e>
		period.ticks = MAX(period.ticks - 1, 1);
    873e:	f112 34ff 	adds.w	r4, r2, #4294967295	; 0xffffffff
    8742:	f145 35ff 	adc.w	r5, r5, #4294967295	; 0xffffffff
    8746:	2c01      	cmp	r4, #1
    8748:	f175 0300 	sbcs.w	r3, r5, #0
    874c:	bfbc      	itt	lt
    874e:	2401      	movlt	r4, #1
    8750:	2500      	movlt	r5, #0
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    8752:	f06f 0301 	mvn.w	r3, #1
    8756:	1a1b      	subs	r3, r3, r0
    8758:	9300      	str	r3, [sp, #0]
    875a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    875e:	eb63 0301 	sbc.w	r3, r3, r1
    8762:	9301      	str	r3, [sp, #4]
    8764:	e9dd 2300 	ldrd	r2, r3, [sp]
    8768:	2a00      	cmp	r2, #0
    876a:	f173 0300 	sbcs.w	r3, r3, #0
    876e:	da0c      	bge.n	878a <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
    8770:	f110 38ff 	adds.w	r8, r0, #4294967295	; 0xffffffff
    8774:	f141 39ff 	adc.w	r9, r1, #4294967295	; 0xffffffff
    8778:	f1b8 0f00 	cmp.w	r8, #0
    877c:	f179 0300 	sbcs.w	r3, r9, #0
    8780:	bfbc      	itt	lt
    8782:	f04f 0800 	movlt.w	r8, #0
    8786:	f04f 0900 	movlt.w	r9, #0
	}

	(void)z_abort_timeout(&timer->timeout);
    878a:	4630      	mov	r0, r6
    878c:	f7ff fcfc 	bl	8188 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    8790:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8792:	4907      	ldr	r1, [pc, #28]	; (87b0 <z_impl_k_timer_start+0xbc>)
	timer->status = 0U;
    8794:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8796:	4642      	mov	r2, r8
    8798:	464b      	mov	r3, r9
    879a:	4630      	mov	r0, r6
	timer->period = period;
    879c:	e9c6 450a 	strd	r4, r5, [r6, #40]	; 0x28
		     duration);
}
    87a0:	b002      	add	sp, #8
    87a2:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    87a6:	f7ff bc1b 	b.w	7fe0 <z_add_timeout>
}
    87aa:	b002      	add	sp, #8
    87ac:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    87b0:	0000858d 	.word	0x0000858d

000087b4 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    87b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    87b8:	4e7e      	ldr	r6, [pc, #504]	; (89b4 <work_queue_main+0x200>)
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    87ba:	4f7f      	ldr	r7, [pc, #508]	; (89b8 <work_queue_main+0x204>)
{
    87bc:	b085      	sub	sp, #20
    87be:	4604      	mov	r4, r0
	__asm__ volatile(
    87c0:	f04f 0320 	mov.w	r3, #32
    87c4:	f3ef 8811 	mrs	r8, BASEPRI
    87c8:	f383 8812 	msr	BASEPRI_MAX, r3
    87cc:	f3bf 8f6f 	isb	sy
    87d0:	4630      	mov	r0, r6
    87d2:	f7ff fb8f 	bl	7ef4 <z_spin_lock_valid>
    87d6:	b968      	cbnz	r0, 87f4 <work_queue_main+0x40>
    87d8:	4a78      	ldr	r2, [pc, #480]	; (89bc <work_queue_main+0x208>)
    87da:	4979      	ldr	r1, [pc, #484]	; (89c0 <work_queue_main+0x20c>)
    87dc:	4879      	ldr	r0, [pc, #484]	; (89c4 <work_queue_main+0x210>)
    87de:	2381      	movs	r3, #129	; 0x81
    87e0:	f000 fd9d 	bl	931e <printk>
    87e4:	4878      	ldr	r0, [pc, #480]	; (89c8 <work_queue_main+0x214>)
    87e6:	4631      	mov	r1, r6
    87e8:	f000 fd99 	bl	931e <printk>
    87ec:	4873      	ldr	r0, [pc, #460]	; (89bc <work_queue_main+0x208>)
    87ee:	2181      	movs	r1, #129	; 0x81
    87f0:	f000 fc92 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    87f4:	4630      	mov	r0, r6
    87f6:	f7ff fb9b 	bl	7f30 <z_spin_lock_set_owner>
Z_GENLIST_IS_EMPTY(slist)
    87fa:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
	return list->head;
    87fe:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
Z_GENLIST_GET(slist, snode)
    8802:	b9ad      	cbnz	r5, 8830 <work_queue_main+0x7c>
	*flagp &= ~BIT(bit);
    8804:	f023 0204 	bic.w	r2, r3, #4
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
    8808:	0758      	lsls	r0, r3, #29
	*flagp &= ~BIT(bit);
    880a:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
		} else if (flag_test_and_clear(&queue->flags,
    880e:	f100 8092 	bmi.w	8936 <work_queue_main+0x182>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
    8812:	2300      	movs	r3, #0
    8814:	9302      	str	r3, [sp, #8]
    8816:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    881a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    881e:	e9cd 2300 	strd	r2, r3, [sp]
    8822:	4641      	mov	r1, r8
    8824:	f104 0288 	add.w	r2, r4, #136	; 0x88
    8828:	4630      	mov	r0, r6
    882a:	f7ff f927 	bl	7a7c <z_sched_wait>
					   K_FOREVER, NULL);
			continue;
    882e:	e7c7      	b.n	87c0 <work_queue_main+0xc>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    8830:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
    8834:	682a      	ldr	r2, [r5, #0]
	list->head = node;
    8836:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    883a:	428d      	cmp	r5, r1
    883c:	d101      	bne.n	8842 <work_queue_main+0x8e>
	list->tail = node;
    883e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    8842:	f043 0302 	orr.w	r3, r3, #2
    8846:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    884a:	68eb      	ldr	r3, [r5, #12]
			handler = work->handler;
    884c:	f8d5 9004 	ldr.w	r9, [r5, #4]
	*flagp &= ~BIT(bit);
    8850:	f023 0304 	bic.w	r3, r3, #4
    8854:	f043 0301 	orr.w	r3, r3, #1
    8858:	60eb      	str	r3, [r5, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    885a:	4630      	mov	r0, r6
    885c:	f7ff fb58 	bl	7f10 <z_spin_unlock_valid>
    8860:	b968      	cbnz	r0, 887e <work_queue_main+0xca>
    8862:	4a56      	ldr	r2, [pc, #344]	; (89bc <work_queue_main+0x208>)
    8864:	4959      	ldr	r1, [pc, #356]	; (89cc <work_queue_main+0x218>)
    8866:	4857      	ldr	r0, [pc, #348]	; (89c4 <work_queue_main+0x210>)
    8868:	23ac      	movs	r3, #172	; 0xac
    886a:	f000 fd58 	bl	931e <printk>
    886e:	4858      	ldr	r0, [pc, #352]	; (89d0 <work_queue_main+0x21c>)
    8870:	4631      	mov	r1, r6
    8872:	f000 fd54 	bl	931e <printk>
    8876:	4851      	ldr	r0, [pc, #324]	; (89bc <work_queue_main+0x208>)
    8878:	21ac      	movs	r1, #172	; 0xac
    887a:	f000 fc4d 	bl	9118 <assert_post_action>
	__asm__ volatile(
    887e:	f388 8811 	msr	BASEPRI, r8
    8882:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
    8886:	f1b9 0f00 	cmp.w	r9, #0
    888a:	d10b      	bne.n	88a4 <work_queue_main+0xf0>
    888c:	4951      	ldr	r1, [pc, #324]	; (89d4 <work_queue_main+0x220>)
    888e:	484d      	ldr	r0, [pc, #308]	; (89c4 <work_queue_main+0x210>)
    8890:	4a51      	ldr	r2, [pc, #324]	; (89d8 <work_queue_main+0x224>)
    8892:	f44f 7322 	mov.w	r3, #648	; 0x288
    8896:	f000 fd42 	bl	931e <printk>
    889a:	484f      	ldr	r0, [pc, #316]	; (89d8 <work_queue_main+0x224>)
    889c:	f44f 7122 	mov.w	r1, #648	; 0x288
    88a0:	f000 fc3a 	bl	9118 <assert_post_action>
		handler(work);
    88a4:	4628      	mov	r0, r5
    88a6:	47c8      	blx	r9
	__asm__ volatile(
    88a8:	f04f 0320 	mov.w	r3, #32
    88ac:	f3ef 8a11 	mrs	sl, BASEPRI
    88b0:	f383 8812 	msr	BASEPRI_MAX, r3
    88b4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    88b8:	4630      	mov	r0, r6
    88ba:	f7ff fb1b 	bl	7ef4 <z_spin_lock_valid>
    88be:	b968      	cbnz	r0, 88dc <work_queue_main+0x128>
    88c0:	4a3e      	ldr	r2, [pc, #248]	; (89bc <work_queue_main+0x208>)
    88c2:	493f      	ldr	r1, [pc, #252]	; (89c0 <work_queue_main+0x20c>)
    88c4:	483f      	ldr	r0, [pc, #252]	; (89c4 <work_queue_main+0x210>)
    88c6:	2381      	movs	r3, #129	; 0x81
    88c8:	f000 fd29 	bl	931e <printk>
    88cc:	483e      	ldr	r0, [pc, #248]	; (89c8 <work_queue_main+0x214>)
    88ce:	4631      	mov	r1, r6
    88d0:	f000 fd25 	bl	931e <printk>
    88d4:	4839      	ldr	r0, [pc, #228]	; (89bc <work_queue_main+0x208>)
    88d6:	2181      	movs	r1, #129	; 0x81
    88d8:	f000 fc1e 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    88dc:	4630      	mov	r0, r6
    88de:	f7ff fb27 	bl	7f30 <z_spin_lock_set_owner>
	*flagp &= ~BIT(bit);
    88e2:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    88e4:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    88e6:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    88ea:	d42e      	bmi.n	894a <work_queue_main+0x196>
	*flagp &= ~BIT(bit);
    88ec:	60ea      	str	r2, [r5, #12]
    88ee:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    88f2:	f023 0302 	bic.w	r3, r3, #2
    88f6:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    88fa:	4630      	mov	r0, r6
	return (*flagp & BIT(bit)) != 0U;
    88fc:	f3c3 2500 	ubfx	r5, r3, #8, #1
    8900:	f7ff fb06 	bl	7f10 <z_spin_unlock_valid>
    8904:	b968      	cbnz	r0, 8922 <work_queue_main+0x16e>
    8906:	4a2d      	ldr	r2, [pc, #180]	; (89bc <work_queue_main+0x208>)
    8908:	4930      	ldr	r1, [pc, #192]	; (89cc <work_queue_main+0x218>)
    890a:	482e      	ldr	r0, [pc, #184]	; (89c4 <work_queue_main+0x210>)
    890c:	23ac      	movs	r3, #172	; 0xac
    890e:	f000 fd06 	bl	931e <printk>
    8912:	482f      	ldr	r0, [pc, #188]	; (89d0 <work_queue_main+0x21c>)
    8914:	4631      	mov	r1, r6
    8916:	f000 fd02 	bl	931e <printk>
    891a:	4828      	ldr	r0, [pc, #160]	; (89bc <work_queue_main+0x208>)
    891c:	21ac      	movs	r1, #172	; 0xac
    891e:	f000 fbfb 	bl	9118 <assert_post_action>
	__asm__ volatile(
    8922:	f38a 8811 	msr	BASEPRI, sl
    8926:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    892a:	2d00      	cmp	r5, #0
    892c:	f47f af48 	bne.w	87c0 <work_queue_main+0xc>
	z_impl_k_yield();
    8930:	f7fe fdf8 	bl	7524 <z_impl_k_yield>
}
    8934:	e744      	b.n	87c0 <work_queue_main+0xc>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    8936:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    893a:	2200      	movs	r2, #0
    893c:	2101      	movs	r1, #1
    893e:	4628      	mov	r0, r5
    8940:	f7ff f844 	bl	79cc <z_sched_wake>
    8944:	2800      	cmp	r0, #0
    8946:	d1f8      	bne.n	893a <work_queue_main+0x186>
    8948:	e763      	b.n	8812 <work_queue_main+0x5e>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    894a:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
    894c:	f023 0303 	bic.w	r3, r3, #3
    8950:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    8952:	2800      	cmp	r0, #0
    8954:	d0cb      	beq.n	88ee <work_queue_main+0x13a>
	return node->next;
    8956:	6803      	ldr	r3, [r0, #0]
    8958:	2b00      	cmp	r3, #0
    895a:	bf38      	it	cc
    895c:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    895e:	f04f 0900 	mov.w	r9, #0
    8962:	4698      	mov	r8, r3
	parent->next = child;
    8964:	46cb      	mov	fp, r9
		if (wc->work == work) {
    8966:	6843      	ldr	r3, [r0, #4]
    8968:	429d      	cmp	r5, r3
    896a:	4602      	mov	r2, r0
    896c:	d10d      	bne.n	898a <work_queue_main+0x1d6>
Z_GENLIST_REMOVE(slist, snode)
    896e:	6802      	ldr	r2, [r0, #0]
    8970:	f1b9 0f00 	cmp.w	r9, #0
    8974:	d115      	bne.n	89a2 <work_queue_main+0x1ee>
    8976:	687b      	ldr	r3, [r7, #4]
	list->head = node;
    8978:	603a      	str	r2, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    897a:	4283      	cmp	r3, r0
    897c:	d100      	bne.n	8980 <work_queue_main+0x1cc>
	list->tail = node;
    897e:	607a      	str	r2, [r7, #4]
	parent->next = child;
    8980:	f840 bb08 	str.w	fp, [r0], #8
	z_impl_k_sem_give(sem);
    8984:	f7ff f88c 	bl	7aa0 <z_impl_k_sem_give>
}
    8988:	464a      	mov	r2, r9
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    898a:	f1b8 0f00 	cmp.w	r8, #0
    898e:	d0ae      	beq.n	88ee <work_queue_main+0x13a>
	return node->next;
    8990:	f8d8 3000 	ldr.w	r3, [r8]
    8994:	2b00      	cmp	r3, #0
    8996:	bf38      	it	cc
    8998:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    899a:	4640      	mov	r0, r8
    899c:	4691      	mov	r9, r2
    899e:	4698      	mov	r8, r3
    89a0:	e7e1      	b.n	8966 <work_queue_main+0x1b2>
	parent->next = child;
    89a2:	f8c9 2000 	str.w	r2, [r9]
Z_GENLIST_REMOVE(slist, snode)
    89a6:	687b      	ldr	r3, [r7, #4]
    89a8:	4283      	cmp	r3, r0
	list->tail = node;
    89aa:	bf08      	it	eq
    89ac:	f8c7 9004 	streq.w	r9, [r7, #4]
}
    89b0:	e7e6      	b.n	8980 <work_queue_main+0x1cc>
    89b2:	bf00      	nop
    89b4:	20000ecc 	.word	0x20000ecc
    89b8:	20000ed0 	.word	0x20000ed0
    89bc:	0000aca2 	.word	0x0000aca2
    89c0:	0000acf4 	.word	0x0000acf4
    89c4:	0000a594 	.word	0x0000a594
    89c8:	0000ad09 	.word	0x0000ad09
    89cc:	0000acc8 	.word	0x0000acc8
    89d0:	0000acdf 	.word	0x0000acdf
    89d4:	0000bb27 	.word	0x0000bb27
    89d8:	0000bb06 	.word	0x0000bb06

000089dc <submit_to_queue_locked>:
{
    89dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    89de:	68c3      	ldr	r3, [r0, #12]
    89e0:	079a      	lsls	r2, r3, #30
{
    89e2:	4604      	mov	r4, r0
    89e4:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    89e6:	f3c3 0540 	ubfx	r5, r3, #1, #1
    89ea:	d42b      	bmi.n	8a44 <submit_to_queue_locked+0x68>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    89ec:	075f      	lsls	r7, r3, #29
    89ee:	d42b      	bmi.n	8a48 <submit_to_queue_locked+0x6c>
		if (*queuep == NULL) {
    89f0:	680a      	ldr	r2, [r1, #0]
    89f2:	b90a      	cbnz	r2, 89f8 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    89f4:	6882      	ldr	r2, [r0, #8]
    89f6:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    89f8:	07d8      	lsls	r0, r3, #31
    89fa:	d528      	bpl.n	8a4e <submit_to_queue_locked+0x72>
			__ASSERT_NO_MSG(work->queue != NULL);
    89fc:	68a3      	ldr	r3, [r4, #8]
    89fe:	b95b      	cbnz	r3, 8a18 <submit_to_queue_locked+0x3c>
    8a00:	4924      	ldr	r1, [pc, #144]	; (8a94 <submit_to_queue_locked+0xb8>)
    8a02:	4825      	ldr	r0, [pc, #148]	; (8a98 <submit_to_queue_locked+0xbc>)
    8a04:	4a25      	ldr	r2, [pc, #148]	; (8a9c <submit_to_queue_locked+0xc0>)
    8a06:	f44f 73a7 	mov.w	r3, #334	; 0x14e
    8a0a:	f000 fc88 	bl	931e <printk>
    8a0e:	4823      	ldr	r0, [pc, #140]	; (8a9c <submit_to_queue_locked+0xc0>)
    8a10:	f44f 71a7 	mov.w	r1, #334	; 0x14e
    8a14:	f000 fb80 	bl	9118 <assert_post_action>
			*queuep = work->queue;
    8a18:	68a3      	ldr	r3, [r4, #8]
    8a1a:	6033      	str	r3, [r6, #0]
			ret = 2;
    8a1c:	2502      	movs	r5, #2
		int rc = queue_submit_locked(*queuep, work);
    8a1e:	6837      	ldr	r7, [r6, #0]
	if (queue == NULL) {
    8a20:	b38f      	cbz	r7, 8a86 <submit_to_queue_locked+0xaa>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    8a22:	4b1f      	ldr	r3, [pc, #124]	; (8aa0 <submit_to_queue_locked+0xc4>)
    8a24:	689b      	ldr	r3, [r3, #8]
    8a26:	42bb      	cmp	r3, r7
    8a28:	d113      	bne.n	8a52 <submit_to_queue_locked+0x76>
    8a2a:	f001 faac 	bl	9f86 <k_is_in_isr>
    8a2e:	f080 0001 	eor.w	r0, r0, #1
    8a32:	b2c0      	uxtb	r0, r0
	bool draining = flag_test(&queue->flags, K_WORK_QUEUE_DRAIN_BIT);
    8a34:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    8a38:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    8a3a:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    8a3e:	d525      	bpl.n	8a8c <submit_to_queue_locked+0xb0>
	} else if (draining && !chained) {
    8a40:	b14a      	cbz	r2, 8a56 <submit_to_queue_locked+0x7a>
    8a42:	b950      	cbnz	r0, 8a5a <submit_to_queue_locked+0x7e>
		ret = -EBUSY;
    8a44:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    8a48:	2300      	movs	r3, #0
    8a4a:	6033      	str	r3, [r6, #0]
	return ret;
    8a4c:	e015      	b.n	8a7a <submit_to_queue_locked+0x9e>
		ret = 1;
    8a4e:	2501      	movs	r5, #1
    8a50:	e7e5      	b.n	8a1e <submit_to_queue_locked+0x42>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    8a52:	2000      	movs	r0, #0
    8a54:	e7ee      	b.n	8a34 <submit_to_queue_locked+0x58>
	} else if (plugged && !draining) {
    8a56:	071b      	lsls	r3, r3, #28
    8a58:	d4f4      	bmi.n	8a44 <submit_to_queue_locked+0x68>
	parent->next = child;
    8a5a:	2300      	movs	r3, #0
    8a5c:	6023      	str	r3, [r4, #0]
Z_GENLIST_APPEND(slist, snode)
    8a5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    8a62:	b963      	cbnz	r3, 8a7e <submit_to_queue_locked+0xa2>
	list->head = node;
    8a64:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
    8a68:	4638      	mov	r0, r7
    8a6a:	f001 fabe 	bl	9fea <notify_queue_locked>
	*flagp |= BIT(bit);
    8a6e:	68e3      	ldr	r3, [r4, #12]
    8a70:	f043 0304 	orr.w	r3, r3, #4
    8a74:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    8a76:	6833      	ldr	r3, [r6, #0]
    8a78:	60a3      	str	r3, [r4, #8]
}
    8a7a:	4628      	mov	r0, r5
    8a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    8a7e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    8a80:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
    8a84:	e7f0      	b.n	8a68 <submit_to_queue_locked+0x8c>
		return -EINVAL;
    8a86:	f06f 0515 	mvn.w	r5, #21
    8a8a:	e7dd      	b.n	8a48 <submit_to_queue_locked+0x6c>
		ret = -ENODEV;
    8a8c:	f06f 0512 	mvn.w	r5, #18
    8a90:	e7da      	b.n	8a48 <submit_to_queue_locked+0x6c>
    8a92:	bf00      	nop
    8a94:	0000bb3e 	.word	0x0000bb3e
    8a98:	0000a594 	.word	0x0000a594
    8a9c:	0000bb06 	.word	0x0000bb06
    8aa0:	20000e7c 	.word	0x20000e7c

00008aa4 <k_work_submit_to_queue>:
{
    8aa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT_NO_MSG(work != NULL);
    8aa6:	460c      	mov	r4, r1
{
    8aa8:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(work != NULL);
    8aaa:	b959      	cbnz	r1, 8ac4 <k_work_submit_to_queue+0x20>
    8aac:	4926      	ldr	r1, [pc, #152]	; (8b48 <k_work_submit_to_queue+0xa4>)
    8aae:	4827      	ldr	r0, [pc, #156]	; (8b4c <k_work_submit_to_queue+0xa8>)
    8ab0:	4a27      	ldr	r2, [pc, #156]	; (8b50 <k_work_submit_to_queue+0xac>)
    8ab2:	f240 1369 	movw	r3, #361	; 0x169
    8ab6:	f000 fc32 	bl	931e <printk>
    8aba:	4825      	ldr	r0, [pc, #148]	; (8b50 <k_work_submit_to_queue+0xac>)
    8abc:	f240 1169 	movw	r1, #361	; 0x169
    8ac0:	f000 fb2a 	bl	9118 <assert_post_action>
	__asm__ volatile(
    8ac4:	f04f 0320 	mov.w	r3, #32
    8ac8:	f3ef 8511 	mrs	r5, BASEPRI
    8acc:	f383 8812 	msr	BASEPRI_MAX, r3
    8ad0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8ad4:	481f      	ldr	r0, [pc, #124]	; (8b54 <k_work_submit_to_queue+0xb0>)
    8ad6:	f7ff fa0d 	bl	7ef4 <z_spin_lock_valid>
    8ada:	b968      	cbnz	r0, 8af8 <k_work_submit_to_queue+0x54>
    8adc:	4a1e      	ldr	r2, [pc, #120]	; (8b58 <k_work_submit_to_queue+0xb4>)
    8ade:	491f      	ldr	r1, [pc, #124]	; (8b5c <k_work_submit_to_queue+0xb8>)
    8ae0:	481a      	ldr	r0, [pc, #104]	; (8b4c <k_work_submit_to_queue+0xa8>)
    8ae2:	2381      	movs	r3, #129	; 0x81
    8ae4:	f000 fc1b 	bl	931e <printk>
    8ae8:	491a      	ldr	r1, [pc, #104]	; (8b54 <k_work_submit_to_queue+0xb0>)
    8aea:	481d      	ldr	r0, [pc, #116]	; (8b60 <k_work_submit_to_queue+0xbc>)
    8aec:	f000 fc17 	bl	931e <printk>
    8af0:	4819      	ldr	r0, [pc, #100]	; (8b58 <k_work_submit_to_queue+0xb4>)
    8af2:	2181      	movs	r1, #129	; 0x81
    8af4:	f000 fb10 	bl	9118 <assert_post_action>
	z_spin_lock_set_owner(l);
    8af8:	4816      	ldr	r0, [pc, #88]	; (8b54 <k_work_submit_to_queue+0xb0>)
    8afa:	f7ff fa19 	bl	7f30 <z_spin_lock_set_owner>
	int ret = submit_to_queue_locked(work, &queue);
    8afe:	4620      	mov	r0, r4
    8b00:	a901      	add	r1, sp, #4
    8b02:	f7ff ff6b 	bl	89dc <submit_to_queue_locked>
    8b06:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8b08:	4812      	ldr	r0, [pc, #72]	; (8b54 <k_work_submit_to_queue+0xb0>)
    8b0a:	f7ff fa01 	bl	7f10 <z_spin_unlock_valid>
    8b0e:	b968      	cbnz	r0, 8b2c <k_work_submit_to_queue+0x88>
    8b10:	4a11      	ldr	r2, [pc, #68]	; (8b58 <k_work_submit_to_queue+0xb4>)
    8b12:	4914      	ldr	r1, [pc, #80]	; (8b64 <k_work_submit_to_queue+0xc0>)
    8b14:	480d      	ldr	r0, [pc, #52]	; (8b4c <k_work_submit_to_queue+0xa8>)
    8b16:	23ac      	movs	r3, #172	; 0xac
    8b18:	f000 fc01 	bl	931e <printk>
    8b1c:	490d      	ldr	r1, [pc, #52]	; (8b54 <k_work_submit_to_queue+0xb0>)
    8b1e:	4812      	ldr	r0, [pc, #72]	; (8b68 <k_work_submit_to_queue+0xc4>)
    8b20:	f000 fbfd 	bl	931e <printk>
    8b24:	480c      	ldr	r0, [pc, #48]	; (8b58 <k_work_submit_to_queue+0xb4>)
    8b26:	21ac      	movs	r1, #172	; 0xac
    8b28:	f000 faf6 	bl	9118 <assert_post_action>
	__asm__ volatile(
    8b2c:	f385 8811 	msr	BASEPRI, r5
    8b30:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
    8b34:	2c00      	cmp	r4, #0
    8b36:	dd04      	ble.n	8b42 <k_work_submit_to_queue+0x9e>
	return z_impl_k_is_preempt_thread();
    8b38:	f7fe fe84 	bl	7844 <z_impl_k_is_preempt_thread>
    8b3c:	b108      	cbz	r0, 8b42 <k_work_submit_to_queue+0x9e>
	z_impl_k_yield();
    8b3e:	f7fe fcf1 	bl	7524 <z_impl_k_yield>
}
    8b42:	4620      	mov	r0, r4
    8b44:	b003      	add	sp, #12
    8b46:	bd30      	pop	{r4, r5, pc}
    8b48:	0000bb59 	.word	0x0000bb59
    8b4c:	0000a594 	.word	0x0000a594
    8b50:	0000bb06 	.word	0x0000bb06
    8b54:	20000ecc 	.word	0x20000ecc
    8b58:	0000aca2 	.word	0x0000aca2
    8b5c:	0000acf4 	.word	0x0000acf4
    8b60:	0000ad09 	.word	0x0000ad09
    8b64:	0000acc8 	.word	0x0000acc8
    8b68:	0000acdf 	.word	0x0000acdf

00008b6c <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    8b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8b70:	b088      	sub	sp, #32
    8b72:	460e      	mov	r6, r1
    8b74:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    8b76:	4617      	mov	r7, r2
    8b78:	4698      	mov	r8, r3
	__ASSERT_NO_MSG(queue);
    8b7a:	4604      	mov	r4, r0
    8b7c:	b958      	cbnz	r0, 8b96 <k_work_queue_start+0x2a>
    8b7e:	492e      	ldr	r1, [pc, #184]	; (8c38 <k_work_queue_start+0xcc>)
    8b80:	482e      	ldr	r0, [pc, #184]	; (8c3c <k_work_queue_start+0xd0>)
    8b82:	4a2f      	ldr	r2, [pc, #188]	; (8c40 <k_work_queue_start+0xd4>)
    8b84:	f240 23b5 	movw	r3, #693	; 0x2b5
    8b88:	f000 fbc9 	bl	931e <printk>
    8b8c:	482c      	ldr	r0, [pc, #176]	; (8c40 <k_work_queue_start+0xd4>)
    8b8e:	f240 21b5 	movw	r1, #693	; 0x2b5
    8b92:	f000 fac1 	bl	9118 <assert_post_action>
	__ASSERT_NO_MSG(stack);
    8b96:	b95e      	cbnz	r6, 8bb0 <k_work_queue_start+0x44>
    8b98:	492a      	ldr	r1, [pc, #168]	; (8c44 <k_work_queue_start+0xd8>)
    8b9a:	4828      	ldr	r0, [pc, #160]	; (8c3c <k_work_queue_start+0xd0>)
    8b9c:	4a28      	ldr	r2, [pc, #160]	; (8c40 <k_work_queue_start+0xd4>)
    8b9e:	f240 23b6 	movw	r3, #694	; 0x2b6
    8ba2:	f000 fbbc 	bl	931e <printk>
    8ba6:	4826      	ldr	r0, [pc, #152]	; (8c40 <k_work_queue_start+0xd4>)
    8ba8:	f240 21b6 	movw	r1, #694	; 0x2b6
    8bac:	f000 fab4 	bl	9118 <assert_post_action>
	return (*flagp & BIT(bit)) != 0U;
    8bb0:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
	__ASSERT_NO_MSG(!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT));
    8bb4:	07db      	lsls	r3, r3, #31
    8bb6:	d50b      	bpl.n	8bd0 <k_work_queue_start+0x64>
    8bb8:	4923      	ldr	r1, [pc, #140]	; (8c48 <k_work_queue_start+0xdc>)
    8bba:	4820      	ldr	r0, [pc, #128]	; (8c3c <k_work_queue_start+0xd0>)
    8bbc:	4a20      	ldr	r2, [pc, #128]	; (8c40 <k_work_queue_start+0xd4>)
    8bbe:	f240 23b7 	movw	r3, #695	; 0x2b7
    8bc2:	f000 fbac 	bl	931e <printk>
    8bc6:	481e      	ldr	r0, [pc, #120]	; (8c40 <k_work_queue_start+0xd4>)
    8bc8:	f240 21b7 	movw	r1, #695	; 0x2b7
    8bcc:	f000 faa4 	bl	9118 <assert_post_action>
	list->head = NULL;
    8bd0:	2300      	movs	r3, #0
	list->tail = NULL;
    8bd2:	e9c4 3320 	strd	r3, r3, [r4, #128]	; 0x80
    8bd6:	f104 0388 	add.w	r3, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    8bda:	e9c4 3322 	strd	r3, r3, [r4, #136]	; 0x88
    8bde:	f104 0390 	add.w	r3, r4, #144	; 0x90
    8be2:	e9c4 3324 	strd	r3, r3, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    8be6:	b32d      	cbz	r5, 8c34 <k_work_queue_start+0xc8>
    8be8:	792b      	ldrb	r3, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    8bea:	2b00      	cmp	r3, #0
    8bec:	f240 1101 	movw	r1, #257	; 0x101
    8bf0:	bf08      	it	eq
    8bf2:	2101      	moveq	r1, #1
	*flagp = flags;
    8bf4:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    8bf8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    8bfc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8c00:	e9cd 2306 	strd	r2, r3, [sp, #24]
    8c04:	2200      	movs	r2, #0
    8c06:	e9cd 8203 	strd	r8, r2, [sp, #12]
    8c0a:	e9cd 2201 	strd	r2, r2, [sp, #4]
    8c0e:	4b0f      	ldr	r3, [pc, #60]	; (8c4c <k_work_queue_start+0xe0>)
    8c10:	9400      	str	r4, [sp, #0]
    8c12:	463a      	mov	r2, r7
    8c14:	4631      	mov	r1, r6
    8c16:	4620      	mov	r0, r4
    8c18:	f7ff f88e 	bl	7d38 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    8c1c:	b125      	cbz	r5, 8c28 <k_work_queue_start+0xbc>
    8c1e:	6829      	ldr	r1, [r5, #0]
    8c20:	b111      	cbz	r1, 8c28 <k_work_queue_start+0xbc>
	return z_impl_k_thread_name_set(thread, str);
    8c22:	4620      	mov	r0, r4
    8c24:	f001 f9b5 	bl	9f92 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    8c28:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    8c2a:	b008      	add	sp, #32
    8c2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8c30:	f001 b9b2 	b.w	9f98 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    8c34:	2101      	movs	r1, #1
    8c36:	e7dd      	b.n	8bf4 <k_work_queue_start+0x88>
    8c38:	0000bb6d 	.word	0x0000bb6d
    8c3c:	0000a594 	.word	0x0000a594
    8c40:	0000bb06 	.word	0x0000bb06
    8c44:	0000bb73 	.word	0x0000bb73
    8c48:	0000bb79 	.word	0x0000bb79
    8c4c:	000087b5 	.word	0x000087b5

00008c50 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    8c50:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    8c52:	4806      	ldr	r0, [pc, #24]	; (8c6c <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    8c54:	4a06      	ldr	r2, [pc, #24]	; (8c70 <z_data_copy+0x20>)
    8c56:	4907      	ldr	r1, [pc, #28]	; (8c74 <z_data_copy+0x24>)
    8c58:	1a12      	subs	r2, r2, r0
    8c5a:	f000 fd47 	bl	96ec <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    8c5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    8c62:	4a05      	ldr	r2, [pc, #20]	; (8c78 <z_data_copy+0x28>)
    8c64:	4905      	ldr	r1, [pc, #20]	; (8c7c <z_data_copy+0x2c>)
    8c66:	4806      	ldr	r0, [pc, #24]	; (8c80 <z_data_copy+0x30>)
    8c68:	f000 bd40 	b.w	96ec <memcpy>
    8c6c:	20000000 	.word	0x20000000
    8c70:	20000290 	.word	0x20000290
    8c74:	0000bc1c 	.word	0x0000bc1c
    8c78:	00000000 	.word	0x00000000
    8c7c:	0000bc1c 	.word	0x0000bc1c
    8c80:	20000000 	.word	0x20000000

00008c84 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    8c84:	4a02      	ldr	r2, [pc, #8]	; (8c90 <boot_banner+0xc>)
    8c86:	4903      	ldr	r1, [pc, #12]	; (8c94 <boot_banner+0x10>)
    8c88:	4803      	ldr	r0, [pc, #12]	; (8c98 <boot_banner+0x14>)
    8c8a:	f000 bb48 	b.w	931e <printk>
    8c8e:	bf00      	nop
    8c90:	0000a78c 	.word	0x0000a78c
    8c94:	0000bbad 	.word	0x0000bbad
    8c98:	0000bbbc 	.word	0x0000bbbc

00008c9c <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    8c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8c9e:	4d0f      	ldr	r5, [pc, #60]	; (8cdc <statics_init+0x40>)
    8ca0:	4c0f      	ldr	r4, [pc, #60]	; (8ce0 <statics_init+0x44>)
    8ca2:	4e10      	ldr	r6, [pc, #64]	; (8ce4 <statics_init+0x48>)
    8ca4:	462f      	mov	r7, r5
    8ca6:	42ac      	cmp	r4, r5
    8ca8:	d90c      	bls.n	8cc4 <statics_init+0x28>
    8caa:	490f      	ldr	r1, [pc, #60]	; (8ce8 <statics_init+0x4c>)
    8cac:	480f      	ldr	r0, [pc, #60]	; (8cec <statics_init+0x50>)
    8cae:	2318      	movs	r3, #24
    8cb0:	4632      	mov	r2, r6
    8cb2:	f000 fb34 	bl	931e <printk>
    8cb6:	480e      	ldr	r0, [pc, #56]	; (8cf0 <statics_init+0x54>)
    8cb8:	f000 fb31 	bl	931e <printk>
    8cbc:	2118      	movs	r1, #24
    8cbe:	4630      	mov	r0, r6
    8cc0:	f000 fa2a 	bl	9118 <assert_post_action>
    8cc4:	42bc      	cmp	r4, r7
    8cc6:	d301      	bcc.n	8ccc <statics_init+0x30>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    8cc8:	2000      	movs	r0, #0
    8cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    8ccc:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    8cd0:	4620      	mov	r0, r4
    8cd2:	f001 f991 	bl	9ff8 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8cd6:	3418      	adds	r4, #24
    8cd8:	e7e5      	b.n	8ca6 <statics_init+0xa>
    8cda:	bf00      	nop
    8cdc:	20000240 	.word	0x20000240
    8ce0:	20000240 	.word	0x20000240
    8ce4:	0000bbe3 	.word	0x0000bbe3
    8ce8:	0000bc05 	.word	0x0000bc05
    8cec:	0000a594 	.word	0x0000a594
    8cf0:	0000b5f4 	.word	0x0000b5f4

00008cf4 <nrf_cc3xx_platform_init_no_rng>:
    8cf4:	b510      	push	{r4, lr}
    8cf6:	4c0a      	ldr	r4, [pc, #40]	; (8d20 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    8cf8:	6823      	ldr	r3, [r4, #0]
    8cfa:	b11b      	cbz	r3, 8d04 <nrf_cc3xx_platform_init_no_rng+0x10>
    8cfc:	2301      	movs	r3, #1
    8cfe:	6023      	str	r3, [r4, #0]
    8d00:	2000      	movs	r0, #0
    8d02:	bd10      	pop	{r4, pc}
    8d04:	f000 f8d6 	bl	8eb4 <CC_LibInitNoRng>
    8d08:	2800      	cmp	r0, #0
    8d0a:	d0f7      	beq.n	8cfc <nrf_cc3xx_platform_init_no_rng+0x8>
    8d0c:	3801      	subs	r0, #1
    8d0e:	2806      	cmp	r0, #6
    8d10:	d803      	bhi.n	8d1a <nrf_cc3xx_platform_init_no_rng+0x26>
    8d12:	4b04      	ldr	r3, [pc, #16]	; (8d24 <nrf_cc3xx_platform_init_no_rng+0x30>)
    8d14:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    8d18:	bd10      	pop	{r4, pc}
    8d1a:	4803      	ldr	r0, [pc, #12]	; (8d28 <nrf_cc3xx_platform_init_no_rng+0x34>)
    8d1c:	bd10      	pop	{r4, pc}
    8d1e:	bf00      	nop
    8d20:	20000ed8 	.word	0x20000ed8
    8d24:	0000a49c 	.word	0x0000a49c
    8d28:	ffff8ffe 	.word	0xffff8ffe

00008d2c <nrf_cc3xx_platform_abort>:
    8d2c:	f3bf 8f4f 	dsb	sy
    8d30:	4905      	ldr	r1, [pc, #20]	; (8d48 <nrf_cc3xx_platform_abort+0x1c>)
    8d32:	4b06      	ldr	r3, [pc, #24]	; (8d4c <nrf_cc3xx_platform_abort+0x20>)
    8d34:	68ca      	ldr	r2, [r1, #12]
    8d36:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    8d3a:	4313      	orrs	r3, r2
    8d3c:	60cb      	str	r3, [r1, #12]
    8d3e:	f3bf 8f4f 	dsb	sy
    8d42:	bf00      	nop
    8d44:	e7fd      	b.n	8d42 <nrf_cc3xx_platform_abort+0x16>
    8d46:	bf00      	nop
    8d48:	e000ed00 	.word	0xe000ed00
    8d4c:	05fa0004 	.word	0x05fa0004

00008d50 <CC_PalAbort>:
    8d50:	b4f0      	push	{r4, r5, r6, r7}
    8d52:	4f09      	ldr	r7, [pc, #36]	; (8d78 <CC_PalAbort+0x28>)
    8d54:	4e09      	ldr	r6, [pc, #36]	; (8d7c <CC_PalAbort+0x2c>)
    8d56:	4c0a      	ldr	r4, [pc, #40]	; (8d80 <CC_PalAbort+0x30>)
    8d58:	4a0a      	ldr	r2, [pc, #40]	; (8d84 <CC_PalAbort+0x34>)
    8d5a:	4d0b      	ldr	r5, [pc, #44]	; (8d88 <CC_PalAbort+0x38>)
    8d5c:	490b      	ldr	r1, [pc, #44]	; (8d8c <CC_PalAbort+0x3c>)
    8d5e:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    8d62:	603b      	str	r3, [r7, #0]
    8d64:	6852      	ldr	r2, [r2, #4]
    8d66:	6033      	str	r3, [r6, #0]
    8d68:	6023      	str	r3, [r4, #0]
    8d6a:	2400      	movs	r4, #0
    8d6c:	602b      	str	r3, [r5, #0]
    8d6e:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    8d72:	bcf0      	pop	{r4, r5, r6, r7}
    8d74:	4710      	bx	r2
    8d76:	bf00      	nop
    8d78:	5002b400 	.word	0x5002b400
    8d7c:	5002b404 	.word	0x5002b404
    8d80:	5002b408 	.word	0x5002b408
    8d84:	200001c0 	.word	0x200001c0
    8d88:	5002b40c 	.word	0x5002b40c
    8d8c:	5002a000 	.word	0x5002a000

00008d90 <nrf_cc3xx_platform_set_abort>:
    8d90:	e9d0 1200 	ldrd	r1, r2, [r0]
    8d94:	4b01      	ldr	r3, [pc, #4]	; (8d9c <nrf_cc3xx_platform_set_abort+0xc>)
    8d96:	e9c3 1200 	strd	r1, r2, [r3]
    8d9a:	4770      	bx	lr
    8d9c:	200001c0 	.word	0x200001c0

00008da0 <mutex_free>:
    8da0:	b510      	push	{r4, lr}
    8da2:	4604      	mov	r4, r0
    8da4:	b130      	cbz	r0, 8db4 <mutex_free+0x14>
    8da6:	6863      	ldr	r3, [r4, #4]
    8da8:	06db      	lsls	r3, r3, #27
    8daa:	d502      	bpl.n	8db2 <mutex_free+0x12>
    8dac:	2300      	movs	r3, #0
    8dae:	6023      	str	r3, [r4, #0]
    8db0:	6063      	str	r3, [r4, #4]
    8db2:	bd10      	pop	{r4, pc}
    8db4:	4b02      	ldr	r3, [pc, #8]	; (8dc0 <mutex_free+0x20>)
    8db6:	4803      	ldr	r0, [pc, #12]	; (8dc4 <mutex_free+0x24>)
    8db8:	685b      	ldr	r3, [r3, #4]
    8dba:	4798      	blx	r3
    8dbc:	e7f3      	b.n	8da6 <mutex_free+0x6>
    8dbe:	bf00      	nop
    8dc0:	200001c0 	.word	0x200001c0
    8dc4:	0000a4b8 	.word	0x0000a4b8

00008dc8 <mutex_unlock>:
    8dc8:	b168      	cbz	r0, 8de6 <mutex_unlock+0x1e>
    8dca:	6843      	ldr	r3, [r0, #4]
    8dcc:	b13b      	cbz	r3, 8dde <mutex_unlock+0x16>
    8dce:	06db      	lsls	r3, r3, #27
    8dd0:	d507      	bpl.n	8de2 <mutex_unlock+0x1a>
    8dd2:	f3bf 8f5f 	dmb	sy
    8dd6:	2300      	movs	r3, #0
    8dd8:	6003      	str	r3, [r0, #0]
    8dda:	4618      	mov	r0, r3
    8ddc:	4770      	bx	lr
    8dde:	4803      	ldr	r0, [pc, #12]	; (8dec <mutex_unlock+0x24>)
    8de0:	4770      	bx	lr
    8de2:	4803      	ldr	r0, [pc, #12]	; (8df0 <mutex_unlock+0x28>)
    8de4:	4770      	bx	lr
    8de6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8dea:	4770      	bx	lr
    8dec:	ffff8fea 	.word	0xffff8fea
    8df0:	ffff8fe9 	.word	0xffff8fe9

00008df4 <mutex_init>:
    8df4:	b510      	push	{r4, lr}
    8df6:	4604      	mov	r4, r0
    8df8:	b120      	cbz	r0, 8e04 <mutex_init+0x10>
    8dfa:	2200      	movs	r2, #0
    8dfc:	2311      	movs	r3, #17
    8dfe:	6022      	str	r2, [r4, #0]
    8e00:	6063      	str	r3, [r4, #4]
    8e02:	bd10      	pop	{r4, pc}
    8e04:	4801      	ldr	r0, [pc, #4]	; (8e0c <mutex_init+0x18>)
    8e06:	f7ff ffa3 	bl	8d50 <CC_PalAbort>
    8e0a:	e7f6      	b.n	8dfa <mutex_init+0x6>
    8e0c:	0000a4e0 	.word	0x0000a4e0

00008e10 <mutex_lock>:
    8e10:	b1c0      	cbz	r0, 8e44 <mutex_lock+0x34>
    8e12:	6843      	ldr	r3, [r0, #4]
    8e14:	b1a3      	cbz	r3, 8e40 <mutex_lock+0x30>
    8e16:	06db      	lsls	r3, r3, #27
    8e18:	d510      	bpl.n	8e3c <mutex_lock+0x2c>
    8e1a:	2201      	movs	r2, #1
    8e1c:	f3bf 8f5b 	dmb	ish
    8e20:	e850 3f00 	ldrex	r3, [r0]
    8e24:	e840 2100 	strex	r1, r2, [r0]
    8e28:	2900      	cmp	r1, #0
    8e2a:	d1f9      	bne.n	8e20 <mutex_lock+0x10>
    8e2c:	f3bf 8f5b 	dmb	ish
    8e30:	2b01      	cmp	r3, #1
    8e32:	d0f3      	beq.n	8e1c <mutex_lock+0xc>
    8e34:	f3bf 8f5f 	dmb	sy
    8e38:	2000      	movs	r0, #0
    8e3a:	4770      	bx	lr
    8e3c:	4803      	ldr	r0, [pc, #12]	; (8e4c <mutex_lock+0x3c>)
    8e3e:	4770      	bx	lr
    8e40:	4803      	ldr	r0, [pc, #12]	; (8e50 <mutex_lock+0x40>)
    8e42:	4770      	bx	lr
    8e44:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8e48:	4770      	bx	lr
    8e4a:	bf00      	nop
    8e4c:	ffff8fe9 	.word	0xffff8fe9
    8e50:	ffff8fea 	.word	0xffff8fea

00008e54 <nrf_cc3xx_platform_set_mutexes>:
    8e54:	b570      	push	{r4, r5, r6, lr}
    8e56:	e9d0 2300 	ldrd	r2, r3, [r0]
    8e5a:	4c13      	ldr	r4, [pc, #76]	; (8ea8 <nrf_cc3xx_platform_set_mutexes+0x54>)
    8e5c:	4d13      	ldr	r5, [pc, #76]	; (8eac <nrf_cc3xx_platform_set_mutexes+0x58>)
    8e5e:	e9c4 2300 	strd	r2, r3, [r4]
    8e62:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    8e66:	e9c4 6302 	strd	r6, r3, [r4, #8]
    8e6a:	4b11      	ldr	r3, [pc, #68]	; (8eb0 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    8e6c:	6808      	ldr	r0, [r1, #0]
    8e6e:	6018      	str	r0, [r3, #0]
    8e70:	6848      	ldr	r0, [r1, #4]
    8e72:	6058      	str	r0, [r3, #4]
    8e74:	6888      	ldr	r0, [r1, #8]
    8e76:	6098      	str	r0, [r3, #8]
    8e78:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    8e7c:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    8e80:	60de      	str	r6, [r3, #12]
    8e82:	6118      	str	r0, [r3, #16]
    8e84:	06cb      	lsls	r3, r1, #27
    8e86:	d50d      	bpl.n	8ea4 <nrf_cc3xx_platform_set_mutexes+0x50>
    8e88:	2300      	movs	r3, #0
    8e8a:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    8e8e:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    8e92:	f505 7088 	add.w	r0, r5, #272	; 0x110
    8e96:	4790      	blx	r2
    8e98:	6823      	ldr	r3, [r4, #0]
    8e9a:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    8e9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8ea2:	4718      	bx	r3
    8ea4:	bd70      	pop	{r4, r5, r6, pc}
    8ea6:	bf00      	nop
    8ea8:	200001d0 	.word	0x200001d0
    8eac:	200011b0 	.word	0x200011b0
    8eb0:	200001e0 	.word	0x200001e0

00008eb4 <CC_LibInitNoRng>:
    8eb4:	b510      	push	{r4, lr}
    8eb6:	f000 f833 	bl	8f20 <CC_HalInit>
    8eba:	b120      	cbz	r0, 8ec6 <CC_LibInitNoRng+0x12>
    8ebc:	2403      	movs	r4, #3
    8ebe:	f000 f867 	bl	8f90 <CC_PalTerminate>
    8ec2:	4620      	mov	r0, r4
    8ec4:	bd10      	pop	{r4, pc}
    8ec6:	f000 f835 	bl	8f34 <CC_PalInit>
    8eca:	b990      	cbnz	r0, 8ef2 <CC_LibInitNoRng+0x3e>
    8ecc:	f000 f8b0 	bl	9030 <CC_PalPowerSaveModeSelect>
    8ed0:	b990      	cbnz	r0, 8ef8 <CC_LibInitNoRng+0x44>
    8ed2:	4b0f      	ldr	r3, [pc, #60]	; (8f10 <CC_LibInitNoRng+0x5c>)
    8ed4:	681b      	ldr	r3, [r3, #0]
    8ed6:	0e1b      	lsrs	r3, r3, #24
    8ed8:	2bf0      	cmp	r3, #240	; 0xf0
    8eda:	d108      	bne.n	8eee <CC_LibInitNoRng+0x3a>
    8edc:	4a0d      	ldr	r2, [pc, #52]	; (8f14 <CC_LibInitNoRng+0x60>)
    8ede:	4b0e      	ldr	r3, [pc, #56]	; (8f18 <CC_LibInitNoRng+0x64>)
    8ee0:	6812      	ldr	r2, [r2, #0]
    8ee2:	429a      	cmp	r2, r3
    8ee4:	d00a      	beq.n	8efc <CC_LibInitNoRng+0x48>
    8ee6:	2407      	movs	r4, #7
    8ee8:	f000 f81c 	bl	8f24 <CC_HalTerminate>
    8eec:	e7e7      	b.n	8ebe <CC_LibInitNoRng+0xa>
    8eee:	2406      	movs	r4, #6
    8ef0:	e7fa      	b.n	8ee8 <CC_LibInitNoRng+0x34>
    8ef2:	2404      	movs	r4, #4
    8ef4:	4620      	mov	r0, r4
    8ef6:	bd10      	pop	{r4, pc}
    8ef8:	2400      	movs	r4, #0
    8efa:	e7f5      	b.n	8ee8 <CC_LibInitNoRng+0x34>
    8efc:	2001      	movs	r0, #1
    8efe:	f000 f897 	bl	9030 <CC_PalPowerSaveModeSelect>
    8f02:	4604      	mov	r4, r0
    8f04:	2800      	cmp	r0, #0
    8f06:	d1f7      	bne.n	8ef8 <CC_LibInitNoRng+0x44>
    8f08:	4b04      	ldr	r3, [pc, #16]	; (8f1c <CC_LibInitNoRng+0x68>)
    8f0a:	6018      	str	r0, [r3, #0]
    8f0c:	e7d9      	b.n	8ec2 <CC_LibInitNoRng+0xe>
    8f0e:	bf00      	nop
    8f10:	5002b928 	.word	0x5002b928
    8f14:	5002ba24 	.word	0x5002ba24
    8f18:	20e00000 	.word	0x20e00000
    8f1c:	5002ba0c 	.word	0x5002ba0c

00008f20 <CC_HalInit>:
    8f20:	2000      	movs	r0, #0
    8f22:	4770      	bx	lr

00008f24 <CC_HalTerminate>:
    8f24:	2000      	movs	r0, #0
    8f26:	4770      	bx	lr

00008f28 <CC_HalMaskInterrupt>:
    8f28:	4b01      	ldr	r3, [pc, #4]	; (8f30 <CC_HalMaskInterrupt+0x8>)
    8f2a:	6018      	str	r0, [r3, #0]
    8f2c:	4770      	bx	lr
    8f2e:	bf00      	nop
    8f30:	5002ba04 	.word	0x5002ba04

00008f34 <CC_PalInit>:
    8f34:	b510      	push	{r4, lr}
    8f36:	4811      	ldr	r0, [pc, #68]	; (8f7c <CC_PalInit+0x48>)
    8f38:	f000 f848 	bl	8fcc <CC_PalMutexCreate>
    8f3c:	b100      	cbz	r0, 8f40 <CC_PalInit+0xc>
    8f3e:	bd10      	pop	{r4, pc}
    8f40:	480f      	ldr	r0, [pc, #60]	; (8f80 <CC_PalInit+0x4c>)
    8f42:	f000 f843 	bl	8fcc <CC_PalMutexCreate>
    8f46:	2800      	cmp	r0, #0
    8f48:	d1f9      	bne.n	8f3e <CC_PalInit+0xa>
    8f4a:	4c0e      	ldr	r4, [pc, #56]	; (8f84 <CC_PalInit+0x50>)
    8f4c:	4620      	mov	r0, r4
    8f4e:	f000 f83d 	bl	8fcc <CC_PalMutexCreate>
    8f52:	2800      	cmp	r0, #0
    8f54:	d1f3      	bne.n	8f3e <CC_PalInit+0xa>
    8f56:	4b0c      	ldr	r3, [pc, #48]	; (8f88 <CC_PalInit+0x54>)
    8f58:	480c      	ldr	r0, [pc, #48]	; (8f8c <CC_PalInit+0x58>)
    8f5a:	601c      	str	r4, [r3, #0]
    8f5c:	f000 f836 	bl	8fcc <CC_PalMutexCreate>
    8f60:	4601      	mov	r1, r0
    8f62:	2800      	cmp	r0, #0
    8f64:	d1eb      	bne.n	8f3e <CC_PalInit+0xa>
    8f66:	f000 f82d 	bl	8fc4 <CC_PalDmaInit>
    8f6a:	4604      	mov	r4, r0
    8f6c:	b108      	cbz	r0, 8f72 <CC_PalInit+0x3e>
    8f6e:	4620      	mov	r0, r4
    8f70:	bd10      	pop	{r4, pc}
    8f72:	f000 f83f 	bl	8ff4 <CC_PalPowerSaveModeInit>
    8f76:	4620      	mov	r0, r4
    8f78:	e7fa      	b.n	8f70 <CC_PalInit+0x3c>
    8f7a:	bf00      	nop
    8f7c:	20000218 	.word	0x20000218
    8f80:	2000020c 	.word	0x2000020c
    8f84:	20000214 	.word	0x20000214
    8f88:	2000021c 	.word	0x2000021c
    8f8c:	20000210 	.word	0x20000210

00008f90 <CC_PalTerminate>:
    8f90:	b508      	push	{r3, lr}
    8f92:	4808      	ldr	r0, [pc, #32]	; (8fb4 <CC_PalTerminate+0x24>)
    8f94:	f000 f824 	bl	8fe0 <CC_PalMutexDestroy>
    8f98:	4807      	ldr	r0, [pc, #28]	; (8fb8 <CC_PalTerminate+0x28>)
    8f9a:	f000 f821 	bl	8fe0 <CC_PalMutexDestroy>
    8f9e:	4807      	ldr	r0, [pc, #28]	; (8fbc <CC_PalTerminate+0x2c>)
    8fa0:	f000 f81e 	bl	8fe0 <CC_PalMutexDestroy>
    8fa4:	4806      	ldr	r0, [pc, #24]	; (8fc0 <CC_PalTerminate+0x30>)
    8fa6:	f000 f81b 	bl	8fe0 <CC_PalMutexDestroy>
    8faa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8fae:	f000 b80b 	b.w	8fc8 <CC_PalDmaTerminate>
    8fb2:	bf00      	nop
    8fb4:	20000218 	.word	0x20000218
    8fb8:	2000020c 	.word	0x2000020c
    8fbc:	20000214 	.word	0x20000214
    8fc0:	20000210 	.word	0x20000210

00008fc4 <CC_PalDmaInit>:
    8fc4:	2000      	movs	r0, #0
    8fc6:	4770      	bx	lr

00008fc8 <CC_PalDmaTerminate>:
    8fc8:	4770      	bx	lr
    8fca:	bf00      	nop

00008fcc <CC_PalMutexCreate>:
    8fcc:	b508      	push	{r3, lr}
    8fce:	4b03      	ldr	r3, [pc, #12]	; (8fdc <CC_PalMutexCreate+0x10>)
    8fd0:	6802      	ldr	r2, [r0, #0]
    8fd2:	681b      	ldr	r3, [r3, #0]
    8fd4:	6810      	ldr	r0, [r2, #0]
    8fd6:	4798      	blx	r3
    8fd8:	2000      	movs	r0, #0
    8fda:	bd08      	pop	{r3, pc}
    8fdc:	200001d0 	.word	0x200001d0

00008fe0 <CC_PalMutexDestroy>:
    8fe0:	b508      	push	{r3, lr}
    8fe2:	4b03      	ldr	r3, [pc, #12]	; (8ff0 <CC_PalMutexDestroy+0x10>)
    8fe4:	6802      	ldr	r2, [r0, #0]
    8fe6:	685b      	ldr	r3, [r3, #4]
    8fe8:	6810      	ldr	r0, [r2, #0]
    8fea:	4798      	blx	r3
    8fec:	2000      	movs	r0, #0
    8fee:	bd08      	pop	{r3, pc}
    8ff0:	200001d0 	.word	0x200001d0

00008ff4 <CC_PalPowerSaveModeInit>:
    8ff4:	b570      	push	{r4, r5, r6, lr}
    8ff6:	4c09      	ldr	r4, [pc, #36]	; (901c <CC_PalPowerSaveModeInit+0x28>)
    8ff8:	4d09      	ldr	r5, [pc, #36]	; (9020 <CC_PalPowerSaveModeInit+0x2c>)
    8ffa:	6920      	ldr	r0, [r4, #16]
    8ffc:	68ab      	ldr	r3, [r5, #8]
    8ffe:	4798      	blx	r3
    9000:	b118      	cbz	r0, 900a <CC_PalPowerSaveModeInit+0x16>
    9002:	4b08      	ldr	r3, [pc, #32]	; (9024 <CC_PalPowerSaveModeInit+0x30>)
    9004:	4808      	ldr	r0, [pc, #32]	; (9028 <CC_PalPowerSaveModeInit+0x34>)
    9006:	685b      	ldr	r3, [r3, #4]
    9008:	4798      	blx	r3
    900a:	4a08      	ldr	r2, [pc, #32]	; (902c <CC_PalPowerSaveModeInit+0x38>)
    900c:	68eb      	ldr	r3, [r5, #12]
    900e:	6920      	ldr	r0, [r4, #16]
    9010:	2100      	movs	r1, #0
    9012:	6011      	str	r1, [r2, #0]
    9014:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    9018:	4718      	bx	r3
    901a:	bf00      	nop
    901c:	200001e0 	.word	0x200001e0
    9020:	200001d0 	.word	0x200001d0
    9024:	200001c0 	.word	0x200001c0
    9028:	0000a504 	.word	0x0000a504
    902c:	20000eec 	.word	0x20000eec

00009030 <CC_PalPowerSaveModeSelect>:
    9030:	b570      	push	{r4, r5, r6, lr}
    9032:	4d1a      	ldr	r5, [pc, #104]	; (909c <CC_PalPowerSaveModeSelect+0x6c>)
    9034:	4e1a      	ldr	r6, [pc, #104]	; (90a0 <CC_PalPowerSaveModeSelect+0x70>)
    9036:	4604      	mov	r4, r0
    9038:	68b2      	ldr	r2, [r6, #8]
    903a:	6928      	ldr	r0, [r5, #16]
    903c:	4790      	blx	r2
    903e:	b9f0      	cbnz	r0, 907e <CC_PalPowerSaveModeSelect+0x4e>
    9040:	b15c      	cbz	r4, 905a <CC_PalPowerSaveModeSelect+0x2a>
    9042:	4c18      	ldr	r4, [pc, #96]	; (90a4 <CC_PalPowerSaveModeSelect+0x74>)
    9044:	6823      	ldr	r3, [r4, #0]
    9046:	b1ab      	cbz	r3, 9074 <CC_PalPowerSaveModeSelect+0x44>
    9048:	2b01      	cmp	r3, #1
    904a:	d01a      	beq.n	9082 <CC_PalPowerSaveModeSelect+0x52>
    904c:	3b01      	subs	r3, #1
    904e:	6023      	str	r3, [r4, #0]
    9050:	6928      	ldr	r0, [r5, #16]
    9052:	68f3      	ldr	r3, [r6, #12]
    9054:	4798      	blx	r3
    9056:	2000      	movs	r0, #0
    9058:	bd70      	pop	{r4, r5, r6, pc}
    905a:	4c12      	ldr	r4, [pc, #72]	; (90a4 <CC_PalPowerSaveModeSelect+0x74>)
    905c:	6821      	ldr	r1, [r4, #0]
    905e:	b939      	cbnz	r1, 9070 <CC_PalPowerSaveModeSelect+0x40>
    9060:	4b11      	ldr	r3, [pc, #68]	; (90a8 <CC_PalPowerSaveModeSelect+0x78>)
    9062:	4a12      	ldr	r2, [pc, #72]	; (90ac <CC_PalPowerSaveModeSelect+0x7c>)
    9064:	2001      	movs	r0, #1
    9066:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    906a:	6813      	ldr	r3, [r2, #0]
    906c:	2b00      	cmp	r3, #0
    906e:	d1fc      	bne.n	906a <CC_PalPowerSaveModeSelect+0x3a>
    9070:	3101      	adds	r1, #1
    9072:	6021      	str	r1, [r4, #0]
    9074:	68f3      	ldr	r3, [r6, #12]
    9076:	6928      	ldr	r0, [r5, #16]
    9078:	4798      	blx	r3
    907a:	2000      	movs	r0, #0
    907c:	bd70      	pop	{r4, r5, r6, pc}
    907e:	480c      	ldr	r0, [pc, #48]	; (90b0 <CC_PalPowerSaveModeSelect+0x80>)
    9080:	bd70      	pop	{r4, r5, r6, pc}
    9082:	4a0a      	ldr	r2, [pc, #40]	; (90ac <CC_PalPowerSaveModeSelect+0x7c>)
    9084:	6813      	ldr	r3, [r2, #0]
    9086:	2b00      	cmp	r3, #0
    9088:	d1fc      	bne.n	9084 <CC_PalPowerSaveModeSelect+0x54>
    908a:	4a07      	ldr	r2, [pc, #28]	; (90a8 <CC_PalPowerSaveModeSelect+0x78>)
    908c:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    9090:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    9094:	f7ff ff48 	bl	8f28 <CC_HalMaskInterrupt>
    9098:	6823      	ldr	r3, [r4, #0]
    909a:	e7d7      	b.n	904c <CC_PalPowerSaveModeSelect+0x1c>
    909c:	200001e0 	.word	0x200001e0
    90a0:	200001d0 	.word	0x200001d0
    90a4:	20000eec 	.word	0x20000eec
    90a8:	5002a000 	.word	0x5002a000
    90ac:	5002b910 	.word	0x5002b910
    90b0:	ffff8fe9 	.word	0xffff8fe9

000090b4 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    90b4:	4770      	bx	lr

000090b6 <gpio_add_callback>:
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
    90b6:	6883      	ldr	r3, [r0, #8]
    90b8:	69db      	ldr	r3, [r3, #28]
    90ba:	b10b      	cbz	r3, 90c0 <gpio_add_callback+0xa>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
    90bc:	2201      	movs	r2, #1
    90be:	4718      	bx	r3
}
    90c0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    90c4:	4770      	bx	lr

000090c6 <k_uptime_get>:
{
    90c6:	b510      	push	{r4, lr}
	return z_impl_k_uptime_ticks();
    90c8:	f000 ff6c 	bl	9fa4 <z_impl_k_uptime_ticks>
    90cc:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
    90d0:	fba0 2304 	umull	r2, r3, r0, r4
    90d4:	fb04 3301 	mla	r3, r4, r1, r3
    90d8:	0bd0      	lsrs	r0, r2, #15
}
    90da:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
    90de:	0bd9      	lsrs	r1, r3, #15
    90e0:	bd10      	pop	{r4, pc}

000090e2 <k_msleep>:
{
    90e2:	b538      	push	{r3, r4, r5, lr}
	return k_sleep(Z_TIMEOUT_MS(ms));
    90e4:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    90e8:	f240 34e7 	movw	r4, #999	; 0x3e7
    90ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    90f0:	2500      	movs	r5, #0
    90f2:	fbc0 4501 	smlal	r4, r5, r0, r1
    90f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    90fa:	2300      	movs	r3, #0
    90fc:	4620      	mov	r0, r4
    90fe:	4629      	mov	r1, r5
    9100:	f7f7 fbec 	bl	8dc <__aeabi_uldivmod>
}
    9104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return z_impl_k_sleep(timeout);
    9108:	f7fe bb5e 	b.w	77c8 <z_impl_k_sleep>

0000910c <k_sem_take.constprop.0>:
	return z_impl_k_sem_take(sem, timeout);
    910c:	f7fe bd0c 	b.w	7b28 <z_impl_k_sem_take>

00009110 <k_sem_init.constprop.0>:
	return z_impl_k_sem_init(sem, initial_count, limit);
    9110:	2201      	movs	r2, #1
    9112:	2100      	movs	r1, #0
    9114:	f000 bf27 	b.w	9f66 <z_impl_k_sem_init>

00009118 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    9118:	4040      	eors	r0, r0
    911a:	f380 8811 	msr	BASEPRI, r0
    911e:	f04f 0004 	mov.w	r0, #4
    9122:	df02      	svc	2
}
    9124:	4770      	bx	lr

00009126 <encode_uint>:
{
    9126:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    912a:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    912c:	78d3      	ldrb	r3, [r2, #3]
{
    912e:	4614      	mov	r4, r2
	switch (specifier) {
    9130:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    9132:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    9136:	4606      	mov	r6, r0
    9138:	460f      	mov	r7, r1
    913a:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    913c:	d02d      	beq.n	919a <encode_uint+0x74>
    913e:	d828      	bhi.n	9192 <encode_uint+0x6c>
		return 16;
    9140:	2b58      	cmp	r3, #88	; 0x58
    9142:	bf14      	ite	ne
    9144:	250a      	movne	r5, #10
    9146:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    9148:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    914c:	46aa      	mov	sl, r5
    914e:	f04f 0b00 	mov.w	fp, #0
    9152:	4652      	mov	r2, sl
    9154:	465b      	mov	r3, fp
    9156:	4630      	mov	r0, r6
    9158:	4639      	mov	r1, r7
    915a:	f7f7 fbbf 	bl	8dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    915e:	2a09      	cmp	r2, #9
    9160:	b2d3      	uxtb	r3, r2
    9162:	d81f      	bhi.n	91a4 <encode_uint+0x7e>
    9164:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    9166:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    9168:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    916a:	bf08      	it	eq
    916c:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    916e:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    9172:	d301      	bcc.n	9178 <encode_uint+0x52>
    9174:	45c8      	cmp	r8, r9
    9176:	d812      	bhi.n	919e <encode_uint+0x78>
	if (conv->flag_hash) {
    9178:	7823      	ldrb	r3, [r4, #0]
    917a:	069b      	lsls	r3, r3, #26
    917c:	d505      	bpl.n	918a <encode_uint+0x64>
		if (radix == 8) {
    917e:	2d08      	cmp	r5, #8
    9180:	d116      	bne.n	91b0 <encode_uint+0x8a>
			conv->altform_0 = true;
    9182:	78a3      	ldrb	r3, [r4, #2]
    9184:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    9188:	70a3      	strb	r3, [r4, #2]
}
    918a:	4640      	mov	r0, r8
    918c:	b003      	add	sp, #12
    918e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    9192:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    9196:	2b70      	cmp	r3, #112	; 0x70
    9198:	e7d3      	b.n	9142 <encode_uint+0x1c>
	switch (specifier) {
    919a:	2508      	movs	r5, #8
    919c:	e7d4      	b.n	9148 <encode_uint+0x22>
		value /= radix;
    919e:	4606      	mov	r6, r0
    91a0:	460f      	mov	r7, r1
    91a2:	e7d6      	b.n	9152 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    91a4:	9a01      	ldr	r2, [sp, #4]
    91a6:	2a19      	cmp	r2, #25
    91a8:	bf94      	ite	ls
    91aa:	3337      	addls	r3, #55	; 0x37
    91ac:	3357      	addhi	r3, #87	; 0x57
    91ae:	e7da      	b.n	9166 <encode_uint+0x40>
		} else if (radix == 16) {
    91b0:	2d10      	cmp	r5, #16
    91b2:	d1ea      	bne.n	918a <encode_uint+0x64>
			conv->altform_0c = true;
    91b4:	78a3      	ldrb	r3, [r4, #2]
    91b6:	f043 0310 	orr.w	r3, r3, #16
    91ba:	e7e5      	b.n	9188 <encode_uint+0x62>

000091bc <outs>:
{
    91bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    91c0:	4607      	mov	r7, r0
    91c2:	4688      	mov	r8, r1
    91c4:	4615      	mov	r5, r2
    91c6:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    91c8:	4614      	mov	r4, r2
    91ca:	42b4      	cmp	r4, r6
    91cc:	eba4 0005 	sub.w	r0, r4, r5
    91d0:	d302      	bcc.n	91d8 <outs+0x1c>
    91d2:	b93e      	cbnz	r6, 91e4 <outs+0x28>
    91d4:	7823      	ldrb	r3, [r4, #0]
    91d6:	b12b      	cbz	r3, 91e4 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    91d8:	f814 0b01 	ldrb.w	r0, [r4], #1
    91dc:	4641      	mov	r1, r8
    91de:	47b8      	blx	r7
		if (rc < 0) {
    91e0:	2800      	cmp	r0, #0
    91e2:	daf2      	bge.n	91ca <outs+0xe>
}
    91e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000091e8 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    91e8:	4770      	bx	lr

000091ea <chunk_size>:
		return ((uint16_t *)cmem)[f];
    91ea:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    91ee:	8840      	ldrh	r0, [r0, #2]
}
    91f0:	0840      	lsrs	r0, r0, #1
    91f2:	4770      	bx	lr

000091f4 <free_list_add>:
{
    91f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    91f6:	4603      	mov	r3, r0
    91f8:	460c      	mov	r4, r1
		int bidx = bucket_idx(h, chunk_size(h, c));
    91fa:	f7ff fff6 	bl	91ea <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    91fe:	fab0 f080 	clz	r0, r0
    9202:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    9206:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
    920a:	00ca      	lsls	r2, r1, #3
    920c:	f8dc 6010 	ldr.w	r6, [ip, #16]
    9210:	1d17      	adds	r7, r2, #4
    9212:	b28d      	uxth	r5, r1
    9214:	3206      	adds	r2, #6
    9216:	b956      	cbnz	r6, 922e <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    9218:	2101      	movs	r1, #1
    921a:	fa01 f000 	lsl.w	r0, r1, r0
    921e:	68d9      	ldr	r1, [r3, #12]
    9220:	4301      	orrs	r1, r0
    9222:	60d9      	str	r1, [r3, #12]
		b->next = c;
    9224:	f8cc 4010 	str.w	r4, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    9228:	53dd      	strh	r5, [r3, r7]
    922a:	529d      	strh	r5, [r3, r2]
}
    922c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    922e:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    9230:	3104      	adds	r1, #4
    9232:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    9234:	53d8      	strh	r0, [r3, r7]
    9236:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    923a:	529e      	strh	r6, [r3, r2]
    923c:	80c5      	strh	r5, [r0, #6]
    923e:	525d      	strh	r5, [r3, r1]
    9240:	e7f4      	b.n	922c <free_list_add+0x38>

00009242 <sys_notify_validate>:
	if (notify == NULL) {
    9242:	4603      	mov	r3, r0
    9244:	b140      	cbz	r0, 9258 <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    9246:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    9248:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    924c:	2a02      	cmp	r2, #2
    924e:	d006      	beq.n	925e <sys_notify_validate+0x1c>
    9250:	2a03      	cmp	r2, #3
    9252:	d004      	beq.n	925e <sys_notify_validate+0x1c>
    9254:	2a01      	cmp	r2, #1
    9256:	d005      	beq.n	9264 <sys_notify_validate+0x22>
		return -EINVAL;
    9258:	f06f 0015 	mvn.w	r0, #21
}
    925c:	4770      	bx	lr
		if (notify->method.signal == NULL) {
    925e:	681a      	ldr	r2, [r3, #0]
    9260:	2a00      	cmp	r2, #0
    9262:	d0f9      	beq.n	9258 <sys_notify_validate+0x16>
		notify->result = 0;
    9264:	2000      	movs	r0, #0
    9266:	6098      	str	r0, [r3, #8]
    9268:	4770      	bx	lr

0000926a <abort_function>:
{
    926a:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    926c:	2000      	movs	r0, #0
    926e:	f7f9 fbad 	bl	29cc <sys_reboot>

00009272 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    9272:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    9274:	f013 0307 	ands.w	r3, r3, #7
    9278:	d105      	bne.n	9286 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    927a:	6803      	ldr	r3, [r0, #0]
    927c:	2b00      	cmp	r3, #0
		evt = EVT_START;
    927e:	bf0c      	ite	eq
    9280:	2000      	moveq	r0, #0
    9282:	2003      	movne	r0, #3
    9284:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    9286:	2b02      	cmp	r3, #2
    9288:	d105      	bne.n	9296 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    928a:	8bc3      	ldrh	r3, [r0, #30]
    928c:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    928e:	bf14      	ite	ne
    9290:	2000      	movne	r0, #0
    9292:	2004      	moveq	r0, #4
    9294:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    9296:	2b01      	cmp	r3, #1
    9298:	d105      	bne.n	92a6 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    929a:	6803      	ldr	r3, [r0, #0]
    929c:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    929e:	bf0c      	ite	eq
    92a0:	2000      	moveq	r0, #0
    92a2:	2005      	movne	r0, #5
    92a4:	4770      	bx	lr
	int evt = EVT_NOP;
    92a6:	2000      	movs	r0, #0
}
    92a8:	4770      	bx	lr

000092aa <notify_one>:
{
    92aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    92ae:	460d      	mov	r5, r1
    92b0:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    92b2:	4619      	mov	r1, r3
    92b4:	1d28      	adds	r0, r5, #4
{
    92b6:	4690      	mov	r8, r2
    92b8:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    92ba:	f7f8 fe67 	bl	1f8c <sys_notify_finalize>
	if (cb) {
    92be:	4604      	mov	r4, r0
    92c0:	b138      	cbz	r0, 92d2 <notify_one+0x28>
		cb(mgr, cli, state, res);
    92c2:	4633      	mov	r3, r6
    92c4:	4642      	mov	r2, r8
    92c6:	4629      	mov	r1, r5
    92c8:	4638      	mov	r0, r7
    92ca:	46a4      	mov	ip, r4
}
    92cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    92d0:	4760      	bx	ip
}
    92d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000092d6 <validate_args>:
{
    92d6:	b510      	push	{r4, lr}
    92d8:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    92da:	b140      	cbz	r0, 92ee <validate_args+0x18>
    92dc:	b139      	cbz	r1, 92ee <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    92de:	1d08      	adds	r0, r1, #4
    92e0:	f7ff ffaf 	bl	9242 <sys_notify_validate>
	if ((rv == 0)
    92e4:	b928      	cbnz	r0, 92f2 <validate_args+0x1c>
	    && ((cli->notify.flags
    92e6:	68a3      	ldr	r3, [r4, #8]
    92e8:	f033 0303 	bics.w	r3, r3, #3
    92ec:	d001      	beq.n	92f2 <validate_args+0x1c>
		rv = -EINVAL;
    92ee:	f06f 0015 	mvn.w	r0, #21
}
    92f2:	bd10      	pop	{r4, pc}

000092f4 <onoff_manager_init>:
{
    92f4:	b538      	push	{r3, r4, r5, lr}
    92f6:	460c      	mov	r4, r1
	if ((mgr == NULL)
    92f8:	4605      	mov	r5, r0
    92fa:	b158      	cbz	r0, 9314 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    92fc:	b151      	cbz	r1, 9314 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    92fe:	680b      	ldr	r3, [r1, #0]
    9300:	b143      	cbz	r3, 9314 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    9302:	684b      	ldr	r3, [r1, #4]
    9304:	b133      	cbz	r3, 9314 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    9306:	2220      	movs	r2, #32
    9308:	2100      	movs	r1, #0
    930a:	f000 f9fa 	bl	9702 <memset>
    930e:	612c      	str	r4, [r5, #16]
	return 0;
    9310:	2000      	movs	r0, #0
}
    9312:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    9314:	f06f 0015 	mvn.w	r0, #21
    9318:	e7fb      	b.n	9312 <onoff_manager_init+0x1e>

0000931a <arch_printk_char_out>:
}
    931a:	2000      	movs	r0, #0
    931c:	4770      	bx	lr

0000931e <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    931e:	b40f      	push	{r0, r1, r2, r3}
    9320:	b507      	push	{r0, r1, r2, lr}
    9322:	a904      	add	r1, sp, #16
    9324:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    9328:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    932a:	f7f9 fb41 	bl	29b0 <vprintk>
	}
	va_end(ap);
}
    932e:	b003      	add	sp, #12
    9330:	f85d eb04 	ldr.w	lr, [sp], #4
    9334:	b004      	add	sp, #16
    9336:	4770      	bx	lr

00009338 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    9338:	2200      	movs	r2, #0
    933a:	e9c0 2200 	strd	r2, r2, [r0]
    933e:	6082      	str	r2, [r0, #8]
}
    9340:	4770      	bx	lr

00009342 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    9342:	4604      	mov	r4, r0
    9344:	b508      	push	{r3, lr}
    9346:	4608      	mov	r0, r1
    9348:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    934a:	461a      	mov	r2, r3
    934c:	47a0      	blx	r4
	return z_impl_z_current_get();
    934e:	f7fe fa73 	bl	7838 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    9352:	f7f9 fe97 	bl	3084 <z_impl_k_thread_abort>

00009356 <z_impl_uart_irq_tx_disable>:
	if (api->irq_tx_disable != NULL) {
    9356:	6883      	ldr	r3, [r0, #8]
    9358:	6a1b      	ldr	r3, [r3, #32]
    935a:	b103      	cbz	r3, 935e <z_impl_uart_irq_tx_disable+0x8>
		api->irq_tx_disable(dev);
    935c:	4718      	bx	r3
}
    935e:	4770      	bx	lr

00009360 <tty_putchar>:
{
    9360:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
    9364:	4604      	mov	r4, r0
    9366:	460d      	mov	r5, r1
	res = k_sem_take(&tty->tx_sem,
    9368:	f100 062c 	add.w	r6, r0, #44	; 0x2c
			 k_is_in_isr() ? K_NO_WAIT :
    936c:	f000 fe0b 	bl	9f86 <k_is_in_isr>
	res = k_sem_take(&tty->tx_sem,
    9370:	bba8      	cbnz	r0, 93de <tty_putchar+0x7e>
					 SYS_TIMEOUT_MS(tty->tx_timeout));
    9372:	6d21      	ldr	r1, [r4, #80]	; 0x50
	res = k_sem_take(&tty->tx_sem,
    9374:	1c4b      	adds	r3, r1, #1
    9376:	d035      	beq.n	93e4 <tty_putchar+0x84>
					 SYS_TIMEOUT_MS(tty->tx_timeout));
    9378:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    937c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    9380:	f240 38e7 	movw	r8, #999	; 0x3e7
    9384:	f04f 0900 	mov.w	r9, #0
    9388:	fbc0 8901 	smlal	r8, r9, r0, r1
    938c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    9390:	2300      	movs	r3, #0
    9392:	4640      	mov	r0, r8
    9394:	4649      	mov	r1, r9
    9396:	f7f7 faa1 	bl	8dc <__aeabi_uldivmod>
    939a:	4602      	mov	r2, r0
    939c:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
    939e:	4630      	mov	r0, r6
    93a0:	f7fe fbc2 	bl	7b28 <z_impl_k_sem_take>
	if (res < 0) {
    93a4:	2800      	cmp	r0, #0
    93a6:	db18      	blt.n	93da <tty_putchar+0x7a>
	__asm__ volatile(
    93a8:	f04f 0320 	mov.w	r3, #32
    93ac:	f3ef 8211 	mrs	r2, BASEPRI
    93b0:	f383 8812 	msr	BASEPRI_MAX, r3
    93b4:	f3bf 8f6f 	isb	sy
	tx_next = tty->tx_put + 1;
    93b8:	f8b4 104e 	ldrh.w	r1, [r4, #78]	; 0x4e
	if (tx_next >= tty->tx_ringbuf_sz) {
    93bc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
	tx_next = tty->tx_put + 1;
    93be:	1c4b      	adds	r3, r1, #1
		tx_next = 0;
    93c0:	4298      	cmp	r0, r3
    93c2:	bf98      	it	ls
    93c4:	2300      	movls	r3, #0
	if (tx_next == tty->tx_get) {
    93c6:	f8b4 004c 	ldrh.w	r0, [r4, #76]	; 0x4c
    93ca:	4298      	cmp	r0, r3
    93cc:	d10d      	bne.n	93ea <tty_putchar+0x8a>
	__asm__ volatile(
    93ce:	f382 8811 	msr	BASEPRI, r2
    93d2:	f3bf 8f6f 	isb	sy
		return -ENOSPC;
    93d6:	f06f 001b 	mvn.w	r0, #27
}
    93da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
	res = k_sem_take(&tty->tx_sem,
    93de:	2200      	movs	r2, #0
    93e0:	4613      	mov	r3, r2
    93e2:	e7dc      	b.n	939e <tty_putchar+0x3e>
    93e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    93e8:	e7fa      	b.n	93e0 <tty_putchar+0x80>
	tty->tx_ringbuf[tty->tx_put] = c;
    93ea:	6c60      	ldr	r0, [r4, #68]	; 0x44
    93ec:	5445      	strb	r5, [r0, r1]
	tty->tx_put = tx_next;
    93ee:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
    93f2:	f382 8811 	msr	BASEPRI, r2
    93f6:	f3bf 8f6f 	isb	sy
	uart_irq_tx_enable(tty->uart_dev);
    93fa:	6820      	ldr	r0, [r4, #0]
	if (api->irq_tx_enable != NULL) {
    93fc:	6883      	ldr	r3, [r0, #8]
    93fe:	69db      	ldr	r3, [r3, #28]
    9400:	b113      	cbz	r3, 9408 <tty_putchar+0xa8>
		api->irq_tx_enable(dev);
    9402:	4798      	blx	r3
	return 0;
    9404:	2000      	movs	r0, #0
    9406:	e7e8      	b.n	93da <tty_putchar+0x7a>
    9408:	4618      	mov	r0, r3
    940a:	e7e6      	b.n	93da <tty_putchar+0x7a>

0000940c <tty_uart_isr>:
{
    940c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    940e:	4605      	mov	r5, r0
    9410:	460c      	mov	r4, r1
	if (api->irq_update == NULL) {
    9412:	6883      	ldr	r3, [r0, #8]
    9414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    9416:	b103      	cbz	r3, 941a <tty_uart_isr+0xe>
	return api->irq_update(dev);
    9418:	4798      	blx	r3
	if (api->irq_rx_ready == NULL) {
    941a:	68ab      	ldr	r3, [r5, #8]
    941c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    941e:	b98b      	cbnz	r3, 9444 <tty_uart_isr+0x38>
	k_sem_give(&tty->rx_sem);
    9420:	1d26      	adds	r6, r4, #4
	if (api->fifo_read == NULL) {
    9422:	68ab      	ldr	r3, [r5, #8]
    9424:	699b      	ldr	r3, [r3, #24]
    9426:	b9f3      	cbnz	r3, 9466 <tty_uart_isr+0x5a>
	int rx_next = tty->rx_put + 1;
    9428:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
	if (rx_next >= tty->rx_ringbuf_sz) {
    942a:	6a21      	ldr	r1, [r4, #32]
	int rx_next = tty->rx_put + 1;
    942c:	1c53      	adds	r3, r2, #1
		rx_next = 0;
    942e:	4299      	cmp	r1, r3
    9430:	bf98      	it	ls
    9432:	2300      	movls	r3, #0
	if (rx_next == tty->rx_get) {
    9434:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    9436:	4299      	cmp	r1, r3
    9438:	d11d      	bne.n	9476 <tty_uart_isr+0x6a>
		tty_putchar(tty, '~');
    943a:	217e      	movs	r1, #126	; 0x7e
    943c:	4620      	mov	r0, r4
    943e:	f7ff ff8f 	bl	9360 <tty_putchar>
		return 1;
    9442:	e7ee      	b.n	9422 <tty_uart_isr+0x16>
	return api->irq_rx_ready(dev);
    9444:	4628      	mov	r0, r5
    9446:	4798      	blx	r3
	if (uart_irq_rx_ready(dev)) {
    9448:	2800      	cmp	r0, #0
    944a:	d1e9      	bne.n	9420 <tty_uart_isr+0x14>
	if (api->irq_tx_ready == NULL) {
    944c:	68ab      	ldr	r3, [r5, #8]
    944e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    9450:	b9d3      	cbnz	r3, 9488 <tty_uart_isr+0x7c>
		if (tty->tx_get == tty->tx_put) {
    9452:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    9456:	f8b4 204e 	ldrh.w	r2, [r4, #78]	; 0x4e
    945a:	429a      	cmp	r2, r3
    945c:	d11a      	bne.n	9494 <tty_uart_isr+0x88>
		arch_syscall_invoke1(*(uintptr_t *)&dev, K_SYSCALL_UART_IRQ_TX_DISABLE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_irq_tx_disable(dev);
    945e:	4628      	mov	r0, r5
    9460:	f7ff ff79 	bl	9356 <z_impl_uart_irq_tx_disable>
}
    9464:	e014      	b.n	9490 <tty_uart_isr+0x84>
	return api->fifo_read(dev, rx_data, size);
    9466:	2201      	movs	r2, #1
    9468:	f10d 0107 	add.w	r1, sp, #7
    946c:	4628      	mov	r0, r5
    946e:	4798      	blx	r3
			if (uart_fifo_read(dev, &c, 1) == 0) {
    9470:	2800      	cmp	r0, #0
    9472:	d1d9      	bne.n	9428 <tty_uart_isr+0x1c>
    9474:	e7ea      	b.n	944c <tty_uart_isr+0x40>
	tty->rx_ringbuf[tty->rx_put] = c;
    9476:	69e1      	ldr	r1, [r4, #28]
			tty_irq_input_hook(tty, c);
    9478:	f89d 0007 	ldrb.w	r0, [sp, #7]
	tty->rx_ringbuf[tty->rx_put] = c;
    947c:	5488      	strb	r0, [r1, r2]
	tty->rx_put = rx_next;
    947e:	84e3      	strh	r3, [r4, #38]	; 0x26
	z_impl_k_sem_give(sem);
    9480:	4630      	mov	r0, r6
    9482:	f7fe fb0d 	bl	7aa0 <z_impl_k_sem_give>
}
    9486:	e7cc      	b.n	9422 <tty_uart_isr+0x16>
	return api->irq_tx_ready(dev);
    9488:	4628      	mov	r0, r5
    948a:	4798      	blx	r3
	if (uart_irq_tx_ready(dev)) {
    948c:	2800      	cmp	r0, #0
    948e:	d1e0      	bne.n	9452 <tty_uart_isr+0x46>
}
    9490:	b002      	add	sp, #8
    9492:	bd70      	pop	{r4, r5, r6, pc}
			uart_fifo_fill(dev, &tty->tx_ringbuf[tty->tx_get++], 1);
    9494:	6c61      	ldr	r1, [r4, #68]	; 0x44
    9496:	1c5a      	adds	r2, r3, #1
    9498:	4419      	add	r1, r3
	if (api->fifo_fill == NULL) {
    949a:	68ab      	ldr	r3, [r5, #8]
    949c:	f8a4 204c 	strh.w	r2, [r4, #76]	; 0x4c
    94a0:	695b      	ldr	r3, [r3, #20]
    94a2:	b113      	cbz	r3, 94aa <tty_uart_isr+0x9e>
	return api->fifo_fill(dev, tx_data, size);
    94a4:	2201      	movs	r2, #1
    94a6:	4628      	mov	r0, r5
    94a8:	4798      	blx	r3
			if (tty->tx_get >= tty->tx_ringbuf_sz) {
    94aa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    94ac:	f8b4 204c 	ldrh.w	r2, [r4, #76]	; 0x4c
    94b0:	429a      	cmp	r2, r3
				tty->tx_get = 0U;
    94b2:	bf24      	itt	cs
    94b4:	2300      	movcs	r3, #0
    94b6:	f8a4 304c 	strhcs.w	r3, [r4, #76]	; 0x4c
	z_impl_k_sem_give(sem);
    94ba:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    94be:	f7fe faef 	bl	7aa0 <z_impl_k_sem_give>
}
    94c2:	e7e5      	b.n	9490 <tty_uart_isr+0x84>

000094c4 <tty_write>:
	if (tty->tx_ringbuf_sz == 0U) {
    94c4:	6c83      	ldr	r3, [r0, #72]	; 0x48
{
    94c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    94ca:	4680      	mov	r8, r0
    94cc:	460e      	mov	r6, r1
    94ce:	4617      	mov	r7, r2
	if (tty->tx_ringbuf_sz == 0U) {
    94d0:	b9fb      	cbnz	r3, 9512 <tty_write+0x4e>
    94d2:	188c      	adds	r4, r1, r2
		while (size--) {
    94d4:	42b4      	cmp	r4, r6
    94d6:	d103      	bne.n	94e0 <tty_write+0x1c>
		return out_size;
    94d8:	463c      	mov	r4, r7
}
    94da:	4620      	mov	r0, r4
    94dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			uart_poll_out(tty->uart_dev, *p++);
    94e0:	f8d8 0000 	ldr.w	r0, [r8]
    94e4:	f816 1b01 	ldrb.w	r1, [r6], #1
	api->poll_out(dev, out_char);
    94e8:	6883      	ldr	r3, [r0, #8]
    94ea:	685b      	ldr	r3, [r3, #4]
    94ec:	4798      	blx	r3
}
    94ee:	e7f1      	b.n	94d4 <tty_write+0x10>
		res = tty_putchar(tty, *p++);
    94f0:	5d71      	ldrb	r1, [r6, r5]
    94f2:	4640      	mov	r0, r8
    94f4:	f7ff ff34 	bl	9360 <tty_putchar>
		if (res < 0) {
    94f8:	1e04      	subs	r4, r0, #0
    94fa:	da05      	bge.n	9508 <tty_write+0x44>
			if (out_size == 0) {
    94fc:	b93d      	cbnz	r5, 950e <tty_write+0x4a>
		/* coverity[OVERRUN] */
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
    94fe:	f7fc fbd5 	bl	5cac <z_impl_z_errno>
				errno = -res;
    9502:	4263      	negs	r3, r4
    9504:	6003      	str	r3, [r0, #0]
				return res;
    9506:	e7e8      	b.n	94da <tty_write+0x16>
		out_size++;
    9508:	3501      	adds	r5, #1
	while (size--) {
    950a:	42bd      	cmp	r5, r7
    950c:	d1f0      	bne.n	94f0 <tty_write+0x2c>
	return out_size;
    950e:	462c      	mov	r4, r5
    9510:	e7e3      	b.n	94da <tty_write+0x16>
	size_t out_size = 0;
    9512:	2500      	movs	r5, #0
    9514:	e7f9      	b.n	950a <tty_write+0x46>

00009516 <tty_read>:
{
    9516:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (tty->rx_ringbuf_sz == 0U) {
    951a:	6a04      	ldr	r4, [r0, #32]
{
    951c:	b085      	sub	sp, #20
    951e:	4605      	mov	r5, r0
    9520:	460e      	mov	r6, r1
    9522:	4617      	mov	r7, r2
	if (tty->rx_ringbuf_sz == 0U) {
    9524:	2c00      	cmp	r4, #0
    9526:	d175      	bne.n	9614 <tty_read+0xfe>
	uint32_t timeout = tty->rx_timeout;
    9528:	f8d0 9028 	ldr.w	r9, [r0, #40]	; 0x28
	while (size) {
    952c:	b18f      	cbz	r7, 9552 <tty_read+0x3c>
		res = uart_poll_in(tty->uart_dev, &c);
    952e:	6828      	ldr	r0, [r5, #0]
	if (api->poll_in == NULL) {
    9530:	6883      	ldr	r3, [r0, #8]
    9532:	681b      	ldr	r3, [r3, #0]
    9534:	b18b      	cbz	r3, 955a <tty_read+0x44>
	return api->poll_in(dev, p_char);
    9536:	f10d 010f 	add.w	r1, sp, #15
    953a:	4798      	blx	r3
		if (res <= -2) {
    953c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    9540:	4680      	mov	r8, r0
    9542:	da0d      	bge.n	9560 <tty_read+0x4a>
			if (out_size == 0) {
    9544:	b92c      	cbnz	r4, 9552 <tty_read+0x3c>
    9546:	f7fc fbb1 	bl	5cac <z_impl_z_errno>
				return -1;
    954a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
				errno = res;
    954e:	f8c0 8000 	str.w	r8, [r0]
}
    9552:	4620      	mov	r0, r4
    9554:	b005      	add	sp, #20
    9556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -ENOSYS;
    955a:	f06f 0857 	mvn.w	r8, #87	; 0x57
    955e:	e7f1      	b.n	9544 <tty_read+0x2e>
		if (res == 0) {
    9560:	b958      	cbnz	r0, 957a <tty_read+0x64>
			*p++ = c;
    9562:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9566:	f806 3b01 	strb.w	r3, [r6], #1
		if (size == 0 ||
    956a:	3f01      	subs	r7, #1
			out_size++;
    956c:	f104 0401 	add.w	r4, r4, #1
		if (size == 0 ||
    9570:	d0ef      	beq.n	9552 <tty_read+0x3c>
    9572:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
    9576:	d103      	bne.n	9580 <tty_read+0x6a>
    9578:	e7d8      	b.n	952c <tty_read+0x16>
    957a:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
    957e:	d005      	beq.n	958c <tty_read+0x76>
		    ((timeout != SYS_FOREVER_MS) && timeout-- == 0U)) {
    9580:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
    9584:	f1b9 0f00 	cmp.w	r9, #0
    9588:	d0e3      	beq.n	9552 <tty_read+0x3c>
    958a:	4699      	mov	r9, r3
		if (res == -1) {
    958c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
    9590:	d1cc      	bne.n	952c <tty_read+0x16>
	return z_impl_k_sleep(timeout);
    9592:	2100      	movs	r1, #0
    9594:	2021      	movs	r0, #33	; 0x21
    9596:	f7fe f917 	bl	77c8 <z_impl_k_sleep>
    959a:	e7c7      	b.n	952c <tty_read+0x16>
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    959c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    959e:	1c4b      	adds	r3, r1, #1
    95a0:	d034      	beq.n	960c <tty_read+0xf6>
    95a2:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    95a6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    95aa:	46c3      	mov	fp, r8
    95ac:	46cc      	mov	ip, r9
    95ae:	fbc0 bc01 	smlal	fp, ip, r0, r1
    95b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    95b6:	2300      	movs	r3, #0
    95b8:	4658      	mov	r0, fp
    95ba:	4661      	mov	r1, ip
    95bc:	f7f7 f98e 	bl	8dc <__aeabi_uldivmod>
    95c0:	4602      	mov	r2, r0
    95c2:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
    95c4:	9801      	ldr	r0, [sp, #4]
    95c6:	f7fe faaf 	bl	7b28 <z_impl_k_sem_take>
	if (res < 0) {
    95ca:	1e04      	subs	r4, r0, #0
    95cc:	db2b      	blt.n	9626 <tty_read+0x110>
	__asm__ volatile(
    95ce:	f04f 0320 	mov.w	r3, #32
    95d2:	f3ef 8011 	mrs	r0, BASEPRI
    95d6:	f383 8812 	msr	BASEPRI_MAX, r3
    95da:	f3bf 8f6f 	isb	sy
	c = tty->rx_ringbuf[tty->rx_get++];
    95de:	8caa      	ldrh	r2, [r5, #36]	; 0x24
    95e0:	69e9      	ldr	r1, [r5, #28]
    95e2:	1c53      	adds	r3, r2, #1
    95e4:	b29b      	uxth	r3, r3
    95e6:	84ab      	strh	r3, [r5, #36]	; 0x24
    95e8:	5c8a      	ldrb	r2, [r1, r2]
	if (tty->rx_get >= tty->rx_ringbuf_sz) {
    95ea:	6a29      	ldr	r1, [r5, #32]
    95ec:	428b      	cmp	r3, r1
		tty->rx_get = 0U;
    95ee:	bf24      	itt	cs
    95f0:	2300      	movcs	r3, #0
    95f2:	84ab      	strhcs	r3, [r5, #36]	; 0x24
	__asm__ volatile(
    95f4:	f380 8811 	msr	BASEPRI, r0
    95f8:	f3bf 8f6f 	isb	sy
		*p++ = (uint8_t)res;
    95fc:	f806 200a 	strb.w	r2, [r6, sl]
		out_size++;
    9600:	f10a 0a01 	add.w	sl, sl, #1
	while (size--) {
    9604:	45ba      	cmp	sl, r7
    9606:	d1c9      	bne.n	959c <tty_read+0x86>
	return out_size;
    9608:	4654      	mov	r4, sl
    960a:	e7a2      	b.n	9552 <tty_read+0x3c>
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    960c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    9610:	4613      	mov	r3, r2
    9612:	e7d7      	b.n	95c4 <tty_read+0xae>
    9614:	1d03      	adds	r3, r0, #4
	size_t out_size = 0;
    9616:	f04f 0a00 	mov.w	sl, #0
	res = k_sem_take(&tty->rx_sem, SYS_TIMEOUT_MS(tty->rx_timeout));
    961a:	9301      	str	r3, [sp, #4]
    961c:	f240 38e7 	movw	r8, #999	; 0x3e7
    9620:	f04f 0900 	mov.w	r9, #0
    9624:	e7ee      	b.n	9604 <tty_read+0xee>
			if (out_size == 0) {
    9626:	f1ba 0f00 	cmp.w	sl, #0
    962a:	d1ed      	bne.n	9608 <tty_read+0xf2>
    962c:	f7fc fb3e 	bl	5cac <z_impl_z_errno>
				errno = -res;
    9630:	4263      	negs	r3, r4
    9632:	6003      	str	r3, [r0, #0]
				return res;
    9634:	e78d      	b.n	9552 <tty_read+0x3c>

00009636 <tty_set_rx_buf>:

int tty_set_rx_buf(struct tty_serial *tty, void *buf, size_t size)
{
    9636:	b570      	push	{r4, r5, r6, lr}
    9638:	4604      	mov	r4, r0
    963a:	460e      	mov	r6, r1
	uart_irq_rx_disable(tty->uart_dev);
    963c:	6800      	ldr	r0, [r0, #0]
{
    963e:	4615      	mov	r5, r2
	if (api->irq_rx_disable != NULL) {
    9640:	6883      	ldr	r3, [r0, #8]
    9642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    9644:	b103      	cbz	r3, 9648 <tty_set_rx_buf+0x12>
		api->irq_rx_disable(dev);
    9646:	4798      	blx	r3

	tty->rx_ringbuf = buf;
	tty->rx_ringbuf_sz = size;
    9648:	e9c4 6507 	strd	r6, r5, [r4, #28]

	if (size > 0) {
    964c:	b155      	cbz	r5, 9664 <tty_set_rx_buf+0x2e>
	return z_impl_k_sem_init(sem, initial_count, limit);
    964e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    9652:	2100      	movs	r1, #0
    9654:	1d20      	adds	r0, r4, #4
    9656:	f000 fc86 	bl	9f66 <z_impl_k_sem_init>
		k_sem_init(&tty->rx_sem, 0, K_SEM_MAX_LIMIT);
		uart_irq_rx_enable(tty->uart_dev);
    965a:	6820      	ldr	r0, [r4, #0]
	if (api->irq_rx_enable != NULL) {
    965c:	6883      	ldr	r3, [r0, #8]
    965e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9660:	b103      	cbz	r3, 9664 <tty_set_rx_buf+0x2e>
		api->irq_rx_enable(dev);
    9662:	4798      	blx	r3
	}

	return 0;
}
    9664:	2000      	movs	r0, #0
    9666:	bd70      	pop	{r4, r5, r6, pc}

00009668 <tty_set_tx_buf>:

int tty_set_tx_buf(struct tty_serial *tty, void *buf, size_t size)
{
    9668:	b570      	push	{r4, r5, r6, lr}
    966a:	4604      	mov	r4, r0
    966c:	460e      	mov	r6, r1
    966e:	4615      	mov	r5, r2
	uart_irq_tx_disable(tty->uart_dev);
    9670:	6800      	ldr	r0, [r0, #0]
	z_impl_uart_irq_tx_disable(dev);
    9672:	f7ff fe70 	bl	9356 <z_impl_uart_irq_tx_disable>

	tty->tx_ringbuf = buf;
	tty->tx_ringbuf_sz = size;
    9676:	e9c4 6511 	strd	r6, r5, [r4, #68]	; 0x44
    967a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    967e:	18a9      	adds	r1, r5, r2
    9680:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    9684:	f000 fc6f 	bl	9f66 <z_impl_k_sem_init>
	/* New buffer is initially empty, no need to re-enable interrupts,
	 * it will be done when needed (on first output char).
	 */

	return 0;
}
    9688:	2000      	movs	r0, #0
    968a:	bd70      	pop	{r4, r5, r6, pc}

0000968c <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    968c:	f7fc bb14 	b.w	5cb8 <z_fatal_error>

00009690 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    9690:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    9692:	6800      	ldr	r0, [r0, #0]
    9694:	f7fc bb10 	b.w	5cb8 <z_fatal_error>

00009698 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    9698:	2100      	movs	r1, #0
    969a:	2001      	movs	r0, #1
    969c:	f7ff bff6 	b.w	968c <z_arm_fatal_error>

000096a0 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    96a0:	b508      	push	{r3, lr}
	handler();
    96a2:	f7f9 fa05 	bl	2ab0 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    96a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    96aa:	f7f9 bb13 	b.w	2cd4 <z_arm_exc_exit>

000096ae <_stdout_hook_default>:
}
    96ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    96b2:	4770      	bx	lr

000096b4 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    96b4:	4603      	mov	r3, r0
	size_t n = 0;
    96b6:	2000      	movs	r0, #0

	while (*s != '\0') {
    96b8:	5c1a      	ldrb	r2, [r3, r0]
    96ba:	b902      	cbnz	r2, 96be <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    96bc:	4770      	bx	lr
		n++;
    96be:	3001      	adds	r0, #1
    96c0:	e7fa      	b.n	96b8 <strlen+0x4>

000096c2 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    96c2:	4603      	mov	r3, r0
	size_t n = 0;
    96c4:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    96c6:	5c1a      	ldrb	r2, [r3, r0]
    96c8:	b10a      	cbz	r2, 96ce <strnlen+0xc>
    96ca:	4288      	cmp	r0, r1
    96cc:	d100      	bne.n	96d0 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    96ce:	4770      	bx	lr
		n++;
    96d0:	3001      	adds	r0, #1
    96d2:	e7f8      	b.n	96c6 <strnlen+0x4>

000096d4 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    96d4:	1e43      	subs	r3, r0, #1
    96d6:	3901      	subs	r1, #1
    96d8:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    96dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    96e0:	4282      	cmp	r2, r0
    96e2:	d101      	bne.n	96e8 <strcmp+0x14>
    96e4:	2a00      	cmp	r2, #0
    96e6:	d1f7      	bne.n	96d8 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    96e8:	1a10      	subs	r0, r2, r0
    96ea:	4770      	bx	lr

000096ec <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    96ec:	b510      	push	{r4, lr}
    96ee:	1e43      	subs	r3, r0, #1
    96f0:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    96f2:	4291      	cmp	r1, r2
    96f4:	d100      	bne.n	96f8 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    96f6:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    96f8:	f811 4b01 	ldrb.w	r4, [r1], #1
    96fc:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    9700:	e7f7      	b.n	96f2 <memcpy+0x6>

00009702 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    9702:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    9704:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    9706:	4603      	mov	r3, r0
	while (n > 0) {
    9708:	4293      	cmp	r3, r2
    970a:	d100      	bne.n	970e <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    970c:	4770      	bx	lr
		*(d_byte++) = c_byte;
    970e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    9712:	e7f9      	b.n	9708 <memset+0x6>

00009714 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    9714:	b084      	sub	sp, #16
    9716:	ab04      	add	r3, sp, #16
    9718:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    971c:	f89d 3004 	ldrb.w	r3, [sp, #4]
    9720:	2b06      	cmp	r3, #6
    9722:	d108      	bne.n	9736 <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    9724:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9728:	2201      	movs	r2, #1
    972a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    972e:	f3bf 8f4f 	dsb	sy
        __WFE();
    9732:	bf20      	wfe
    while (true)
    9734:	e7fd      	b.n	9732 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    9736:	b004      	add	sp, #16
    9738:	4770      	bx	lr

0000973a <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    973a:	b084      	sub	sp, #16
    973c:	ab04      	add	r3, sp, #16
    973e:	e903 0007 	stmdb	r3, {r0, r1, r2}
    9742:	2300      	movs	r3, #0
    9744:	f383 8811 	msr	BASEPRI, r3
    9748:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    974c:	b004      	add	sp, #16
    974e:	4770      	bx	lr

00009750 <adc_context_on_timer_expired>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    9750:	f1a0 0308 	sub.w	r3, r0, #8
    9754:	f3bf 8f5b 	dmb	ish
    9758:	e853 2f00 	ldrex	r2, [r3]
    975c:	1c51      	adds	r1, r2, #1
    975e:	e843 1c00 	strex	ip, r1, [r3]
    9762:	f1bc 0f00 	cmp.w	ip, #0
    9766:	d1f7      	bne.n	9758 <adc_context_on_timer_expired+0x8>
    9768:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    976c:	b91a      	cbnz	r2, 9776 <adc_context_on_timer_expired+0x26>
		adc_context_start_sampling(ctx);
    976e:	f890 0086 	ldrb.w	r0, [r0, #134]	; 0x86
    9772:	f7f9 be17 	b.w	33a4 <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    9776:	f06f 030f 	mvn.w	r3, #15
    977a:	6683      	str	r3, [r0, #104]	; 0x68
}
    977c:	4770      	bx	lr

0000977e <set_starting_state>:
{
    977e:	b510      	push	{r4, lr}
	__asm__ volatile(
    9780:	f04f 0320 	mov.w	r3, #32
    9784:	f3ef 8211 	mrs	r2, BASEPRI
    9788:	f383 8812 	msr	BASEPRI_MAX, r3
    978c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    9790:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    9792:	f003 0407 	and.w	r4, r3, #7
    9796:	2c01      	cmp	r4, #1
    9798:	d106      	bne.n	97a8 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    979a:	6001      	str	r1, [r0, #0]
	int err = 0;
    979c:	2000      	movs	r0, #0
	__asm__ volatile(
    979e:	f382 8811 	msr	BASEPRI, r2
    97a2:	f3bf 8f6f 	isb	sy
}
    97a6:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    97a8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    97ac:	428b      	cmp	r3, r1
		err = -EALREADY;
    97ae:	bf14      	ite	ne
    97b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    97b4:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    97b8:	e7f1      	b.n	979e <set_starting_state+0x20>

000097ba <set_on_state>:
	__asm__ volatile(
    97ba:	f04f 0320 	mov.w	r3, #32
    97be:	f3ef 8211 	mrs	r2, BASEPRI
    97c2:	f383 8812 	msr	BASEPRI_MAX, r3
    97c6:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    97ca:	6803      	ldr	r3, [r0, #0]
    97cc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    97d0:	f043 0302 	orr.w	r3, r3, #2
    97d4:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    97d6:	f382 8811 	msr	BASEPRI, r2
    97da:	f3bf 8f6f 	isb	sy
}
    97de:	4770      	bx	lr

000097e0 <onoff_started_callback>:
	return &data->mgr[type];
    97e0:	6900      	ldr	r0, [r0, #16]
    97e2:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    97e4:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    97e8:	2100      	movs	r1, #0
    97ea:	4710      	bx	r2

000097ec <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    97ec:	2000      	movs	r0, #0
    97ee:	f7fb b993 	b.w	4b18 <nrfx_clock_start>

000097f2 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    97f2:	2000      	movs	r0, #0
    97f4:	f7fb b9e4 	b.w	4bc0 <nrfx_clock_stop>

000097f8 <api_stop>:
	return stop(dev, subsys, CTX_API);
    97f8:	2280      	movs	r2, #128	; 0x80
    97fa:	f7fa b839 	b.w	3870 <stop>

000097fe <blocking_start_callback>:
{
    97fe:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    9800:	f7fe b94e 	b.w	7aa0 <z_impl_k_sem_give>

00009804 <api_start>:
{
    9804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9808:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    980a:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    980c:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    980e:	436f      	muls	r7, r5
{
    9810:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    9812:	f107 0048 	add.w	r0, r7, #72	; 0x48
    9816:	2180      	movs	r1, #128	; 0x80
    9818:	4420      	add	r0, r4
{
    981a:	4690      	mov	r8, r2
    981c:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    981e:	f7ff ffae 	bl	977e <set_starting_state>
	if (err < 0) {
    9822:	2800      	cmp	r0, #0
    9824:	db07      	blt.n	9836 <api_start+0x32>
	subdata->cb = cb;
    9826:	443c      	add	r4, r7
	subdata->user_data = user_data;
    9828:	e9c4 8910 	strd	r8, r9, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    982c:	6873      	ldr	r3, [r6, #4]
    982e:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    9832:	4798      	blx	r3
	return 0;
    9834:	2000      	movs	r0, #0
}
    9836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000983a <uart_poll_out>:
	api->poll_out(dev, out_char);
    983a:	6883      	ldr	r3, [r0, #8]
    983c:	685b      	ldr	r3, [r3, #4]
    983e:	4718      	bx	r3

00009840 <debug_hook_out_nop>:
}
    9840:	2000      	movs	r0, #0
    9842:	4770      	bx	lr

00009844 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9844:	6843      	ldr	r3, [r0, #4]
    9846:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    9848:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    984c:	600b      	str	r3, [r1, #0]
}
    984e:	2000      	movs	r0, #0
    9850:	4770      	bx	lr

00009852 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9852:	6843      	ldr	r3, [r0, #4]
    9854:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    9856:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    985a:	4042      	eors	r2, r0
    985c:	400a      	ands	r2, r1
    985e:	4042      	eors	r2, r0
    p_reg->OUT = value;
    9860:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    9864:	2000      	movs	r0, #0
    9866:	4770      	bx	lr

00009868 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9868:	6843      	ldr	r3, [r0, #4]
    986a:	685b      	ldr	r3, [r3, #4]
}
    986c:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    986e:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    9872:	4770      	bx	lr

00009874 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9874:	6843      	ldr	r3, [r0, #4]
    9876:	685b      	ldr	r3, [r3, #4]
}
    9878:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    987a:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    987e:	4770      	bx	lr

00009880 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9880:	6843      	ldr	r3, [r0, #4]
    9882:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    9884:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    9888:	404b      	eors	r3, r1
    p_reg->OUT = value;
    988a:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    988e:	2000      	movs	r0, #0
    9890:	4770      	bx	lr

00009892 <any_other_channel_is_active>:
{
    9892:	b530      	push	{r4, r5, lr}
    9894:	2300      	movs	r3, #0
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    9896:	1d0c      	adds	r4, r1, #4
		if (i != channel && pwm_channel_is_active(i, data)) {
    9898:	b2da      	uxtb	r2, r3
    989a:	4282      	cmp	r2, r0
    989c:	d007      	beq.n	98ae <any_other_channel_is_active+0x1c>
	uint16_t pulse_cycle =
    989e:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
    98a2:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    98a6:	b112      	cbz	r2, 98ae <any_other_channel_is_active+0x1c>
    98a8:	898d      	ldrh	r5, [r1, #12]
    98aa:	4295      	cmp	r5, r2
    98ac:	d804      	bhi.n	98b8 <any_other_channel_is_active+0x26>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    98ae:	3301      	adds	r3, #1
    98b0:	2b04      	cmp	r3, #4
    98b2:	d1f1      	bne.n	9898 <any_other_channel_is_active+0x6>
	return false;
    98b4:	2000      	movs	r0, #0
}
    98b6:	bd30      	pop	{r4, r5, pc}
			return true;
    98b8:	2001      	movs	r0, #1
    98ba:	e7fc      	b.n	98b6 <any_other_channel_is_active+0x24>

000098bc <pwm_nrfx_pin_set>:
{
    98bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    98c0:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
	const struct pwm_nrfx_config *config = dev->config;
    98c4:	6847      	ldr	r7, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    98c6:	6904      	ldr	r4, [r0, #16]
{
    98c8:	4688      	mov	r8, r1
    98ca:	4616      	mov	r6, r2
    98cc:	4699      	mov	r9, r3
	if (flags) {
    98ce:	2d00      	cmp	r5, #0
    98d0:	d140      	bne.n	9954 <pwm_nrfx_pin_set+0x98>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    98d2:	1dfa      	adds	r2, r7, #7
		if (output_pins[i] != NRFX_PWM_PIN_NOT_USED
    98d4:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    98d8:	2bff      	cmp	r3, #255	; 0xff
    98da:	d003      	beq.n	98e4 <pwm_nrfx_pin_set+0x28>
		    && (pwm == (output_pins[i] & PWM_NRFX_CH_PIN_MASK))) {
    98dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    98e0:	4598      	cmp	r8, r3
    98e2:	d03a      	beq.n	995a <pwm_nrfx_pin_set+0x9e>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    98e4:	3501      	adds	r5, #1
    98e6:	b2ed      	uxtb	r5, r5
    98e8:	2d04      	cmp	r5, #4
    98ea:	d1f3      	bne.n	98d4 <pwm_nrfx_pin_set+0x18>
		return -EINVAL;
    98ec:	f06f 0015 	mvn.w	r0, #21
    98f0:	e009      	b.n	9906 <pwm_nrfx_pin_set+0x4a>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    98f2:	2000      	movs	r0, #0
    98f4:	e042      	b.n	997c <pwm_nrfx_pin_set+0xc0>
		countertop >>= 1;
    98f6:	3301      	adds	r3, #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    98f8:	2b08      	cmp	r3, #8
		countertop >>= 1;
    98fa:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    98fe:	d158      	bne.n	99b2 <pwm_nrfx_pin_set+0xf6>
    9900:	e7f4      	b.n	98ec <pwm_nrfx_pin_set+0x30>
		if (was_stopped) {
    9902:	b9d0      	cbnz	r0, 993a <pwm_nrfx_pin_set+0x7e>
	return 0;
    9904:	2000      	movs	r0, #0
}
    9906:	b003      	add	sp, #12
    9908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& channel_inverted_state;
    990c:	454e      	cmp	r6, r9
    990e:	d87f      	bhi.n	9a10 <pwm_nrfx_pin_set+0x154>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9910:	a801      	add	r0, sp, #4
    9912:	f8cd 8004 	str.w	r8, [sp, #4]
    9916:	f7fa fbe9 	bl	40ec <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    991a:	9a01      	ldr	r2, [sp, #4]
    991c:	2301      	movs	r3, #1
    991e:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    9920:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
		if (!any_other_channel_is_active(channel, data)) {
    9924:	4621      	mov	r1, r4
    9926:	4628      	mov	r0, r5
    9928:	f7ff ffb3 	bl	9892 <any_other_channel_is_active>
    992c:	2800      	cmp	r0, #0
    992e:	d1e9      	bne.n	9904 <pwm_nrfx_pin_set+0x48>
			nrfx_pwm_stop(&config->pwm, false);
    9930:	4601      	mov	r1, r0
    9932:	4638      	mov	r0, r7
    9934:	f7fc f82e 	bl	5994 <nrfx_pwm_stop>
    9938:	e7e4      	b.n	9904 <pwm_nrfx_pin_set+0x48>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    993a:	4638      	mov	r0, r7
    993c:	f7fb fffc 	bl	5938 <nrfx_pwm_is_stopped>
    9940:	2800      	cmp	r0, #0
    9942:	d0fa      	beq.n	993a <pwm_nrfx_pin_set+0x7e>
			nrfx_pwm_simple_playback(&config->pwm,
    9944:	2302      	movs	r3, #2
    9946:	2201      	movs	r2, #1
    9948:	f107 0118 	add.w	r1, r7, #24
    994c:	4638      	mov	r0, r7
    994e:	f7fb ff7f 	bl	5850 <nrfx_pwm_simple_playback>
    9952:	e7d7      	b.n	9904 <pwm_nrfx_pin_set+0x48>
		return -ENOTSUP;
    9954:	f06f 0085 	mvn.w	r0, #133	; 0x85
    9958:	e7d5      	b.n	9906 <pwm_nrfx_pin_set+0x4a>
	uint16_t pulse_cycle =
    995a:	eb04 0a45 	add.w	sl, r4, r5, lsl #1
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    995e:	f8ba b004 	ldrh.w	fp, [sl, #4]
	uint16_t pulse_cycle =
    9962:	f3cb 030e 	ubfx	r3, fp, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    9966:	b113      	cbz	r3, 996e <pwm_nrfx_pin_set+0xb2>
    9968:	89a2      	ldrh	r2, [r4, #12]
    996a:	429a      	cmp	r2, r3
    996c:	d8c1      	bhi.n	98f2 <pwm_nrfx_pin_set+0x36>
		      !any_other_channel_is_active(channel, data);
    996e:	4621      	mov	r1, r4
    9970:	4628      	mov	r0, r5
    9972:	f7ff ff8e 	bl	9892 <any_other_channel_is_active>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    9976:	f080 0001 	eor.w	r0, r0, #1
    997a:	b2c0      	uxtb	r0, r0
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    997c:	7bb9      	ldrb	r1, [r7, #14]
    997e:	2901      	cmp	r1, #1
		period_cycles /= 2;
    9980:	bf04      	itt	eq
    9982:	0876      	lsreq	r6, r6, #1
		pulse_cycles /= 2;
    9984:	ea4f 0959 	moveq.w	r9, r9, lsr #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    9988:	b326      	cbz	r6, 99d4 <pwm_nrfx_pin_set+0x118>
    998a:	6823      	ldr	r3, [r4, #0]
    998c:	42b3      	cmp	r3, r6
    998e:	d021      	beq.n	99d4 <pwm_nrfx_pin_set+0x118>
    9990:	2300      	movs	r3, #0
				data->current[i]
    9992:	f104 0c04 	add.w	ip, r4, #4
		if (i != channel) {
    9996:	b2da      	uxtb	r2, r3
    9998:	42aa      	cmp	r2, r5
    999a:	d005      	beq.n	99a8 <pwm_nrfx_pin_set+0xec>
			uint16_t channel_pulse_cycle =
    999c:	f83c 2013 	ldrh.w	r2, [ip, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    99a0:	f3c2 020e 	ubfx	r2, r2, #0, #15
    99a4:	2a00      	cmp	r2, #0
    99a6:	d1a1      	bne.n	98ec <pwm_nrfx_pin_set+0x30>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    99a8:	3301      	adds	r3, #1
    99aa:	2b04      	cmp	r3, #4
    99ac:	d1f3      	bne.n	9996 <pwm_nrfx_pin_set+0xda>
    99ae:	4632      	mov	r2, r6
    99b0:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    99b2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    99b6:	fa5f fc83 	uxtb.w	ip, r3
    99ba:	d29c      	bcs.n	98f6 <pwm_nrfx_pin_set+0x3a>
			data->prescaler     = prescaler;
    99bc:	f884 c00e 	strb.w	ip, [r4, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    99c0:	f8d7 c000 	ldr.w	ip, [r7]
			data->period_cycles = period_cycles;
    99c4:	6026      	str	r6, [r4, #0]
			data->countertop    = (uint16_t)countertop;
    99c6:	81a2      	strh	r2, [r4, #12]
    p_reg->PRESCALER  = base_clock;
    99c8:	f8cc 350c 	str.w	r3, [ip, #1292]	; 0x50c
    p_reg->MODE       = mode;
    99cc:	f8cc 1504 	str.w	r1, [ip, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    99d0:	f8cc 2508 	str.w	r2, [ip, #1288]	; 0x508
		| (pulse_cycles >> data->prescaler));
    99d4:	7ba2      	ldrb	r2, [r4, #14]
	pulse_cycles = MIN(pulse_cycles, period_cycles);
    99d6:	454e      	cmp	r6, r9
    99d8:	4633      	mov	r3, r6
    99da:	bf28      	it	cs
    99dc:	464b      	movcs	r3, r9
		| (pulse_cycles >> data->prescaler));
    99de:	fa23 f202 	lsr.w	r2, r3, r2
		(data->current[channel] & PWM_NRFX_CH_POLARITY_MASK)
    99e2:	f40b 4b00 	and.w	fp, fp, #32768	; 0x8000
		| (pulse_cycles >> data->prescaler));
    99e6:	ea42 020b 	orr.w	r2, r2, fp
    99ea:	b292      	uxth	r2, r2
	data->current[channel] = (
    99ec:	f8aa 2004 	strh.w	r2, [sl, #4]
	uint16_t pulse_cycle =
    99f0:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    99f4:	b112      	cbz	r2, 99fc <pwm_nrfx_pin_set+0x140>
    99f6:	89a1      	ldrh	r1, [r4, #12]
    99f8:	4291      	cmp	r1, r2
    99fa:	d882      	bhi.n	9902 <pwm_nrfx_pin_set+0x46>
			config->initial_config.output_pins[channel]
    99fc:	197a      	adds	r2, r7, r5
    99fe:	f992 2008 	ldrsb.w	r2, [r2, #8]
			&& !channel_inverted_state;
    9a02:	2b00      	cmp	r3, #0
    9a04:	d082      	beq.n	990c <pwm_nrfx_pin_set+0x50>
			&& channel_inverted_state;
    9a06:	454e      	cmp	r6, r9
    9a08:	d805      	bhi.n	9a16 <pwm_nrfx_pin_set+0x15a>
    9a0a:	2a00      	cmp	r2, #0
    9a0c:	db80      	blt.n	9910 <pwm_nrfx_pin_set+0x54>
    9a0e:	e002      	b.n	9a16 <pwm_nrfx_pin_set+0x15a>
		if (pulse_0_and_not_inverted || pulse_100_and_inverted) {
    9a10:	2a00      	cmp	r2, #0
    9a12:	f6bf af7d 	bge.w	9910 <pwm_nrfx_pin_set+0x54>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9a16:	a801      	add	r0, sp, #4
    9a18:	f8cd 8004 	str.w	r8, [sp, #4]
    9a1c:	f7fa fb66 	bl	40ec <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    9a20:	9a01      	ldr	r2, [sp, #4]
    9a22:	2301      	movs	r3, #1
    9a24:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    9a26:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    9a2a:	e77b      	b.n	9924 <pwm_nrfx_pin_set+0x68>

00009a2c <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    9a2c:	6843      	ldr	r3, [r0, #4]
    9a2e:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    9a30:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    9a34:	05d1      	lsls	r1, r2, #23
{
    9a36:	b410      	push	{r4}
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    9a38:	d518      	bpl.n	9a6c <uarte_nrfx_isr_int+0x40>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9a3a:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    9a3e:	b1aa      	cbz	r2, 9a6c <uarte_nrfx_isr_int+0x40>
	__asm__ volatile(
    9a40:	f04f 0120 	mov.w	r1, #32
    9a44:	f3ef 8211 	mrs	r2, BASEPRI
    9a48:	f381 8812 	msr	BASEPRI_MAX, r1
    9a4c:	f3bf 8f6f 	isb	sy
    9a50:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    9a54:	b131      	cbz	r1, 9a64 <uarte_nrfx_isr_int+0x38>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9a56:	2100      	movs	r1, #0
    9a58:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    9a5c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9a60:	2101      	movs	r1, #1
    9a62:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    9a64:	f382 8811 	msr	BASEPRI, r2
    9a68:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    9a6c:	6842      	ldr	r2, [r0, #4]
    9a6e:	6852      	ldr	r2, [r2, #4]
    9a70:	06d2      	lsls	r2, r2, #27
    9a72:	d51a      	bpl.n	9aaa <uarte_nrfx_isr_int+0x7e>
	__asm__ volatile(
    9a74:	f04f 0220 	mov.w	r2, #32
    9a78:	f3ef 8111 	mrs	r1, BASEPRI
    9a7c:	f382 8812 	msr	BASEPRI_MAX, r2
    9a80:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9a84:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    9a88:	b112      	cbz	r2, 9a90 <uarte_nrfx_isr_int+0x64>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    9a8a:	2200      	movs	r2, #0
    9a8c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
		if (!data->int_driven || data->int_driven->fifo_fill_lock == 0)
    9a90:	6902      	ldr	r2, [r0, #16]
    9a92:	68d2      	ldr	r2, [r2, #12]
    9a94:	b10a      	cbz	r2, 9a9a <uarte_nrfx_isr_int+0x6e>
    9a96:	6912      	ldr	r2, [r2, #16]
    9a98:	b91a      	cbnz	r2, 9aa2 <uarte_nrfx_isr_int+0x76>
    p_reg->INTENCLR = mask;
    9a9a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    9a9e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	__asm__ volatile(
    9aa2:	f381 8811 	msr	BASEPRI, r1
    9aa6:	f3bf 8f6f 	isb	sy
	if (!data->int_driven) {
    9aaa:	6902      	ldr	r2, [r0, #16]
    9aac:	68d2      	ldr	r2, [r2, #12]
    9aae:	b15a      	cbz	r2, 9ac8 <uarte_nrfx_isr_int+0x9c>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9ab0:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    9ab4:	b151      	cbz	r1, 9acc <uarte_nrfx_isr_int+0xa0>
		if (data->int_driven->disable_tx_irq) {
    9ab6:	7b94      	ldrb	r4, [r2, #14]
		data->int_driven->fifo_fill_lock = 0;
    9ab8:	2100      	movs	r1, #0
    9aba:	6111      	str	r1, [r2, #16]
		if (data->int_driven->disable_tx_irq) {
    9abc:	b134      	cbz	r4, 9acc <uarte_nrfx_isr_int+0xa0>
    p_reg->INTENCLR = mask;
    9abe:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
    9ac2:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
			data->int_driven->disable_tx_irq = false;
    9ac6:	7391      	strb	r1, [r2, #14]
}
    9ac8:	bc10      	pop	{r4}
    9aca:	4770      	bx	lr
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9acc:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    9ad0:	b121      	cbz	r1, 9adc <uarte_nrfx_isr_int+0xb0>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9ad2:	2100      	movs	r1, #0
    9ad4:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    9ad8:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
	if (data->int_driven->cb) {
    9adc:	6813      	ldr	r3, [r2, #0]
    9ade:	2b00      	cmp	r3, #0
    9ae0:	d0f2      	beq.n	9ac8 <uarte_nrfx_isr_int+0x9c>
		data->int_driven->cb(dev, data->int_driven->cb_data);
    9ae2:	6851      	ldr	r1, [r2, #4]
}
    9ae4:	bc10      	pop	{r4}
		data->int_driven->cb(dev, data->int_driven->cb_data);
    9ae6:	4718      	bx	r3

00009ae8 <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    9ae8:	6902      	ldr	r2, [r0, #16]
{
    9aea:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    9aec:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    9af0:	e883 0003 	stmia.w	r3, {r0, r1}
}
    9af4:	2000      	movs	r0, #0
    9af6:	4770      	bx	lr

00009af8 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    9af8:	6843      	ldr	r3, [r0, #4]
    9afa:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    9afc:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    9b00:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    9b04:	4770      	bx	lr

00009b06 <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    9b06:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    9b08:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9b0a:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    9b0e:	b940      	cbnz	r0, 9b22 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    9b10:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    9b12:	0792      	lsls	r2, r2, #30
    9b14:	d406      	bmi.n	9b24 <is_tx_ready+0x1e>
    9b16:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    9b1a:	3800      	subs	r0, #0
    9b1c:	bf18      	it	ne
    9b1e:	2001      	movne	r0, #1
    9b20:	4770      	bx	lr
    9b22:	2001      	movs	r0, #1
}
    9b24:	4770      	bx	lr

00009b26 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    9b26:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    9b28:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    9b2a:	681b      	ldr	r3, [r3, #0]
    9b2c:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    9b30:	b148      	cbz	r0, 9b46 <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    9b32:	7d52      	ldrb	r2, [r2, #21]
    9b34:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9b36:	2000      	movs	r0, #0
    9b38:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    9b3c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9b40:	2201      	movs	r2, #1
    9b42:	601a      	str	r2, [r3, #0]
	return 0;
    9b44:	4770      	bx	lr
		return -1;
    9b46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    9b4a:	4770      	bx	lr

00009b4c <uarte_nrfx_fifo_read>:
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    9b4c:	2a00      	cmp	r2, #0
{
    9b4e:	b510      	push	{r4, lr}
    9b50:	4604      	mov	r4, r0
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    9b52:	dd0f      	ble.n	9b74 <uarte_nrfx_fifo_read+0x28>
	return config->uarte_regs;
    9b54:	6843      	ldr	r3, [r0, #4]
    9b56:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9b58:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (size > 0 && nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    9b5c:	b148      	cbz	r0, 9b72 <uarte_nrfx_fifo_read+0x26>
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    9b5e:	6922      	ldr	r2, [r4, #16]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9b60:	2000      	movs	r0, #0
    9b62:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    9b66:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
		rx_data[num_rx++] = (uint8_t)data->rx_data;
    9b6a:	7d52      	ldrb	r2, [r2, #21]
    9b6c:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9b6e:	2001      	movs	r0, #1
    9b70:	6018      	str	r0, [r3, #0]
}
    9b72:	bd10      	pop	{r4, pc}
	int num_rx = 0;
    9b74:	2000      	movs	r0, #0
    9b76:	e7fc      	b.n	9b72 <uarte_nrfx_fifo_read+0x26>

00009b78 <uarte_nrfx_irq_tx_enable>:
	return config->uarte_regs;
    9b78:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = get_dev_data(dev);
    9b7a:	6901      	ldr	r1, [r0, #16]
	return config->uarte_regs;
    9b7c:	681a      	ldr	r2, [r3, #0]
	__asm__ volatile(
    9b7e:	f04f 0020 	mov.w	r0, #32
    9b82:	f3ef 8311 	mrs	r3, BASEPRI
    9b86:	f380 8812 	msr	BASEPRI_MAX, r0
    9b8a:	f3bf 8f6f 	isb	sy
	data->int_driven->disable_tx_irq = false;
    9b8e:	68c9      	ldr	r1, [r1, #12]
    9b90:	2000      	movs	r0, #0
    9b92:	7388      	strb	r0, [r1, #14]
    p_reg->INTENSET = mask;
    9b94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    9b98:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
	__asm__ volatile(
    9b9c:	f383 8811 	msr	BASEPRI, r3
    9ba0:	f3bf 8f6f 	isb	sy
}
    9ba4:	4770      	bx	lr

00009ba6 <uarte_nrfx_irq_tx_disable>:
	data->int_driven->disable_tx_irq = true;
    9ba6:	6903      	ldr	r3, [r0, #16]
    9ba8:	68db      	ldr	r3, [r3, #12]
    9baa:	2201      	movs	r2, #1
    9bac:	739a      	strb	r2, [r3, #14]
}
    9bae:	4770      	bx	lr

00009bb0 <uarte_nrfx_irq_tx_ready_complete>:
	bool ready = !data->int_driven->disable_tx_irq &&
    9bb0:	6903      	ldr	r3, [r0, #16]
    9bb2:	68db      	ldr	r3, [r3, #12]
    9bb4:	7b9a      	ldrb	r2, [r3, #14]
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    9bb6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    9bba:	b962      	cbnz	r2, 9bd6 <uarte_nrfx_irq_tx_ready_complete+0x26>
	return config->uarte_regs;
    9bbc:	6842      	ldr	r2, [r0, #4]
    9bbe:	6812      	ldr	r2, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9bc0:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	bool ready = !data->int_driven->disable_tx_irq &&
    9bc4:	b140      	cbz	r0, 9bd8 <uarte_nrfx_irq_tx_ready_complete+0x28>
    return p_reg->INTENSET & mask;
    9bc6:	f8d2 0304 	ldr.w	r0, [r2, #772]	; 0x304
	if (ready) {
    9bca:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
    9bce:	d003      	beq.n	9bd8 <uarte_nrfx_irq_tx_ready_complete+0x28>
		data->int_driven->fifo_fill_lock = 0;
    9bd0:	6119      	str	r1, [r3, #16]
		     nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) &&
    9bd2:	2001      	movs	r0, #1
    9bd4:	4770      	bx	lr
    9bd6:	2000      	movs	r0, #0
}
    9bd8:	4770      	bx	lr

00009bda <uarte_nrfx_irq_rx_ready>:
	return config->uarte_regs;
    9bda:	6843      	ldr	r3, [r0, #4]
    9bdc:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9bde:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
}
    9be2:	3800      	subs	r0, #0
    9be4:	bf18      	it	ne
    9be6:	2001      	movne	r0, #1
    9be8:	4770      	bx	lr

00009bea <uarte_nrfx_irq_rx_enable>:
	return config->uarte_regs;
    9bea:	6843      	ldr	r3, [r0, #4]
    9bec:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    9bee:	2210      	movs	r2, #16
    9bf0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    9bf4:	4770      	bx	lr

00009bf6 <uarte_nrfx_irq_rx_disable>:
	return config->uarte_regs;
    9bf6:	6843      	ldr	r3, [r0, #4]
    9bf8:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    9bfa:	2210      	movs	r2, #16
    9bfc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    9c00:	4770      	bx	lr

00009c02 <uarte_nrfx_irq_err_enable>:
	return config->uarte_regs;
    9c02:	6843      	ldr	r3, [r0, #4]
    9c04:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    9c06:	f44f 7200 	mov.w	r2, #512	; 0x200
    9c0a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    9c0e:	4770      	bx	lr

00009c10 <uarte_nrfx_irq_err_disable>:
	return config->uarte_regs;
    9c10:	6843      	ldr	r3, [r0, #4]
    9c12:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    9c14:	f44f 7200 	mov.w	r2, #512	; 0x200
    9c18:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    9c1c:	4770      	bx	lr

00009c1e <uarte_nrfx_irq_update>:
}
    9c1e:	2001      	movs	r0, #1
    9c20:	4770      	bx	lr

00009c22 <uarte_nrfx_irq_callback_set>:
	data->int_driven->cb = cb;
    9c22:	6903      	ldr	r3, [r0, #16]
    9c24:	68db      	ldr	r3, [r3, #12]
	data->int_driven->cb_data = cb_data;
    9c26:	e9c3 1200 	strd	r1, r2, [r3]
}
    9c2a:	4770      	bx	lr

00009c2c <tx_start>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    9c2c:	6840      	ldr	r0, [r0, #4]
	return config->uarte_regs;
    9c2e:	6803      	ldr	r3, [r0, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    9c30:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    9c34:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9c38:	2200      	movs	r2, #0
    9c3a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    9c3e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    9c42:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    9c46:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    9c4a:	6842      	ldr	r2, [r0, #4]
    9c4c:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    9c4e:	bf41      	itttt	mi
    9c50:	2208      	movmi	r2, #8
    9c52:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    9c56:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    9c5a:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9c5e:	2201      	movs	r2, #1
    9c60:	609a      	str	r2, [r3, #8]
}
    9c62:	4770      	bx	lr

00009c64 <uarte_nrfx_fifo_fill>:
{
    9c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    9c66:	6906      	ldr	r6, [r0, #16]
	len = MIN(len, data->int_driven->tx_buff_size);
    9c68:	68f3      	ldr	r3, [r6, #12]
    9c6a:	899c      	ldrh	r4, [r3, #12]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    9c6c:	f3bf 8f5b 	dmb	ish
    9c70:	4294      	cmp	r4, r2
    9c72:	bfa8      	it	ge
    9c74:	4614      	movge	r4, r2
{
    9c76:	4605      	mov	r5, r0
    9c78:	3310      	adds	r3, #16
    9c7a:	2201      	movs	r2, #1
    9c7c:	e853 0f00 	ldrex	r0, [r3]
    9c80:	2800      	cmp	r0, #0
    9c82:	d103      	bne.n	9c8c <uarte_nrfx_fifo_fill+0x28>
    9c84:	e843 2700 	strex	r7, r2, [r3]
    9c88:	2f00      	cmp	r7, #0
    9c8a:	d1f7      	bne.n	9c7c <uarte_nrfx_fifo_fill+0x18>
    9c8c:	f3bf 8f5b 	dmb	ish
    9c90:	bf0c      	ite	eq
    9c92:	4613      	moveq	r3, r2
    9c94:	2300      	movne	r3, #0
	if (!atomic_cas(&data->int_driven->fifo_fill_lock, 0, 1)) {
    9c96:	d01d      	beq.n	9cd4 <uarte_nrfx_fifo_fill+0x70>
		return 0;
    9c98:	461c      	mov	r4, r3
}
    9c9a:	4620      	mov	r0, r4
    9c9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		data->int_driven->tx_buffer[i] = tx_data[i];
    9c9e:	68f2      	ldr	r2, [r6, #12]
    9ca0:	5cc8      	ldrb	r0, [r1, r3]
    9ca2:	6892      	ldr	r2, [r2, #8]
    9ca4:	54d0      	strb	r0, [r2, r3]
	for (int i = 0; i < len; i++) {
    9ca6:	3301      	adds	r3, #1
    9ca8:	42a3      	cmp	r3, r4
    9caa:	dbf8      	blt.n	9c9e <uarte_nrfx_fifo_fill+0x3a>
	__asm__ volatile(
    9cac:	f04f 0320 	mov.w	r3, #32
    9cb0:	f3ef 8711 	mrs	r7, BASEPRI
    9cb4:	f383 8812 	msr	BASEPRI_MAX, r3
    9cb8:	f3bf 8f6f 	isb	sy
	if (!is_tx_ready(dev)) {
    9cbc:	4628      	mov	r0, r5
    9cbe:	f7ff ff22 	bl	9b06 <is_tx_ready>
    9cc2:	68f3      	ldr	r3, [r6, #12]
    9cc4:	b940      	cbnz	r0, 9cd8 <uarte_nrfx_fifo_fill+0x74>
		data->int_driven->fifo_fill_lock = 0;
    9cc6:	6118      	str	r0, [r3, #16]
		len = 0;
    9cc8:	4604      	mov	r4, r0
	__asm__ volatile(
    9cca:	f387 8811 	msr	BASEPRI, r7
    9cce:	f3bf 8f6f 	isb	sy
	return len;
    9cd2:	e7e2      	b.n	9c9a <uarte_nrfx_fifo_fill+0x36>
	for (int i = 0; i < len; i++) {
    9cd4:	2300      	movs	r3, #0
    9cd6:	e7e7      	b.n	9ca8 <uarte_nrfx_fifo_fill+0x44>
		tx_start(dev, data->int_driven->tx_buffer, len);
    9cd8:	6899      	ldr	r1, [r3, #8]
    9cda:	4622      	mov	r2, r4
    9cdc:	4628      	mov	r0, r5
    9cde:	f7ff ffa5 	bl	9c2c <tx_start>
    9ce2:	e7f2      	b.n	9cca <uarte_nrfx_fifo_fill+0x66>

00009ce4 <uarte_nrfx_irq_is_pending>:
{
    9ce4:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
    9ce6:	6843      	ldr	r3, [r0, #4]
    9ce8:	681d      	ldr	r5, [r3, #0]
    return p_reg->INTENSET & mask;
    9cea:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
		||
    9cee:	025b      	lsls	r3, r3, #9
{
    9cf0:	4604      	mov	r4, r0
		||
    9cf2:	d405      	bmi.n	9d00 <uarte_nrfx_irq_is_pending+0x1c>
    9cf4:	f8d5 0304 	ldr.w	r0, [r5, #772]	; 0x304
    9cf8:	f010 0010 	ands.w	r0, r0, #16
    9cfc:	d106      	bne.n	9d0c <uarte_nrfx_irq_is_pending+0x28>
}
    9cfe:	bd38      	pop	{r3, r4, r5, pc}
		 uarte_nrfx_irq_tx_ready_complete(dev))
    9d00:	f7ff ff56 	bl	9bb0 <uarte_nrfx_irq_tx_ready_complete>
					    NRF_UARTE_INT_TXSTOPPED_MASK) &&
    9d04:	2800      	cmp	r0, #0
    9d06:	d0f5      	beq.n	9cf4 <uarte_nrfx_irq_is_pending+0x10>
		||
    9d08:	2001      	movs	r0, #1
    9d0a:	e7f8      	b.n	9cfe <uarte_nrfx_irq_is_pending+0x1a>
		 uarte_nrfx_irq_rx_ready(dev)));
    9d0c:	4620      	mov	r0, r4
    9d0e:	f7ff ff64 	bl	9bda <uarte_nrfx_irq_rx_ready>
					    NRF_UARTE_INT_ENDRX_MASK) &&
    9d12:	3800      	subs	r0, #0
    9d14:	bf18      	it	ne
    9d16:	2001      	movne	r0, #1
    9d18:	e7f1      	b.n	9cfe <uarte_nrfx_irq_is_pending+0x1a>

00009d1a <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    9d1a:	b510      	push	{r4, lr}
    9d1c:	2200      	movs	r2, #0
    9d1e:	4604      	mov	r4, r0
    9d20:	2101      	movs	r1, #1
    9d22:	2002      	movs	r0, #2
    9d24:	f7f8 ff20 	bl	2b68 <z_arm_irq_priority_set>
    9d28:	2002      	movs	r0, #2
    9d2a:	f7f8 feff 	bl	2b2c <arch_irq_enable>
    9d2e:	4620      	mov	r0, r4
    9d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9d34:	f7fa bb5a 	b.w	43ec <uarte_instance_init.isra.0>

00009d38 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    9d38:	b510      	push	{r4, lr}
    9d3a:	2200      	movs	r2, #0
    9d3c:	4604      	mov	r4, r0
    9d3e:	2101      	movs	r1, #1
    9d40:	2028      	movs	r0, #40	; 0x28
    9d42:	f7f8 ff11 	bl	2b68 <z_arm_irq_priority_set>
    9d46:	2028      	movs	r0, #40	; 0x28
    9d48:	f7f8 fef0 	bl	2b2c <arch_irq_enable>
    9d4c:	4620      	mov	r0, r4
    9d4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9d52:	f7fa bb4b 	b.w	43ec <uarte_instance_init.isra.0>

00009d56 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    9d56:	4770      	bx	lr

00009d58 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    9d58:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    9d5a:	2000      	movs	r0, #0
    9d5c:	f7f9 fb02 	bl	3364 <sys_arch_reboot>

00009d60 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    9d60:	f7fe bfc8 	b.w	8cf4 <nrf_cc3xx_platform_init_no_rng>

00009d64 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    9d64:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    9d66:	f7f8 f941 	bl	1fec <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    9d6a:	f7f8 f9f3 	bl	2154 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    9d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    9d72:	f7fe bfbf 	b.w	8cf4 <nrf_cc3xx_platform_init_no_rng>

00009d76 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    9d76:	4700      	bx	r0

00009d78 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    9d78:	f000 b916 	b.w	9fa8 <z_impl_k_busy_wait>

00009d7c <nrf_gpio_pin_present_check>:
    switch (port)
    9d7c:	0943      	lsrs	r3, r0, #5
    9d7e:	d00b      	beq.n	9d98 <nrf_gpio_pin_present_check+0x1c>
    9d80:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    9d82:	f64f 73ff 	movw	r3, #65535	; 0xffff
    9d86:	bf18      	it	ne
    9d88:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    9d8a:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9d8e:	fa23 f000 	lsr.w	r0, r3, r0
}
    9d92:	f000 0001 	and.w	r0, r0, #1
    9d96:	4770      	bx	lr
    switch (port)
    9d98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9d9c:	e7f5      	b.n	9d8a <nrf_gpio_pin_present_check+0xe>

00009d9e <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    9d9e:	0080      	lsls	r0, r0, #2
}
    9da0:	f500 7080 	add.w	r0, r0, #256	; 0x100
    9da4:	4770      	bx	lr

00009da6 <nrf_gpio_reconfigure>:
{
    9da6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    9daa:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9dac:	a801      	add	r0, sp, #4
{
    9dae:	460e      	mov	r6, r1
    9db0:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    9db4:	4690      	mov	r8, r2
    9db6:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9db8:	f7fb f870 	bl	4e9c <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9dbc:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9dbe:	f1b8 0f00 	cmp.w	r8, #0
    9dc2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    9dc6:	bf14      	ite	ne
    9dc8:	2302      	movne	r3, #2
    9dca:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9dcc:	2e00      	cmp	r6, #0
    9dce:	bf18      	it	ne
    9dd0:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9dd4:	2d00      	cmp	r5, #0
    9dd6:	bf14      	ite	ne
    9dd8:	210c      	movne	r1, #12
    9dda:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9ddc:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9dde:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9de2:	bf14      	ite	ne
    9de4:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    9de8:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9dea:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9dec:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9df0:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9df4:	bf14      	ite	ne
    9df6:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    9dfa:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9dfc:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    9dfe:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9e02:	b106      	cbz	r6, 9e06 <nrf_gpio_reconfigure+0x60>
    9e04:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    9e06:	f1b8 0f00 	cmp.w	r8, #0
    9e0a:	d003      	beq.n	9e14 <nrf_gpio_reconfigure+0x6e>
    9e0c:	f898 8000 	ldrb.w	r8, [r8]
    9e10:	ea4f 0848 	mov.w	r8, r8, lsl #1
    9e14:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9e16:	b10d      	cbz	r5, 9e1c <nrf_gpio_reconfigure+0x76>
    9e18:	782d      	ldrb	r5, [r5, #0]
    9e1a:	00ad      	lsls	r5, r5, #2
    9e1c:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    9e20:	b10c      	cbz	r4, 9e26 <nrf_gpio_reconfigure+0x80>
    9e22:	7822      	ldrb	r2, [r4, #0]
    9e24:	0214      	lsls	r4, r2, #8
    9e26:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    9e28:	b10f      	cbz	r7, 9e2e <nrf_gpio_reconfigure+0x88>
    9e2a:	783f      	ldrb	r7, [r7, #0]
    9e2c:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9e2e:	432c      	orrs	r4, r5
    9e30:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    9e32:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    9e36:	b002      	add	sp, #8
    9e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009e3c <nrf_gpio_cfg_sense_set>:
{
    9e3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9e3e:	f10d 030f 	add.w	r3, sp, #15
    9e42:	9301      	str	r3, [sp, #4]
    9e44:	2300      	movs	r3, #0
{
    9e46:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9e4a:	9300      	str	r3, [sp, #0]
    9e4c:	461a      	mov	r2, r3
    9e4e:	4619      	mov	r1, r3
    9e50:	f7ff ffa9 	bl	9da6 <nrf_gpio_reconfigure>
}
    9e54:	b005      	add	sp, #20
    9e56:	f85d fb04 	ldr.w	pc, [sp], #4

00009e5a <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    9e5a:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    9e5c:	2402      	movs	r4, #2
    9e5e:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    9e60:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    9e62:	6809      	ldr	r1, [r1, #0]
    9e64:	b171      	cbz	r1, 9e84 <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    9e66:	f012 0f04 	tst.w	r2, #4
    9e6a:	bf0c      	ite	eq
    9e6c:	2182      	moveq	r1, #130	; 0x82
    9e6e:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    9e70:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    9e72:	bf48      	it	mi
    9e74:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    9e78:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    9e7a:	bf48      	it	mi
    9e7c:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    9e80:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    9e84:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9e86:	f04f 0100 	mov.w	r1, #0
    9e8a:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9e8e:	bf58      	it	pl
    9e90:	2201      	movpl	r2, #1
    9e92:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    9e96:	bf56      	itet	pl
    9e98:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    9e9a:	18c0      	addmi	r0, r0, r3
    return 0;
    9e9c:	4608      	movpl	r0, r1
}
    9e9e:	bd10      	pop	{r4, pc}

00009ea0 <z_device_state_init>:
}
    9ea0:	4770      	bx	lr

00009ea2 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    9ea2:	b138      	cbz	r0, 9eb4 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    9ea4:	68c3      	ldr	r3, [r0, #12]
    9ea6:	8818      	ldrh	r0, [r3, #0]
    9ea8:	f3c0 0008 	ubfx	r0, r0, #0, #9
    9eac:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    9eb0:	4258      	negs	r0, r3
    9eb2:	4158      	adcs	r0, r3
}
    9eb4:	4770      	bx	lr

00009eb6 <z_pm_save_idle_exit>:
{
    9eb6:	b508      	push	{r3, lr}
	pm_system_resume();
    9eb8:	f7f8 fca8 	bl	280c <pm_system_resume>
}
    9ebc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    9ec0:	f7ff bf49 	b.w	9d56 <sys_clock_idle_exit>

00009ec4 <k_mem_slab_init>:
{
    9ec4:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    9ec6:	2400      	movs	r4, #0
    9ec8:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    9eca:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9ecc:	ea41 0402 	orr.w	r4, r1, r2
    9ed0:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    9ed4:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    9ed8:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9eda:	d10c      	bne.n	9ef6 <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    9edc:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    9ede:	42a3      	cmp	r3, r4
    9ee0:	d103      	bne.n	9eea <k_mem_slab_init+0x26>
    9ee2:	e9c0 0000 	strd	r0, r0, [r0]
}
    9ee6:	2000      	movs	r0, #0
}
    9ee8:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    9eea:	6985      	ldr	r5, [r0, #24]
    9eec:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    9eee:	3401      	adds	r4, #1
		slab->free_list = p;
    9ef0:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    9ef2:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    9ef4:	e7f3      	b.n	9ede <k_mem_slab_init+0x1a>
		return -EINVAL;
    9ef6:	f06f 0015 	mvn.w	r0, #21
	return rc;
    9efa:	e7f5      	b.n	9ee8 <k_mem_slab_init+0x24>

00009efc <z_impl_k_mutex_init>:
{
    9efc:	4603      	mov	r3, r0
	mutex->owner = NULL;
    9efe:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    9f00:	e9c3 0002 	strd	r0, r0, [r3, #8]
    9f04:	e9c3 3300 	strd	r3, r3, [r3]
}
    9f08:	4770      	bx	lr

00009f0a <z_handle_obj_poll_events>:
{
    9f0a:	4603      	mov	r3, r0
	return list->head == list;
    9f0c:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
    9f0e:	4283      	cmp	r3, r0
    9f10:	d008      	beq.n	9f24 <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
    9f12:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    9f16:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    9f18:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    9f1a:	2300      	movs	r3, #0
	node->prev = NULL;
    9f1c:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
    9f20:	f7fc babe 	b.w	64a0 <signal_poll_event>
}
    9f24:	4770      	bx	lr

00009f26 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9f26:	4603      	mov	r3, r0
    9f28:	b920      	cbnz	r0, 9f34 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9f2a:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    9f2e:	b90a      	cbnz	r2, 9f34 <z_reschedule_irqlock+0xe>
    9f30:	f7f8 be6a 	b.w	2c08 <arch_swap>
    9f34:	f383 8811 	msr	BASEPRI, r3
    9f38:	f3bf 8f6f 	isb	sy
}
    9f3c:	4770      	bx	lr

00009f3e <z_reschedule_unlocked>:
	__asm__ volatile(
    9f3e:	f04f 0320 	mov.w	r3, #32
    9f42:	f3ef 8011 	mrs	r0, BASEPRI
    9f46:	f383 8812 	msr	BASEPRI_MAX, r3
    9f4a:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    9f4e:	f7ff bfea 	b.w	9f26 <z_reschedule_irqlock>

00009f52 <z_priq_dumb_best>:
{
    9f52:	4603      	mov	r3, r0
	return list->head == list;
    9f54:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9f56:	4283      	cmp	r3, r0
    9f58:	d003      	beq.n	9f62 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    9f5a:	2800      	cmp	r0, #0
    9f5c:	bf38      	it	cc
    9f5e:	2000      	movcc	r0, #0
    9f60:	4770      	bx	lr
	struct k_thread *thread = NULL;
    9f62:	2000      	movs	r0, #0
}
    9f64:	4770      	bx	lr

00009f66 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    9f66:	b15a      	cbz	r2, 9f80 <z_impl_k_sem_init+0x1a>
    9f68:	428a      	cmp	r2, r1
    9f6a:	d309      	bcc.n	9f80 <z_impl_k_sem_init+0x1a>
	sys_dlist_init(&sem->poll_events);
    9f6c:	f100 0310 	add.w	r3, r0, #16
	sem->limit = limit;
    9f70:	e9c0 1202 	strd	r1, r2, [r0, #8]
	list->tail = (sys_dnode_t *)list;
    9f74:	e9c0 0000 	strd	r0, r0, [r0]
    9f78:	e9c0 3304 	strd	r3, r3, [r0, #16]
	return 0;
    9f7c:	2000      	movs	r0, #0
    9f7e:	4770      	bx	lr
		return -EINVAL;
    9f80:	f06f 0015 	mvn.w	r0, #21
}
    9f84:	4770      	bx	lr

00009f86 <k_is_in_isr>:
    9f86:	f3ef 8005 	mrs	r0, IPSR
}
    9f8a:	3800      	subs	r0, #0
    9f8c:	bf18      	it	ne
    9f8e:	2001      	movne	r0, #1
    9f90:	4770      	bx	lr

00009f92 <z_impl_k_thread_name_set>:
}
    9f92:	f06f 0057 	mvn.w	r0, #87	; 0x57
    9f96:	4770      	bx	lr

00009f98 <z_impl_k_thread_start>:
	z_sched_start(thread);
    9f98:	f7fc bf00 	b.w	6d9c <z_sched_start>

00009f9c <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    9f9c:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    9f9e:	f7fe faa5 	bl	84ec <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    9fa2:	bd08      	pop	{r3, pc}

00009fa4 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    9fa4:	f7fe baa2 	b.w	84ec <sys_clock_tick_get>

00009fa8 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    9fa8:	b108      	cbz	r0, 9fae <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    9faa:	f7f9 b9f1 	b.w	3390 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    9fae:	4770      	bx	lr

00009fb0 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    9fb0:	b510      	push	{r4, lr}
    9fb2:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    9fb4:	f7fe f8e8 	bl	8188 <z_abort_timeout>

	if (inactive) {
    9fb8:	b9b0      	cbnz	r0, 9fe8 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    9fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9fbc:	b10b      	cbz	r3, 9fc2 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    9fbe:	4620      	mov	r0, r4
    9fc0:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    9fc2:	f104 0018 	add.w	r0, r4, #24
    9fc6:	f7fd fa05 	bl	73d4 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    9fca:	b168      	cbz	r0, 9fe8 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    9fcc:	f7fc fe9e 	bl	6d0c <z_ready_thread>
    9fd0:	f04f 0320 	mov.w	r3, #32
    9fd4:	f3ef 8011 	mrs	r0, BASEPRI
    9fd8:	f383 8812 	msr	BASEPRI_MAX, r3
    9fdc:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    9fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9fe4:	f7ff bf9f 	b.w	9f26 <z_reschedule_irqlock>
    9fe8:	bd10      	pop	{r4, pc}

00009fea <notify_queue_locked>:
	if (queue != NULL) {
    9fea:	b120      	cbz	r0, 9ff6 <notify_queue_locked+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    9fec:	2200      	movs	r2, #0
    9fee:	4611      	mov	r1, r2
    9ff0:	3088      	adds	r0, #136	; 0x88
    9ff2:	f7fd bceb 	b.w	79cc <z_sched_wake>
}
    9ff6:	4770      	bx	lr

00009ff8 <k_heap_init>:
{
    9ff8:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    9ffa:	f100 040c 	add.w	r4, r0, #12
    9ffe:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    a002:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    a004:	f7f7 bf2e 	b.w	1e64 <sys_heap_init>

0000a008 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    a008:	f7fb bd1c 	b.w	5a44 <SystemInit>
