<span style="font-size: 110%">English version was excalibured.</span>

## ğŸ¯ HC4 CPU Verilog è§£èª¬

## ğŸ“š 1. æ¦‚è¦
* `hc4` ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã¯ã€4ãƒ“ãƒƒãƒˆã‚¹ã‚¿ãƒƒã‚¯ãƒ™ãƒ¼ã‚¹ã®ç°¡æ˜“ CPUï¼ˆHC4ï¼‰ã®ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã§ã™ã€‚
* ä»¥ä¸‹ã«ã€éƒ¨åˆ†ã”ã¨ã«åˆ†è§£ã—ã¦è©³ç´°ã«èª¬æ˜ã—ã¾ã™ã€‚

---

## ğŸ“¡ 2. ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«å®£è¨€ã¨å…¥å‡ºåŠ›

```verilog
module hc4 (
    input wire clk,                     // ã‚¯ãƒ­ãƒƒã‚¯ä¿¡å·
    input wire nReset,                  // éåŒæœŸãƒªã‚»ãƒƒãƒˆï¼ˆ0ã§ãƒªã‚»ãƒƒãƒˆã€1ã§é€šå¸¸å‹•ä½œï¼‰
    output wire [11:0] pc_out,          // ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿ã®å‡ºåŠ›
    output wire [3:0] stackA_out,       // ã‚¹ã‚¿ãƒƒã‚¯ãƒ¬ãƒ™ãƒ«Aã®å‡ºåŠ›
    output wire [3:0] stackB_out,       // ã‚¹ã‚¿ãƒƒã‚¯ãƒ¬ãƒ™ãƒ«Bã®å‡ºåŠ›
    output wire [3:0] stackC_out,       // ã‚¹ã‚¿ãƒƒã‚¯ãƒ¬ãƒ™ãƒ«Cã®å‡ºåŠ›
    output wire [7:0] address_bus,      // ã‚¢ãƒ‰ãƒ¬ã‚¹ãƒã‚¹ã®å‡ºåŠ›
    inout  wire [3:0] data_bus,         // ãƒ‡ãƒ¼ã‚¿ãƒã‚¹ï¼ˆå…¥å‡ºåŠ›ï¼‰
    output wire nRAM_RD,                // RAM èª­ã¿å‡ºã—åˆ¶å¾¡ï¼ˆã‚¢ã‚¯ãƒ†ã‚£ãƒ– Lowï¼‰
    output wire nRAM_WR                 // RAM æ›¸ãè¾¼ã¿åˆ¶å¾¡ï¼ˆã‚¢ã‚¯ãƒ†ã‚£ãƒ– Lowï¼‰
);
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `clk`ï¼šã‚¯ãƒ­ãƒƒã‚¯ä¿¡å·
* `nReset`ï¼šãƒªã‚»ãƒƒãƒˆä¿¡å·ï¼ˆã‚¢ã‚¯ãƒ†ã‚£ãƒ– Lowï¼‰  
    * 0 ã§ãƒªã‚»ãƒƒãƒˆçŠ¶æ…‹ã€1 ã§é€šå¸¸å‹•ä½œã€‚
* `pc_out`ï¼šãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿ï¼ˆPCï¼‰ã®å‡ºåŠ›ã€‚
* `stackA_out`, `stackB_out`, `stackC_out`ï¼šã‚¹ã‚¿ãƒƒã‚¯ã®å„ãƒ¬ãƒ™ãƒ«ã®å€¤ã‚’å¤–éƒ¨ã«å‡ºåŠ›ã€‚
* `address_bus`ï¼šãƒ¡ãƒ¢ãƒªã‚¢ãƒ‰ãƒ¬ã‚¹ã®å‡ºåŠ›ï¼ˆ8ãƒ“ãƒƒãƒˆï¼‰ã€‚
* `data_bus`ï¼š4ãƒ“ãƒƒãƒˆå¹…ã®ãƒ‡ãƒ¼ã‚¿ãƒã‚¹ã€èª­ã¿æ›¸ãä¸¡æ–¹ã«å¯¾å¿œï¼ˆinoutï¼‰ã€‚
* `nRAM_RD`ï¼šRAM èª­ã¿å‡ºã—åˆ¶å¾¡ä¿¡å·ï¼ˆLow ã§ã‚¢ã‚¯ãƒ†ã‚£ãƒ–ï¼‰ã€‚
* `nRAM_WR`ï¼šRAM æ›¸ãè¾¼ã¿åˆ¶å¾¡ä¿¡å·ï¼ˆLow ã§ã‚¢ã‚¯ãƒ†ã‚£ãƒ–ï¼‰ã€‚

---

## ğŸ“ 3. ãƒ¬ã‚¸ã‚¹ã‚¿ã¨ãƒ¡ãƒ¢ãƒªã®å®šç¾©

```verilog
    reg [3:0] level_A;     // ã‚¹ã‚¿ãƒƒã‚¯ ãƒ¬ãƒ™ãƒ« A
    reg [3:0] level_B;     // ã‚¹ã‚¿ãƒƒã‚¯ ãƒ¬ãƒ™ãƒ« B
    reg [3:0] level_C;     // ã‚¹ã‚¿ãƒƒã‚¯ ãƒ¬ãƒ™ãƒ« C
    reg [11:0] pc;         // ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿ï¼ˆPCï¼‰

    reg [7:0] rom [0:4095]; // 8ãƒ“ãƒƒãƒˆå¹…ã®å‘½ä»¤ROMã€4096å‘½ä»¤åˆ†
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `level_A` ï½ `level_C`ï¼šã‚¹ã‚¿ãƒƒã‚¯ãƒ¬ã‚¸ã‚¹ã‚¿ã€‚
* `pc`ï¼šãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿ï¼ˆå‘½ä»¤ãƒ•ã‚§ãƒƒãƒç”¨ï¼‰ã€‚
* `rom`ï¼šå‘½ä»¤ã‚’æ ¼ç´ã™ã‚‹ãƒ¡ãƒ¢ãƒªï¼ˆãƒ—ãƒ­ã‚°ãƒ©ãƒ ROMï¼‰ã€‚
* `$readmemh("./jmptest.hex", rom);` ã§ROMã« `jmptest.hex` ã‹ã‚‰ãƒ‡ãƒ¼ã‚¿ã‚’èª­ã¿è¾¼ã‚€ã€‚

---

## ğŸ”¢ 4. å‘½ä»¤ã¨åˆ¶å¾¡ä¿¡å·ã®å®šç¾©

```verilog
    wire [7:0] instruction;         // ç¾åœ¨ã®å‘½ä»¤
    wire sub;                       // ALU ã®æ¸›ç®—/åŠ ç®—åˆ¶å¾¡ä¿¡å·
    wire [3:0] alu_result;          // ALU ã®å‡ºåŠ›çµæœ
    wire carry;                     // ã‚­ãƒ£ãƒªãƒ¼ãƒ•ãƒ©ã‚°
    reg  carry_flg;                 // ã‚­ãƒ£ãƒªãƒ¼ãƒ•ãƒ©ã‚°ä¿æŒ
    reg  zero_flg;                  // ã‚¼ãƒ­ãƒ•ãƒ©ã‚°ä¿æŒ
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `instruction`ï¼šç¾åœ¨ã®å‘½ä»¤
* `sub`ï¼šALU ãŒæ¸›ç®—ãƒ¢ãƒ¼ãƒ‰ã‹åŠ ç®—ãƒ¢ãƒ¼ãƒ‰ã‹ã‚’æŒ‡å®šï¼ˆ1 ãªã‚‰æ¸›ç®—ã€0 ãªã‚‰åŠ ç®—ï¼‰ã€‚
* `alu_result`ï¼šALU ã‹ã‚‰ã®çµæœã€‚
* `carry`ï¼šALU ã®ã‚­ãƒ£ãƒªãƒ¼ãƒ•ãƒ©ã‚°ï¼ˆç¹°ã‚Šä¸ŠãŒã‚Šã‚„å€Ÿã‚Šï¼‰ã€‚
* `carry_flg`ï¼šã‚­ãƒ£ãƒªãƒ¼ãƒ•ãƒ©ã‚°ã®ä¿æŒç”¨ãƒ¬ã‚¸ã‚¹ã‚¿ã€‚
* `zero_flg`ï¼šã‚¼ãƒ­ãƒ•ãƒ©ã‚°ã®ä¿æŒç”¨ãƒ¬ã‚¸ã‚¹ã‚¿ã€‚

---

## ğŸ“¡ 5. å‘½ä»¤èª­ã¿è¾¼ã¿ãƒ»PCå‡ºåŠ›

```verilog
    assign instruction = rom[pc];
    assign pc_out = pc;
    assign stackA_out = level_A;
    assign stackB_out = level_B;
    assign stackC_out = level_C;
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `instruction`ï¼šãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿ `pc` ã®ä½ç½®ã‹ã‚‰å‘½ä»¤ã‚’èª­ã¿è¾¼ã¿ã€‚
* `pc_out`ï¼šãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿ã‚’å¤–éƒ¨ã«å‡ºåŠ›ã€‚
* `stackA_out`, `stackB_out`, `stackC_out`ï¼šå„ã‚¹ã‚¿ãƒƒã‚¯ãƒ¬ãƒ™ãƒ«ã®å€¤ã‚’å¤–éƒ¨ã«å‡ºåŠ›ã€‚

---

## ğŸ› ï¸ 6. ALU ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–

```verilog
    alu ALU (
        .in_A (level_A),
        .in_B (level_B),
        .sel_in (instruction[6:4]),
        .carry_in (sub),
        .out (alu_result),
        .carry_out (carry)
    );
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `ALU` ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–ã€‚
* `in_A` ã¨ `in_B` ã«ã‚¹ã‚¿ãƒƒã‚¯ãƒ¬ãƒ™ãƒ« A, B ã‚’å…¥åŠ›ã€‚
* `sel_in` ã«å‘½ä»¤ã® `opcode` ã‚’å…¥åŠ›ã€‚
* `carry_in` ã« `sub` ä¿¡å·ã‚’å…¥åŠ›ã€‚
* `alu_result` ã«æ¼”ç®—çµæœã‚’å‡ºåŠ›ã€‚
* `carry` ã«ã‚­ãƒ£ãƒªãƒ¼ãƒ•ãƒ©ã‚°ã‚’å‡ºåŠ›ã€‚

---

## ğŸ§  7. ã‚¢ãƒ‰ãƒ¬ã‚¹ãƒãƒ«ãƒãƒ—ãƒ¬ã‚¯ã‚µï¼ˆADDRESS_MUXï¼‰

```verilog
    function [7:0] ADDRESS_MUX(input [7:0] instruction, input [3:0] level_A, input [3:0] level_B);
        if (instruction[6:4] == 3'b000) begin  // if addressing mode is [AB]
            ADDRESS_MUX[3:0] = level_A;
            ADDRESS_MUX[7:4] = level_B;
        end else begin                         // if addressing mode is not [AB] (r, i)
            ADDRESS_MUX[7:4] = 4'h0;
            ADDRESS_MUX[3:0] = instruction[3:0];
        end
    endfunction
    assign address_bus = ADDRESS_MUX(instruction[7:0], level_A, level_B);
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `ADDRESS_MUX`ï¼šã‚¢ãƒ‰ãƒ¬ã‚¹ã®é¸æŠ
    * ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ `[AB]` ã®å ´åˆï¼š`level_A` ã¨ `level_B` ã‹ã‚‰ã‚¢ãƒ‰ãƒ¬ã‚¹ç”Ÿæˆã€‚
    * å³å€¤ã‚„ãƒ¬ã‚¸ã‚¹ã‚¿ã®å ´åˆï¼š`instruction[3:0]` ã‚’ã‚¢ãƒ‰ãƒ¬ã‚¹ã®ä¸‹ä½4ãƒ“ãƒƒãƒˆã«è¨­å®šã€‚

---

## ğŸ” 8. ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿æ›´æ–°ï¼ˆNEXT_PCï¼‰

```verilog
    function [11:0] NEXT_PC(input [7:0] instruction, input [11:0] pc, input [3:0] level_A, input [3:0] level_B, input [3:0] level_C, input C_flag, input Z_flag);
        reg nJMP;
        if (instruction[7:5] == 3'b111) begin // if current instruction is Jump
            case (instruction[2:0])
                3'b000: NEXT_PC = {level_C, level_B, level_A};  // JP
                3'b001: NEXT_PC = pc + 1;                       // NP
                3'b010: begin                                  // JC
                    if (C_flag == 1) NEXT_PC = {level_C, level_B, level_A};
                    else             NEXT_PC = pc + 1;
                end
                3'b011: begin                                  // JNC
                    if (C_flag == 0) NEXT_PC = {level_C, level_B, level_A};
                    else             NEXT_PC = pc + 1;
                end
                3'b100: begin                                  // JZ
                    if (Z_flag == 1) NEXT_PC = {level_C, level_B, level_A};
                    else             NEXT_PC = pc + 1;
                end
                3'b101: begin                                  // JNZ
                    if (Z_flag == 0) NEXT_PC = {level_C, level_B, level_A};
                    else             NEXT_PC = pc + 1;
                end
                default:  NEXT_PC = pc + 1;
            endcase
        end else begin
            NEXT_PC = pc + 1;
        end
    endfunction
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `NEXT_PC`ï¼šã‚¸ãƒ£ãƒ³ãƒ—å‘½ä»¤ã®å‡¦ç†
    * `JP`ï¼šã‚¹ã‚¿ãƒƒã‚¯ã® `CBA` ã‹ã‚‰ã‚¸ãƒ£ãƒ³ãƒ—ã€‚
    * `NP`ï¼šæ¬¡ã®å‘½ä»¤ã¸é€²ã‚€ã€‚
    * `JC`/`JNC`ï¼šã‚­ãƒ£ãƒªãƒ¼ãƒ•ãƒ©ã‚°ã§æ¡ä»¶ä»˜ãã‚¸ãƒ£ãƒ³ãƒ—ã€‚
    * `JZ`/`JNZ`ï¼šã‚¼ãƒ­ãƒ•ãƒ©ã‚°ã§æ¡ä»¶ä»˜ãã‚¸ãƒ£ãƒ³ãƒ—ã€‚
    * ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã¯ `pc + 1` ã§æ¬¡ã®å‘½ä»¤ã€‚

---

## ğŸ”€ 9. ãƒã‚¹åˆ¶å¾¡ï¼ˆBUS_CTRLï¼‰

```verilog
    function [3:0] BUS_CTRL (input [7:0] instruction, input [3:0] alu_result, input [3:0] level_C);
        casez (instruction[7:5])
            3'b000:  BUS_CTRL = level_C;          // SC
            3'b0??:  BUS_CTRL = alu_result;       // ALU instructions (include SA)
            3'b100:  BUS_CTRL = 4'bz;             // LD [AB] or LD r (RAM)
            3'b101:  BUS_CTRL = instruction[3:0]; // LD i
            default: BUS_CTRL = 4'bx;             // JP doesn't use data bus
        endcase
    endfunction
    assign data_bus = BUS_CTRL(instruction, alu_result, level_C);
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `BUS_CTRL`ï¼šãƒã‚¹åˆ¶å¾¡
    * `SC`ï¼š`level_C` ã‚’ãƒ‡ãƒ¼ã‚¿ãƒã‚¹ã«å‡ºåŠ›ã€‚
    * `ALU` å‘½ä»¤ï¼š`alu_result` ã‚’ãƒ‡ãƒ¼ã‚¿ãƒã‚¹ã«å‡ºåŠ›ã€‚
    * `LD [AB]` / `LD r`ï¼šRAM ã‹ã‚‰ã®èª­ã¿è¾¼ã¿ â†’ é«˜ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã€‚
    * `LD i`ï¼šå³å€¤ã‚’ãƒã‚¹ã«å‡ºåŠ›ã€‚

---

## ğŸ” 10. ãƒ¡ã‚¤ãƒ³å‡¦ç†ï¼ˆalways ãƒ–ãƒ­ãƒƒã‚¯ï¼‰

```verilog
    always @(posedge clk or negedge nReset) begin
        if (nReset == 0) begin
            pc <= 12'b0;
            carry_flg <= 1'b0;
            zero_flg <= 1'b0;
            level_A <= 4'b0;
        end else begin
            casez (instruction[7:6])
                2'b0?: begin // if current instruction is an instruction which stores in the memory or registers
                    zero_flg  <= data_bus == 4'b0 ? 1 : 0;
                    carry_flg <= instruction[7:5] == 3'b001 ? carry : carry_flg;
                end 
                2'b10: begin
                    level_A <= data_bus;
                    level_B <= level_A;
                    level_C <= level_B;
                end
                2'b11: begin
                    // nothing to write here
                end
            endcase
            pc <= NEXT_PC(instruction, pc, level_A, level_B, level_C, carry_flg, zero_flg);
        end
    end
```

### âœ… ãƒã‚¤ãƒ³ãƒˆ
* `nReset == 0`ï¼šãƒªã‚»ãƒƒãƒˆæ™‚ã«åˆæœŸåŒ–ã€‚
* å‘½ä»¤ã® `opcode` ã«ã‚ˆã£ã¦ä»¥ä¸‹ã®å‹•ä½œ
    * `0x`ï¼šãƒ¡ãƒ¢ãƒªã‚„ãƒ¬ã‚¸ã‚¹ã‚¿ã«æ›¸ãè¾¼ã¿ã€‚
        * ã‚¼ãƒ­ãƒ•ãƒ©ã‚°ã€ã‚­ãƒ£ãƒªãƒ¼ãƒ•ãƒ©ã‚°æ›´æ–°ã€‚
    * `10`ï¼šã‚¹ã‚¿ãƒƒã‚¯ã®ã‚·ãƒ•ãƒˆæ›´æ–°ã€‚
        * `level_A` â†’ `level_B` â†’ `level_C` ã¸ãƒ—ãƒƒã‚·ãƒ¥ã€‚
    * `11`ï¼šã‚¸ãƒ£ãƒ³ãƒ—ã®ã¿ã€ä½•ã‚‚æ›¸ãè¾¼ã¿ãªã—ã€‚

---

## ğŸ‰ 11. ã¾ã¨ã‚
* HC4 ã¯ 4 ãƒ“ãƒƒãƒˆã‚¹ã‚¿ãƒƒã‚¯ãƒ™ãƒ¼ã‚¹ã® CPU ã§ã€ã‚¸ãƒ£ãƒ³ãƒ—ã€ã‚¹ã‚¿ãƒƒã‚¯æ“ä½œã€ALU æ¼”ç®—ãªã©ã®åŸºæœ¬çš„ãªå‘½ä»¤ã‚’å®Ÿè¡Œå¯èƒ½ã€‚
* Verilog ã§ã®è¨˜è¿°ã¯ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«åŒ–ã•ã‚Œã€ALUã€ROM èª­ã¿è¾¼ã¿ã€ãƒã‚¹åˆ¶å¾¡ãªã©ãŒå«ã¾ã‚Œã¦ã„ã‚‹ã€‚