##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyMASTER_CLK
		4.6::Critical Path Report for OSC1_ADC_SAR_IntClock
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.4::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
		5.6::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.7::Critical Path Report for (Clock_3:R vs. timer_clock:R)
		5.8::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.11::Critical Path Report for (Clock_1:R vs. timer_clock:R)
		5.12::Critical Path Report for (timer_clock:R vs. Clock_1:R)
		5.13::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 3.13 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 3.13 MHz    | 
Clock: Clock_1                               | Frequency: 91.77 MHz   | Target: 0.13 MHz    | 
Clock: Clock_2                               | Frequency: 112.70 MHz  | Target: 0.13 MHz    | 
Clock: Clock_3                               | Frequency: 91.86 MHz   | Target: 0.20 MHz    | 
Clock: Clock_3(routed)                       | N/A                    | Target: 0.20 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 39.03 MHz   | Target: 75.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | Frequency: 91.77 MHz   | Target: 75.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 75.00 MHz   | 
Clock: OSC1_ADC_SAR_IntClock                 | Frequency: 31.09 MHz   | Target: 1.60 MHz    | 
Clock: OSC1_ADC_SAR_IntClock(routed)         | N/A                    | Target: 1.60 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: timer_clock                           | Frequency: 33.72 MHz   | Target: 25.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                8e+006           7990746     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                timer_clock            13333.3          4693        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                Clock_2                8e+006           7992434     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                CyBUS_CLK              13333.3          5787        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3                Clock_3                5e+006           4991372     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3                timer_clock            13333.3          2448        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_2                13333.3          4461        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              13333.3          -12288      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              OSC1_ADC_SAR_IntClock  13333.3          5971        N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  CyBUS_CLK              13333.3          4451        N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  OSC1_ADC_SAR_IntClock  626667           594500      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock            Clock_1                13333.3          2436        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock            timer_clock            40000            10340       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase  
-----------------------  ------------  ----------------  
OSC1_Hard_Sync(0)_PAD    38772         timer_clock:R     
OSC1_Hard_Sync(0)_PAD    19955         Clock_1:R         
OSC1_Soft_Sync(0)_PAD    24976         timer_clock:R     
OSC2_Hard_Sync_1(0)_PAD  36531         CyBUS_CLK:R       
OSC2_Soft_Sync_1(0)_PAD  23138         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase  
------------------------  ------------  ----------------  
FM_Sign_Pin(0)_PAD        26097         Clock_3:R         
OSC1_Saw_Preset(0)_PAD    31525         Clock_1:R         
OSC1_Saw_Preset(0)_PAD    30691         Clock_3:R         
OSC1_Saw_Reset(0)_PAD     31837         Clock_1:R         
OSC1_Saw_Reset(0)_PAD     31587         Clock_3:R         
OSC1_Square_Out(0)_PAD    23991         timer_clock:R     
OSC1_Tri_Preset(0)_PAD    34318         Clock_3:R         
OSC1_Tri_Preset(0)_PAD    30486         Clock_1:R         
OSC1_Tri_Reset(0)_PAD     35406         Clock_3:R         
OSC1_Tri_Reset(0)_PAD     30188         Clock_1:R         
OSC2_Saw_Preset_1(0)_PAD  33401         Clock_2:R         
OSC2_Saw_Reset_1(0)_PAD   33721         Clock_2:R         
OSC2_Square_Out_1(0)_PAD  24171         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 91.77 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4686/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 2436p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Net_4686/q                          macrocell108   1250   1250   2436  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell24    6137   7387   2436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 112.70 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 4461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell30   1250   1250   4461  RISE       1
Net_2896/main_1  macrocell27   4113   5363   4461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell27         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 91.86 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : OSC1_FM_Sign/q
Path End       : Net_4686/main_0
Capture Clock  : Net_4686/clock_0
Path slack     : 2448p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_3 timer_clock)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
OSC1_FM_Sign/q   macrocell115   1250   1250   2448  RISE       1
Net_4686/main_0  macrocell108   6126   7376   2448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 39.03 MHz | Target: 75.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21391
-------------------------------------   ----- 
End-of-path arrival time (ps)           21391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2767   9661  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18091  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18091  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21391  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21391  -12288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 91.77 MHz | Target: 75.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4686/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 2436p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Net_4686/q                          macrocell108   1250   1250   2436  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell24    6137   7387   2436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for OSC1_ADC_SAR_IntClock
***************************************************
Clock: OSC1_ADC_SAR_IntClock
Frequency: 31.09 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 594500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28657
-------------------------------------   ----- 
End-of-path arrival time (ps)           28657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell43  10522  28657  594500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 33.72 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 10340p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25430
-------------------------------------   ----- 
End-of-path arrival time (ps)           25430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5448  13700  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  22130  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  22130  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  25430  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  25430  10340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21391
-------------------------------------   ----- 
End-of-path arrival time (ps)           21391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2767   9661  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18091  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18091  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21391  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21391  -12288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 5971p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell103        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell103   1250   1250   5971  RISE       1
Net_4412/main_0                            macrocell102   2602   3852   5971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell102        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 4461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell30   1250   1250   4461  RISE       1
Net_2896/main_1  macrocell27   4113   5363   4461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell27         0      0  RISE       1


5.4::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell102        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell102   1250   1250   4451  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell103   4122   5372   4451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell103        0      0  RISE       1


5.5::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 594500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28657
-------------------------------------   ----- 
End-of-path arrival time (ps)           28657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell43  10522  28657  594500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1


5.6::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : OSC1_FM_Sign/q
Path End       : OSC1_FM_Sign/main_0
Capture Clock  : OSC1_FM_Sign/clock_0
Path slack     : 4991372p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1

Data path
pin name             model name    delay     AT    slack  edge  Fanout
-------------------  ------------  -----  -----  -------  ----  ------
OSC1_FM_Sign/q       macrocell115   1250   1250  4991372  RISE       1
OSC1_FM_Sign/main_0  macrocell115   3868   5118  4991372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1


5.7::Critical Path Report for (Clock_3:R vs. timer_clock:R)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : OSC1_FM_Sign/q
Path End       : Net_4686/main_0
Capture Clock  : Net_4686/clock_0
Path slack     : 2448p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_3 timer_clock)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
OSC1_FM_Sign/q   macrocell115   1250   1250   2448  RISE       1
Net_4686/main_0  macrocell108   6126   7376   2448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1


5.8::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5787p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell29   1250   1250   5787  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell28   2787   4037   5787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell28         0      0  RISE       1


5.9::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell29   1250   1250  7992434  RISE       1
Net_2896/main_3                macrocell27   2806   4056  7992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell27         0      0  RISE       1


5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_5
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7990746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell24   1250   1250  7990746  RISE       1
\PulseConvert_1:out_sample\/main_5  macrocell24   4494   5744  7990746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1


5.11::Critical Path Report for (Clock_1:R vs. timer_clock:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_4
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 4693p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_1 timer_clock)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell24   1250   1250   4693  RISE       1
\PulseConvert_1:in_sample\/main_4  macrocell23   3880   5130   4693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell23         0      0  RISE       1


5.12::Critical Path Report for (timer_clock:R vs. Clock_1:R)
************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4686/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 2436p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Net_4686/q                          macrocell108   1250   1250   2436  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell24    6137   7387   2436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1


5.13::Critical Path Report for (timer_clock:R vs. timer_clock:R)
****************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 10340p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25430
-------------------------------------   ----- 
End-of-path arrival time (ps)           25430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5448  13700  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  22130  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  22130  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  25430  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  25430  10340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21391
-------------------------------------   ----- 
End-of-path arrival time (ps)           21391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2767   9661  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18091  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18091  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21391  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21391  -12288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -8988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18091
-------------------------------------   ----- 
End-of-path arrival time (ps)           18091
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2767   9661  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18091  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18091   -8988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -5688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14791
-------------------------------------   ----- 
End-of-path arrival time (ps)           14791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2767   9661  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14791  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14791   -5688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -3340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10614
-------------------------------------   ----- 
End-of-path arrival time (ps)           10614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell7   3720  10614   -3340  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -3305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell8   3685  10579   -3305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : -2589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15422
-------------------------------------   ----- 
End-of-path arrival time (ps)           15422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/main_1         macrocell9      3827   9747   -2589  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/q              macrocell9      3350  13097   -2589  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2326  15422   -2589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9695
-------------------------------------   ---- 
End-of-path arrival time (ps)           9695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell6   2801   9695   -2421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9661
-------------------------------------   ---- 
End-of-path arrival time (ps)           9661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell31     1250   1250  -12288  RISE       1
Net_2878/main_1                                         macrocell10     2294   3544  -12288  RISE       1
Net_2878/q                                              macrocell10     3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   2767   9661   -2388  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2346p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9619
-------------------------------------   ---- 
End-of-path arrival time (ps)           9619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   3699   9619   -2346  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9599
-------------------------------------   ---- 
End-of-path arrival time (ps)           9599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3679   9599   -2326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   2782   8702   -1429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2763   8683   -1410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2970   4180  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7530  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell7   4040  11570  -1367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11541
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2970   4180  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7530  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell8   4011  11541  -1338  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2970   4180  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7530  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell6   3120  10651   -447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2970   4180  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7530  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell5   3093  10623   -420  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_2884/main_1
Capture Clock  : Net_2884/clock_0
Path slack     : 54p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -12226  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -12226  RISE       1
Net_2884/main_1                                       macrocell26     3849   9769      54  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12171
-------------------------------------   ----- 
End-of-path arrival time (ps)           12171
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8     2970   4180  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7530  -1367  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1              statusicell2   4641  12171    662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                             macrocell31    1250   1250  -12288  RISE       1
Net_2878/main_1                                   macrocell10    2294   3544  -12288  RISE       1
Net_2878/q                                        macrocell10    3350   6894  -12288  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset  statusicell2   4657  11551    1782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : Net_2885/ar_0
Capture Clock  : Net_2885/clock_0
Path slack     : 1782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell31         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q  macrocell31   1250   1250  -12288  RISE       1
Net_2878/main_1        macrocell10   2294   3544  -12288  RISE       1
Net_2878/q             macrocell10   3350   6894  -12288  RISE       1
Net_2885/ar_0          macrocell30   4657  11551    1782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 1909p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell8   4154   5364   1909  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 1911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell7   4152   5362   1911  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4686/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 2436p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Net_4686/q                          macrocell108   1250   1250   2436  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell24    6137   7387   2436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : OSC1_FM_Sign/q
Path End       : Net_4686/main_0
Capture Clock  : Net_4686/clock_0
Path slack     : 2448p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_3 timer_clock)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
OSC1_FM_Sign/q   macrocell115   1250   1250   2448  RISE       1
Net_4686/main_0  macrocell108   6126   7376   2448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : OSC1_FM_Sign/q
Path End       : \UpDownCounter_1:count_2\/main_0
Capture Clock  : \UpDownCounter_1:count_2\/clock_0
Path slack     : 2448p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_3 timer_clock)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
OSC1_FM_Sign/q                    macrocell115   1250   1250   2448  RISE       1
\UpDownCounter_1:count_2\/main_0  macrocell109   6126   7376   2448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_2\/clock_0                          macrocell109        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : OSC1_FM_Sign/q
Path End       : \UpDownCounter_1:count_1\/main_0
Capture Clock  : \UpDownCounter_1:count_1\/clock_0
Path slack     : 2448p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_3 timer_clock)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
OSC1_FM_Sign/q                    macrocell115   1250   1250   2448  RISE       1
\UpDownCounter_1:count_1\/main_0  macrocell110   6126   7376   2448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4686/q
Path End       : Net_2805/main_0
Capture Clock  : Net_2805/clock_0
Path slack     : 2450p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_4686/q       macrocell108   1250   1250   2436  RISE       1
Net_2805/main_0  macrocell22    6124   7374   2450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 2967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   3097   4307   2967  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 2969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6933  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell6   3094   4304   2969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : Net_4614/main_2
Capture Clock  : Net_4614/clock_0
Path slack     : 3817p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:in_sample\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q  macrocell106   1250   1250   3817  RISE       1
Net_4614/main_2               macrocell105   4757   6007   3817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2884/main_0
Capture Clock  : Net_2884/clock_0
Path slack     : 3867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5957
-------------------------------------   ---- 
End-of-path arrival time (ps)           5957
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6933  RISE       1
Net_2884/main_0                                                  macrocell26    4747   5957   3867  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell26         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 4263p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q               macrocell21   1250   1250   4263  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell24   4311   5561   4263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:out_sample\/main_0
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 4263p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q               macrocell21    1250   1250   4263  RISE       1
\PulseConvert_3:out_sample\/main_0  macrocell107   4311   5561   4263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_2805/main_1
Capture Clock  : Net_2805/clock_0
Path slack     : 4273p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell21   1250   1250   4263  RISE       1
Net_2805/main_1        macrocell22   4300   5550   4273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4614/main_0
Capture Clock  : Net_4614/clock_0
Path slack     : 4273p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell21    1250   1250   4263  RISE       1
Net_4614/main_0        macrocell105   4300   5550   4273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_3
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 4387p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:in_sample\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q        macrocell106   1250   1250   3817  RISE       1
\PulseConvert_3:out_sample\/main_3  macrocell107   4186   5436   4387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 4448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                         macrocell30   1250   1250   4448  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell28   4125   5375   4448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell102        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell102   1250   1250   4451  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell103   4122   5372   4451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell103        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 4461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell30   1250   1250   4461  RISE       1
Net_2896/main_1  macrocell27   4113   5363   4461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 4461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                          macrocell30   1250   1250   4461  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell29   4113   5363   4461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_4
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 4693p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_1 timer_clock)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell24   1250   1250   4693  RISE       1
\PulseConvert_1:in_sample\/main_4  macrocell23   3880   5130   4693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_3
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 5021p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between Clock_1 timer_clock)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:out_sample\/q      macrocell107   1250   1250   5021  RISE       1
\PulseConvert_3:in_sample\/main_3  macrocell106   3553   4803   5021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:in_sample\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_4
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 5187p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell23   1250   1250   5187  RISE       1
\PulseConvert_1:out_sample\/main_4  macrocell24   3386   4636   5187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_2805/main_3
Capture Clock  : Net_2805/clock_0
Path slack     : 5203p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (period of common ancestor clock between timer_clock Clock_1)   13333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell23   1250   1250   5187  RISE       1
Net_2805/main_3               macrocell22   3370   4620   5203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5787p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell29   1250   1250   5787  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell28   2787   4037   5787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_2896/main_2
Capture Clock  : Net_2896/clock_0
Path slack     : 5789p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q  macrocell28   1250   1250   5789  RISE       1
Net_2896/main_2               macrocell27   2784   4034   5789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_3
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 5789p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q        macrocell28   1250   1250   5789  RISE       1
\PulseConvert_2:out_sample\/main_3  macrocell29   2784   4034   5789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q       macrocell28   1250   1250   5800  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell28   2773   4023   5800  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3960
-------------------------------------   ---- 
End-of-path arrival time (ps)           3960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out         synccell       1020   1020   5864  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell103   2940   3960   5864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell103        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:in_sample\/main_0
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                         macrocell26   1250   1250   5969  RISE       1
\PulseConvert_2:in_sample\/main_0  macrocell28   2604   3854   5969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2885/main_0
Capture Clock  : Net_2885/clock_0
Path slack     : 5969p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell26   1250   1250   5969  RISE       1
Net_2885/main_0  macrocell30   2604   3854   5969  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell103        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell103   1250   1250   5970  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell103   2603   3853   5970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell103        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 5971p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell103        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell103   1250   1250   5971  RISE       1
Net_4412/main_0                            macrocell102   2602   3852   5971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 5971p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell103        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell103   1250   1250   5971  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell104   2602   3852   5971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2896/main_0
Capture Clock  : Net_2896/clock_0
Path slack     : 5971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell26   1250   1250   5971  RISE       1
Net_2896/main_0  macrocell27   2602   3852   5971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:out_sample\/main_0
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 5971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                          macrocell26   1250   1250   5971  RISE       1
\PulseConvert_2:out_sample\/main_0  macrocell29   2602   3852   5971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 10340p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25430
-------------------------------------   ----- 
End-of-path arrival time (ps)           25430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5448  13700  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  22130  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  22130  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  25430  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  25430  10340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell4       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 13640p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22130
-------------------------------------   ----- 
End-of-path arrival time (ps)           22130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5448  13700  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  22130  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  22130  13640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 16940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18830
-------------------------------------   ----- 
End-of-path arrival time (ps)           18830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5448  13700  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  18830  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  18830  16940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 20239p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13701
-------------------------------------   ----- 
End-of-path arrival time (ps)           13701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell2   5449  13701  20239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 20240p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13700
-------------------------------------   ----- 
End-of-path arrival time (ps)           13700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   5448  13700  20240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 20916p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13024
-------------------------------------   ----- 
End-of-path arrival time (ps)           13024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell4   4772  13024  20916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell4       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 21329p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12611
-------------------------------------   ----- 
End-of-path arrival time (ps)           12611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                                 macrocell21     1250   1250  10340  RISE       1
Net_2795/main_0                                       macrocell4      3652   4902  10340  RISE       1
Net_2795/q                                            macrocell4      3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell3   4359  12611  21329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 21814p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17686
-------------------------------------   ----- 
End-of-path arrival time (ps)           17686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/main_1         macrocell3      6115  12035  21814  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/q              macrocell3      3350  15385  21814  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2300  17686  21814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 21896p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12044
-------------------------------------   ----- 
End-of-path arrival time (ps)           12044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   6124  12044  21896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell4       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22009p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11931
-------------------------------------   ----- 
End-of-path arrival time (ps)           11931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   6011  11931  22009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 22454p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11486
-------------------------------------   ----- 
End-of-path arrival time (ps)           11486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   5566  11486  22454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 22568p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   5452  11372  22568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24473p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12397
-------------------------------------   ----- 
End-of-path arrival time (ps)           12397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3226   4436  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7786  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell3   4611  12397  24473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 24895p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11975
-------------------------------------   ----- 
End-of-path arrival time (ps)           11975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3226   4436  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7786  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell4   4189  11975  24895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell4       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : 25815p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  12668  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  12668  RISE       1
Net_138/main_1                                      macrocell20     4755  10675  25815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26418p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         40000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13582
-------------------------------------   ----- 
End-of-path arrival time (ps)           13582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q                           macrocell21    1250   1250  10340  RISE       1
Net_2795/main_0                                 macrocell4     3652   4902  10340  RISE       1
Net_2795/q                                      macrocell4     3350   8252  10340  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell1   5330  13582  26418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26476p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3226   4436  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7786  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell2   2608  10394  26476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 26477p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3226   4436  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7786  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell1   2607  10393  26477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26549p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         39500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3226   4436  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7786  24473  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1              statusicell1   5166  12951  26549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 28248p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   4482   5692  28248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 28252p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   4478   5688  28252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock           datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 29507p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   3223   4433  29507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 29510p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         33940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  19610  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   3220   4430  29510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4686/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 30202p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Net_4686/q                         macrocell108   1250   1250  30202  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell23    5038   6288  30202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 30796p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  19610  RISE       1
Net_138/main_0                                                 macrocell20    4484   5694  30796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 31035p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell21   1250   1250  10340  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell23   4205   5455  31035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 31035p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell21    1250   1250  10340  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell106   4205   5455  31035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:in_sample\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_2
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 32935p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:in_sample\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q       macrocell106   1250   1250  32935  RISE       1
\PulseConvert_3:in_sample\/main_2  macrocell106   2305   3555  32935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:in_sample\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDownCounter_1:count_2\/q
Path End       : Net_4686/main_1
Capture Clock  : Net_4686/clock_0
Path slack     : 32935p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_2\/clock_0                          macrocell109        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\UpDownCounter_1:count_2\/q  macrocell109   1250   1250  32935  RISE       1
Net_4686/main_1              macrocell108   2305   3555  32935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDownCounter_1:count_1\/q
Path End       : Net_4686/main_2
Capture Clock  : Net_4686/clock_0
Path slack     : 32938p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\UpDownCounter_1:count_1\/q  macrocell110   1250   1250  32938  RISE       1
Net_4686/main_2              macrocell108   2302   3552  32938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDownCounter_1:count_1\/q
Path End       : \UpDownCounter_1:count_2\/main_1
Capture Clock  : \UpDownCounter_1:count_2\/clock_0
Path slack     : 32938p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UpDownCounter_1:count_1\/q       macrocell110   1250   1250  32938  RISE       1
\UpDownCounter_1:count_2\/main_1  macrocell109   2302   3552  32938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_2\/clock_0                          macrocell109        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDownCounter_1:count_0\/q
Path End       : Net_4686/main_3
Capture Clock  : Net_4686/clock_0
Path slack     : 32940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\UpDownCounter_1:count_0\/q  macrocell111   1250   1250  32940  RISE       1
Net_4686/main_3              macrocell108   2300   3550  32940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDownCounter_1:count_0\/q
Path End       : \UpDownCounter_1:count_2\/main_2
Capture Clock  : \UpDownCounter_1:count_2\/clock_0
Path slack     : 32940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UpDownCounter_1:count_0\/q       macrocell111   1250   1250  32940  RISE       1
\UpDownCounter_1:count_2\/main_2  macrocell109   2300   3550  32940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_2\/clock_0                          macrocell109        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UpDownCounter_1:count_0\/q
Path End       : \UpDownCounter_1:count_1\/main_1
Capture Clock  : \UpDownCounter_1:count_1\/clock_0
Path slack     : 32940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\UpDownCounter_1:count_0\/q       macrocell111   1250   1250  32940  RISE       1
\UpDownCounter_1:count_1\/main_1  macrocell110   2300   3550  32940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_3
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 32954p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell23   1250   1250  32954  RISE       1
\PulseConvert_1:in_sample\/main_3  macrocell23   2286   3536  32954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_4686/clk_en
Capture Clock  : Net_4686/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_138/q        macrocell20    1250   1250  34328  RISE       1
Net_4686/clk_en  macrocell108   2322   3572  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4686/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \UpDownCounter_1:count_2\/clk_en
Capture Clock  : \UpDownCounter_1:count_2\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_138/q                         macrocell20    1250   1250  34328  RISE       1
\UpDownCounter_1:count_2\/clk_en  macrocell109   2322   3572  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_2\/clock_0                          macrocell109        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \UpDownCounter_1:count_1\/clk_en
Capture Clock  : \UpDownCounter_1:count_1\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_138/q                         macrocell20    1250   1250  34328  RISE       1
\UpDownCounter_1:count_1\/clk_en  macrocell110   2322   3572  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \UpDownCounter_1:count_0\/clk_en
Capture Clock  : \UpDownCounter_1:count_0\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   40000
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Net_138/q                         macrocell20    1250   1250  34328  RISE       1
\UpDownCounter_1:count_0\/clk_en  macrocell111   2322   3572  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UpDownCounter_1:count_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 594500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28657
-------------------------------------   ----- 
End-of-path arrival time (ps)           28657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell43  10522  28657  594500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 594502p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28655
-------------------------------------   ----- 
End-of-path arrival time (ps)           28655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell66  10519  28655  594502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell66         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 594502p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28655
-------------------------------------   ----- 
End-of-path arrival time (ps)           28655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell79  10519  28655  594502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell79         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 594517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28640
-------------------------------------   ----- 
End-of-path arrival time (ps)           28640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell82  10504  28640  594517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell82         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 594517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28640
-------------------------------------   ----- 
End-of-path arrival time (ps)           28640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell83  10504  28640  594517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell83         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 594517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28640
-------------------------------------   ----- 
End-of-path arrival time (ps)           28640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33    1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1     7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell100  10504  28640  594517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell100        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 594522p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28635
-------------------------------------   ----- 
End-of-path arrival time (ps)           28635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell62  10499  28635  594522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell62         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 594522p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28635
-------------------------------------   ----- 
End-of-path arrival time (ps)           28635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell95  10499  28635  594522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell95         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 595168p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27988
-------------------------------------   ----- 
End-of-path arrival time (ps)           27988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell69   9853  27988  595168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell69         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 595170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27986
-------------------------------------   ----- 
End-of-path arrival time (ps)           27986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell51   9851  27986  595170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell51         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 595170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27986
-------------------------------------   ----- 
End-of-path arrival time (ps)           27986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell71   9851  27986  595170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell71         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 595181p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27976
-------------------------------------   ----- 
End-of-path arrival time (ps)           27976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell97   9841  27976  595181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell97         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 595183p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27974
-------------------------------------   ----- 
End-of-path arrival time (ps)           27974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell76   9839  27974  595183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell76         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 595183p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27974
-------------------------------------   ----- 
End-of-path arrival time (ps)           27974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell93   9839  27974  595183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell93         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 595614p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27542
-------------------------------------   ----- 
End-of-path arrival time (ps)           27542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell67   9407  27542  595614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell67         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 595614p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27542
-------------------------------------   ----- 
End-of-path arrival time (ps)           27542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell70   9407  27542  595614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell70         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 595908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27248
-------------------------------------   ----- 
End-of-path arrival time (ps)           27248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell47   9113  27248  595908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell47         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 595908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27248
-------------------------------------   ----- 
End-of-path arrival time (ps)           27248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell91   9113  27248  595908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell91         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 595920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27236
-------------------------------------   ----- 
End-of-path arrival time (ps)           27236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell44   9101  27236  595920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell44         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 595920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27236
-------------------------------------   ----- 
End-of-path arrival time (ps)           27236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell68   9101  27236  595920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell68         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 595920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27236
-------------------------------------   ----- 
End-of-path arrival time (ps)           27236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell92   9101  27236  595920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell92         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 596022p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27134
-------------------------------------   ----- 
End-of-path arrival time (ps)           27134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell59   8999  27134  596022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell59         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 596171p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26986
-------------------------------------   ----- 
End-of-path arrival time (ps)           26986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell46   8851  26986  596171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596171p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26986
-------------------------------------   ----- 
End-of-path arrival time (ps)           26986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell56   8851  26986  596171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell56         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 596171p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26986
-------------------------------------   ----- 
End-of-path arrival time (ps)           26986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell78   8851  26986  596171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell78         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 596584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26572
-------------------------------------   ----- 
End-of-path arrival time (ps)           26572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell53   8437  26572  596584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell53         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 596584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26572
-------------------------------------   ----- 
End-of-path arrival time (ps)           26572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell55   8437  26572  596584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell55         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 596584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26572
-------------------------------------   ----- 
End-of-path arrival time (ps)           26572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell98   8437  26572  596584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell98         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 596593p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26564
-------------------------------------   ----- 
End-of-path arrival time (ps)           26564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell75   8429  26564  596593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 596593p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26564
-------------------------------------   ----- 
End-of-path arrival time (ps)           26564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell85   8429  26564  596593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell85         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 596628p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26528
-------------------------------------   ----- 
End-of-path arrival time (ps)           26528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell65   8393  26528  596628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell65         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 596628p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26528
-------------------------------------   ----- 
End-of-path arrival time (ps)           26528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell77   8393  26528  596628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell77         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 596628p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26528
-------------------------------------   ----- 
End-of-path arrival time (ps)           26528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell89   8393  26528  596628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell89         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 596630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26527
-------------------------------------   ----- 
End-of-path arrival time (ps)           26527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell54   8391  26527  596630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell54         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 596630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26527
-------------------------------------   ----- 
End-of-path arrival time (ps)           26527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell87   8391  26527  596630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell87         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 596630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26527
-------------------------------------   ----- 
End-of-path arrival time (ps)           26527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell90   8391  26527  596630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell90         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 596642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26515
-------------------------------------   ----- 
End-of-path arrival time (ps)           26515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell42   8380  26515  596642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell42         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 596642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26515
-------------------------------------   ----- 
End-of-path arrival time (ps)           26515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell61   8380  26515  596642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell61         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 596642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26515
-------------------------------------   ----- 
End-of-path arrival time (ps)           26515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell80   8380  26515  596642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell80         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 596642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26515
-------------------------------------   ----- 
End-of-path arrival time (ps)           26515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell88   8380  26515  596642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell88         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 596900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26257
-------------------------------------   ----- 
End-of-path arrival time (ps)           26257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell58   8122  26257  596900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell58         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 597014p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26143
-------------------------------------   ----- 
End-of-path arrival time (ps)           26143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell45   8008  26143  597014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell45         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 597014p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26143
-------------------------------------   ----- 
End-of-path arrival time (ps)           26143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell52   8008  26143  597014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell52         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 597014p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26143
-------------------------------------   ----- 
End-of-path arrival time (ps)           26143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell64   8008  26143  597014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell64         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 597014p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26143
-------------------------------------   ----- 
End-of-path arrival time (ps)           26143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell74   8008  26143  597014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell74         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 597464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25692
-------------------------------------   ----- 
End-of-path arrival time (ps)           25692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell39   7557  25692  597464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell39         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 597464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25692
-------------------------------------   ----- 
End-of-path arrival time (ps)           25692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell50   7557  25692  597464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell50         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 597464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25692
-------------------------------------   ----- 
End-of-path arrival time (ps)           25692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell86   7557  25692  597464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell86         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 597464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25692
-------------------------------------   ----- 
End-of-path arrival time (ps)           25692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell94   7557  25692  597464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell94         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 597571p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25586
-------------------------------------   ----- 
End-of-path arrival time (ps)           25586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell40   7451  25586  597571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell40         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 597689p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25467
-------------------------------------   ----- 
End-of-path arrival time (ps)           25467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell49   7332  25467  597689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell49         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 597898p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25259
-------------------------------------   ----- 
End-of-path arrival time (ps)           25259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell41   7124  25259  597898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell41         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 597898p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25259
-------------------------------------   ----- 
End-of-path arrival time (ps)           25259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell81   7124  25259  597898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell81         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 597902p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25255
-------------------------------------   ----- 
End-of-path arrival time (ps)           25255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell72   7120  25255  597902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell72         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 598012p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25145
-------------------------------------   ----- 
End-of-path arrival time (ps)           25145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell63   7010  25145  598012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell63         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 598012p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25145
-------------------------------------   ----- 
End-of-path arrival time (ps)           25145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell99   7010  25145  598012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell99         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 598043p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25114
-------------------------------------   ----- 
End-of-path arrival time (ps)           25114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell73   6979  25114  598043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell73         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 598818p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24338
-------------------------------------   ----- 
End-of-path arrival time (ps)           24338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell96   6203  24338  598818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell96         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 599756p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23401
-------------------------------------   ----- 
End-of-path arrival time (ps)           23401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell38   5266  23401  599756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 599756p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23401
-------------------------------------   ----- 
End-of-path arrival time (ps)           23401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell57   5266  23401  599756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell57         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 599765p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23392
-------------------------------------   ----- 
End-of-path arrival time (ps)           23392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell48   5256  23392  599765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell48         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 600914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22242
-------------------------------------   ----- 
End-of-path arrival time (ps)           22242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell44  20992  22242  600914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell44         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 600914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22242
-------------------------------------   ----- 
End-of-path arrival time (ps)           22242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell68  20992  22242  600914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell68         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 600914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22242
-------------------------------------   ----- 
End-of-path arrival time (ps)           22242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell92  20992  22242  600914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell92         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 600917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22239
-------------------------------------   ----- 
End-of-path arrival time (ps)           22239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell60   4104  22239  600917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell60         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 600917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22239
-------------------------------------   ----- 
End-of-path arrival time (ps)           22239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell84   4104  22239  600917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell84         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 600917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22239
-------------------------------------   ----- 
End-of-path arrival time (ps)           22239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell33    1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1     7894   9144  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12494  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2292  14785  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  18135  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell101   4104  22239  600917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell101        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 600928p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22229
-------------------------------------   ----- 
End-of-path arrival time (ps)           22229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell47  20979  22229  600928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell47         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 600928p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22229
-------------------------------------   ----- 
End-of-path arrival time (ps)           22229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell91  20979  22229  600928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell91         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 601507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21650
-------------------------------------   ----- 
End-of-path arrival time (ps)           21650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell44  20400  21650  601507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell44         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 601507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21650
-------------------------------------   ----- 
End-of-path arrival time (ps)           21650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell68  20400  21650  601507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell68         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 601507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21650
-------------------------------------   ----- 
End-of-path arrival time (ps)           21650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell92  20400  21650  601507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell92         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 601661p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21496
-------------------------------------   ----- 
End-of-path arrival time (ps)           21496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell66  20246  21496  601661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell66         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 601661p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21496
-------------------------------------   ----- 
End-of-path arrival time (ps)           21496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell79  20246  21496  601661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell79         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 602079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21077
-------------------------------------   ----- 
End-of-path arrival time (ps)           21077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell47  19827  21077  602079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell47         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 602079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21077
-------------------------------------   ----- 
End-of-path arrival time (ps)           21077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell91  19827  21077  602079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell91         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 602418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20739
-------------------------------------   ----- 
End-of-path arrival time (ps)           20739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell62  19489  20739  602418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell62         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 602418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20739
-------------------------------------   ----- 
End-of-path arrival time (ps)           20739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell95  19489  20739  602418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell95         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 602657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20499
-------------------------------------   ----- 
End-of-path arrival time (ps)           20499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell43  19249  20499  602657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 603704p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19453
-------------------------------------   ----- 
End-of-path arrival time (ps)           19453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell82  18203  19453  603704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell82         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 603704p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19453
-------------------------------------   ----- 
End-of-path arrival time (ps)           19453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell83  18203  19453  603704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell83         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 603704p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19453
-------------------------------------   ----- 
End-of-path arrival time (ps)           19453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33    1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell100  18203  19453  603704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell100        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 603802p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19355
-------------------------------------   ----- 
End-of-path arrival time (ps)           19355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell66  18105  19355  603802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell66         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 603802p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19355
-------------------------------------   ----- 
End-of-path arrival time (ps)           19355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell79  18105  19355  603802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell79         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 603815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell62  18091  19341  603815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell62         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 603815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell95  18091  19341  603815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell95         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 603913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19244
-------------------------------------   ----- 
End-of-path arrival time (ps)           19244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell43  17994  19244  603913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 603918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell82  17989  19239  603918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell82         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 603918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell83  17989  19239  603918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell83         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 603918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32    1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell100  17989  19239  603918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell100        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 604496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18660
-------------------------------------   ----- 
End-of-path arrival time (ps)           18660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell44  17410  18660  604496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell44         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 604496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18660
-------------------------------------   ----- 
End-of-path arrival time (ps)           18660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell68  17410  18660  604496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell68         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 604496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18660
-------------------------------------   ----- 
End-of-path arrival time (ps)           18660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell92  17410  18660  604496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell92         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 604503p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18654
-------------------------------------   ----- 
End-of-path arrival time (ps)           18654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell47  17404  18654  604503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell47         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 604503p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18654
-------------------------------------   ----- 
End-of-path arrival time (ps)           18654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell91  17404  18654  604503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell91         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 605398p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17759
-------------------------------------   ----- 
End-of-path arrival time (ps)           17759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell66  16509  17759  605398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell66         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 605398p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17759
-------------------------------------   ----- 
End-of-path arrival time (ps)           17759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell79  16509  17759  605398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell79         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 605418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17739
-------------------------------------   ----- 
End-of-path arrival time (ps)           17739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell62  16489  17739  605418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell62         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 605418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17739
-------------------------------------   ----- 
End-of-path arrival time (ps)           17739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell95  16489  17739  605418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell95         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 605563p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17594
-------------------------------------   ----- 
End-of-path arrival time (ps)           17594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell82  16344  17594  605563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell82         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 605563p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17594
-------------------------------------   ----- 
End-of-path arrival time (ps)           17594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell83  16344  17594  605563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell83         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 605563p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17594
-------------------------------------   ----- 
End-of-path arrival time (ps)           17594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37    1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell100  16344  17594  605563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell100        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 605570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17587
-------------------------------------   ----- 
End-of-path arrival time (ps)           17587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell43  16337  17587  605570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17158
-------------------------------------   ----- 
End-of-path arrival time (ps)           17158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell75  15908  17158  605999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell75         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17158
-------------------------------------   ----- 
End-of-path arrival time (ps)           17158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell85  15908  17158  605999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell85         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17103
-------------------------------------   ----- 
End-of-path arrival time (ps)           17103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell43  15853  17103  606054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606055p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17102
-------------------------------------   ----- 
End-of-path arrival time (ps)           17102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell66  15852  17102  606055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell66         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606055p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17102
-------------------------------------   ----- 
End-of-path arrival time (ps)           17102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell79  15852  17102  606055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell79         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606074p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17083
-------------------------------------   ----- 
End-of-path arrival time (ps)           17083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell82  15833  17083  606074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell82         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606074p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17083
-------------------------------------   ----- 
End-of-path arrival time (ps)           17083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell83  15833  17083  606074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell83         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606074p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17083
-------------------------------------   ----- 
End-of-path arrival time (ps)           17083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34    1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell100  15833  17083  606074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell100        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17082
-------------------------------------   ----- 
End-of-path arrival time (ps)           17082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell62  15832  17082  606075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell62         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17082
-------------------------------------   ----- 
End-of-path arrival time (ps)           17082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell95  15832  17082  606075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell95         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16242
-------------------------------------   ----- 
End-of-path arrival time (ps)           16242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell97  14992  16242  606914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell97         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606947p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16209
-------------------------------------   ----- 
End-of-path arrival time (ps)           16209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell51  14959  16209  606947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell51         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606947p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16209
-------------------------------------   ----- 
End-of-path arrival time (ps)           16209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell71  14959  16209  606947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell71         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15849
-------------------------------------   ----- 
End-of-path arrival time (ps)           15849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell46  14599  15849  607308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell46         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15849
-------------------------------------   ----- 
End-of-path arrival time (ps)           15849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell56  14599  15849  607308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell56         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15849
-------------------------------------   ----- 
End-of-path arrival time (ps)           15849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell78  14599  15849  607308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell78         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15832
-------------------------------------   ----- 
End-of-path arrival time (ps)           15832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell67  14582  15832  607325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell67         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15832
-------------------------------------   ----- 
End-of-path arrival time (ps)           15832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell70  14582  15832  607325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell70         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15757
-------------------------------------   ----- 
End-of-path arrival time (ps)           15757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell53  14507  15757  607400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell53         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15757
-------------------------------------   ----- 
End-of-path arrival time (ps)           15757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell55  14507  15757  607400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell55         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15757
-------------------------------------   ----- 
End-of-path arrival time (ps)           15757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell98  14507  15757  607400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell98         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607436p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15721
-------------------------------------   ----- 
End-of-path arrival time (ps)           15721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell51  14471  15721  607436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell51         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607436p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15721
-------------------------------------   ----- 
End-of-path arrival time (ps)           15721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell71  14471  15721  607436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell71         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607451p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15706
-------------------------------------   ----- 
End-of-path arrival time (ps)           15706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell69  14456  15706  607451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell69         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15699
-------------------------------------   ----- 
End-of-path arrival time (ps)           15699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell47  14449  15699  607457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell47         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15699
-------------------------------------   ----- 
End-of-path arrival time (ps)           15699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell91  14449  15699  607457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell91         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15685
-------------------------------------   ----- 
End-of-path arrival time (ps)           15685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell44  14435  15685  607472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell44         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15685
-------------------------------------   ----- 
End-of-path arrival time (ps)           15685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell68  14435  15685  607472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell68         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15685
-------------------------------------   ----- 
End-of-path arrival time (ps)           15685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell92  14435  15685  607472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell92         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15398
-------------------------------------   ----- 
End-of-path arrival time (ps)           15398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell46  14148  15398  607759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell46         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15398
-------------------------------------   ----- 
End-of-path arrival time (ps)           15398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell56  14148  15398  607759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell56         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15398
-------------------------------------   ----- 
End-of-path arrival time (ps)           15398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell78  14148  15398  607759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell78         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607771p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15385
-------------------------------------   ----- 
End-of-path arrival time (ps)           15385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell67  14135  15385  607771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell67         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607771p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15385
-------------------------------------   ----- 
End-of-path arrival time (ps)           15385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell70  14135  15385  607771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell70         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15172
-------------------------------------   ----- 
End-of-path arrival time (ps)           15172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell97  13922  15172  607984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell97         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608030p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15126
-------------------------------------   ----- 
End-of-path arrival time (ps)           15126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell46  13876  15126  608030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell46         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608030p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15126
-------------------------------------   ----- 
End-of-path arrival time (ps)           15126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell56  13876  15126  608030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell56         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608030p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15126
-------------------------------------   ----- 
End-of-path arrival time (ps)           15126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell78  13876  15126  608030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell78         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608050p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15107
-------------------------------------   ----- 
End-of-path arrival time (ps)           15107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell67  13857  15107  608050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell67         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608050p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15107
-------------------------------------   ----- 
End-of-path arrival time (ps)           15107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell70  13857  15107  608050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell70         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell46  13568  14818  608339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell46         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell56  13568  14818  608339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell56         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14818
-------------------------------------   ----- 
End-of-path arrival time (ps)           14818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell78  13568  14818  608339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell78         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608359p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14798
-------------------------------------   ----- 
End-of-path arrival time (ps)           14798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell67  13548  14798  608359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell67         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608359p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14798
-------------------------------------   ----- 
End-of-path arrival time (ps)           14798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell70  13548  14798  608359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell70         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608722p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14434
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell69  13184  14434  608722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell69         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608727p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14429
-------------------------------------   ----- 
End-of-path arrival time (ps)           14429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell51  13179  14429  608727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell51         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608727p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14429
-------------------------------------   ----- 
End-of-path arrival time (ps)           14429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell71  13179  14429  608727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell71         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608733p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14423
-------------------------------------   ----- 
End-of-path arrival time (ps)           14423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell97  13173  14423  608733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell97         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14414
-------------------------------------   ----- 
End-of-path arrival time (ps)           14414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell76  13164  14414  608742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell76         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14414
-------------------------------------   ----- 
End-of-path arrival time (ps)           14414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell93  13164  14414  608742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell93         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14239
-------------------------------------   ----- 
End-of-path arrival time (ps)           14239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell73  12989  14239  608917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell73         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609306p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13851
-------------------------------------   ----- 
End-of-path arrival time (ps)           13851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell69  12601  13851  609306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell69         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609412p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13745
-------------------------------------   ----- 
End-of-path arrival time (ps)           13745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell40  12495  13745  609412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell40         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13736
-------------------------------------   ----- 
End-of-path arrival time (ps)           13736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell46  12486  13736  609421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell46         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13736
-------------------------------------   ----- 
End-of-path arrival time (ps)           13736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell56  12486  13736  609421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell56         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13736
-------------------------------------   ----- 
End-of-path arrival time (ps)           13736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell78  12486  13736  609421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell78         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13725
-------------------------------------   ----- 
End-of-path arrival time (ps)           13725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell73  12475  13725  609432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell73         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13722
-------------------------------------   ----- 
End-of-path arrival time (ps)           13722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell45  12472  13722  609435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell45         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13722
-------------------------------------   ----- 
End-of-path arrival time (ps)           13722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell52  12472  13722  609435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell52         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13722
-------------------------------------   ----- 
End-of-path arrival time (ps)           13722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell64  12472  13722  609435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell64         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13722
-------------------------------------   ----- 
End-of-path arrival time (ps)           13722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell74  12472  13722  609435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell74         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13717
-------------------------------------   ----- 
End-of-path arrival time (ps)           13717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell67  12467  13717  609440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell67         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609440p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13717
-------------------------------------   ----- 
End-of-path arrival time (ps)           13717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell70  12467  13717  609440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell70         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13682
-------------------------------------   ----- 
End-of-path arrival time (ps)           13682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell40  12432  13682  609474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell40         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609574p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13583
-------------------------------------   ----- 
End-of-path arrival time (ps)           13583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell76  12333  13583  609574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell76         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609574p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13583
-------------------------------------   ----- 
End-of-path arrival time (ps)           13583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell93  12333  13583  609574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell93         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13527
-------------------------------------   ----- 
End-of-path arrival time (ps)           13527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell45  12277  13527  609630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell45         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13527
-------------------------------------   ----- 
End-of-path arrival time (ps)           13527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell52  12277  13527  609630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell52         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13527
-------------------------------------   ----- 
End-of-path arrival time (ps)           13527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell64  12277  13527  609630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell64         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609630p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13527
-------------------------------------   ----- 
End-of-path arrival time (ps)           13527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell74  12277  13527  609630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell74         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609632p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13525
-------------------------------------   ----- 
End-of-path arrival time (ps)           13525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell63  12275  13525  609632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell63         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609632p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13525
-------------------------------------   ----- 
End-of-path arrival time (ps)           13525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell99  12275  13525  609632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell99         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609719p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13438
-------------------------------------   ----- 
End-of-path arrival time (ps)           13438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell76  12188  13438  609719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell76         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609719p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13438
-------------------------------------   ----- 
End-of-path arrival time (ps)           13438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell93  12188  13438  609719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell93         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609723p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13433
-------------------------------------   ----- 
End-of-path arrival time (ps)           13433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell69  12183  13433  609723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell69         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609787p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell73  12120  13370  609787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell73         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13257
-------------------------------------   ----- 
End-of-path arrival time (ps)           13257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell63  12007  13257  609900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell63         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13257
-------------------------------------   ----- 
End-of-path arrival time (ps)           13257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell99  12007  13257  609900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell99         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609951p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13205
-------------------------------------   ----- 
End-of-path arrival time (ps)           13205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell45  11955  13205  609951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell45         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609951p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13205
-------------------------------------   ----- 
End-of-path arrival time (ps)           13205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell52  11955  13205  609951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell52         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609951p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13205
-------------------------------------   ----- 
End-of-path arrival time (ps)           13205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell64  11955  13205  609951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell64         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609951p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13205
-------------------------------------   ----- 
End-of-path arrival time (ps)           13205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell74  11955  13205  609951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell74         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13035
-------------------------------------   ----- 
End-of-path arrival time (ps)           13035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell76  11785  13035  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell76         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610121p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13035
-------------------------------------   ----- 
End-of-path arrival time (ps)           13035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell93  11785  13035  610121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell93         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610138p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell53  11768  13018  610138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell53         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610138p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell55  11768  13018  610138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell55         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610138p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell98  11768  13018  610138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell98         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13010
-------------------------------------   ----- 
End-of-path arrival time (ps)           13010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell75  11760  13010  610147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell75         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610147p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13010
-------------------------------------   ----- 
End-of-path arrival time (ps)           13010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell85  11760  13010  610147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell85         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           12936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell38  11686  12936  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell38         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           12936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell57  11686  12936  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell57         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610310p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12847
-------------------------------------   ----- 
End-of-path arrival time (ps)           12847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell43  11597  12847  610310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell40  11589  12839  610318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell40         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610327p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12830
-------------------------------------   ----- 
End-of-path arrival time (ps)           12830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell62  11580  12830  610327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell62         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610327p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12830
-------------------------------------   ----- 
End-of-path arrival time (ps)           12830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell95  11580  12830  610327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell95         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610339p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12817
-------------------------------------   ----- 
End-of-path arrival time (ps)           12817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell96  11567  12817  610339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell96         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12795
-------------------------------------   ----- 
End-of-path arrival time (ps)           12795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell96  11545  12795  610361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell96         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12782
-------------------------------------   ----- 
End-of-path arrival time (ps)           12782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell38  11532  12782  610375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell38         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12782
-------------------------------------   ----- 
End-of-path arrival time (ps)           12782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell57  11532  12782  610375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell57         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610385p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell51  11521  12771  610385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell51         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610385p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell71  11521  12771  610385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell71         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610437p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell66  11469  12719  610437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell66         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610437p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell79  11469  12719  610437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell79         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell43  11467  12717  610439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell43         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610476p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12681
-------------------------------------   ----- 
End-of-path arrival time (ps)           12681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell76  11431  12681  610476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell76         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610476p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12681
-------------------------------------   ----- 
End-of-path arrival time (ps)           12681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell93  11431  12681  610476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell93         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell42  11336  12586  610570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell42         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell61  11336  12586  610570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell61         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell80  11336  12586  610570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell80         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell88  11336  12586  610570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell88         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12574
-------------------------------------   ----- 
End-of-path arrival time (ps)           12574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell54  11324  12574  610583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell54         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12574
-------------------------------------   ----- 
End-of-path arrival time (ps)           12574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell87  11324  12574  610583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell87         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12574
-------------------------------------   ----- 
End-of-path arrival time (ps)           12574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell90  11324  12574  610583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell90         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610778p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12378
-------------------------------------   ----- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell48  11128  12378  610778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell48         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610857p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12300
-------------------------------------   ----- 
End-of-path arrival time (ps)           12300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell76  11050  12300  610857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell76         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610857p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12300
-------------------------------------   ----- 
End-of-path arrival time (ps)           12300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell93  11050  12300  610857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell93         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610964p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12192
-------------------------------------   ----- 
End-of-path arrival time (ps)           12192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell97  10942  12192  610964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell97         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611018p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell51  10888  12138  611018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell51         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611018p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell71  10888  12138  611018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell71         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12012
-------------------------------------   ----- 
End-of-path arrival time (ps)           12012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell82  10762  12012  611145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell82         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12012
-------------------------------------   ----- 
End-of-path arrival time (ps)           12012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell83  10762  12012  611145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell83         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12012
-------------------------------------   ----- 
End-of-path arrival time (ps)           12012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35    1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell100  10762  12012  611145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell100        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11968
-------------------------------------   ----- 
End-of-path arrival time (ps)           11968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell75  10718  11968  611189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell75         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11968
-------------------------------------   ----- 
End-of-path arrival time (ps)           11968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell85  10718  11968  611189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell85         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11937
-------------------------------------   ----- 
End-of-path arrival time (ps)           11937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell49  10687  11937  611219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell49         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611223p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11933
-------------------------------------   ----- 
End-of-path arrival time (ps)           11933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell96  10683  11933  611223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell96         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611245p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell65  10662  11912  611245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell65         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611245p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell77  10662  11912  611245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell77         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611245p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell89  10662  11912  611245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell89         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611266p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell45  10641  11891  611266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell45         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611266p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell52  10641  11891  611266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell52         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611266p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell64  10641  11891  611266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell64         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611266p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell74  10641  11891  611266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell74         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611279p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11877
-------------------------------------   ----- 
End-of-path arrival time (ps)           11877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell63  10627  11877  611279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell63         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611279p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11877
-------------------------------------   ----- 
End-of-path arrival time (ps)           11877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell99  10627  11877  611279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell99         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611327p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11830
-------------------------------------   ----- 
End-of-path arrival time (ps)           11830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell63  10580  11830  611327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell63         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611327p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11830
-------------------------------------   ----- 
End-of-path arrival time (ps)           11830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell99  10580  11830  611327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell99         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611393p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell69  10514  11764  611393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell69         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611405p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11752
-------------------------------------   ----- 
End-of-path arrival time (ps)           11752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell69  10502  11752  611405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell69         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611412p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11744
-------------------------------------   ----- 
End-of-path arrival time (ps)           11744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell97  10494  11744  611412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell97         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611699p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell48  10207  11457  611699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell48         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611709p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell62  10198  11448  611709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell62         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611709p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell95  10198  11448  611709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell95         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611752p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell53  10155  11405  611752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell53         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611752p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell55  10155  11405  611752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell55         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611752p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell98  10155  11405  611752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell98         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell51  10124  11374  611783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell51         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell71  10124  11374  611783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell71         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell49  10124  11374  611783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell49         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell59  10117  11367  611789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell59         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11340
-------------------------------------   ----- 
End-of-path arrival time (ps)           11340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell97  10090  11340  611816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell97         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611854p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell39  10053  11303  611854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell39         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611854p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell50  10053  11303  611854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell50         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611854p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell86  10053  11303  611854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell86         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611854p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell94  10053  11303  611854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell94         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11293
-------------------------------------   ----- 
End-of-path arrival time (ps)           11293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell58  10043  11293  611863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell58         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611865p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell49  10042  11292  611865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell49         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell49  10028  11278  611878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell49         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612089p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell66   9817  11067  612089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612089p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell79   9817  11067  612089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell79         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell82   9799  11049  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell82         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell83   9799  11049  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell83         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36    1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell100   9799  11049  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell100        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell47   9720  10970  612186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell47         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell91   9720  10970  612186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell91         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612307p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell96   9600  10850  612307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell96         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell38   9599  10849  612308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell38         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell57   9599  10849  612308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell57         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell47   9458  10708  612449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell47         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell91   9458  10708  612449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell91         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612540p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell40   9367  10617  612540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell40         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612580p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell73   9327  10577  612580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell73         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10495
-------------------------------------   ----- 
End-of-path arrival time (ps)           10495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell75   9245  10495  612662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell75         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10495
-------------------------------------   ----- 
End-of-path arrival time (ps)           10495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell85   9245  10495  612662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell85         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell53   9196  10446  612711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell53         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell55   9196  10446  612711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell55         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell98   9196  10446  612711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell98         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612750p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell44   9157  10407  612750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell44         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612750p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell68   9157  10407  612750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell68         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612750p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10407
-------------------------------------   ----- 
End-of-path arrival time (ps)           10407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell92   9157  10407  612750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell92         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612796p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10360
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell75   9110  10360  612796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell75         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612796p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10360
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell85   9110  10360  612796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell85         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 612802p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  612802  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell15    2322   3532  612802  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell15    3350   6882  612802  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2922   9804  612802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10338
-------------------------------------   ----- 
End-of-path arrival time (ps)           10338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell53   9088  10338  612819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell53         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10338
-------------------------------------   ----- 
End-of-path arrival time (ps)           10338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell55   9088  10338  612819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell55         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10338
-------------------------------------   ----- 
End-of-path arrival time (ps)           10338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell98   9088  10338  612819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell98         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612862p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell48   9045  10295  612862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell48         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613012p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell44   8895  10145  613012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell44         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613012p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell68   8895  10145  613012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell68         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613012p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell92   8895  10145  613012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell92         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613198p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell75   8708   9958  613198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell75         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613198p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell85   8708   9958  613198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell85         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell65   8450   9700  613457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell65         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell77   8450   9700  613457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell77         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell89   8450   9700  613457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell89         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell60   8441   9691  613465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell60         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell84   8441   9691  613465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell84         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613465p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33    1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell101   8441   9691  613465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell101        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9659
-------------------------------------   ---- 
End-of-path arrival time (ps)           9659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell53   8409   9659  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell53         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9659
-------------------------------------   ---- 
End-of-path arrival time (ps)           9659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell55   8409   9659  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell55         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9659
-------------------------------------   ---- 
End-of-path arrival time (ps)           9659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell98   8409   9659  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell98         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9550
-------------------------------------   ---- 
End-of-path arrival time (ps)           9550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell72   8300   9550  613606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell72         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell49   8262   9512  613645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell49         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell41   8182   9432  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell41         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell81   8182   9432  613724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell81         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell49   8054   9304  613853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell49         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell96   8007   9257  613900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell96         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell65   7986   9236  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell65         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell77   7986   9236  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell77         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613921p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell89   7986   9236  613921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell89         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614068p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell54   7838   9088  614068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell54         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614068p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell87   7838   9088  614068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell87         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614068p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell90   7838   9088  614068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell90         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9077
-------------------------------------   ---- 
End-of-path arrival time (ps)           9077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell59   7827   9077  614080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell59         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell42   7825   9075  614082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell42         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell61   7825   9075  614082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell61         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell80   7825   9075  614082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell80         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614082p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell88   7825   9075  614082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell88         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9012
-------------------------------------   ---- 
End-of-path arrival time (ps)           9012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell60   7762   9012  614144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell60         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9012
-------------------------------------   ---- 
End-of-path arrival time (ps)           9012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell84   7762   9012  614144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell84         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9012
-------------------------------------   ---- 
End-of-path arrival time (ps)           9012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32    1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell101   7762   9012  614144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell101        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell58   7558   8808  614348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell58         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614381p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell60   7526   8776  614381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell60         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614381p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell84   7526   8776  614381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell84         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614381p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34    1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell101   7526   8776  614381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell101        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell54   7468   8718  614438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell54         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell87   7468   8718  614438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell87         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell90   7468   8718  614438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell90         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell38   7438   8688  614469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell38         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8688
-------------------------------------   ---- 
End-of-path arrival time (ps)           8688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell57   7438   8688  614469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell57         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell48   7437   8687  614469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell48         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614600p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell59   7307   8557  614600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell59         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell42   7302   8552  614604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell42         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell61   7302   8552  614604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell61         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell80   7302   8552  614604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell80         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell88   7302   8552  614604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell88         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614617p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell54   7290   8540  614617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell54         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614617p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell87   7290   8540  614617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell87         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614617p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8540
-------------------------------------   ---- 
End-of-path arrival time (ps)           8540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell90   7290   8540  614617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell90         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614651p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell60   7256   8506  614651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell60         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614651p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell84   7256   8506  614651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell84         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614651p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35    1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell101   7256   8506  614651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell101        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8445
-------------------------------------   ---- 
End-of-path arrival time (ps)           8445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell46   7195   8445  614712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell46         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8445
-------------------------------------   ---- 
End-of-path arrival time (ps)           8445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell56   7195   8445  614712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell56         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8445
-------------------------------------   ---- 
End-of-path arrival time (ps)           8445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell78   7195   8445  614712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell78         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614731p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell67   7176   8426  614731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell67         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614731p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell70   7176   8426  614731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell70         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614767p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell58   7139   8389  614767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell58         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell40   7074   8324  614833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell40         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell42   7048   8298  614859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell42         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell61   7048   8298  614859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell61         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell80   7048   8298  614859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell80         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614859p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell88   7048   8298  614859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell88         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614861p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell59   7046   8296  614861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell59         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8266
-------------------------------------   ---- 
End-of-path arrival time (ps)           8266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell42   7016   8266  614891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell42         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8266
-------------------------------------   ---- 
End-of-path arrival time (ps)           8266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell61   7016   8266  614891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell61         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8266
-------------------------------------   ---- 
End-of-path arrival time (ps)           8266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell80   7016   8266  614891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell80         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8266
-------------------------------------   ---- 
End-of-path arrival time (ps)           8266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell88   7016   8266  614891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell88         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell41   7002   8252  614905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell41         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell81   7002   8252  614905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell81         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell54   6999   8249  614907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell54         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell87   6999   8249  614907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell87         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell90   6999   8249  614907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell90         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615055p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell58   6852   8102  615055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell58         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7852
-------------------------------------   ---- 
End-of-path arrival time (ps)           7852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell39   6602   7852  615305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell39         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7852
-------------------------------------   ---- 
End-of-path arrival time (ps)           7852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell50   6602   7852  615305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell50         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7852
-------------------------------------   ---- 
End-of-path arrival time (ps)           7852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell86   6602   7852  615305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell86         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615305p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7852
-------------------------------------   ---- 
End-of-path arrival time (ps)           7852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell94   6602   7852  615305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell94         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell72   6589   7839  615318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell72         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615383p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell63   6523   7773  615383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell63         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615383p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell99   6523   7773  615383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell99         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615422p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7735
-------------------------------------   ---- 
End-of-path arrival time (ps)           7735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell65   6485   7735  615422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell65         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615422p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7735
-------------------------------------   ---- 
End-of-path arrival time (ps)           7735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell77   6485   7735  615422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell77         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615422p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7735
-------------------------------------   ---- 
End-of-path arrival time (ps)           7735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell89   6485   7735  615422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell89         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell60   6353   7603  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell60         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell84   6353   7603  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell84         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615553p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37    1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell101   6353   7603  615553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell101        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell65   6346   7596  615561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell65         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell77   6346   7596  615561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell77         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell89   6346   7596  615561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell89         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell58   6164   7414  615742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell58         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615746p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell41   6160   7410  615746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell41         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615746p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell81   6160   7410  615746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell81         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell45   6071   7321  615835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell45         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell52   6071   7321  615835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell52         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell64   6071   7321  615835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell64         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell74   6071   7321  615835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell74         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell73   6070   7320  615837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell73         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616139p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7018
-------------------------------------   ---- 
End-of-path arrival time (ps)           7018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell59   5768   7018  616139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell59         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell39   5589   6839  616317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell39         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell50   5589   6839  616317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell50         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell86   5589   6839  616317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell86         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell94   5589   6839  616317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell94         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell41   5561   6811  616345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell41         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell81   5561   6811  616345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell81         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6808
-------------------------------------   ---- 
End-of-path arrival time (ps)           6808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell32   1250   1250  594634  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell72   5558   6808  616348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell72         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell45   5472   6722  616435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell45         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell52   5472   6722  616435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell52         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell64   5472   6722  616435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell64         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell74   5472   6722  616435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell74         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616435p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell72   5472   6722  616435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell72         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616619p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell39   5288   6538  616619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell39         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616619p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell50   5288   6538  616619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell50         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616619p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell86   5288   6538  616619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell86         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616619p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell94   5288   6538  616619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell94         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616638p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell41   5269   6519  616638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell41         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616638p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell81   5269   6519  616638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell81         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616639p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell37   1250   1250  596041  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell72   5268   6518  616639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell72         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616885p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  612802  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     3211   4421  616885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616937p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell40   4969   6219  616937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell40         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616946p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell63   4961   6211  616946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell63         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616946p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell99   4961   6211  616946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell99         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  599084  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell33   4255   6195  616961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616963p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell73   4944   6194  616963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell73         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 617026p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell39   4880   6130  617026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell39         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617026p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell50   4880   6130  617026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell50         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 617026p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell86   4880   6130  617026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell86         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617026p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell94   4880   6130  617026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell94         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617106p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell60   4801   6051  617106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell60         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 617106p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell84   4801   6051  617106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell84         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 617106p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36    1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell101   4801   6051  617106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell101        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 617180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell39   4727   5977  617180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell39         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell50   4727   5977  617180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell50         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 617180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell86   4727   5977  617180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell86         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell94   4727   5977  617180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell94         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 617194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell72   4713   5963  617194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell72         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell96   4581   5831  617325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell96         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617335p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell38   4571   5821  617335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell38         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617335p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell57   4571   5821  617335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell57         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 617493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  598909  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell32   3724   5664  617493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell32         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 617609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell48   4298   5548  617609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell48         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 617675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  599097  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell34   3542   5482  617675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 617746p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  599096  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell35   3471   5411  617746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 617826p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  599055  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell36   3391   5331  617826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617850p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell41   4057   5307  617850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell41         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617850p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell81   4057   5307  617850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell81         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617850p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell34   1250   1250  595549  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell58   4056   5306  617850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell58         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 617992p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  599398  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell37   3224   5164  617992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell37         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 618190p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell36   1250   1250  597592  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell48   3717   4967  618190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell48         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 618347p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell38   3559   4809  618347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell38         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 618347p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell35   1250   1250  596382  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell57   3559   4809  618347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell57         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 618623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             626167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell102        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4412/q                               macrocell102   1250   1250  618623  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1    6294   7544  618623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 618752p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell59   3154   4404  618752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell59         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 618759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell54   3147   4397  618759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell54         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 618759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell87   3147   4397  618759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell87         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 618759p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell90   3147   4397  618759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell90         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 618764p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell42   3142   4392  618764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell42         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 618764p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell61   3142   4392  618764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell61         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 618764p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell80   3142   4392  618764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell80         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 618764p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell88   3142   4392  618764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell88         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 618769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell65   3137   4387  618769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell65         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 618769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell77   3137   4387  618769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell77         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 618769p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4387
-------------------------------------   ---- 
End-of-path arrival time (ps)           4387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell33   1250   1250  594500  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell89   3137   4387  618769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell89         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4412/main_1
Capture Clock  : Net_4412/clock_0
Path slack     : 619613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell104   1250   1250  619613  RISE       1
Net_4412/main_1                    macrocell102   2294   3544  619613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4412/clk_en
Capture Clock  : Net_4412/clock_0
Path slack     : 619806p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  619806  RISE       1
Net_4412/clk_en                            macrocell102   3551   4761  619806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell102        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619806p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  619806  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell104   3551   4761  619806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 619956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  619806  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3401   4611  619956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 620733p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  619806  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2624   3834  620733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : OSC1_FM_Sign/q
Path End       : OSC1_FM_Sign/main_0
Capture Clock  : OSC1_FM_Sign/clock_0
Path slack     : 4991372p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1

Data path
pin name             model name    delay     AT    slack  edge  Fanout
-------------------  ------------  -----  -----  -------  ----  ------
OSC1_FM_Sign/q       macrocell115   1250   1250  4991372  RISE       1
OSC1_FM_Sign/main_0  macrocell115   3868   5118  4991372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_1\/q
Path End       : OSC1_FM_Sign/main_3
Capture Clock  : OSC1_FM_Sign/clock_0
Path slack     : 4992625p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell113        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_1\/q  macrocell113   1250   1250  4992625  RISE       1
OSC1_FM_Sign/main_3                      macrocell115   2615   3865  4992625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_1\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_2\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_2\/clock_0
Path slack     : 4992631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell113        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_1\/q       macrocell113   1250   1250  4992625  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/main_0  macrocell112   2609   3859  4992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/clock_0              macrocell112        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_0\/q
Path End       : OSC1_FM_Sign/main_4
Capture Clock  : OSC1_FM_Sign/clock_0
Path slack     : 4992640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_0\/q  macrocell114   1250   1250  4992640  RISE       1
OSC1_FM_Sign/main_4                      macrocell115   2600   3850  4992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_0\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_1\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_1\/clock_0
Path slack     : 4992649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_0\/clock_0              macrocell114        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_0\/q       macrocell114   1250   1250  4992640  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/main_0  macrocell113   2591   3841  4992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_1\/clock_0              macrocell113        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_2\/q
Path End       : OSC1_FM_Sign/main_2
Capture Clock  : OSC1_FM_Sign/clock_0
Path slack     : 4992932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   5000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_2\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_2\/q  macrocell112   1250   1250  4992932  RISE       1
OSC1_FM_Sign/main_2                      macrocell115   2308   3558  4992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
OSC1_FM_Sign/clock_0                                       macrocell115        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_5
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7990746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell24   1250   1250  7990746  RISE       1
\PulseConvert_1:out_sample\/main_5  macrocell24   4494   5744  7990746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_2805/main_4
Capture Clock  : Net_2805/clock_0
Path slack     : 7991305p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell24   1250   1250  7990746  RISE       1
Net_2805/main_4                macrocell22   3935   5185  7991305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : Net_4614/main_3
Capture Clock  : Net_4614/clock_0
Path slack     : 7992323p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q  macrocell107   1250   1250  7992323  RISE       1
Net_4614/main_3                macrocell105   2917   4167  7992323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_4
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7992326p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q       macrocell107   1250   1250  7992323  RISE       1
\PulseConvert_3:out_sample\/main_4  macrocell107   2914   4164  7992326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell29   1250   1250  7992434  RISE       1
Net_2896/main_3                macrocell27   2806   4056  7992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_4
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q       macrocell29   1250   1250  7992434  RISE       1
\PulseConvert_2:out_sample\/main_4  macrocell29   2806   4056  7992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4614/q
Path End       : \PulseConvert_3:out_sample\/main_2
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7992640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4614/q                          macrocell105   1250   1250  7992640  RISE       1
\PulseConvert_3:out_sample\/main_2  macrocell107   2600   3850  7992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2805/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992925p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2805/q                          macrocell22   1250   1250  7992925  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell24   2315   3565  7992925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2896/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2896/q                          macrocell27   1250   1250  7992936  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell29   2304   3554  7992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell29         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

