# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do cy_lvdslcd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/jlywxy/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/jlywxy/project/cy_lvdslcd {/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:29:30 on Aug 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jlywxy/project/cy_lvdslcd" /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v 
# -- Compiling module cy_lvdslcd
# -- Compiling module ltdc_de
# 
# Top level modules:
# 	cy_lvdslcd
# End time: 12:29:31 on Aug 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jlywxy/project/cy_lvdslcd {/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:29:31 on Aug 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jlywxy/project/cy_lvdslcd" /home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v 
# -- Compiling module lcd_serdes_tx
# 
# Top level modules:
# 	lcd_serdes_tx
# End time: 12:29:31 on Aug 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jlywxy/project/cy_lvdslcd {/home/jlywxy/project/cy_lvdslcd/lcdpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:29:31 on Aug 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jlywxy/project/cy_lvdslcd" /home/jlywxy/project/cy_lvdslcd/lcdpll.v 
# -- Compiling module lcdpll
# 
# Top level modules:
# 	lcdpll
# End time: 12:29:31 on Aug 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jlywxy/project/cy_lvdslcd/db {/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:29:31 on Aug 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jlywxy/project/cy_lvdslcd/db" /home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v 
# -- Compiling module lcdpll_altpll
# 
# Top level modules:
# 	lcdpll_altpll
# End time: 12:29:31 on Aug 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jlywxy/project/cy_lvdslcd/db {/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:29:31 on Aug 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jlywxy/project/cy_lvdslcd/db" /home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v 
# -- Compiling module lcd_serdes_tx_ddio_out
# -- Compiling module lcd_serdes_tx_ddio_out1
# -- Compiling module lcd_serdes_tx_cmpr
# -- Compiling module lcd_serdes_tx_cmpr1
# -- Compiling module lcd_serdes_tx_cntr
# -- Compiling module lcd_serdes_tx_shift_reg
# -- Compiling module lcd_serdes_tx_lvds_tx
# 
# Top level modules:
# 	lcd_serdes_tx_lvds_tx
# End time: 12:29:31 on Aug 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/jlywxy/project/cy_lvdslcd/simulation/modelsim {/home/jlywxy/project/cy_lvdslcd/simulation/modelsim/cy_lvdslcd.vt}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:29:31 on Aug 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/jlywxy/project/cy_lvdslcd/simulation/modelsim" /home/jlywxy/project/cy_lvdslcd/simulation/modelsim/cy_lvdslcd.vt 
# -- Compiling module cy_lvdslcd_vlg_tst
# 
# Top level modules:
# 	cy_lvdslcd_vlg_tst
# End time: 12:29:31 on Aug 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  cy_lvdslcd_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" cy_lvdslcd_vlg_tst 
# Start time: 12:29:31 on Aug 06,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v(15): (vopt-2685) [TFMPC] - Too few port connections for 'lcdpll_inst'.  Expected 4, found 3.
# ** Warning: /home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v(15): (vopt-2718) [TFMPC] - Missing connection for port 'areset'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.cy_lvdslcd_vlg_tst(fast)
# Loading work.cy_lvdslcd(fast)
# Loading work.lcdpll(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.lcd_serdes_tx(fast)
# Loading altera_mf_ver.altlvds_tx(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.MF_stratixiii_pll(fast)
# Loading altera_mf_ver.ttn_m_cntr(fast)
# Loading altera_mf_ver.ttn_n_cntr(fast)
# Loading altera_mf_ver.ttn_scale_cntr(fast)
# Loading altera_mf_ver.flexible_lvds_tx(fast)
# Loading work.ltdc_de(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
#  Note : Cyclone IV E PLL self reset due to loss of lock
# Time: 0  Instance: cy_lvdslcd_vlg_tst.i1.lcdpll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL self reset due to loss of lock
# Time: 0  Instance: cy_lvdslcd_vlg_tst.i1.tx_auo.ALTLVDS_TX_component.MF_stratixiii_pll.u6
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: cy_lvdslcd_vlg_tst.i1.lcdpll_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 209998  Instance: cy_lvdslcd_vlg_tst.i1.tx_auo.ALTLVDS_TX_component.MF_stratixiii_pll.u6
# Break key hit
# Break in Module MF_cycloneiii_pll at /home/jlywxy/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../intel/verilog/src/altera_mf.v line 16973
# End time: 12:39:35 on Aug 06,2022, Elapsed time: 0:10:04
# Errors: 0, Warnings: 2
