Info: Generated by version: 23.4.1 build 205
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\projects\axe5_eagle\pcie\sandboxes\16084_0\sld\ipgen\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\projects\axe5_eagle\pcie\sandboxes\16084_0\sld\ipgen\alt_sld_fab_0 --family="Agilex 5" --part=A5ED065BB32AE4S
Info: alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Processing generation queue"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_56mtlti"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_z74n6wi"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci"
Info: alt_sld_fab_0: Done "alt_sld_fab_0" with 5 modules, 6 files
Info: Finished: Create HDL design files for synthesis
