;redcode
;assert 1
	SPL 0, <753
	CMP -205, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -205, <-128
	SPL 0, <753
	SUB @127, 106
	CMP @121, 106
	MOV -1, <-20
	MOV -1, <-10
	JMN 0, <753
	CMP @121, 103
	SUB @-121, 106
	CMP <921, <102
	ADD -1, <-20
	SUB @127, 106
	ADD -1, <-20
	CMP @121, 103
	SUB -0, 0
	MOV -7, <-20
	SUB @121, 106
	SUB #0, -9
	SPL 0, <753
	ADD @121, 103
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	JMZ -1, @-320
	SUB #0, -9
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 106
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SLT #-30, 9
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMN <-125, 100
