<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/samd5x/include/periph_cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:23 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('samd5x_2include_2periph__cpu_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">periph_cpu.h</div></div>
</div><!--header-->
<div class="contents">
<a href="samd5x_2include_2periph__cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (C) 2019 ML!PA Consulting GmbH</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * directory for more details.</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef PERIPH_CPU_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define PERIPH_CPU_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &lt;limits.h&gt;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="units_8h.html">macros/units.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;periph_cpu_common.h&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="candev__samd5x_8h.html">candev_samd5x.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a3d52dd0144d38c033aa29d57351a0d0a">   36</a></span><span class="preprocessor">#define SAM0_DFLL_FREQ_HZ       MHZ(48)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a121c34ee69ce4a30751903b3da728672">   41</a></span><span class="preprocessor">#define SAM0_XOSC_FREQ_HZ       (XOSC0_FREQUENCY ? XOSC0_FREQUENCY : XOSC1_FREQUENCY)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#aec3ed7e3039ce8fb8f2de6e3d2c177ef">   46</a></span><span class="preprocessor">#define SAM0_DPLL_FREQ_MIN_HZ   MHZ(96)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a8c7545ee86bdfc88cca140ae2dc65dd6">   51</a></span><span class="preprocessor">#define SAM0_DPLL_FREQ_MAX_HZ   MHZ(200)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a3d1931627629f3c43bd898da0be6075b">   57</a></span><span class="preprocessor">#define PM_NUM_MODES            (4)     </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    SAM0_PM_BACKUP = 0,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    SAM0_PM_HIBERNATE = 1,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    SAM0_PM_STANDBY = 2,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    SAM0_PM_IDLE = 3,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>};</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a086ca6a9c92fc2673def07c2cb6b65c7">   74</a></span><span class="preprocessor">#define SAM0_GCLK_MAIN 0                </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#ifndef SAM0_GCLK_32KHZ</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ac9d06a6f20a03f665893bda3f2da72dc">   76</a></span><span class="preprocessor">#define SAM0_GCLK_32KHZ 1               </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#ifndef SAM0_GCLK_TIMER</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ac220b5823064f21058b248b383787ed6">   79</a></span><span class="preprocessor">#define SAM0_GCLK_TIMER 2               </span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#ifndef SAM0_GCLK_PERIPH</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#add2e122edd6baa44d31f4911626301aa">   82</a></span><span class="preprocessor">#define SAM0_GCLK_PERIPH 3              </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#ifndef SAM0_GCLK_100MHZ</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#af9c3f8f79513bcac77dd122f1fdfeab1">   85</a></span><span class="preprocessor">#define SAM0_GCLK_100MHZ 4              </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define SAM0_GCLK_8MHZ      SAM0_GCLK_TIMER</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define SAM0_GCLK_48MHZ     SAM0_GCLK_PERIPH</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a292c9a0a5b03329a153ad28343ff2e09">  102</a></span><span class="preprocessor">#define SPI_HWCS(x)     (UINT_MAX - 1)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="foldopen" id="foldopen00107" data-start="{" data-end="};">
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a6c2dc25b440ee251d348a37961d67ede">  107</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="samd21_2include_2periph__cpu_8h.html#a820cce8fd2841e8f963e186bc482ff25">sam0_adc_pins</a>[2][16] = {</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    {   <span class="comment">/* ADC0 pins */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 2), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 3), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 8),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 9),</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 4), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 5), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 6),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 7),</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11),</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 1), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 2),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 3)</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    },</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    {   <span class="comment">/* ADC1 pins */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 8),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 9),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 8), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 9),</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 2),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 3),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 4), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 5),</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 6),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 7),  <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 1),</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>        <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 30), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 31), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a>, 1)</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    }</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>};</div>
</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ad90583a55b9b9ffad6ebb615ce5273cd">  126</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA02 ADC_INPUTCTRL_MUXPOS_AIN0 </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#abb507c578415ab78454b86306adfcd99">  127</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA03 ADC_INPUTCTRL_MUXPOS_AIN1 </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a7e54800e6046127c830f44f8dda11f25">  128</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PB08 ADC_INPUTCTRL_MUXPOS_AIN2 </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#abe5ac3a27360fc06c181cdf3035f08ad">  129</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PB09 ADC_INPUTCTRL_MUXPOS_AIN3 </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a0915ee76e7f9b7534465716feff74311">  130</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA04 ADC_INPUTCTRL_MUXPOS_AIN4 </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a6263caa8f073082440be9bf5feff137f">  131</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA05 ADC_INPUTCTRL_MUXPOS_AIN5 </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ac14334d6747f7d55e1a4032761f39c3a">  132</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA06 ADC_INPUTCTRL_MUXPOS_AIN6 </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a15e550792049b2efb300d6c5b7c395c7">  133</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA07 ADC_INPUTCTRL_MUXPOS_AIN7 </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#af0abcbf09ca106677a1055c6dc258950">  134</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA08 ADC_INPUTCTRL_MUXPOS_AIN8 </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#af706f4b8a66e085eb9acfae2d2d47039">  135</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA09 ADC_INPUTCTRL_MUXPOS_AIN9 </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a224a1d6ef183f79d4d36ba4ebe427941">  136</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA10 ADC_INPUTCTRL_MUXPOS_AIN10 </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a8c36abb64d34d92d2e455caf32a82bdb">  137</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PA11 ADC_INPUTCTRL_MUXPOS_AIN11 </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a99de7257271e9a62162810251a2a5fb5">  138</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PB00 ADC_INPUTCTRL_MUXPOS_AIN12 </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a68eb0fed5b5be0ab2ff263cbd6c21fcb">  139</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PB01 ADC_INPUTCTRL_MUXPOS_AIN13 </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a1b09dd2de2ef9ca84def7756513907ad">  140</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PB02 ADC_INPUTCTRL_MUXPOS_AIN14 </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a7bf6ae46d3dc0613c56e8b26281fa000">  141</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXPOS_PB03 ADC_INPUTCTRL_MUXPOS_AIN15 </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a0c86255fa98cb85faa45b69474d51468">  143</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PB08 ADC_INPUTCTRL_MUXPOS_AIN0 </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a019c5541be9e1bd22e32fc63d6e4b0ff">  144</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PB09 ADC_INPUTCTRL_MUXPOS_AIN1 </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a95a36f94d7c435cdf98d861d4cc02a55">  145</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PA08 ADC_INPUTCTRL_MUXPOS_AIN2 </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#aa65e0abbd20718fa4cf0814e97ffa0e0">  146</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PA09 ADC_INPUTCTRL_MUXPOS_AIN3 </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a1c39fa0bdc5be2c98ec35525fa215d5a">  147</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PC02 ADC_INPUTCTRL_MUXPOS_AIN4 </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a02504659122ab686ee8f1ff5b065b50c">  148</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PC03 ADC_INPUTCTRL_MUXPOS_AIN5 </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a5d1c2a2b1e01500e6fafe4a422b02ccb">  149</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PB04 ADC_INPUTCTRL_MUXPOS_AIN6 </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a4e358fee17d5cb19f0ff721320ee7de7">  150</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PB05 ADC_INPUTCTRL_MUXPOS_AIN7 </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#aef7383183b2366b10098605ae4ac0f56">  151</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PB06 ADC_INPUTCTRL_MUXPOS_AIN8 </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#aa5f4dabb8c0dc4904b03195b49b0f84b">  152</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PB07 ADC_INPUTCTRL_MUXPOS_AIN9 </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a5dc8facf481c3374313daf07b26b7ba3">  153</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PC00 ADC_INPUTCTRL_MUXPOS_AIN10 </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a7534bf27dd94bc0587f86405b5100cdd">  154</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PC01 ADC_INPUTCTRL_MUXPOS_AIN11 </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ae7dd0fd5e7639cc17500333cbbdab5d5">  155</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PC30 ADC_INPUTCTRL_MUXPOS_AIN12 </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a118dfcf2e22a399aff1d01522623b4a3">  156</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PC31 ADC_INPUTCTRL_MUXPOS_AIN13 </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a613da1d688656187e673e4768ae07398">  157</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PD00 ADC_INPUTCTRL_MUXPOS_AIN14 </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ab56d9aa42d1cd44201ff2f583cca1eef">  158</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXPOS_PD01 ADC_INPUTCTRL_MUXPOS_AIN15 </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#aac36bb3fba0b6fe05c82a339d9d23567">  160</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXNEG_PA02 ADC_INPUTCTRL_MUXPOS_AIN0 </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#adb433dd2a6b8dd9c00c433d9e98ab9f2">  161</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXNEG_PA03 ADC_INPUTCTRL_MUXPOS_AIN1 </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a003cb6e652b79e2d97a4a1b96aeca0ea">  162</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXNEG_PB08 ADC_INPUTCTRL_MUXPOS_AIN2 </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a9886ed7f4154017d5b9dfc32a87eaeef">  163</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXNEG_PB09 ADC_INPUTCTRL_MUXPOS_AIN3 </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#acfc0c00294d0ec6186258619c84a2be4">  164</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXNEG_PA04 ADC_INPUTCTRL_MUXPOS_AIN4 </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a97d66007f6950975fd1325ad9b94a6c3">  165</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXNEG_PA05 ADC_INPUTCTRL_MUXPOS_AIN5 </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a1150d7d97771086feeb8c3250bb37a95">  166</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXNEG_PA06 ADC_INPUTCTRL_MUXPOS_AIN6 </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#acc98f9ffeae713efb4d799360b465bc2">  167</a></span><span class="preprocessor">#define ADC0_INPUTCTRL_MUXNEG_PA07 ADC_INPUTCTRL_MUXPOS_AIN7 </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a5756d986ceea6ab3e2df6ecfb434be23">  169</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXNEG_PB08 ADC_INPUTCTRL_MUXPOS_AIN0 </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#afdd1cee35d309483d0652bfb603e1fba">  170</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXNEG_PB09 ADC_INPUTCTRL_MUXPOS_AIN1 </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a2aea4d4a92817a18710f200dedb69b77">  171</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXNEG_PA08 ADC_INPUTCTRL_MUXPOS_AIN2 </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a663437809e919f5440a958c1b82b8880">  172</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXNEG_PA09 ADC_INPUTCTRL_MUXPOS_AIN3 </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#aa38249c0a8b069ca9beb12f7e3cfbb4a">  173</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXNEG_PC02 ADC_INPUTCTRL_MUXPOS_AIN4 </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ad5f3a1292d1b45c3f379a195d0c02373">  174</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXNEG_PC03 ADC_INPUTCTRL_MUXPOS_AIN5 </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ab053525ed2a716b5306d210da724b0e2">  175</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXNEG_PB04 ADC_INPUTCTRL_MUXPOS_AIN6 </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a2402005366e82004987034a09ccda21a">  176</a></span><span class="preprocessor">#define ADC1_INPUTCTRL_MUXNEG_PB05 ADC_INPUTCTRL_MUXPOS_AIN7 </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a59201a381b7ecbc7a856d1d88724878e">  182</a></span><span class="preprocessor">#define DAC_RES_BITS        (12)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a2d6ae6694d0a51952fb26d994de93d12">  187</a></span><span class="preprocessor">#define DAC_NUMOF           (2)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define RTT_MAX_VALUE       (0xffffffff)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define RTT_CLOCK_FREQUENCY (32768U)                      </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define RTT_MIN_FREQUENCY   (RTT_CLOCK_FREQUENCY / 1024U) </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define RTT_MAX_FREQUENCY   (RTT_CLOCK_FREQUENCY)         </span><span class="comment">/* in Hz */</span><span class="preprocessor"></span></div>
<div class="foldopen" id="foldopen00203" data-start="{" data-end="};">
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ab7f3a64e7ba279722cb70ecbb34731df">  203</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="samd5x_2include_2periph__cpu_8h.html#ab7f3a64e7ba279722cb70ecbb34731df">rtc_tamper_pins</a>[RTC_NUM_OF_TAMPERS] = {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 2), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 2),</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 0), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 1)</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>};</div>
</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="foldopen" id="foldopen00211" data-start="{" data-end="};">
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ab86d38e9420ae5eba2b243c80b415748">  211</a></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> <a class="code hl_variable" href="samd5x_2include_2periph__cpu_8h.html#ab86d38e9420ae5eba2b243c80b415748">gclk_io_pins</a>[] = {</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 10), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 11), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 14),</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 15), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 16), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 17),</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 27), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a>, 30), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 10),</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 11), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 12), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 13),</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 14), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 15), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 16),</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 17), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 18), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 19),</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 20), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 21), <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 22),</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a>, 23)</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>};</div>
</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="foldopen" id="foldopen00226" data-start="{" data-end="};">
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a9f4a21ec05a24d51982a473289e0738f">  226</a></span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t <a class="code hl_variable" href="samd5x_2include_2periph__cpu_8h.html#a9f4a21ec05a24d51982a473289e0738f">gclk_io_ids</a>[] = {</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    4, 5, 0, 1, 2, 3, 1, 0, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 0, 1</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>};</div>
</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="keyword">struct </span><a class="code hl_struct" href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a> {</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="comment">/* config word 0 */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a8f17aeaac5b30c8e4bea18e01ebdce5e">  236</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a8f17aeaac5b30c8e4bea18e01ebdce5e">bod33_disable</a>              :  1; </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a75a5b7d466fa4a069ef6ed2a64fb346a">  237</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a75a5b7d466fa4a069ef6ed2a64fb346a">bod33_level</a>                :  8; </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#af05cfafc97f4a613175e4debf3c5041a">  238</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#af05cfafc97f4a613175e4debf3c5041a">bod33_action</a>               :  2; </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#ac72a70be8147b936cc46b06b9ae0c8ad">  239</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ac72a70be8147b936cc46b06b9ae0c8ad">bod33_hysteresis</a>           :  4; </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#adff34bb4064cca847cb85066702a7126">  240</a></span>    <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#adff34bb4064cca847cb85066702a7126">bod12_calibration</a>    : 11; </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#af40b60c6bb3f600e3d8a9d910ab49d24">  241</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#af40b60c6bb3f600e3d8a9d910ab49d24">nvm_boot_size</a>              :  4; </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a5ab2869367c8dc006e46b4c68ebba033">  242</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a5ab2869367c8dc006e46b4c68ebba033">reserved_0</a>                 :  2; </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <span class="comment">/* config word 1 */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a48d95153fca1f5ae8091368a543f07f5">  244</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a48d95153fca1f5ae8091368a543f07f5">smart_eeprom_blocks</a>        :  4; </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a2e591bc14b5eeffbfb9678e12dc14dce">  245</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a2e591bc14b5eeffbfb9678e12dc14dce">smart_eeprom_page_size</a>     :  3; </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#aaa3ab0b872943fd43daf8527b49362f7">  246</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#aaa3ab0b872943fd43daf8527b49362f7">ram_eccdis</a>                 :  1; </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#aab31beee4f94956daa86d9601b7e52c5">  247</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#aab31beee4f94956daa86d9601b7e52c5">reserved_1</a>                 :  8; </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a16780da8aba8cb09dec3484bd51fe49b">  248</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a16780da8aba8cb09dec3484bd51fe49b">wdt_enable</a>                 :  1; </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#af4193a6e689d437394ea8605536a1a0a">  249</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#af4193a6e689d437394ea8605536a1a0a">wdt_always_on</a>              :  1; </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a8d8dc1b65f1f9f6cb9d7b8e933f65e53">  250</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a8d8dc1b65f1f9f6cb9d7b8e933f65e53">wdt_period</a>                 :  4; </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#af820dfb257bd1f049dd6c210231ae9e2">  251</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#af820dfb257bd1f049dd6c210231ae9e2">wdt_window</a>                 :  4; </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#aa093801e3da9839b8662563b703a9979">  252</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#aa093801e3da9839b8662563b703a9979">wdt_ewoffset</a>               :  4; </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a84975009d3c17f70271851806b85f072">  253</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a84975009d3c17f70271851806b85f072">wdt_window_enable</a>          :  1; </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#ad11b957f5a61ba6ac1916752a8a620ff">  254</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#ad11b957f5a61ba6ac1916752a8a620ff">reserved_2</a>                 :  1; </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="comment">/* config word 2 */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a2b6341da5f0fee644f41d23b2bcfdb5a">  256</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a2b6341da5f0fee644f41d23b2bcfdb5a">nvm_locks</a>;                       </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <span class="comment">/* config word 3 */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a331e0f04bdf22a2e486fc07a51d41f8a">  258</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a331e0f04bdf22a2e486fc07a51d41f8a">user_page</a>;                       </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="comment">/* config word 4 */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#a09aec2de23f38254d5ec5a5c6cd3dce4">  260</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#a09aec2de23f38254d5ec5a5c6cd3dce4">reserved_3</a>;                      </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="comment">/* config words 5,6,7 */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="structsam0__aux__cfg__mapping.html#abce77c27faf72751fab3ec1e1eb27875">  262</a></span>    uint32_t <a class="code hl_variable" href="structsam0__aux__cfg__mapping.html#abce77c27faf72751fab3ec1e1eb27875">user_pages</a>[3];                   </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>};</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a4adb9b790efa144a5e4898beb61a5c62">  269</a></span><span class="preprocessor">#define SAM0_QSPI_PIN_CLK       GPIO_PIN(PB, 10)    </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a018ad968720754c43f6ca1b1e8a2be17">  270</a></span><span class="preprocessor">#define SAM0_QSPI_PIN_CS        GPIO_PIN(PB, 11)    </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a6f2e462484a8c9e72dca1064c3a3f866">  271</a></span><span class="preprocessor">#define SAM0_QSPI_PIN_DATA_0    GPIO_PIN(PA,  8)    </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a7a610edba7ee92ddcb11224040982f67">  272</a></span><span class="preprocessor">#define SAM0_QSPI_PIN_DATA_1    GPIO_PIN(PA,  9)    </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a3e5993f0be3d0ff5e774f627194464de">  273</a></span><span class="preprocessor">#define SAM0_QSPI_PIN_DATA_2    GPIO_PIN(PA, 10)    </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a599d40a755990885fdae6982f7fd0a02">  274</a></span><span class="preprocessor">#define SAM0_QSPI_PIN_DATA_3    GPIO_PIN(PA, 11)    </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#aa72515543db0f8274ce6107ebc356c03">  275</a></span><span class="preprocessor">#define SAM0_QSPI_MUX           GPIO_MUX_H          </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a90b4694c4ab6430d4f2b0db0c6a58b58">  282</a></span><span class="preprocessor">#define SAM0_SDHC_MUX           GPIO_MUX_I          </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#aac8dc8a1748496e75be8afdc8e04e660">  284</a></span><span class="preprocessor">#define SAM0_SDHC0_PIN_SDCMD    GPIO_PIN(PA,  8)    </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a780f5e748b8df8ccc1c48e7d95ef308d">  285</a></span><span class="preprocessor">#define SAM0_SDHC0_PIN_SDDAT0   GPIO_PIN(PA,  9)    </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a1c68b074424d221ead88f5629a3e18c7">  286</a></span><span class="preprocessor">#define SAM0_SDHC0_PIN_SDDAT1   GPIO_PIN(PA, 10)    </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a00a25e6b699130b4e5492895eb8f3d81">  287</a></span><span class="preprocessor">#define SAM0_SDHC0_PIN_SDDAT2   GPIO_PIN(PA, 11)    </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a3244fadead542c22ccd96711901b6542">  288</a></span><span class="preprocessor">#define SAM0_SDHC0_PIN_SDDAT3   GPIO_PIN(PB, 10)    </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a935390bb4525d343b186e79495ba1d94">  289</a></span><span class="preprocessor">#define SAM0_SDHC0_PIN_SDCK     GPIO_PIN(PB, 11)    </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a6d827696d806d0d7d57864a69f09db79">  291</a></span><span class="preprocessor">#define SAM0_SDHC1_PIN_SDCMD    GPIO_PIN(PA, 20)    </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a60f4ff106542b702ac99de620263b0cb">  292</a></span><span class="preprocessor">#define SAM0_SDHC1_PIN_SDDAT0   GPIO_PIN(PB, 18)    </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a3057d6e827a2736b25f290662ef0b5be">  293</a></span><span class="preprocessor">#define SAM0_SDHC1_PIN_SDDAT1   GPIO_PIN(PB, 19)    </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#ae655c871512ef20b3b5d0f75b6344c2b">  294</a></span><span class="preprocessor">#define SAM0_SDHC1_PIN_SDDAT2   GPIO_PIN(PB, 20)    </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a27c4630080f6c9f2655e52f1ee5be987">  295</a></span><span class="preprocessor">#define SAM0_SDHC1_PIN_SDDAT3   GPIO_PIN(PB, 21)    </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="samd5x_2include_2periph__cpu_8h.html#a1fa8de8dc511c24267085c0e58e685e4">  296</a></span><span class="preprocessor">#define SAM0_SDHC1_PIN_SDCK     GPIO_PIN(PA, 21)    </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>}</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CPU_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aatmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro.</div><div class="ttdef"><b>Definition</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="acandev__samd5x_8h_html"><div class="ttname"><a href="candev__samd5x_8h.html">candev_samd5x.h</a></div><div class="ttdoc">CPU specific definitions for CAN controllers.</div></div>
<div class="ttc" id="agroup__drivers__periph__gpio_html_gadacfc0deb08affff1e88f9549c8e2823"><div class="ttname"><a href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a></div><div class="ttdeci">uint16_t gpio_t</div><div class="ttdoc">GPIO type identifier.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00117">periph_cpu.h:117</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469a8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdeci">@ PB</div><div class="ttdoc">port B</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00100">periph_cpu_common.h:100</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aa2c62b62b658ac45e83749e9e9c1cb46">PC</a></div><div class="ttdeci">@ PC</div><div class="ttdoc">port C</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00101">periph_cpu_common.h:101</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469ae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdeci">@ PA</div><div class="ttdoc">port A</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00099">periph_cpu_common.h:99</a></div></div>
<div class="ttc" id="asam0__common_2include_2periph__cpu__common_8h_html_a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a10e74d65d7876276a8f6061c71dcf469aefbc069e0ac4cd293f3ba527bec2befe">PD</a></div><div class="ttdeci">@ PD</div><div class="ttdoc">port D</div><div class="ttdef"><b>Definition</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00102">periph_cpu_common.h:102</a></div></div>
<div class="ttc" id="asamd21_2include_2periph__cpu_8h_html_a820cce8fd2841e8f963e186bc482ff25"><div class="ttname"><a href="samd21_2include_2periph__cpu_8h.html#a820cce8fd2841e8f963e186bc482ff25">sam0_adc_pins</a></div><div class="ttdeci">static const gpio_t sam0_adc_pins[1][20]</div><div class="ttdoc">Pins that can be used for ADC input.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00105">periph_cpu.h:105</a></div></div>
<div class="ttc" id="asamd5x_2include_2periph__cpu_8h_html_a9f4a21ec05a24d51982a473289e0738f"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#a9f4a21ec05a24d51982a473289e0738f">gclk_io_ids</a></div><div class="ttdeci">static const uint8_t gclk_io_ids[]</div><div class="ttdoc">GCLK IDs of pins that have peripheral function GCLK - This maps directly to gclk_io_pins.</div><div class="ttdef"><b>Definition</b> <a href="#l00226">periph_cpu.h:226</a></div></div>
<div class="ttc" id="asamd5x_2include_2periph__cpu_8h_html_ab7f3a64e7ba279722cb70ecbb34731df"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#ab7f3a64e7ba279722cb70ecbb34731df">rtc_tamper_pins</a></div><div class="ttdeci">static const gpio_t rtc_tamper_pins[RTC_NUM_OF_TAMPERS]</div><div class="ttdoc">RTC input pins that can be used for tamper detection and wake from Deep Sleep.</div><div class="ttdef"><b>Definition</b> <a href="#l00203">periph_cpu.h:203</a></div></div>
<div class="ttc" id="asamd5x_2include_2periph__cpu_8h_html_ab86d38e9420ae5eba2b243c80b415748"><div class="ttname"><a href="samd5x_2include_2periph__cpu_8h.html#ab86d38e9420ae5eba2b243c80b415748">gclk_io_pins</a></div><div class="ttdeci">static const gpio_t gclk_io_pins[]</div><div class="ttdoc">Pins that have peripheral function GCLK.</div><div class="ttdef"><b>Definition</b> <a href="#l00211">periph_cpu.h:211</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html">sam0_aux_cfg_mapping</a></div><div class="ttdoc">NVM User Row Mapping - Dedicated Entries Config values will be applied at power-on.</div><div class="ttdef"><b>Definition</b> <a href="samd21_2include_2periph__cpu_8h_source.html#l00177">periph_cpu.h:177</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a09aec2de23f38254d5ec5a5c6cd3dce4"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a09aec2de23f38254d5ec5a5c6cd3dce4">sam0_aux_cfg_mapping::reserved_3</a></div><div class="ttdeci">uint32_t reserved_3</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="#l00260">periph_cpu.h:260</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a16780da8aba8cb09dec3484bd51fe49b"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a16780da8aba8cb09dec3484bd51fe49b">sam0_aux_cfg_mapping::wdt_enable</a></div><div class="ttdeci">uint32_t wdt_enable</div><div class="ttdoc">WDT Enable at power-on.</div><div class="ttdef"><b>Definition</b> <a href="#l00248">periph_cpu.h:248</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a2b6341da5f0fee644f41d23b2bcfdb5a"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a2b6341da5f0fee644f41d23b2bcfdb5a">sam0_aux_cfg_mapping::nvm_locks</a></div><div class="ttdeci">uint32_t nvm_locks</div><div class="ttdoc">NVM Region Lock Bits.</div><div class="ttdef"><b>Definition</b> <a href="#l00256">periph_cpu.h:256</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a2e591bc14b5eeffbfb9678e12dc14dce"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a2e591bc14b5eeffbfb9678e12dc14dce">sam0_aux_cfg_mapping::smart_eeprom_page_size</a></div><div class="ttdeci">uint32_t smart_eeprom_page_size</div><div class="ttdoc">SmartEEPROM Page Size</div><div class="ttdef"><b>Definition</b> <a href="#l00245">periph_cpu.h:245</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a331e0f04bdf22a2e486fc07a51d41f8a"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a331e0f04bdf22a2e486fc07a51d41f8a">sam0_aux_cfg_mapping::user_page</a></div><div class="ttdeci">uint32_t user_page</div><div class="ttdoc">User page</div><div class="ttdef"><b>Definition</b> <a href="#l00258">periph_cpu.h:258</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a48d95153fca1f5ae8091368a543f07f5"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a48d95153fca1f5ae8091368a543f07f5">sam0_aux_cfg_mapping::smart_eeprom_blocks</a></div><div class="ttdeci">uint32_t smart_eeprom_blocks</div><div class="ttdoc">NVM Blocks per SmartEEPROM sector</div><div class="ttdef"><b>Definition</b> <a href="#l00244">periph_cpu.h:244</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a5ab2869367c8dc006e46b4c68ebba033"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a5ab2869367c8dc006e46b4c68ebba033">sam0_aux_cfg_mapping::reserved_0</a></div><div class="ttdeci">uint32_t reserved_0</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="#l00242">periph_cpu.h:242</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a75a5b7d466fa4a069ef6ed2a64fb346a"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a75a5b7d466fa4a069ef6ed2a64fb346a">sam0_aux_cfg_mapping::bod33_level</a></div><div class="ttdeci">uint32_t bod33_level</div><div class="ttdoc">BOD33 threshold level at power-on.</div><div class="ttdef"><b>Definition</b> <a href="#l00237">periph_cpu.h:237</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a84975009d3c17f70271851806b85f072"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a84975009d3c17f70271851806b85f072">sam0_aux_cfg_mapping::wdt_window_enable</a></div><div class="ttdeci">uint32_t wdt_window_enable</div><div class="ttdoc">WDT Window mode enabled on power-on</div><div class="ttdef"><b>Definition</b> <a href="#l00253">periph_cpu.h:253</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a8d8dc1b65f1f9f6cb9d7b8e933f65e53"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a8d8dc1b65f1f9f6cb9d7b8e933f65e53">sam0_aux_cfg_mapping::wdt_period</a></div><div class="ttdeci">uint32_t wdt_period</div><div class="ttdoc">WDT Period at power-on.</div><div class="ttdef"><b>Definition</b> <a href="#l00250">periph_cpu.h:250</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_a8f17aeaac5b30c8e4bea18e01ebdce5e"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#a8f17aeaac5b30c8e4bea18e01ebdce5e">sam0_aux_cfg_mapping::bod33_disable</a></div><div class="ttdeci">uint32_t bod33_disable</div><div class="ttdoc">BOD33 Disable at power-on.</div><div class="ttdef"><b>Definition</b> <a href="#l00236">periph_cpu.h:236</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_aa093801e3da9839b8662563b703a9979"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#aa093801e3da9839b8662563b703a9979">sam0_aux_cfg_mapping::wdt_ewoffset</a></div><div class="ttdeci">uint32_t wdt_ewoffset</div><div class="ttdoc">WDT Early Warning Interrupt Offset</div><div class="ttdef"><b>Definition</b> <a href="#l00252">periph_cpu.h:252</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_aaa3ab0b872943fd43daf8527b49362f7"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#aaa3ab0b872943fd43daf8527b49362f7">sam0_aux_cfg_mapping::ram_eccdis</a></div><div class="ttdeci">uint32_t ram_eccdis</div><div class="ttdoc">RAM ECC Disable</div><div class="ttdef"><b>Definition</b> <a href="#l00246">periph_cpu.h:246</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_aab31beee4f94956daa86d9601b7e52c5"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#aab31beee4f94956daa86d9601b7e52c5">sam0_aux_cfg_mapping::reserved_1</a></div><div class="ttdeci">uint32_t reserved_1</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="#l00247">periph_cpu.h:247</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_abce77c27faf72751fab3ec1e1eb27875"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#abce77c27faf72751fab3ec1e1eb27875">sam0_aux_cfg_mapping::user_pages</a></div><div class="ttdeci">uint32_t user_pages[3]</div><div class="ttdoc">User pages</div><div class="ttdef"><b>Definition</b> <a href="#l00262">periph_cpu.h:262</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ac72a70be8147b936cc46b06b9ae0c8ad"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ac72a70be8147b936cc46b06b9ae0c8ad">sam0_aux_cfg_mapping::bod33_hysteresis</a></div><div class="ttdeci">uint32_t bod33_hysteresis</div><div class="ttdoc">BOD33 Hysteresis configuration</div><div class="ttdef"><b>Definition</b> <a href="#l00239">periph_cpu.h:239</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_ad11b957f5a61ba6ac1916752a8a620ff"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#ad11b957f5a61ba6ac1916752a8a620ff">sam0_aux_cfg_mapping::reserved_2</a></div><div class="ttdeci">uint32_t reserved_2</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="#l00254">periph_cpu.h:254</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_adff34bb4064cca847cb85066702a7126"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#adff34bb4064cca847cb85066702a7126">sam0_aux_cfg_mapping::bod12_calibration</a></div><div class="ttdeci">const uint32_t bod12_calibration</div><div class="ttdoc">Factory settings - do not change.</div><div class="ttdef"><b>Definition</b> <a href="#l00240">periph_cpu.h:240</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_af05cfafc97f4a613175e4debf3c5041a"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#af05cfafc97f4a613175e4debf3c5041a">sam0_aux_cfg_mapping::bod33_action</a></div><div class="ttdeci">uint32_t bod33_action</div><div class="ttdoc">BOD33 Action at power-on.</div><div class="ttdef"><b>Definition</b> <a href="#l00238">periph_cpu.h:238</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_af40b60c6bb3f600e3d8a9d910ab49d24"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#af40b60c6bb3f600e3d8a9d910ab49d24">sam0_aux_cfg_mapping::nvm_boot_size</a></div><div class="ttdeci">uint32_t nvm_boot_size</div><div class="ttdoc">NVM Bootloader Size</div><div class="ttdef"><b>Definition</b> <a href="#l00241">periph_cpu.h:241</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_af4193a6e689d437394ea8605536a1a0a"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#af4193a6e689d437394ea8605536a1a0a">sam0_aux_cfg_mapping::wdt_always_on</a></div><div class="ttdeci">uint32_t wdt_always_on</div><div class="ttdoc">WDT Always-On at power-on.</div><div class="ttdef"><b>Definition</b> <a href="#l00249">periph_cpu.h:249</a></div></div>
<div class="ttc" id="astructsam0__aux__cfg__mapping_html_af820dfb257bd1f049dd6c210231ae9e2"><div class="ttname"><a href="structsam0__aux__cfg__mapping.html#af820dfb257bd1f049dd6c210231ae9e2">sam0_aux_cfg_mapping::wdt_window</a></div><div class="ttdeci">uint32_t wdt_window</div><div class="ttdoc">WDT Window at power-on.</div><div class="ttdef"><b>Definition</b> <a href="#l00251">periph_cpu.h:251</a></div></div>
<div class="ttc" id="aunits_8h_html"><div class="ttname"><a href="units_8h.html">units.h</a></div><div class="ttdoc">Unit helper macros.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
