Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 14 03:51:01 2017
| Host         : vidal running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file esclavo_endpoint_uart_control_sets_placed.rpt
| Design       : esclavo_endpoint_uart
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           13 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             103 |           30 |
| Yes          | No                    | No                     |              80 |           22 |
| Yes          | No                    | Yes                    |              64 |           16 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------+--------------------------------------------------+------------------+----------------+
|       Clock Signal      |                  Enable Signal                 |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/shift[11]_i_1_n_0              |                                                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/shift[15]_i_1_n_0              |                                                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/shift[19]_i_1_n_0              |                                                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/shift[23]_i_1_n_0              |                                                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/shift[27]_i_1_n_0              |                                                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/shift[31]_i_1_n_0              |                                                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/shift[3]_i_1_n_0               |                                                  |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/shift[7]_i_1_n_0               |                                                  |                1 |              4 |
|  clk_div_ss_display/CLK |                                                |                                                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/counter[5]_i_2_n_0             | u32_to_bcd_inst/counter[5]_i_1_n_0               |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG    | uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0 | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG    | UART_tx_ins/TX_control_inst0/E[0]              | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG    | UART_rx_ins/FSM_onehot_estado_reg_n_0_[1]      | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG    | UART_rx_ins/FSM_onehot_estado_reg_n_0_[3]      | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG    | UART_rx_ins/FSM_onehot_estado_reg_n_0_[5]      | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG    | UART_rx_ins/FSM_onehot_estado_reg_n_0_[7]      | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG    | UART_tx_ins/TX_control_inst0/tx_data16         |                                                  |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG    | UART_rx_ins/operador1_next                     | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG    | UART_rx_ins/operador2_next                     | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG    |                                                | uart_basic_inst/uart_tx_blk/SR[0]                |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG    |                                                | clk_div_ss_display/clk_out                       |                7 |             26 |
|  CLK100MHZ_IBUF_BUFG    |                                                | UART_rx_ins/FSM_onehot_estado_reg[1]_0           |               11 |             29 |
|  CLK100MHZ_IBUF_BUFG    |                                                |                                                  |               12 |             32 |
|  CLK100MHZ_IBUF_BUFG    |                                                | UART_tx_ins/TX_control_inst0/cnt_next[0]_i_1_n_0 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG    | u32_to_bcd_inst/bcd0                           |                                                  |                8 |             32 |
+-------------------------+------------------------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     9 |
| 5      |                     1 |
| 8      |                     6 |
| 16+    |                     9 |
+--------+-----------------------+


