#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fb5ee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fb6070 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1fc3540 .functor NOT 1, L_0x1fef4e0, C4<0>, C4<0>, C4<0>;
L_0x1fef240 .functor XOR 1, L_0x1fef0e0, L_0x1fef1a0, C4<0>, C4<0>;
L_0x1fef3d0 .functor XOR 1, L_0x1fef240, L_0x1fef300, C4<0>, C4<0>;
v0x1fea770_0 .net *"_ivl_10", 0 0, L_0x1fef300;  1 drivers
v0x1fea870_0 .net *"_ivl_12", 0 0, L_0x1fef3d0;  1 drivers
v0x1fea950_0 .net *"_ivl_2", 0 0, L_0x1fec650;  1 drivers
v0x1feaa10_0 .net *"_ivl_4", 0 0, L_0x1fef0e0;  1 drivers
v0x1feaaf0_0 .net *"_ivl_6", 0 0, L_0x1fef1a0;  1 drivers
v0x1feac20_0 .net *"_ivl_8", 0 0, L_0x1fef240;  1 drivers
v0x1fead00_0 .net "a", 0 0, v0x1fe6d70_0;  1 drivers
v0x1feada0_0 .net "b", 0 0, v0x1fe6e10_0;  1 drivers
v0x1feae40_0 .net "c", 0 0, v0x1fe6eb0_0;  1 drivers
v0x1feaee0_0 .var "clk", 0 0;
v0x1feaf80_0 .net "d", 0 0, v0x1fe6ff0_0;  1 drivers
v0x1feb020_0 .net "q_dut", 0 0, L_0x1feef80;  1 drivers
v0x1feb0c0_0 .net "q_ref", 0 0, L_0x1fc35b0;  1 drivers
v0x1feb160_0 .var/2u "stats1", 159 0;
v0x1feb200_0 .var/2u "strobe", 0 0;
v0x1feb2a0_0 .net "tb_match", 0 0, L_0x1fef4e0;  1 drivers
v0x1feb360_0 .net "tb_mismatch", 0 0, L_0x1fc3540;  1 drivers
v0x1feb420_0 .net "wavedrom_enable", 0 0, v0x1fe70e0_0;  1 drivers
v0x1feb4c0_0 .net "wavedrom_title", 511 0, v0x1fe7180_0;  1 drivers
L_0x1fec650 .concat [ 1 0 0 0], L_0x1fc35b0;
L_0x1fef0e0 .concat [ 1 0 0 0], L_0x1fc35b0;
L_0x1fef1a0 .concat [ 1 0 0 0], L_0x1feef80;
L_0x1fef300 .concat [ 1 0 0 0], L_0x1fc35b0;
L_0x1fef4e0 .cmp/eeq 1, L_0x1fec650, L_0x1fef3d0;
S_0x1fb6200 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1fb6070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1fa1ea0 .functor OR 1, v0x1fe6d70_0, v0x1fe6e10_0, C4<0>, C4<0>;
L_0x1fb6960 .functor OR 1, v0x1fe6eb0_0, v0x1fe6ff0_0, C4<0>, C4<0>;
L_0x1fc35b0 .functor AND 1, L_0x1fa1ea0, L_0x1fb6960, C4<1>, C4<1>;
v0x1fc37b0_0 .net *"_ivl_0", 0 0, L_0x1fa1ea0;  1 drivers
v0x1fc3850_0 .net *"_ivl_2", 0 0, L_0x1fb6960;  1 drivers
v0x1fa1ff0_0 .net "a", 0 0, v0x1fe6d70_0;  alias, 1 drivers
v0x1fa2090_0 .net "b", 0 0, v0x1fe6e10_0;  alias, 1 drivers
v0x1fe61f0_0 .net "c", 0 0, v0x1fe6eb0_0;  alias, 1 drivers
v0x1fe6300_0 .net "d", 0 0, v0x1fe6ff0_0;  alias, 1 drivers
v0x1fe63c0_0 .net "q", 0 0, L_0x1fc35b0;  alias, 1 drivers
S_0x1fe6520 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1fb6070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1fe6d70_0 .var "a", 0 0;
v0x1fe6e10_0 .var "b", 0 0;
v0x1fe6eb0_0 .var "c", 0 0;
v0x1fe6f50_0 .net "clk", 0 0, v0x1feaee0_0;  1 drivers
v0x1fe6ff0_0 .var "d", 0 0;
v0x1fe70e0_0 .var "wavedrom_enable", 0 0;
v0x1fe7180_0 .var "wavedrom_title", 511 0;
E_0x1fb0e80/0 .event negedge, v0x1fe6f50_0;
E_0x1fb0e80/1 .event posedge, v0x1fe6f50_0;
E_0x1fb0e80 .event/or E_0x1fb0e80/0, E_0x1fb0e80/1;
E_0x1fb10d0 .event posedge, v0x1fe6f50_0;
E_0x1f9a9f0 .event negedge, v0x1fe6f50_0;
S_0x1fe6870 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1fe6520;
 .timescale -12 -12;
v0x1fe6a70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fe6b70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1fe6520;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fe72e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1fb6070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1feb7f0 .functor NOT 1, v0x1fe6d70_0, C4<0>, C4<0>, C4<0>;
L_0x1feb880 .functor NOT 1, v0x1fe6e10_0, C4<0>, C4<0>, C4<0>;
L_0x1feb910 .functor AND 1, L_0x1feb7f0, L_0x1feb880, C4<1>, C4<1>;
L_0x1feb980 .functor NOT 1, v0x1fe6eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1feba20 .functor AND 1, L_0x1feb910, L_0x1feb980, C4<1>, C4<1>;
L_0x1febb30 .functor NOT 1, v0x1fe6ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1febbe0 .functor AND 1, L_0x1feba20, L_0x1febb30, C4<1>, C4<1>;
L_0x1febcf0 .functor NOT 1, v0x1fe6d70_0, C4<0>, C4<0>, C4<0>;
L_0x1febdb0 .functor NOT 1, v0x1fe6e10_0, C4<0>, C4<0>, C4<0>;
L_0x1febe20 .functor AND 1, L_0x1febcf0, L_0x1febdb0, C4<1>, C4<1>;
L_0x1febf90 .functor NOT 1, v0x1fe6eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fec000 .functor AND 1, L_0x1febe20, L_0x1febf90, C4<1>, C4<1>;
L_0x1fec130 .functor AND 1, L_0x1fec000, v0x1fe6ff0_0, C4<1>, C4<1>;
L_0x1fec1f0 .functor OR 1, L_0x1febbe0, L_0x1fec130, C4<0>, C4<0>;
L_0x1fec0c0 .functor NOT 1, v0x1fe6d70_0, C4<0>, C4<0>, C4<0>;
L_0x1fec380 .functor NOT 1, v0x1fe6e10_0, C4<0>, C4<0>, C4<0>;
L_0x1fec480 .functor AND 1, L_0x1fec0c0, L_0x1fec380, C4<1>, C4<1>;
L_0x1fec590 .functor AND 1, L_0x1fec480, v0x1fe6eb0_0, C4<1>, C4<1>;
L_0x1fec6f0 .functor NOT 1, v0x1fe6ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1fec760 .functor AND 1, L_0x1fec590, L_0x1fec6f0, C4<1>, C4<1>;
L_0x1fec920 .functor OR 1, L_0x1fec1f0, L_0x1fec760, C4<0>, C4<0>;
L_0x1feca30 .functor NOT 1, v0x1fe6d70_0, C4<0>, C4<0>, C4<0>;
L_0x1fecc70 .functor AND 1, L_0x1feca30, v0x1fe6e10_0, C4<1>, C4<1>;
L_0x1fece40 .functor NOT 1, v0x1fe6eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fed090 .functor AND 1, L_0x1fecc70, L_0x1fece40, C4<1>, C4<1>;
L_0x1fed1a0 .functor NOT 1, v0x1fe6ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1fed400 .functor AND 1, L_0x1fed090, L_0x1fed1a0, C4<1>, C4<1>;
L_0x1fed510 .functor OR 1, L_0x1fec920, L_0x1fed400, C4<0>, C4<0>;
L_0x1fed710 .functor NOT 1, v0x1fe6e10_0, C4<0>, C4<0>, C4<0>;
L_0x1fed780 .functor AND 1, v0x1fe6d70_0, L_0x1fed710, C4<1>, C4<1>;
L_0x1fed940 .functor NOT 1, v0x1fe6eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fed9b0 .functor AND 1, L_0x1fed780, L_0x1fed940, C4<1>, C4<1>;
L_0x1fedbd0 .functor NOT 1, v0x1fe6ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1fedc40 .functor AND 1, L_0x1fed9b0, L_0x1fedbd0, C4<1>, C4<1>;
L_0x1fede70 .functor OR 1, L_0x1fed510, L_0x1fedc40, C4<0>, C4<0>;
L_0x1fedf80 .functor NOT 1, v0x1fe6e10_0, C4<0>, C4<0>, C4<0>;
L_0x1fee120 .functor AND 1, v0x1fe6d70_0, L_0x1fedf80, C4<1>, C4<1>;
L_0x1fee1e0 .functor AND 1, L_0x1fee120, v0x1fe6eb0_0, C4<1>, C4<1>;
L_0x1fee3e0 .functor NOT 1, v0x1fe6ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1fee450 .functor AND 1, L_0x1fee1e0, L_0x1fee3e0, C4<1>, C4<1>;
L_0x1fee6b0 .functor OR 1, L_0x1fede70, L_0x1fee450, C4<0>, C4<0>;
L_0x1fee7c0 .functor AND 1, v0x1fe6d70_0, v0x1fe6e10_0, C4<1>, C4<1>;
L_0x1fee990 .functor NOT 1, v0x1fe6eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1feea00 .functor AND 1, L_0x1fee7c0, L_0x1fee990, C4<1>, C4<1>;
L_0x1feec80 .functor NOT 1, v0x1fe6ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1feecf0 .functor AND 1, L_0x1feea00, L_0x1feec80, C4<1>, C4<1>;
L_0x1feef80 .functor OR 1, L_0x1fee6b0, L_0x1feecf0, C4<0>, C4<0>;
v0x1fe75d0_0 .net *"_ivl_0", 0 0, L_0x1feb7f0;  1 drivers
v0x1fe76b0_0 .net *"_ivl_10", 0 0, L_0x1febb30;  1 drivers
v0x1fe7790_0 .net *"_ivl_12", 0 0, L_0x1febbe0;  1 drivers
v0x1fe7880_0 .net *"_ivl_14", 0 0, L_0x1febcf0;  1 drivers
v0x1fe7960_0 .net *"_ivl_16", 0 0, L_0x1febdb0;  1 drivers
v0x1fe7a90_0 .net *"_ivl_18", 0 0, L_0x1febe20;  1 drivers
v0x1fe7b70_0 .net *"_ivl_2", 0 0, L_0x1feb880;  1 drivers
v0x1fe7c50_0 .net *"_ivl_20", 0 0, L_0x1febf90;  1 drivers
v0x1fe7d30_0 .net *"_ivl_22", 0 0, L_0x1fec000;  1 drivers
v0x1fe7e10_0 .net *"_ivl_24", 0 0, L_0x1fec130;  1 drivers
v0x1fe7ef0_0 .net *"_ivl_26", 0 0, L_0x1fec1f0;  1 drivers
v0x1fe7fd0_0 .net *"_ivl_28", 0 0, L_0x1fec0c0;  1 drivers
v0x1fe80b0_0 .net *"_ivl_30", 0 0, L_0x1fec380;  1 drivers
v0x1fe8190_0 .net *"_ivl_32", 0 0, L_0x1fec480;  1 drivers
v0x1fe8270_0 .net *"_ivl_34", 0 0, L_0x1fec590;  1 drivers
v0x1fe8350_0 .net *"_ivl_36", 0 0, L_0x1fec6f0;  1 drivers
v0x1fe8430_0 .net *"_ivl_38", 0 0, L_0x1fec760;  1 drivers
v0x1fe8510_0 .net *"_ivl_4", 0 0, L_0x1feb910;  1 drivers
v0x1fe85f0_0 .net *"_ivl_40", 0 0, L_0x1fec920;  1 drivers
v0x1fe86d0_0 .net *"_ivl_42", 0 0, L_0x1feca30;  1 drivers
v0x1fe87b0_0 .net *"_ivl_44", 0 0, L_0x1fecc70;  1 drivers
v0x1fe8890_0 .net *"_ivl_46", 0 0, L_0x1fece40;  1 drivers
v0x1fe8970_0 .net *"_ivl_48", 0 0, L_0x1fed090;  1 drivers
v0x1fe8a50_0 .net *"_ivl_50", 0 0, L_0x1fed1a0;  1 drivers
v0x1fe8b30_0 .net *"_ivl_52", 0 0, L_0x1fed400;  1 drivers
v0x1fe8c10_0 .net *"_ivl_54", 0 0, L_0x1fed510;  1 drivers
v0x1fe8cf0_0 .net *"_ivl_56", 0 0, L_0x1fed710;  1 drivers
v0x1fe8dd0_0 .net *"_ivl_58", 0 0, L_0x1fed780;  1 drivers
v0x1fe8eb0_0 .net *"_ivl_6", 0 0, L_0x1feb980;  1 drivers
v0x1fe8f90_0 .net *"_ivl_60", 0 0, L_0x1fed940;  1 drivers
v0x1fe9070_0 .net *"_ivl_62", 0 0, L_0x1fed9b0;  1 drivers
v0x1fe9150_0 .net *"_ivl_64", 0 0, L_0x1fedbd0;  1 drivers
v0x1fe9230_0 .net *"_ivl_66", 0 0, L_0x1fedc40;  1 drivers
v0x1fe9520_0 .net *"_ivl_68", 0 0, L_0x1fede70;  1 drivers
v0x1fe9600_0 .net *"_ivl_70", 0 0, L_0x1fedf80;  1 drivers
v0x1fe96e0_0 .net *"_ivl_72", 0 0, L_0x1fee120;  1 drivers
v0x1fe97c0_0 .net *"_ivl_74", 0 0, L_0x1fee1e0;  1 drivers
v0x1fe98a0_0 .net *"_ivl_76", 0 0, L_0x1fee3e0;  1 drivers
v0x1fe9980_0 .net *"_ivl_78", 0 0, L_0x1fee450;  1 drivers
v0x1fe9a60_0 .net *"_ivl_8", 0 0, L_0x1feba20;  1 drivers
v0x1fe9b40_0 .net *"_ivl_80", 0 0, L_0x1fee6b0;  1 drivers
v0x1fe9c20_0 .net *"_ivl_82", 0 0, L_0x1fee7c0;  1 drivers
v0x1fe9d00_0 .net *"_ivl_84", 0 0, L_0x1fee990;  1 drivers
v0x1fe9de0_0 .net *"_ivl_86", 0 0, L_0x1feea00;  1 drivers
v0x1fe9ec0_0 .net *"_ivl_88", 0 0, L_0x1feec80;  1 drivers
v0x1fe9fa0_0 .net *"_ivl_90", 0 0, L_0x1feecf0;  1 drivers
v0x1fea080_0 .net "a", 0 0, v0x1fe6d70_0;  alias, 1 drivers
v0x1fea120_0 .net "b", 0 0, v0x1fe6e10_0;  alias, 1 drivers
v0x1fea210_0 .net "c", 0 0, v0x1fe6eb0_0;  alias, 1 drivers
v0x1fea300_0 .net "d", 0 0, v0x1fe6ff0_0;  alias, 1 drivers
v0x1fea3f0_0 .net "q", 0 0, L_0x1feef80;  alias, 1 drivers
S_0x1fea550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1fb6070;
 .timescale -12 -12;
E_0x1fb0c20 .event anyedge, v0x1feb200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1feb200_0;
    %nor/r;
    %assign/vec4 v0x1feb200_0, 0;
    %wait E_0x1fb0c20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fe6520;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe6ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6e10_0, 0;
    %assign/vec4 v0x1fe6d70_0, 0;
    %wait E_0x1f9a9f0;
    %wait E_0x1fb10d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe6ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6e10_0, 0;
    %assign/vec4 v0x1fe6d70_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb0e80;
    %load/vec4 v0x1fe6d70_0;
    %load/vec4 v0x1fe6e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fe6eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fe6ff0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe6ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6e10_0, 0;
    %assign/vec4 v0x1fe6d70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fe6b70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb0e80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe6ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe6e10_0, 0;
    %assign/vec4 v0x1fe6d70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fb6070;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1feaee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1feb200_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fb6070;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1feaee0_0;
    %inv;
    %store/vec4 v0x1feaee0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fb6070;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fe6f50_0, v0x1feb360_0, v0x1fead00_0, v0x1feada0_0, v0x1feae40_0, v0x1feaf80_0, v0x1feb0c0_0, v0x1feb020_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fb6070;
T_7 ;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fb6070;
T_8 ;
    %wait E_0x1fb0e80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1feb160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feb160_0, 4, 32;
    %load/vec4 v0x1feb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feb160_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1feb160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feb160_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1feb0c0_0;
    %load/vec4 v0x1feb0c0_0;
    %load/vec4 v0x1feb020_0;
    %xor;
    %load/vec4 v0x1feb0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feb160_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1feb160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feb160_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit3/iter0/response24/top_module.sv";
