Info: Generated by version: 23.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate J:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L3.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=J:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L3 --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_65536x64_L3.rom_1port_0: Targeting device family: Agilex 7.
: rom_65536x64_L3.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
Info: rom_65536x64_L3: "Transforming system: rom_65536x64_L3"
Info: rom_65536x64_L3: "Naming system components in system: rom_65536x64_L3"
Info: rom_65536x64_L3: "Processing generation queue"
Info: rom_65536x64_L3: "Generating: rom_65536x64_L3"
Info: rom_65536x64_L3: "Generating: rom_65536x64_L3_rom_1port_2020_ab4pytq"
Info: rom_65536x64_L3: Done "rom_65536x64_L3" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in J:/slw/AGF027_Project_8_12_master1212/src/tsv/rom_65536x64_L3/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under J:/slw/AGF027_Project_8_12_master1212/src/tsv/rom_65536x64_L3/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=J:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L3.ip --simulator=MODELSIM --output-directory=J:/slw/AGF027_Project_8_12_master1212/src/tsv/rom_65536x64_L3/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in J:/slw/AGF027_Project_8_12_master1212/src/tsv/rom_65536x64_L3/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under J:/slw/AGF027_Project_8_12_master1212/src/tsv/rom_65536x64_L3/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate J:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L3.ip --block-symbol-file --output-directory=J:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L3 --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_65536x64_L3.rom_1port_0: Targeting device family: Agilex 7.
: rom_65536x64_L3.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate J:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L3.ip --synthesis=VERILOG --output-directory=J:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L3 --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_65536x64_L3.rom_1port_0: Targeting device family: Agilex 7.
: rom_65536x64_L3.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
Info: rom_65536x64_L3: "Transforming system: rom_65536x64_L3"
Info: rom_65536x64_L3: "Naming system components in system: rom_65536x64_L3"
Info: rom_65536x64_L3: "Processing generation queue"
Info: rom_65536x64_L3: "Generating: rom_65536x64_L3"
Info: rom_65536x64_L3: "Generating: rom_65536x64_L3_rom_1port_2020_ab4pytq"
Info: rom_65536x64_L3: Done "rom_65536x64_L3" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in rom_65536x64_L3. No files generated.
Info: Finished: Generate IP Core Documentation
