Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/vhdl/FS/S4bit_tb_isim_beh.exe -prj D:/vhdl/FS/S4bit_tb_beh.prj work.S4bit_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/vhdl/FS/FA.vhd" into library work
Parsing VHDL file "D:/vhdl/FS/S4bit.vhd" into library work
WARNING:HDLCompiler:946 - "D:/vhdl/FS/S4bit.vhd" Line 25: Actual for formal port b is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/vhdl/FS/S4bit.vhd" Line 32: Actual for formal port b is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/vhdl/FS/S4bit.vhd" Line 39: Actual for formal port b is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "D:/vhdl/FS/S4bit.vhd" Line 46: Actual for formal port b is neither a static name nor a globally static expression
Parsing VHDL file "D:/vhdl/FS/S4bit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity FA1bit [fa1bit_default]
Compiling architecture behavioral of entity S4bit [s4bit_default]
Compiling architecture behavior of entity s4bit_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/vhdl/FS/S4bit_tb_isim_beh.exe
Fuse Memory Usage: 29140 KB
Fuse CPU Usage: 327 ms
