cache
budget
hierarchy
crossover
budgets
workload
money
locality
dollars
stack
disk
hierarchies
eq
l1
technologies
l2
configuration
ram
associative
configurations
mbytes
afs
curve
chip
backing
lru
jacob
caches
psi
levels
analytical
recommended
cumulative
dram
misses
kbytes
fig
spent
dollar
storage
curves
eqs
hits
traces
probability
hit
simulator
density
buys
phi
predicted
fit
simulated
01500
jukebox
references
tape
slope
simulations
device
slopes
ij
reference
axis
miss
cheapest
spend
raw
workloads
mb
touched
access
cpu
designing
fi
catthoor
distance
umich
fastest
predicts
bytes
memory
proportion
trace
eecs
distance0
1000300050007000optimal
10305070optimal
tanja
125kb
system budget
stack distance
the hierarchy
cache level
the crossover
crossover budget
storage hierarchy
cache levels
cache hierarchy
budget dollars
budget for
distance curves
access time
chip cache
crossover budgets
workload locality
psi ij
fully associative
level i
optimal size
hierarchy the
processor cache
cumulative probability
curve fit
optimal configurations
memory hierarchy
optimal configuration
the optimal
designing memory
memory hierarchies
level in
each level
p x
backing store
recommended by
al an
of technologies
probability density
the cache
the model
phi phi
hierarchy levels
jacob et
three level
size of
spent on
lru stack
budget values
l1 cache
cache size
level is
analytical model
hierarchy level
axis represents
on chip
level hierarchy
of cache
a cache
ffl the
the budget
lowest cache
optimal hierarchy
levels will
vol 45
no 10
45 no
every dollar
configuration recommended
budget the
money is
cache is
the stack
of workload
the simulator
temporal locality
l2 cache
the workload
off chip
an analytical
all l2
eqs 9
level increases
density curve
hierarchy simulations
cache kbytes
form solution
average access
probability function
level n
for designing
the crossover budget
in the hierarchy
system budget dollars
processor cache hierarchy
stack distance curves
crossover budget for
the stack distance
optimal size of
designing memory hierarchies
for designing memory
model for designing
of each level
level in the
of workload locality
al an analytical
et al an
the hierarchy the
analytical model for
on chip cache
size of each
jacob et al
phi phi phi
of the hierarchy
an analytical model
a three level
cumulative probability function
the crossover budgets
the cumulative probability
the optimal size
size of cache
recommended by the
the probability density
budget for the
the size of
off chip cache
the lowest cache
of cache kbytes
size of level
the optimal configurations
computers vol 45
vol 45 no
10 october 1996
lowest cache level
probability density curve
no 10 october
the system budget
45 no 10
configuration recommended by
fully associative cache
the optimal configuration
closed form solution
each level in
eqs 9 and
and access times
optimal sizes of
model of workload
the model ignores
cache size of
the access time
the optimal sizes
average access time
axis represents the
the l1 cache
on computers vol
backing store is
probability of reference
hierarchy levels as
level processor cache
costs and access
hierarchy the optimal
a stack distance
0 optimal size
money spent on
size of mbytes
the configuration recommended
three level processor
system budget the
of psi ij
the storage hierarchy
an lru managed
to spend on
curve fit to
lru stack distance
the hierarchy levels
of mbytes mbytes
for the size
cache of size
form solution for
cache hierarchy the
level i is
