Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 15:40:36 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/matrix_mult_hw_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.704ns (9.557%)  route 6.662ns (90.443%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.503     7.836    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.960 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28/O
                         net (fo=2, routed)           0.379     8.339    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/D
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/WCLK
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    10.482    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.704ns (9.475%)  route 6.726ns (90.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.316     7.649    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/int_C_ce1
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12/O
                         net (fo=2, routed)           0.630     8.403    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/D
    SLICE_X34Y55         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/WCLK
    SLICE_X34Y55         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y55         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    10.640    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 0.704ns (9.471%)  route 6.730ns (90.530%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.381     7.714    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.838 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28/O
                         net (fo=2, routed)           0.569     8.407    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    10.651    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP
  -------------------------------------------------------------------
                         required time                         10.651    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.704ns (9.692%)  route 6.560ns (90.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.376     7.709    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.833 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30_i_1__28/O
                         net (fo=2, routed)           0.404     8.237    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    10.482    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 0.704ns (9.543%)  route 6.673ns (90.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.374     7.707    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28/O
                         net (fo=2, routed)           0.519     8.350    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    10.661    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/buff0_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.082ns (15.588%)  route 5.859ns (84.412%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=24, routed)          0.985     2.414    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X45Y71         LUT2 (Prop_lut2_I1_O)        0.150     2.564 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/mem_reg_0_15_0_0_i_10/O
                         net (fo=2, routed)           0.449     3.013    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/mem_reg_0_15_0_0_i_10_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.326     3.339 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/mem_reg_0_15_0_0_i_6__0/O
                         net (fo=513, routed)         3.515     6.854    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/mem_reg_0_15_18_18/DPRA0
    SLICE_X30Y99         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.004 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/mem_reg_0_15_18_18/DP/O
                         net (fo=1, routed)           0.910     7.914    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/q00_0[18]
    DSP48_X0Y38          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/buff0_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/ap_clk
    DSP48_X0Y38          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.654    10.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 0.704ns (9.618%)  route 6.615ns (90.382%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.306     7.639    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/int_C_ce1
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.763 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29_i_1__27/O
                         net (fo=2, routed)           0.530     8.292    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/D
    SLICE_X38Y49         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/WCLK
    SLICE_X38Y49         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X38Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    10.651    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP
  -------------------------------------------------------------------
                         required time                         10.651    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.704ns (9.557%)  route 6.662ns (90.443%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.503     7.836    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.960 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28/O
                         net (fo=2, routed)           0.379     8.339    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/D
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/WCLK
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    10.704    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.704ns (9.643%)  route 6.597ns (90.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.200     7.533    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28_i_1__28/O
                         net (fo=2, routed)           0.617     8.274    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    10.640    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 0.704ns (9.861%)  route 6.436ns (90.139%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.276     7.609    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/int_C_ce1
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.733 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30_i_1__11/O
                         net (fo=2, routed)           0.379     8.113    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/D
    SLICE_X38Y56         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/WCLK
    SLICE_X38Y56         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X38Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    10.482    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/DP
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.369    




