--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml system_wiring.twx system_wiring.ncd -o system_wiring.twr
system_wiring.pcf -ucf test_adc_dac_matching.ucf

Design file:              system_wiring.ncd
Physical constraint file: system_wiring.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk_50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
async_ae    |    4.529(R)|   -2.221(R)|sys_clk_20        |   0.000|
async_oe    |    4.946(R)|   -2.553(R)|sys_clk_20        |   0.000|
databus<0>  |    3.712(R)|   -1.965(R)|sys_clk_20        |   0.000|
databus<1>  |    4.071(R)|   -2.251(R)|sys_clk_20        |   0.000|
databus<2>  |    3.189(R)|   -1.540(R)|sys_clk_20        |   0.000|
databus<3>  |    4.050(R)|   -2.229(R)|sys_clk_20        |   0.000|
databus<4>  |    4.276(R)|   -2.424(R)|sys_clk_20        |   0.000|
databus<5>  |    3.992(R)|   -2.196(R)|sys_clk_20        |   0.000|
databus<6>  |    3.422(R)|   -1.731(R)|sys_clk_20        |   0.000|
databus<7>  |    3.624(R)|   -1.893(R)|sys_clk_20        |   0.000|
nInt        |    3.539(R)|   -1.497(R)|sys_clk_20        |   0.000|
reset       |   12.764(R)|   -1.501(R)|sys_clk_20        |   0.000|
------------+------------+------------+------------------+--------+

Clock sys_clk_50 to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
end_serializer        |    7.919(R)|sys_clk_20        |   0.000|
nRD                   |    8.272(R)|sys_clk_20        |   0.000|
nSH                   |    8.413(R)|sys_clk_20        |   0.000|
out_dac_l             |    8.826(R)|sys_clk_20        |   0.000|
out_dac_r             |    8.428(R)|sys_clk_20        |   0.000|
s0                    |    5.942(R)|sys_clk_20        |   0.000|
s1                    |    5.166(R)|sys_clk_20        |   0.000|
serial_left_1         |    5.463(R)|sys_clk_20        |   0.000|
serial_left_2         |    5.851(R)|sys_clk_20        |   0.000|
serial_right_1        |    7.367(R)|sys_clk_20        |   0.000|
serial_right_2        |    5.954(R)|sys_clk_20        |   0.000|
trigger_on_sample_tick|   13.298(R)|sys_clk_20        |   0.000|
trigger_on_sys_clk_20 |    4.247(R)|sys_clk_20        |   0.000|
----------------------+------------+------------------+--------+

Clock to Setup on destination clock sys_clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_50     |   10.607|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 29 11:32:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



