11:32:41 INFO  : Platform repository initialization has completed.
11:32:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\dev\fpga_proj\_mini\manoCPU\_ref\lab13_new\bram_axi_vitis\temp_xsdb_launch_script.tcl
11:32:41 INFO  : Registering command handlers for Vitis TCF services
11:32:43 INFO  : XSCT server has started successfully.
11:32:43 INFO  : Successfully done setting XSCT server connection channel  
11:32:44 INFO  : plnx-install-location is set to ''
11:32:44 INFO  : Successfully done setting workspace for the tool. 
11:32:44 INFO  : Successfully done query RDI_DATADIR 
11:33:57 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:33:57 INFO  : Result from executing command 'getPlatforms': 
11:33:57 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:33:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:34:09 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:34:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:34:48 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:34:49 INFO  : Checking for BSP changes to sync application flags for project 'bram_axi_app'...
12:56:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\dev\fpga_proj\_mini\manoCPU\_ref\lab13_new\bram_axi_vitis\temp_xsdb_launch_script.tcl
12:56:07 INFO  : XSCT server has started successfully.
12:56:07 INFO  : plnx-install-location is set to ''
12:56:07 INFO  : Successfully done setting XSCT server connection channel  
12:56:07 INFO  : Successfully done setting workspace for the tool. 
12:56:07 INFO  : Platform repository initialization has completed.
12:56:07 INFO  : Successfully done query RDI_DATADIR 
12:56:08 INFO  : Registering command handlers for Vitis TCF services
12:57:57 INFO  : Checking for BSP changes to sync application flags for project 'bram_axi_app'...
12:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
12:58:13 INFO  : 'jtag frequency' command is executed.
12:58:13 INFO  : Context for 'APU' is selected.
12:58:13 INFO  : System reset is completed.
12:58:16 INFO  : 'after 3000' command is executed.
12:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
12:58:19 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/_ide/bitstream/design_1_wrapper.bit"
12:58:19 INFO  : Context for 'APU' is selected.
12:58:19 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:58:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:19 INFO  : Context for 'APU' is selected.
12:58:19 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/_ide/psinit/ps7_init.tcl' is done.
12:58:20 INFO  : 'ps7_init' command is executed.
12:58:20 INFO  : 'ps7_post_config' command is executed.
12:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:20 INFO  : The application 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/Debug/bram_axi_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/Debug/bram_axi_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:21 INFO  : 'con' command is executed.
12:58:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:21 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\manoCPU\_ref\lab13_new\bram_axi_vitis\bram_axi_app_system\_ide\scripts\debugger_bram_axi_app-default.tcl'
12:58:57 INFO  : Disconnected from the channel tcfchan#1.
12:59:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\dev\fpga_proj\_mini\manoCPU\_ref\lab13_new\bram_axi_vitis\temp_xsdb_launch_script.tcl
12:59:13 INFO  : XSCT server has started successfully.
12:59:13 INFO  : plnx-install-location is set to ''
12:59:13 INFO  : Successfully done setting XSCT server connection channel  
12:59:13 INFO  : Successfully done setting workspace for the tool. 
12:59:13 INFO  : Platform repository initialization has completed.
12:59:13 INFO  : Successfully done query RDI_DATADIR 
12:59:14 INFO  : Registering command handlers for Vitis TCF services
12:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B5BF7DA' is selected.
12:59:27 INFO  : 'jtag frequency' command is executed.
12:59:27 INFO  : Context for 'APU' is selected.
12:59:27 INFO  : System reset is completed.
12:59:30 INFO  : 'after 3000' command is executed.
12:59:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}' command is executed.
12:59:33 INFO  : Device configured successfully with "C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/_ide/bitstream/design_1_wrapper.bit"
12:59:33 INFO  : Context for 'APU' is selected.
12:59:33 INFO  : Hardware design and registers information is loaded from 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:33 INFO  : Context for 'APU' is selected.
12:59:33 INFO  : Sourcing of 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/_ide/psinit/ps7_init.tcl' is done.
12:59:34 INFO  : 'ps7_init' command is executed.
12:59:34 INFO  : 'ps7_post_config' command is executed.
12:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:34 INFO  : The application 'C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/Debug/bram_axi_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B5BF7DA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B5BF7DA-23727093-0"}
fpga -file C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/dev/fpga_proj/_mini/manoCPU/_ref/lab13_new/bram_axi_vitis/bram_axi_app/Debug/bram_axi_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:35 INFO  : 'con' command is executed.
12:59:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:35 INFO  : Launch script is exported to file 'C:\dev\fpga_proj\_mini\manoCPU\_ref\lab13_new\bram_axi_vitis\bram_axi_app_system\_ide\scripts\debugger_bram_axi_app-default.tcl'
