###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:41:09 2024
#  Command:           optDesign -postCTS -hold -incr
###############################################################
Path 1: MET Setup Check with Pin alu/\alu_out_reg[15] /CK 
Endpoint:   alu/\alu_out_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.129
= Slack Time                    5.491
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.491 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.333 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.294 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.084 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.782 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.553 | 
     | alu/\alu_out_reg[15]           | RN ^        | SDFFRQX2M | 1.076 | 0.067 |   4.129 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.491 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.489 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.303 | 
     | alu/\alu_out_reg[15]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -5.301 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\alu_out_reg[13] /CK 
Endpoint:   alu/\alu_out_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  4.126
= Slack Time                    5.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.495 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.337 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.298 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.088 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.786 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.557 | 
     | alu/\alu_out_reg[13]           | RN ^        | SDFFRQX2M | 1.076 | 0.063 |   4.126 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.495 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.493 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.307 | 
     | alu/\alu_out_reg[13]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.305 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\alu_out_reg[12] /CK 
Endpoint:   alu/\alu_out_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  4.125
= Slack Time                    5.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.496 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.339 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.299 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.089 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.787 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.559 | 
     | alu/\alu_out_reg[12]           | RN ^        | SDFFRQX2M | 1.076 | 0.062 |   4.125 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.496 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.495 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.308 | 
     | alu/\alu_out_reg[12]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.306 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\alu_out_reg[11] /CK 
Endpoint:   alu/\alu_out_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.112
= Slack Time                    5.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.508 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.351 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.311 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.101 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.800 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.571 | 
     | alu/\alu_out_reg[11]           | RN ^        | SDFFRQX2M | 1.076 | 0.050 |   4.112 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.508 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.507 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.320 | 
     | alu/\alu_out_reg[11]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.318 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\alu_out_reg[14] /CK 
Endpoint:   alu/\alu_out_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.111
= Slack Time                    5.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.509 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.352 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.312 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.102 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.801 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.572 | 
     | alu/\alu_out_reg[14]           | RN ^        | SDFFRQX2M | 1.076 | 0.048 |   4.111 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.509 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.508 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.321 | 
     | alu/\alu_out_reg[14]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -5.320 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\alu_out_reg[10] /CK 
Endpoint:   alu/\alu_out_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.111
= Slack Time                    5.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.509 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.352 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.313 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.102 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.801 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.572 | 
     | alu/\alu_out_reg[10]           | RN ^        | SDFFRQX2M | 1.076 | 0.048 |   4.111 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.509 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.508 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.322 | 
     | alu/\alu_out_reg[10]   | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -5.320 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\alu_out_reg[5] /CK 
Endpoint:   alu/\alu_out_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.107
= Slack Time                    5.514
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.514 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.356 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.317 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.107 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.805 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.576 | 
     | alu/\alu_out_reg[5]            | RN ^        | SDFFRQX2M | 1.076 | 0.044 |   4.107 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.514 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.512 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.326 | 
     | alu/\alu_out_reg[5]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\alu_out_reg[4] /CK 
Endpoint:   alu/\alu_out_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.107
= Slack Time                    5.514
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.514 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.356 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.317 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.107 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.805 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.576 | 
     | alu/\alu_out_reg[4]            | RN ^        | SDFFRQX2M | 1.076 | 0.044 |   4.107 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.514 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.513 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.326 | 
     | alu/\alu_out_reg[4]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.324 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\alu_out_reg[6] /CK 
Endpoint:   alu/\alu_out_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.190
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  4.105
= Slack Time                    5.515
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.515 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.358 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.319 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.108 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.807 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.578 | 
     | alu/\alu_out_reg[6]            | RN ^        | SDFFRQX2M | 1.075 | 0.043 |   4.105 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.515 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.514 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.328 | 
     | alu/\alu_out_reg[6]    | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.190 |   -5.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\alu_out_reg[3] /CK 
Endpoint:   alu/\alu_out_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.188
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.618
- Arrival Time                  4.102
= Slack Time                    5.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.516 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.359 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.319 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.109 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.808 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.579 | 
     | alu/\alu_out_reg[3]            | RN ^        | SDFFRQX2M | 1.075 | 0.040 |   4.102 |    9.618 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.516 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.515 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.329 | 
     | alu/\alu_out_reg[3]    | CK ^        | SDFFRQX2M    | 0.071 | 0.000 |   0.188 |   -5.329 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\alu_out_reg[9] /CK 
Endpoint:   alu/\alu_out_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.091
= Slack Time                    5.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.529 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.371 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.332 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.122 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.820 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.591 | 
     | alu/\alu_out_reg[9]            | RN ^        | SDFFRQX2M | 1.074 | 0.028 |   4.091 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.529 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.527 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.341 | 
     | alu/\alu_out_reg[9]    | CK ^        | SDFFRQX2M    | 0.071 | 0.001 |   0.189 |   -5.340 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\alu_out_reg[8] /CK 
Endpoint:   alu/\alu_out_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.377
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.613
- Arrival Time                  4.084
= Slack Time                    5.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.529 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.372 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.332 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.122 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.820 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.592 | 
     | alu/\alu_out_reg[8]            | RN ^        | SDFFRQX1M | 1.074 | 0.021 |   4.084 |    9.613 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.529 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.528 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.341 | 
     | alu/\alu_out_reg[8]    | CK ^        | SDFFRQX1M    | 0.071 | 0.002 |   0.189 |   -5.340 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\alu_out_reg[7] /CK 
Endpoint:   alu/\alu_out_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.620
- Arrival Time                  4.087
= Slack Time                    5.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.532 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.375 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.336 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.126 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.824 | 
     | FE_OFC3_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.072 | 0.771 |   4.063 |    9.595 | 
     | alu/\alu_out_reg[7]            | RN ^        | SDFFRQX2M | 1.074 | 0.025 |   4.087 |    9.620 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.533 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.531 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.345 | 
     | alu/\alu_out_reg[7]    | CK ^        | SDFFRQX2M    | 0.071 | 0.001 |   0.189 |   -5.343 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/out_valid_reg/CK 
Endpoint:   alu/out_valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.368
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.621
- Arrival Time                  4.074
= Slack Time                    5.547
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    5.547 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |    6.390 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |    7.351 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |    8.141 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |    8.839 | 
     | FE_OFC4_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M | 1.053 | 0.764 |   4.055 |    9.603 | 
     | alu/out_valid_reg              | RN ^        | SDFFRQX2M | 1.056 | 0.019 |   4.074 |    9.621 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.547 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.546 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.360 | 
     | alu/out_valid_reg      | CK ^        | SDFFRQX2M    | 0.071 | 0.002 |   0.189 |   -5.358 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  4.087
= Slack Time                    5.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.857 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.169 | 0.843 |   0.843 |    6.700 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.284 | 0.961 |   1.803 |    7.661 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.790 |   2.593 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   3.291 |    9.149 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   4.075 |    9.932 | 
     | alu/\alu_out_reg[2]            | RN ^        | SDFFRHQX1M | 1.063 | 0.013 |   4.087 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.857 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.856 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.670 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.001 |   0.189 |   -5.669 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  4.087
= Slack Time                    5.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.858 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.169 | 0.843 |   0.843 |    6.701 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.284 | 0.961 |   1.803 |    7.661 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.790 |   2.593 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   3.291 |    9.149 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   4.075 |    9.933 | 
     | alu/\alu_out_reg[1]            | RN ^        | SDFFRHQX1M | 1.063 | 0.012 |   4.087 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.858 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.857 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.670 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.002 |   0.189 |   -5.669 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\alu_out_reg[0] /CK 
Endpoint:   alu/\alu_out_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SCAN_RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.189
- Setup                         0.044
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.945
- Arrival Time                  4.087
= Slack Time                    5.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |            | 0.000 |       |   0.000 |    5.858 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.169 | 0.843 |   0.843 |    6.701 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M    | 0.284 | 0.961 |   1.803 |    7.661 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M   | 1.092 | 0.790 |   2.593 |    8.451 | 
     | FE_OFC0_scan_rst_sync1_mux_out | A ^ -> Y v  | CLKINVX1M  | 0.766 | 0.698 |   3.291 |    9.150 | 
     | FE_OFC2_scan_rst_sync1_mux_out | A v -> Y ^  | CLKINVX8M  | 1.062 | 0.783 |   4.075 |    9.933 | 
     | alu/\alu_out_reg[0]            | RN ^        | SDFFRHQX1M | 1.063 | 0.012 |   4.087 |    9.945 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.342 |       |   0.000 |   -5.858 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -5.857 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.071 | 0.188 |   0.188 |   -5.670 | 
     | alu/\alu_out_reg[0]    | CK ^        | SDFFRHQX1M   | 0.071 | 0.002 |   0.189 |   -5.669 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.839
- Setup                         0.300
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.339
- Arrival Time                  2.207
= Slack Time                    8.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    8.132 | 
     | scan_rst_mux/FE_PHC5_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.119 | 0.799 |   0.799 |    8.931 | 
     | scan_rst_mux/FE_PHC6_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.380 | 1.015 |   1.814 |    9.946 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.393 | 0.391 |   2.205 |   10.337 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.393 | 0.002 |   2.207 |   10.339 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   -8.132 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -8.090 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -8.044 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -7.843 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -7.695 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -7.575 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -7.506 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -7.382 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.260 | 0.089 |   0.839 |   -7.293 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.837
- Setup                         0.295
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.343
- Arrival Time                  2.207
= Slack Time                    8.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    8.136 | 
     | scan_rst_mux/FE_PHC5_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.119 | 0.799 |   0.799 |    8.935 | 
     | scan_rst_mux/FE_PHC6_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.380 | 1.015 |   1.814 |    9.950 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.393 | 0.391 |   2.205 |   10.341 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.393 | 0.002 |   2.207 |   10.343 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   -8.136 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -8.094 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -8.048 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -7.847 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -7.699 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -7.579 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -7.511 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -7.386 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.260 | 0.088 |   0.838 |   -7.299 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: rst_n                                    (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.839
- Setup                         0.295
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.344
- Arrival Time                  2.207
= Slack Time                    8.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | rst_n ^     |           | 0.000 |       |   0.000 |    8.137 | 
     | scan_rst_mux/FE_PHC5_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.119 | 0.799 |   0.799 |    8.936 | 
     | scan_rst_mux/FE_PHC6_rst_n           | A ^ -> Y ^  | DLY4X1M   | 0.380 | 1.015 |   1.814 |    9.952 | 
     | scan_rst_mux/U1                      | A0 ^ -> Y ^ | AO2B2X2M  | 0.393 | 0.391 |   2.205 |   10.342 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.393 | 0.002 |   2.207 |   10.344 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | Ref_clk ^   |            | 0.000 |       |   0.000 |   -8.137 | 
     | Ref_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.044 | 0.042 |   0.042 |   -8.095 | 
     | Ref_clk__L2_I0                       | A v -> Y ^  | CLKINVX40M | 0.026 | 0.046 |   0.088 |   -8.049 | 
     | scan_clk_ref_clk_mux/U1              | A0 ^ -> Y ^ | AO2B2X4M   | 0.193 | 0.201 |   0.289 |   -7.848 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.148 |   0.437 |   -7.700 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   0.557 |   -7.580 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   0.626 |   -7.512 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   0.750 |   -7.387 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.260 | 0.089 |   0.839 |   -7.299 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin tx_div/clk_reg_reg/CK 
Endpoint:   tx_div/clk_reg_reg/D (v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.573
- Setup                         0.448
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.925
- Arrival Time                 51.838
= Slack Time                   48.087
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK v   |                | 0.000 |       |  50.000 |   98.087 | 
     | SCAN_CLK__L1_I0                  | A v -> Y ^   | CLKINVX40M     | 0.017 | 0.021 |  50.021 |   98.107 | 
     | SCAN_CLK__L2_I0                  | A ^ -> Y v   | INVX2M         | 0.024 | 0.025 |  50.046 |   98.132 | 
     | scan_clk_uart_clk_mux/U1         | B1 v -> Y v  | AO2B2X2M       | 0.255 | 0.475 |  50.521 |   98.607 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A v -> Y ^   | CLKINVX32M     | 0.077 | 0.077 |  50.598 |   98.684 | 
     | scan_clk_uart_clk_mux_out__L2_I2 | A ^ -> Y ^   | CLKBUFX40M     | 0.049 | 0.112 |  50.709 |   98.796 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.067 | 0.117 |  50.827 |   98.913 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A ^ -> Y v   | CLKINVX40M     | 0.037 | 0.052 |  50.879 |   98.966 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A v -> Y ^   | CLKINVX32M     | 0.028 | 0.034 |  50.913 |   98.999 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v   | INVX4M         | 0.016 | 0.023 |  50.936 |   99.022 | 
     | tx_div/U19                       | A0N v -> Y v | OAI2BB2X1M     | 0.265 | 0.317 |  51.252 |   99.339 | 
     | tx_div                           | o_div_clk v  | clk_div_test_1 |       |       |  51.252 |   99.339 | 
     | tx_clk__Exclude_0                | A v -> Y v   | CLKBUFX1M      | 0.213 | 0.259 |  51.511 |   99.598 | 
     | tx_div/U32                       | A v -> Y ^   | CLKXOR2X2M     | 0.093 | 0.227 |  51.738 |   99.825 | 
     | tx_div/U31                       | A ^ -> Y v   | MXI2X1M        | 0.171 | 0.100 |  51.838 |   99.925 | 
     | tx_div/clk_reg_reg               | D v          | SDFFRX1M       | 0.171 | 0.000 |  51.838 |   99.925 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -48.087 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -48.064 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.054 | 0.041 |   0.063 |  -48.023 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.403 | 0.361 |   0.425 |  -47.662 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.094 | 0.098 |   0.522 |  -47.564 | 
     | scan_clk_uart_clk_mux_out__L2_I0 | A v -> Y ^  | CLKINVX4M  | 0.046 | 0.050 |   0.573 |  -47.514 | 
     | tx_div/clk_reg_reg               | CK ^        | SDFFRX1M   | 0.046 | 0.000 |   0.573 |  -47.514 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin rx_div/clk_reg_reg/CK 
Endpoint:   rx_div/clk_reg_reg/D (v) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.589
- Setup                         0.439
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.950
- Arrival Time                 51.653
= Slack Time                   48.296
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK v   |                | 0.000 |       |  50.000 |   98.296 | 
     | SCAN_CLK__L1_I0                  | A v -> Y ^   | CLKINVX40M     | 0.017 | 0.021 |  50.021 |   98.317 | 
     | SCAN_CLK__L2_I0                  | A ^ -> Y v   | INVX2M         | 0.024 | 0.025 |  50.046 |   98.342 | 
     | scan_clk_uart_clk_mux/U1         | B1 v -> Y v  | AO2B2X2M       | 0.255 | 0.475 |  50.521 |   98.817 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A v -> Y ^   | CLKINVX32M     | 0.077 | 0.077 |  50.598 |   98.894 | 
     | scan_clk_uart_clk_mux_out__L2_I2 | A ^ -> Y ^   | CLKBUFX40M     | 0.049 | 0.112 |  50.709 |   99.006 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A ^ -> Y ^   | CLKBUFX40M     | 0.067 | 0.117 |  50.827 |   99.123 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A ^ -> Y v   | CLKINVX40M     | 0.037 | 0.052 |  50.879 |   99.175 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A v -> Y ^   | CLKINVX32M     | 0.028 | 0.034 |  50.913 |   99.209 | 
     | scan_clk_uart_clk_mux_out__L6_I1 | A ^ -> Y v   | INVX4M         | 0.014 | 0.022 |  50.934 |   99.231 | 
     | rx_div/U19                       | A0N v -> Y v | OAI2BB2X1M     | 0.181 | 0.259 |  51.194 |   99.490 | 
     | rx_div                           | o_div_clk v  | clk_div_test_0 |       |       |  51.194 |   99.490 | 
     | rx_clk__Exclude_0                | A v -> Y v   | CLKBUFX1M      | 0.108 | 0.177 |  51.370 |   99.667 | 
     | rx_div/U32                       | A v -> Y ^   | CLKXOR2X2M     | 0.087 | 0.192 |  51.562 |   99.859 | 
     | rx_div/U31                       | A ^ -> Y v   | MXI2X1M        | 0.144 | 0.091 |  51.653 |   99.950 | 
     | rx_div/clk_reg_reg               | D v          | SDFFRX1M       | 0.144 | 0.000 |  51.653 |   99.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -48.296 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -48.274 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.054 | 0.041 |   0.063 |  -48.233 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.403 | 0.361 |   0.425 |  -47.872 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.094 | 0.098 |   0.522 |  -47.774 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVX4M     | 0.063 | 0.066 |   0.588 |  -47.708 | 
     | rx_div/clk_reg_reg               | CK ^        | SDFFRX1M   | 0.063 | 0.000 |   0.589 |  -47.708 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART_tx/uut0/\current_state_reg[0] /CK 
Endpoint:   UART_tx/uut0/\current_state_reg[0] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[4]                                  (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.471
- Setup                         0.490
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.781
- Arrival Time                 20.043
= Slack Time                   80.739
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time           20.042
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[4] v |           | 0.083 |       |  20.042 |  100.781 | 
     | UART_tx/uut0/\current_state_reg[0] | SI v    | SDFFRQX2M | 0.083 | 0.001 |  20.043 |  100.781 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.738 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.716 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.536 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.310 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.107 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.039 | 0.158 |   0.789 |  -79.950 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.103 | 0.135 |   0.923 |  -79.815 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.108 | 0.095 |   1.019 |  -79.720 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.201 | 0.256 |   1.275 |  -79.463 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.171 | 0.190 |   1.465 |  -79.273 | 
     | UART_tx/uut0/\current_state_reg[0]  | CK ^        | SDFFRQX2M  | 0.171 | 0.006 |   1.471 |  -79.267 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin async_fifo/dut2/\fifo_reg[15][3] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[15][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[2]                                (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.528
- Setup                         0.484
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.844
- Arrival Time                 20.074
= Slack Time                   80.770
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.072
     = Beginpoint Arrival Time           20.072
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |         |           |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                  | SI[2] v |           | 0.125 |       |  20.072 |  100.842 | 
     | async_fifo/dut2/\fifo_reg[15][3] | SI v    | SDFFRQX2M | 0.125 | 0.002 |  20.074 |  100.844 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.770 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.747 | 
     | SCAN_CLK__L2_I1                  | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.568 | 
     | SCAN_CLK__L3_I0                  | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.341 | 
     | SCAN_CLK__L4_I0                  | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.139 | 
     | SCAN_CLK__L5_I0                  | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -80.018 | 
     | scan_clk_ref_clk_mux/U1          | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -79.764 | 
     | scan_clk_ref_clk_mux_out__L1_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -79.615 | 
     | scan_clk_ref_clk_mux_out__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -79.495 | 
     | scan_clk_ref_clk_mux_out__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -79.426 | 
     | scan_clk_ref_clk_mux_out__L4_I1  | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   1.488 |  -79.282 | 
     | async_fifo/dut2/\fifo_reg[15][3] | CK ^        | SDFFRQX2M  | 0.255 | 0.040 |   1.528 |  -79.242 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin async_fifo/dut2/\fifo_reg[5][1] /CK 
Endpoint:   async_fifo/dut2/\fifo_reg[5][1] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[3]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.519
- Setup                         0.482
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.838
- Arrival Time                 20.066
= Slack Time                   80.772
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time           20.064
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |         |           |       |       |  Time   |   Time   | 
     |---------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                 | SI[3] v |           | 0.114 |       |  20.064 |  100.836 | 
     | async_fifo/dut2/\fifo_reg[5][1] | SI v    | SDFFRQX2M | 0.114 | 0.002 |  20.066 |  100.838 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.772 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.749 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.570 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.343 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.141 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -80.020 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -79.766 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -79.616 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -79.497 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -79.428 | 
     | scan_clk_ref_clk_mux_out__L4_I1 | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   1.488 |  -79.283 | 
     | async_fifo/dut2/\fifo_reg[5][1] | CK ^        | SDFFRQX2M  | 0.254 | 0.031 |   1.519 |  -79.253 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin register_file/\reg_file_reg[2][4] /CK 
Endpoint:   register_file/\reg_file_reg[2][4] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[1]                                 (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.553
- Setup                         0.477
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.876
- Arrival Time                 20.053
= Slack Time                   80.822
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time           20.052
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |         |           |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                   | SI[1] v |           | 0.098 |       |  20.052 |  100.875 | 
     | register_file/\reg_file_reg[2][4] | SI v    | SDFFRQX2M | 0.098 | 0.001 |  20.053 |  100.876 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.822 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.800 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.620 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.394 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.191 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -80.070 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -79.816 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -79.667 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -79.547 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -79.479 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -79.354 | 
     | register_file/\reg_file_reg[2][4] | CK ^        | SDFFRQX2M  | 0.261 | 0.085 |   1.553 |  -79.269 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin register_file/\reg_file_reg[12][6] /CK 
Endpoint:   register_file/\reg_file_reg[12][6] /SI (v) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SI[0]                                  (v) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.554
- Setup                         0.477
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.877
- Arrival Time                 20.051
= Slack Time                   80.826
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time           20.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[0] v |           | 0.094 |       |  20.050 |  100.876 | 
     | register_file/\reg_file_reg[12][6] | SI v    | SDFFRQX2M | 0.094 | 0.001 |  20.051 |  100.877 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -80.826 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -80.804 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -80.624 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -80.397 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -80.195 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -80.074 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -79.820 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -79.671 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -79.551 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -79.482 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -79.358 | 
     | register_file/\reg_file_reg[12][6] | CK ^        | SDFFRQX2M  | 0.261 | 0.086 |   1.554 |  -79.272 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin register_file/\reg_file_reg[8][4] /CK 
Endpoint:   register_file/\reg_file_reg[8][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.475
- Setup                         0.341
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.934
- Arrival Time                  4.891
= Slack Time                   96.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.044 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.886 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.847 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.637 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.335 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.160 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.931 | 
     | register_file/\reg_file_reg[8][4]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   4.891 |  100.934 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.044 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.021 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.842 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.615 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.413 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.292 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.038 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.888 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.769 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.700 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.576 | 
     | register_file/\reg_file_reg[8][4] | CK ^        | SDFFRQX2M  | 0.198 | 0.007 |   1.475 |  -94.569 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin register_file/\reg_file_reg[9][5] /CK 
Endpoint:   register_file/\reg_file_reg[9][5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.476
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.936
- Arrival Time                  4.891
= Slack Time                   96.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.045 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.888 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.848 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.638 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.932 | 
     | register_file/\reg_file_reg[9][5]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   4.891 |  100.936 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.045 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.023 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.843 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.617 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.414 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.293 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.039 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.890 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.770 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.702 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.577 | 
     | register_file/\reg_file_reg[9][5] | CK ^        | SDFFRQX2M  | 0.200 | 0.008 |   1.476 |  -94.569 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin register_file/\reg_file_reg[10][4] /CK 
Endpoint:   register_file/\reg_file_reg[10][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.937
- Arrival Time                  4.891
= Slack Time                   96.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.045 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.888 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.849 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.638 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.933 | 
     | register_file/\reg_file_reg[10][4]           | RN ^        | SDFFRQX2M | 0.993 | 0.004 |   4.891 |  100.937 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.045 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.023 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.843 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.617 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.414 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.293 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.040 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.890 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.770 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.702 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.577 | 
     | register_file/\reg_file_reg[10][4] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   1.477 |  -94.568 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin register_file/\reg_file_reg[9][4] /CK 
Endpoint:   register_file/\reg_file_reg[9][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.937
- Arrival Time                  4.891
= Slack Time                   96.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.045 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.888 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.849 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.639 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.933 | 
     | register_file/\reg_file_reg[9][4]            | RN ^        | SDFFRQX2M | 0.993 | 0.004 |   4.891 |  100.937 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.046 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.023 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.843 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.617 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.415 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.293 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.040 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.890 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.770 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.702 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.578 | 
     | register_file/\reg_file_reg[9][4] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   1.477 |  -94.569 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin register_file/\reg_file_reg[10][3] /CK 
Endpoint:   register_file/\reg_file_reg[10][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.937
- Arrival Time                  4.891
= Slack Time                   96.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.046 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.888 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.849 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.639 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.933 | 
     | register_file/\reg_file_reg[10][3]           | RN ^        | SDFFRQX2M | 0.993 | 0.004 |   4.891 |  100.937 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.046 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.023 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.844 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.617 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.415 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.294 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.040 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.891 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.771 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.702 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.578 | 
     | register_file/\reg_file_reg[10][3] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   1.477 |  -94.569 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin register_file/\reg_file_reg[9][3] /CK 
Endpoint:   register_file/\reg_file_reg[9][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.477
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.937
- Arrival Time                  4.891
= Slack Time                   96.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.046 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.888 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.849 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.639 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.337 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.162 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.933 | 
     | register_file/\reg_file_reg[9][3]            | RN ^        | SDFFRQX2M | 0.993 | 0.004 |   4.891 |  100.937 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.046 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.023 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.844 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.617 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.415 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.294 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.040 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.891 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.771 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.702 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.578 | 
     | register_file/\reg_file_reg[9][3] | CK ^        | SDFFRQX2M  | 0.200 | 0.009 |   1.477 |  -94.569 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin register_file/\reg_file_reg[14][1] /CK 
Endpoint:   register_file/\reg_file_reg[14][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.510
- Setup                         0.333
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.978
- Arrival Time                  4.889
= Slack Time                   96.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.089 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.931 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.892 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.682 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.380 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.205 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.976 | 
     | register_file/\reg_file_reg[14][1]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   4.889 |  100.978 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.089 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.066 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.887 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.660 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.458 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.337 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.083 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.933 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.814 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.745 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.621 | 
     | register_file/\reg_file_reg[14][1] | CK ^        | SDFFRQX2M  | 0.243 | 0.043 |   1.510 |  -94.578 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin register_file/\reg_file_reg[0][1] /CK 
Endpoint:   register_file/\reg_file_reg[0][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.515
- Setup                         0.331
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.984
- Arrival Time                  4.892
= Slack Time                   96.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.091 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.934 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.894 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.684 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.383 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.208 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.978 | 
     | register_file/\reg_file_reg[0][1]            | RN ^        | SDFFRQX2M | 0.993 | 0.005 |   4.892 |  100.984 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.091 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.069 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.889 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.662 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.460 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.339 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.085 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.936 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.816 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.748 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.220 | 0.145 |   1.488 |  -94.603 | 
     | register_file/\reg_file_reg[0][1] | CK ^        | SDFFRQX2M  | 0.250 | 0.026 |   1.515 |  -94.576 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin register_file/\reg_file_reg[9][1] /CK 
Endpoint:   register_file/\reg_file_reg[9][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.894
= Slack Time                   96.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.106 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.949 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.909 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.699 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.398 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.223 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.993 | 
     | register_file/\reg_file_reg[9][1]            | RN ^        | SDFFRQX2M | 0.993 | 0.006 |   4.894 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.106 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.084 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.904 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.678 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.475 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.354 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.100 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.951 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.831 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.763 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.638 | 
     | register_file/\reg_file_reg[9][1] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -94.576 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin register_file/\reg_file_reg[10][2] /CK 
Endpoint:   register_file/\reg_file_reg[10][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.894
= Slack Time                   96.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.106 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.949 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.910 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.699 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.398 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.223 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.993 | 
     | register_file/\reg_file_reg[10][2]           | RN ^        | SDFFRQX2M | 0.993 | 0.006 |   4.894 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.106 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.084 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.904 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.678 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.475 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.354 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.101 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.951 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.831 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.763 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.638 | 
     | register_file/\reg_file_reg[10][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -94.576 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin register_file/\reg_file_reg[0][2] /CK 
Endpoint:   register_file/\reg_file_reg[0][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.894
= Slack Time                   96.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.106 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.949 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.910 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.700 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.398 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.223 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.994 | 
     | register_file/\reg_file_reg[0][2]            | RN ^        | SDFFRQX2M | 0.993 | 0.006 |   4.894 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.106 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.084 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.904 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.678 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.476 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.354 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.101 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.951 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.831 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.763 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.639 | 
     | register_file/\reg_file_reg[0][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -94.576 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin register_file/\reg_file_reg[9][2] /CK 
Endpoint:   register_file/\reg_file_reg[9][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.894
= Slack Time                   96.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.106 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.949 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.910 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.700 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.398 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.223 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.994 | 
     | register_file/\reg_file_reg[9][2]            | RN ^        | SDFFRQX2M | 0.993 | 0.007 |   4.894 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.106 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.084 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.904 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.678 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.476 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.354 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.101 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.951 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.831 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.763 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.639 | 
     | register_file/\reg_file_reg[9][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.531 |  -94.576 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin register_file/\reg_file_reg[10][1] /CK 
Endpoint:   register_file/\reg_file_reg[10][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.893
= Slack Time                   96.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.107 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.950 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.910 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.700 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.399 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.224 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.994 | 
     | register_file/\reg_file_reg[10][1]           | RN ^        | SDFFRQX2M | 0.993 | 0.006 |   4.893 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.107 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.085 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.905 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.679 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.476 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.355 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.101 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.952 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.832 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.764 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.639 | 
     | register_file/\reg_file_reg[10][1] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.531 |  -94.577 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin register_file/\reg_file_reg[12][2] /CK 
Endpoint:   register_file/\reg_file_reg[12][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.892
= Slack Time                   96.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.108 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.951 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.911 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.701 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.224 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.995 | 
     | register_file/\reg_file_reg[12][2]           | RN ^        | SDFFRQX2M | 0.993 | 0.005 |   4.892 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.108 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.086 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.906 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.679 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.477 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.356 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.102 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.953 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.833 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.764 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.640 | 
     | register_file/\reg_file_reg[12][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.531 |  -94.578 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin register_file/\reg_file_reg[8][3] /CK 
Endpoint:   register_file/\reg_file_reg[8][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  4.891
= Slack Time                   96.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.108 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.951 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.912 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.701 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.225 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.995 | 
     | register_file/\reg_file_reg[8][3]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   4.891 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.108 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.086 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.906 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.680 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.477 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.356 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.103 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.953 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.833 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.765 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.640 | 
     | register_file/\reg_file_reg[8][3] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -94.579 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin register_file/\reg_file_reg[11][3] /CK 
Endpoint:   register_file/\reg_file_reg[11][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  4.890
= Slack Time                   96.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.109 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.951 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.912 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.702 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.225 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.996 | 
     | register_file/\reg_file_reg[11][3]           | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   4.890 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.109 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.086 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.907 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.680 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.478 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.357 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.103 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.953 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.834 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.765 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.641 | 
     | register_file/\reg_file_reg[11][3] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -94.580 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin register_file/\reg_file_reg[8][1] /CK 
Endpoint:   register_file/\reg_file_reg[8][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  4.890
= Slack Time                   96.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.109 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.951 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.912 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.702 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.225 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.996 | 
     | register_file/\reg_file_reg[8][1]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   4.890 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.109 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.086 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.907 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.680 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.478 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.357 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.103 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.953 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.834 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.765 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.641 | 
     | register_file/\reg_file_reg[8][1] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -94.580 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin register_file/\reg_file_reg[8][2] /CK 
Endpoint:   register_file/\reg_file_reg[8][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  4.890
= Slack Time                   96.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.109 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.951 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.912 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.702 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.400 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.225 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.996 | 
     | register_file/\reg_file_reg[8][2]            | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   4.890 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.109 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.086 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.907 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.680 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.478 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.357 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.103 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.953 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.834 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.765 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.641 | 
     | register_file/\reg_file_reg[8][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -94.580 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin register_file/\reg_file_reg[12][1] /CK 
Endpoint:   register_file/\reg_file_reg[12][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.891
= Slack Time                   96.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.109 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.952 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.913 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.703 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.401 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.226 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.997 | 
     | register_file/\reg_file_reg[12][1]           | RN ^        | SDFFRQX2M | 0.993 | 0.003 |   4.891 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.109 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.087 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.907 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.681 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.479 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.357 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.104 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.954 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.834 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.766 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.642 | 
     | register_file/\reg_file_reg[12][1] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -94.579 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin register_file/\reg_file_reg[11][2] /CK 
Endpoint:   register_file/\reg_file_reg[11][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.529
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.999
- Arrival Time                  4.890
= Slack Time                   96.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.109 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.952 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.913 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.703 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.401 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.226 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.997 | 
     | register_file/\reg_file_reg[11][2]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   4.890 |  100.999 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.109 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.087 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.907 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.681 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.479 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.357 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.104 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.954 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.834 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.766 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.642 | 
     | register_file/\reg_file_reg[11][2] | CK ^        | SDFFRQX2M  | 0.256 | 0.061 |   1.529 |  -94.580 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin register_file/\reg_file_reg[11][0] /CK 
Endpoint:   register_file/\reg_file_reg[11][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.530
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.000
- Arrival Time                  4.889
= Slack Time                   96.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.111 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.954 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.914 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.704 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.403 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.228 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  100.998 | 
     | register_file/\reg_file_reg[11][0]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   4.889 |  101.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.111 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.089 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.909 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.683 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.480 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.359 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.105 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.956 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.836 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.768 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.643 | 
     | register_file/\reg_file_reg[11][0] | CK ^        | SDFFRQX2M  | 0.256 | 0.062 |   1.530 |  -94.581 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin register_file/\reg_file_reg[11][1] /CK 
Endpoint:   register_file/\reg_file_reg[11][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.533
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.003
- Arrival Time                  4.889
= Slack Time                   96.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.114 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.957 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.917 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.707 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.406 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.231 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  101.001 | 
     | register_file/\reg_file_reg[11][1]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   4.889 |  101.003 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.114 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.092 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.912 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.686 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.483 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.362 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.108 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.959 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.839 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.771 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.646 | 
     | register_file/\reg_file_reg[11][1] | CK ^        | SDFFRQX2M  | 0.259 | 0.065 |   1.533 |  -94.581 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin register_file/\reg_file_reg[12][0] /CK 
Endpoint:   register_file/\reg_file_reg[12][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.536
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.007
- Arrival Time                  4.889
= Slack Time                   96.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | SCAN_RST ^  |           | 0.000 |       |   0.000 |   96.118 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.843 |   0.843 |   96.960 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST               | A ^ -> Y ^  | DLY4X1M   | 0.284 | 0.961 |   1.803 |   97.921 | 
     | scan_rst1_mux/U1                             | B1 ^ -> Y ^ | AO2B2X2M  | 1.092 | 0.790 |   2.593 |   98.711 | 
     | FE_OFC0_scan_rst_sync1_mux_out               | A ^ -> Y v  | CLKINVX1M | 0.766 | 0.698 |   3.291 |   99.409 | 
     | register_file/FE_OFC1_scan_rst_sync1_mux_out | A v -> Y ^  | INVX6M    | 1.137 | 0.825 |   4.116 |  100.234 | 
     | register_file/FE_OFC5_scan_rst_sync1_mux_out | A ^ -> Y ^  | BUFX4M    | 0.993 | 0.771 |   4.887 |  101.005 | 
     | register_file/\reg_file_reg[12][0]           | RN ^        | SDFFRQX2M | 0.993 | 0.002 |   4.889 |  101.007 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |  -96.118 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.022 |   0.022 |  -96.095 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.188 | 0.180 |   0.202 |  -95.915 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.297 | 0.227 |   0.429 |  -95.689 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.222 | 0.202 |   0.631 |  -95.487 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.115 | 0.121 |   0.752 |  -95.365 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.199 | 0.254 |   1.006 |  -95.112 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.054 | 0.149 |   1.155 |  -94.962 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.066 | 0.120 |   1.275 |  -94.842 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.069 |   1.344 |  -94.774 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.182 | 0.124 |   1.468 |  -94.650 | 
     | register_file/\reg_file_reg[12][0] | CK ^        | SDFFRQX2M  | 0.260 | 0.068 |   1.536 |  -94.581 | 
     +----------------------------------------------------------------------------------------------------+ 

