{"version":{"pluginId":"default","version":"current","label":"Next","banner":null,"badge":false,"noIndex":false,"className":"docs-version-current","isLast":true,"docsSidebars":{"tutorialSidebar":[{"type":"link","label":"Tutorial Intro","href":"/docs/intro","docId":"intro","unlisted":false},{"type":"category","label":"Tutorial - Basics","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Create a Page","href":"/docs/tutorial-basics/create-a-page","docId":"tutorial-basics/create-a-page","unlisted":false},{"type":"link","label":"Create a Document","href":"/docs/tutorial-basics/create-a-document","docId":"tutorial-basics/create-a-document","unlisted":false},{"type":"link","label":"Create a Blog Post","href":"/docs/tutorial-basics/create-a-blog-post","docId":"tutorial-basics/create-a-blog-post","unlisted":false},{"type":"link","label":"Markdown Features","href":"/docs/tutorial-basics/markdown-features","docId":"tutorial-basics/markdown-features","unlisted":false},{"type":"link","label":"Deploy your site","href":"/docs/tutorial-basics/deploy-your-site","docId":"tutorial-basics/deploy-your-site","unlisted":false},{"type":"link","label":"Congratulations!","href":"/docs/tutorial-basics/congratulations","docId":"tutorial-basics/congratulations","unlisted":false}],"href":"/docs/category/tutorial---basics"},{"type":"category","label":"Tutorial - Extras","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Manage Docs Versions","href":"/docs/tutorial-extras/manage-docs-versions","docId":"tutorial-extras/manage-docs-versions","unlisted":false},{"type":"link","label":"Translate your site","href":"/docs/tutorial-extras/translate-your-site","docId":"tutorial-extras/translate-your-site","unlisted":false}],"href":"/docs/category/tutorial---extras"},{"type":"category","label":"FPGA-IC","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"8B10B编码","href":"/docs/FPGA-IC/8B10B编码","docId":"FPGA-IC/8B10B编码","unlisted":false},{"type":"link","label":"AHB","href":"/docs/FPGA-IC/AHB","docId":"FPGA-IC/AHB","unlisted":false},{"type":"link","label":"APB","href":"/docs/FPGA-IC/APB","docId":"FPGA-IC/APB","unlisted":false},{"type":"link","label":"AXI4简记","href":"/docs/FPGA-IC/AXI4简记","docId":"FPGA-IC/AXI4简记","unlisted":false},{"type":"link","label":"[CRC Generator](http://outputlogic.com/)","href":"/docs/FPGA-IC/CRC生成-LFSR电路","docId":"FPGA-IC/CRC生成-LFSR电路","unlisted":false},{"type":"link","label":"Coding-style","href":"/docs/FPGA-IC/Coding-style","docId":"FPGA-IC/Coding-style","unlisted":false},{"type":"link","label":"DC简明教程","href":"/docs/FPGA-IC/DC简明教程","docId":"FPGA-IC/DC简明教程","unlisted":false},{"type":"link","label":"DDR3-简记","href":"/docs/FPGA-IC/DDR3-简记","docId":"FPGA-IC/DDR3-简记","unlisted":false},{"type":"link","label":"DesignWire","href":"/docs/FPGA-IC/DesignWire","docId":"FPGA-IC/DesignWire","unlisted":false},{"type":"link","label":"ECC校验【转载】","href":"/docs/FPGA-IC/ECC校验【转载】","docId":"FPGA-IC/ECC校验【转载】","unlisted":false},{"type":"link","label":"FIFO设计","href":"/docs/FPGA-IC/FIFO设计","docId":"FPGA-IC/FIFO设计","unlisted":false},{"type":"link","label":"FPGA内部结构","href":"/docs/FPGA-IC/FPGA内部结构","docId":"FPGA-IC/FPGA内部结构","unlisted":false},{"type":"link","label":"High-Speed-Links-Circuits-and-Systems","href":"/docs/FPGA-IC/High-Speed-Links-Circuits-and-Systems","docId":"FPGA-IC/High-Speed-Links-Circuits-and-Systems","unlisted":false},{"type":"link","label":"IC设计常用文件及格式介绍","href":"/docs/FPGA-IC/IC设计常用文件及格式介绍","docId":"FPGA-IC/IC设计常用文件及格式介绍","unlisted":false},{"type":"link","label":"LUT实现逻辑功能","href":"/docs/FPGA-IC/LUT实现逻辑功能","docId":"FPGA-IC/LUT实现逻辑功能","unlisted":false},{"type":"link","label":"PTPX","href":"/docs/FPGA-IC/PTPX","docId":"FPGA-IC/PTPX","unlisted":false},{"type":"link","label":"QuestaSim-仿真VIVADO-IP","href":"/docs/FPGA-IC/QuestaSim-仿真VIVADO-IP","docId":"FPGA-IC/QuestaSim-仿真VIVADO-IP","unlisted":false},{"type":"link","label":"RAM-三种模式","href":"/docs/FPGA-IC/RAM-三种模式","docId":"FPGA-IC/RAM-三种模式","unlisted":false},{"type":"link","label":"Register","href":"/docs/FPGA-IC/Register","docId":"FPGA-IC/Register","unlisted":false},{"type":"link","label":"SPI四种工作模式","href":"/docs/FPGA-IC/SPI四种工作模式","docId":"FPGA-IC/SPI四种工作模式","unlisted":false},{"type":"link","label":"STA","href":"/docs/FPGA-IC/STA","docId":"FPGA-IC/STA","unlisted":false},{"type":"link","label":"关于CPU Cache<sup>[1](https://blog.csdn.net/zhangj95/article/details/81199272#fn1)</sup>","href":"/docs/FPGA-IC/Systen-Cache","docId":"FPGA-IC/Systen-Cache","unlisted":false},{"type":"link","label":"VALID-READY-handshake","href":"/docs/FPGA-IC/VALID-READY-handshake","docId":"FPGA-IC/VALID-READY-handshake","unlisted":false},{"type":"link","label":"简介","href":"/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写","docId":"FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写","unlisted":false},{"type":"link","label":"VCS-仿真-VIVADO-IP","href":"/docs/FPGA-IC/VCS-仿真-VIVADO-IP","docId":"FPGA-IC/VCS-仿真-VIVADO-IP","unlisted":false},{"type":"link","label":"Valid-Ready打拍-TODO：自己整理下","href":"/docs/FPGA-IC/Valid-Ready打拍-TODO：自己整理下","docId":"FPGA-IC/Valid-Ready打拍-TODO：自己整理下","unlisted":false},{"type":"link","label":"common-lib","href":"/docs/FPGA-IC/common-lib","docId":"FPGA-IC/common-lib","unlisted":false},{"type":"link","label":"gotcha","href":"/docs/FPGA-IC/gotcha","docId":"FPGA-IC/gotcha","unlisted":false},{"type":"link","label":"memory-compiler","href":"/docs/FPGA-IC/memory-compiler","docId":"FPGA-IC/memory-compiler","unlisted":false},{"type":"link","label":"notepad++调用VIVADO语法检测工具进行verilog语法检测","href":"/docs/FPGA-IC/notepad++调用VIVADO语法检测工具进行verilog语法检测","docId":"FPGA-IC/notepad++调用VIVADO语法检测工具进行verilog语法检测","unlisted":false},{"type":"link","label":"仲裁器-TODO：自己整理下","href":"/docs/FPGA-IC/仲裁器-TODO：自己整理下","docId":"FPGA-IC/仲裁器-TODO：自己整理下","unlisted":false},{"type":"link","label":"低功耗相关","href":"/docs/FPGA-IC/低功耗相关","docId":"FPGA-IC/低功耗相关","unlisted":false},{"type":"link","label":"原型验证(Prototyping)","href":"/docs/FPGA-IC/原型验证(Prototyping)","docId":"FPGA-IC/原型验证(Prototyping)","unlisted":false},{"type":"link","label":"双调排序Bitonic-Sort","href":"/docs/FPGA-IC/双调排序Bitonic-Sort","docId":"FPGA-IC/双调排序Bitonic-Sort","unlisted":false},{"type":"link","label":"后端","href":"/docs/FPGA-IC/后端","docId":"FPGA-IC/后端","unlisted":false},{"type":"link","label":"器件工艺相关","href":"/docs/FPGA-IC/器件工艺相关","docId":"FPGA-IC/器件工艺相关","unlisted":false},{"type":"link","label":"基础知识","href":"/docs/FPGA-IC/基础知识","docId":"FPGA-IC/基础知识","unlisted":false},{"type":"link","label":"异步FIFO","href":"/docs/FPGA-IC/异步FIFO","docId":"FPGA-IC/异步FIFO","unlisted":false},{"type":"link","label":"总线跨4K处理","href":"/docs/FPGA-IC/总线跨4K处理","docId":"FPGA-IC/总线跨4K处理","unlisted":false},{"type":"link","label":"直方图统计","href":"/docs/FPGA-IC/直方图统计","docId":"FPGA-IC/直方图统计","unlisted":false},{"type":"link","label":"跨时钟域(CDC)","href":"/docs/FPGA-IC/跨时钟域(CDC)","docId":"FPGA-IC/跨时钟域(CDC)","unlisted":false},{"type":"link","label":"门控时钟","href":"/docs/FPGA-IC/门控时钟","docId":"FPGA-IC/门控时钟","unlisted":false},{"type":"link","label":"除法运算","href":"/docs/FPGA-IC/除法运算","docId":"FPGA-IC/除法运算","unlisted":false},{"type":"link","label":"Reference","href":"/docs/FPGA-IC/高级ASIC芯片综合","docId":"FPGA-IC/高级ASIC芯片综合","unlisted":false}]},{"type":"category","label":"System-Verilog","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Assertion","href":"/docs/System-Verilog/Assertion","docId":"System-Verilog/Assertion","unlisted":false},{"type":"link","label":"DPI","href":"/docs/System-Verilog/DPI","docId":"System-Verilog/DPI","unlisted":false},{"type":"link","label":"Gotcha","href":"/docs/System-Verilog/Gotcha","docId":"System-Verilog/Gotcha","unlisted":false},{"type":"link","label":"OOP相关","href":"/docs/System-Verilog/OOP相关","docId":"System-Verilog/OOP相关","unlisted":false},{"type":"link","label":"Program","href":"/docs/System-Verilog/Program","docId":"System-Verilog/Program","unlisted":false},{"type":"link","label":"Randomization","href":"/docs/System-Verilog/Randomization","docId":"System-Verilog/Randomization","unlisted":false},{"type":"link","label":"Systemverilog-运行时传递参数","href":"/docs/System-Verilog/Systemverilog-运行时传递参数","docId":"System-Verilog/Systemverilog-运行时传递参数","unlisted":false},{"type":"link","label":"UVM实战","href":"/docs/System-Verilog/UVM实战","docId":"System-Verilog/UVM实战","unlisted":false},{"type":"link","label":"VCS解组合逻辑环死锁","href":"/docs/System-Verilog/VCS解组合逻辑环死锁","docId":"System-Verilog/VCS解组合逻辑环死锁","unlisted":false},{"type":"link","label":"任务、函数","href":"/docs/System-Verilog/任务、函数","docId":"System-Verilog/任务、函数","unlisted":false},{"type":"link","label":"接口","href":"/docs/System-Verilog/接口","docId":"System-Verilog/接口","unlisted":false},{"type":"link","label":"数据类型","href":"/docs/System-Verilog/数据类型","docId":"System-Verilog/数据类型","unlisted":false},{"type":"link","label":"线程、进程及通信","href":"/docs/System-Verilog/线程、进程及通信","docId":"System-Verilog/线程、进程及通信","unlisted":false},{"type":"link","label":"线程和通信","href":"/docs/System-Verilog/线程和通信","docId":"System-Verilog/线程和通信","unlisted":false},{"type":"link","label":"虚函数","href":"/docs/System-Verilog/虚函数","docId":"System-Verilog/虚函数","unlisted":false}]},{"type":"category","label":"save this to git code reponsitories","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"2021-01-27","href":"/docs/save this to git code reponsitories/2021-01-27","docId":"save this to git code reponsitories/2021-01-27","unlisted":false},{"type":"link","label":"2021-03-26-2","href":"/docs/save this to git code reponsitories/2021-03-26-2","docId":"save this to git code reponsitories/2021-03-26-2","unlisted":false},{"type":"link","label":"2021-03-26","href":"/docs/save this to git code reponsitories/2021-03-26","docId":"save this to git code reponsitories/2021-03-26","unlisted":false},{"type":"link","label":"2021-07-21","href":"/docs/save this to git code reponsitories/2021-07-21","docId":"save this to git code reponsitories/2021-07-21","unlisted":false}]},{"type":"category","label":"script","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"CSH","href":"/docs/script/CSH","docId":"script/CSH","unlisted":false},{"type":"link","label":"Python-参数解析模块-sys，getopt，argparse","href":"/docs/script/Python-参数解析模块-sys，getopt，argparse","docId":"script/Python-参数解析模块-sys，getopt，argparse","unlisted":false},{"type":"link","label":"Python-常用库记录","href":"/docs/script/Python-常用库记录","docId":"script/Python-常用库记录","unlisted":false},{"type":"link","label":"Python-错误打印","href":"/docs/script/Python-错误打印","docId":"script/Python-错误打印","unlisted":false},{"type":"link","label":"Python常用函数","href":"/docs/script/Python常用函数","docId":"script/Python常用函数","unlisted":false},{"type":"link","label":"TCL","href":"/docs/script/TCL","docId":"script/TCL","unlisted":false},{"type":"link","label":"GUI_inst","href":"/docs/script/Verilog_module_instance","docId":"script/Verilog_module_instance","unlisted":false},{"type":"link","label":"alias问题","href":"/docs/script/alias问题","docId":"script/alias问题","unlisted":false},{"type":"link","label":"filelist","href":"/docs/script/filelist","docId":"script/filelist","unlisted":false},{"type":"link","label":"makefile","href":"/docs/script/makefile","docId":"script/makefile","unlisted":false},{"type":"link","label":"print_color","href":"/docs/script/print_color","docId":"script/print_color","unlisted":false},{"type":"link","label":"python-argparse-----命令行选项、参数和子命令解析器","href":"/docs/script/python-argparse-----命令行选项、参数和子命令解析器","docId":"script/python-argparse-----命令行选项、参数和子命令解析器","unlisted":false},{"type":"link","label":"python及SV读取bin文件","href":"/docs/script/python及SV读取bin文件","docId":"script/python及SV读取bin文件","unlisted":false},{"type":"link","label":"python处理二进制文件","href":"/docs/script/python处理二进制文件","docId":"script/python处理二进制文件","unlisted":false},{"type":"link","label":"sed-cat-awk-grep-wc-及应用","href":"/docs/script/sed-cat-awk-grep-wc-及应用","docId":"script/sed-cat-awk-grep-wc-及应用","unlisted":false},{"type":"link","label":"verdi-license","href":"/docs/script/verdi-license","docId":"script/verdi-license","unlisted":false},{"type":"link","label":"xrun","href":"/docs/script/xrun","docId":"script/xrun","unlisted":false},{"type":"link","label":"定义解释器","href":"/docs/script/定义解释器","docId":"script/定义解释器","unlisted":false},{"type":"link","label":"正则表达式","href":"/docs/script/正则表达式","docId":"script/正则表达式","unlisted":false},{"type":"link","label":"简单仿真编译及verdi环境","href":"/docs/script/简单仿真编译及verdi环境","docId":"script/简单仿真编译及verdi环境","unlisted":false}]},{"type":"category","label":"work-log---arm-china","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"2023-08-15","href":"/docs/work-log---arm-china/2023-08-15","docId":"work-log---arm-china/2023-08-15","unlisted":false},{"type":"link","label":"Clock-gating-units-level","href":"/docs/work-log---arm-china/Clock-gating-units-level","docId":"work-log---arm-china/Clock-gating-units-level","unlisted":false},{"type":"link","label":"Exp-Golomb-指数哥伦布编码","href":"/docs/work-log---arm-china/Exp-Golomb-指数哥伦布编码","docId":"work-log---arm-china/Exp-Golomb-指数哥伦布编码","unlisted":false},{"type":"link","label":"IP-XACT","href":"/docs/work-log---arm-china/IP-XACT","docId":"work-log---arm-china/IP-XACT","unlisted":false},{"type":"link","label":"LSC","href":"/docs/work-log---arm-china/LSC","docId":"work-log---arm-china/LSC","unlisted":false},{"type":"link","label":"PCE","href":"/docs/work-log---arm-china/PCE","docId":"work-log---arm-china/PCE","unlisted":false},{"type":"link","label":"RNR-WAVELET中的优化","href":"/docs/work-log---arm-china/RNR-WAVELET中的优化","docId":"work-log---arm-china/RNR-WAVELET中的优化","unlisted":false},{"type":"link","label":"SDE优化","href":"/docs/work-log---arm-china/SDE优化","docId":"work-log---arm-china/SDE优化","unlisted":false},{"type":"link","label":"YNR-优化","href":"/docs/work-log---arm-china/YNR-优化","docId":"work-log---arm-china/YNR-优化","unlisted":false},{"type":"link","label":"YUV2RGB","href":"/docs/work-log---arm-china/YUV2RGB","docId":"work-log---arm-china/YUV2RGB","unlisted":false},{"type":"link","label":"synthesis","href":"/docs/work-log---arm-china/synthesis","docId":"work-log---arm-china/synthesis","unlisted":false},{"type":"link","label":"为何当时demosaic对hblank有要求，不能实现0-hblank","href":"/docs/work-log---arm-china/为何当时demosaic对hblank有要求，不能实现0-hblank","docId":"work-log---arm-china/为何当时demosaic对hblank有要求，不能实现0-hblank","unlisted":false},{"type":"link","label":"在5-5窗中搜索最大值和最小值","href":"/docs/work-log---arm-china/在5-5窗中搜索最大值和最小值","docId":"work-log---arm-china/在5-5窗中搜索最大值和最小值","unlisted":false},{"type":"link","label":"面积记录","href":"/docs/work-log---arm-china/面积记录","docId":"work-log---arm-china/面积记录","unlisted":false}]},{"type":"category","label":"work-log---g","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"DDC C Code","href":"/docs/work-log---g/2024-09-24","docId":"work-log---g/2024-09-24","unlisted":false},{"type":"link","label":"SDC相关","href":"/docs/work-log---g/SDC相关","docId":"work-log---g/SDC相关","unlisted":false},{"type":"link","label":"ptpx","href":"/docs/work-log---g/ptpx","docId":"work-log---g/ptpx","unlisted":false},{"type":"link","label":"算法调试过程中的问题","href":"/docs/work-log---g/算法调试过程中的问题","docId":"work-log---g/算法调试过程中的问题","unlisted":false},{"type":"link","label":"综合Flow","href":"/docs/work-log---g/综合Flow","docId":"work-log---g/综合Flow","unlisted":false},{"type":"link","label":"综合问题","href":"/docs/work-log---g/综合问题","docId":"work-log---g/综合问题","unlisted":false},{"type":"link","label":"设计问题","href":"/docs/work-log---g/设计问题","docId":"work-log---g/设计问题","unlisted":false}]},{"type":"category","label":"功能安全","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"减低功耗的优点","href":"/docs/功能安全/低功耗相关","docId":"功能安全/低功耗相关","unlisted":false}]},{"type":"category","label":"图像处理","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"3DLUT","href":"/docs/图像处理/3DLUT","docId":"图像处理/3DLUT","unlisted":false},{"type":"link","label":"5A","href":"/docs/图像处理/5A","docId":"图像处理/5A","unlisted":false},{"type":"link","label":"Architecture","href":"/docs/图像处理/Architecture","docId":"图像处理/Architecture","unlisted":false},{"type":"link","label":"DPF","href":"/docs/图像处理/DPF","docId":"图像处理/DPF","unlisted":false},{"type":"link","label":"Dither","href":"/docs/图像处理/Dither","docId":"图像处理/Dither","unlisted":false},{"type":"link","label":"RGB2YUV-and-YUV2RGB","href":"/docs/图像处理/RGB2YUV-and-YUV2RGB","docId":"图像处理/RGB2YUV-and-YUV2RGB","unlisted":false},{"type":"link","label":"RGBIR-sensor","href":"/docs/图像处理/RGBIR-sensor","docId":"图像处理/RGBIR-sensor","unlisted":false},{"type":"link","label":"RNR","href":"/docs/图像处理/RNR","docId":"图像处理/RNR","unlisted":false},{"type":"link","label":"图像重采样算法之bicubic双立方插值算法","href":"/docs/图像处理/bicubic","docId":"图像处理/bicubic","unlisted":false},{"type":"link","label":"de-noise","href":"/docs/图像处理/de-noise","docId":"图像处理/de-noise","unlisted":false},{"type":"link","label":"demosaic","href":"/docs/图像处理/demosaic","docId":"图像处理/demosaic","unlisted":false},{"type":"link","label":"sharpen","href":"/docs/图像处理/sharpen","docId":"图像处理/sharpen","unlisted":false},{"type":"link","label":"乱七八糟","href":"/docs/图像处理/乱七八糟","docId":"图像处理/乱七八糟","unlisted":false},{"type":"link","label":"去紫边","href":"/docs/图像处理/去紫边","docId":"图像处理/去紫边","unlisted":false},{"type":"link","label":"RGB","href":"/docs/图像处理/图像色域空间","docId":"图像处理/图像色域空间","unlisted":false},{"type":"link","label":"1. DPC（Defect Pixel Correction，坏点校正）","href":"/docs/图像处理/图像预处理校正简介","docId":"图像处理/图像预处理校正简介","unlisted":false},{"type":"link","label":"小波变换","href":"/docs/图像处理/小波变换","docId":"图像处理/小波变换","unlisted":false},{"type":"link","label":"常见分辨率","href":"/docs/图像处理/常见分辨率","docId":"图像处理/常见分辨率","unlisted":false}]},{"type":"category","label":"开发工具","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Graphviz---绘制图形网络","href":"/docs/开发工具/Graphviz---绘制图形网络","docId":"开发工具/Graphviz---绘制图形网络","unlisted":false},{"type":"link","label":"office使用","href":"/docs/开发工具/office使用","docId":"开发工具/office使用","unlisted":false}]},{"type":"category","label":"接口协议","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"CameraLink","href":"/docs/接口协议/CameraLink","docId":"接口协议/CameraLink","unlisted":false},{"type":"link","label":"SLVS-EC接口","href":"/docs/接口协议/SLVS-EC接口","docId":"接口协议/SLVS-EC接口","unlisted":false},{"type":"link","label":"SPI","href":"/docs/接口协议/SPI","docId":"接口协议/SPI","unlisted":false}]},{"type":"category","label":"环境配置","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Anaconda-配置多环境","href":"/docs/环境配置/Anaconda-配置多环境","docId":"环境配置/Anaconda-配置多环境","unlisted":false},{"type":"link","label":"C语言第三方库的使用","href":"/docs/环境配置/C语言第三方库的使用","docId":"环境配置/C语言第三方库的使用","unlisted":false},{"type":"link","label":"Linux下工具license占用情况查询","href":"/docs/环境配置/Linux下工具license占用情况查询","docId":"环境配置/Linux下工具license占用情况查询","unlisted":false},{"type":"link","label":"Linux下的环境变量","href":"/docs/环境配置/Linux下的环境变量","docId":"环境配置/Linux下的环境变量","unlisted":false},{"type":"link","label":"Linux查看Redhat版本","href":"/docs/环境配置/Linux查看Redhat版本","docId":"环境配置/Linux查看Redhat版本","unlisted":false},{"type":"link","label":"Linux设置环境变量","href":"/docs/环境配置/Linux设置环境变量","docId":"环境配置/Linux设置环境变量","unlisted":false},{"type":"link","label":"Linux非root下安装tmux","href":"/docs/环境配置/Linux非root下安装tmux","docId":"环境配置/Linux非root下安装tmux","unlisted":false},{"type":"link","label":"TMUX","href":"/docs/环境配置/TMUX","docId":"环境配置/TMUX","unlisted":false},{"type":"link","label":"VIM使用技巧","href":"/docs/环境配置/VIM使用技巧","docId":"环境配置/VIM使用技巧","unlisted":false},{"type":"link","label":"VSCode启用右键扩展","href":"/docs/环境配置/VSCode启用右键扩展","docId":"环境配置/VSCode启用右键扩展","unlisted":false},{"type":"link","label":"csh配置","href":"/docs/环境配置/csh配置","docId":"环境配置/csh配置","unlisted":false},{"type":"link","label":"git","href":"/docs/环境配置/git","docId":"环境配置/git","unlisted":false},{"type":"link","label":"vcs+verdi","href":"/docs/环境配置/vcs+verdi","docId":"环境配置/vcs+verdi","unlisted":false},{"type":"link","label":"vimrc","href":"/docs/环境配置/vimrc","docId":"环境配置/vimrc","unlisted":false},{"type":"link","label":"vim插件","href":"/docs/环境配置/vim插件","docId":"环境配置/vim插件","unlisted":false},{"type":"link","label":"zsh-tmux-vim","href":"/docs/环境配置/zsh-tmux-vim","docId":"环境配置/zsh-tmux-vim","unlisted":false},{"type":"link","label":"启用Windows图片查看器","href":"/docs/环境配置/启用Windows图片查看器","docId":"环境配置/启用Windows图片查看器","unlisted":false},{"type":"link","label":"（转载）CentOS查看程序、进程的依赖库的方法","href":"/docs/环境配置/（转载）CentOS查看程序、进程的依赖库的方法","docId":"环境配置/（转载）CentOS查看程序、进程的依赖库的方法","unlisted":false},{"type":"link","label":"（转载）Linux动态链接库-so文件的创建与使用","href":"/docs/环境配置/（转载）Linux动态链接库-so文件的创建与使用","docId":"环境配置/（转载）Linux动态链接库-so文件的创建与使用","unlisted":false}]},{"type":"category","label":"移知网课程","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"AMBA-APB-AHB-AXI","href":"/docs/移知网课程/AMBA-APB-AHB-AXI","docId":"移知网课程/AMBA-APB-AHB-AXI","unlisted":false},{"type":"link","label":"DDR","href":"/docs/移知网课程/DDR","docId":"移知网课程/DDR","unlisted":false},{"type":"link","label":"MCU设计相关","href":"/docs/移知网课程/MCU设计相关","docId":"移知网课程/MCU设计相关","unlisted":false},{"type":"link","label":"Memory系统","href":"/docs/移知网课程/Memory系统","docId":"移知网课程/Memory系统","unlisted":false},{"type":"link","label":"NIC-400","href":"/docs/移知网课程/NIC-400","docId":"移知网课程/NIC-400","unlisted":false},{"type":"link","label":"中断系统","href":"/docs/移知网课程/中断系统","docId":"移知网课程/中断系统","unlisted":false},{"type":"link","label":"基础知识","href":"/docs/移知网课程/基础知识","docId":"移知网课程/基础知识","unlisted":false},{"type":"link","label":"时钟树","href":"/docs/移知网课程/时钟树","docId":"移知网课程/时钟树","unlisted":false}]},{"type":"category","label":"随笔","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"ImageData-sv","href":"/docs/随笔/ImageData-sv","docId":"随笔/ImageData-sv","unlisted":false},{"type":"link","label":"base_test-sv","href":"/docs/随笔/base_test-sv","docId":"随笔/base_test-sv","unlisted":false},{"type":"link","label":"filelist-py","href":"/docs/随笔/filelist-py","docId":"随笔/filelist-py","unlisted":false},{"type":"link","label":"image_display-py","href":"/docs/随笔/image_display-py","docId":"随笔/image_display-py","unlisted":false},{"type":"link","label":"img_agent-sv","href":"/docs/随笔/img_agent-sv","docId":"随笔/img_agent-sv","unlisted":false},{"type":"link","label":"img_config-sv","href":"/docs/随笔/img_config-sv","docId":"随笔/img_config-sv","unlisted":false},{"type":"link","label":"img_driver-sv","href":"/docs/随笔/img_driver-sv","docId":"随笔/img_driver-sv","unlisted":false},{"type":"link","label":"img_env-sv","href":"/docs/随笔/img_env-sv","docId":"随笔/img_env-sv","unlisted":false},{"type":"link","label":"img_if-sv","href":"/docs/随笔/img_if-sv","docId":"随笔/img_if-sv","unlisted":false},{"type":"link","label":"img_model-sv","href":"/docs/随笔/img_model-sv","docId":"随笔/img_model-sv","unlisted":false},{"type":"link","label":"img_monitor-sv","href":"/docs/随笔/img_monitor-sv","docId":"随笔/img_monitor-sv","unlisted":false},{"type":"link","label":"img_pkg-sv","href":"/docs/随笔/img_pkg-sv","docId":"随笔/img_pkg-sv","unlisted":false},{"type":"link","label":"img_scoreboard-sv","href":"/docs/随笔/img_scoreboard-sv","docId":"随笔/img_scoreboard-sv","unlisted":false},{"type":"link","label":"img_sequencer-sv","href":"/docs/随笔/img_sequencer-sv","docId":"随笔/img_sequencer-sv","unlisted":false},{"type":"link","label":"img_transaction-sv","href":"/docs/随笔/img_transaction-sv","docId":"随笔/img_transaction-sv","unlisted":false},{"type":"link","label":"rand_case-sv","href":"/docs/随笔/rand_case-sv","docId":"随笔/rand_case-sv","unlisted":false},{"type":"link","label":"tb-sv","href":"/docs/随笔/tb-sv","docId":"随笔/tb-sv","unlisted":false},{"type":"link","label":"test_img_case-sv","href":"/docs/随笔/test_img_case-sv","docId":"随笔/test_img_case-sv","unlisted":false},{"type":"link","label":"void--","href":"/docs/随笔/void--","docId":"随笔/void--","unlisted":false}]},{"type":"category","label":"面试题目记录","collapsible":true,"collapsed":true,"items":[{"type":"link","label":"Reference","href":"/docs/面试题目记录/为什么使用与非门而不是或非门进行逻辑面积评估？","docId":"面试题目记录/为什么使用与非门而不是或非门进行逻辑面积评估？","unlisted":false}]}]},"docs":{"FPGA-IC/8B10B编码":{"id":"FPGA-IC/8B10B编码","title":"8B10B编码","description":"http://blog.chinaaet.com/justlxy/p/5100052814","sidebar":"tutorialSidebar"},"FPGA-IC/AHB":{"id":"FPGA-IC/AHB","title":"AHB","description":"多层总线是指AHBLite需要支持多个Master的话需要多层总线访问slave，类似下图","sidebar":"tutorialSidebar"},"FPGA-IC/APB":{"id":"FPGA-IC/APB","title":"APB","description":"APB协议是ARM公司中AMBA协议的一种。最早的APB协议现在叫做APB2，后来又有APB3和APB4。APB协议是向下兼容的，随着时间的推移，根据实际需求，APB3在APB2的基础上添加一些功能，APB4在APB3的基础上再添加了一些功能。后面我会先从最基本的APB2讲起，逐步到APB4。什么是APB协议？在APB3官方文档里有这么一句话：The APB is part of","sidebar":"tutorialSidebar"},"FPGA-IC/AXI4简记":{"id":"FPGA-IC/AXI4简记","title":"AXI4简记","description":"Reference","sidebar":"tutorialSidebar"},"FPGA-IC/Coding-style":{"id":"FPGA-IC/Coding-style","title":"Coding-style","description":"本文意在记录自己编码过程中遇到的coding style问题，便于形成一套完整的编码风格","sidebar":"tutorialSidebar"},"FPGA-IC/common-lib":{"id":"FPGA-IC/common-lib","title":"common-lib","description":"clogb2(ceiling of the log base 2) -- 计算信号位宽 (same as the systemverilog build in function $clog2)","sidebar":"tutorialSidebar"},"FPGA-IC/CRC生成-LFSR电路":{"id":"FPGA-IC/CRC生成-LFSR电路","title":"[CRC Generator](http://outputlogic.com/)","description":"CRC","sidebar":"tutorialSidebar"},"FPGA-IC/DC简明教程":{"id":"FPGA-IC/DC简明教程","title":"DC简明教程","description":"https://blog.eetop.cn/blog-861869-34250.html","sidebar":"tutorialSidebar"},"FPGA-IC/DDR3-简记":{"id":"FPGA-IC/DDR3-简记","title":"DDR3-简记","description":"DDR3提高传输速率的原因","sidebar":"tutorialSidebar"},"FPGA-IC/DesignWire":{"id":"FPGA-IC/DesignWire","title":"DesignWire","description":"平方操作","sidebar":"tutorialSidebar"},"FPGA-IC/ECC校验【转载】":{"id":"FPGA-IC/ECC校验【转载】","title":"ECC校验【转载】","description":"Reference","sidebar":"tutorialSidebar"},"FPGA-IC/FIFO设计":{"id":"FPGA-IC/FIFO设计","title":"FIFO设计","description":"https://wenku.baidu.com/view/15c1f7d5360cba1aa811dab4.html","sidebar":"tutorialSidebar"},"FPGA-IC/FPGA内部结构":{"id":"FPGA-IC/FPGA内部结构","title":"FPGA内部结构","description":"FPGA内部资源主要包括：可编程逻辑单元，可编程输入输出单元，嵌入块状RAM，完整的时钟管理，布线资源，内嵌的底层功能单元和内嵌硬件模块","sidebar":"tutorialSidebar"},"FPGA-IC/gotcha":{"id":"FPGA-IC/gotcha","title":"gotcha","description":"Verilog","sidebar":"tutorialSidebar"},"FPGA-IC/High-Speed-Links-Circuits-and-Systems":{"id":"FPGA-IC/High-Speed-Links-Circuits-and-Systems","title":"High-Speed-Links-Circuits-and-Systems","description":"德州农机大学","sidebar":"tutorialSidebar"},"FPGA-IC/IC设计常用文件及格式介绍":{"id":"FPGA-IC/IC设计常用文件及格式介绍","title":"IC设计常用文件及格式介绍","description":"GDSII：","sidebar":"tutorialSidebar"},"FPGA-IC/LUT实现逻辑功能":{"id":"FPGA-IC/LUT实现逻辑功能","title":"LUT实现逻辑功能","description":"LUT是如何实现千万种逻辑结构的","sidebar":"tutorialSidebar"},"FPGA-IC/memory-compiler":{"id":"FPGA-IC/memory-compiler","title":"memory-compiler","description":"Reference：","sidebar":"tutorialSidebar"},"FPGA-IC/notepad++调用VIVADO语法检测工具进行verilog语法检测":{"id":"FPGA-IC/notepad++调用VIVADO语法检测工具进行verilog语法检测","title":"notepad++调用VIVADO语法检测工具进行verilog语法检测","description":"Notepad++安装NppExec插件","sidebar":"tutorialSidebar"},"FPGA-IC/PTPX":{"id":"FPGA-IC/PTPX","title":"PTPX","description":"Reference:","sidebar":"tutorialSidebar"},"FPGA-IC/QuestaSim-仿真VIVADO-IP":{"id":"FPGA-IC/QuestaSim-仿真VIVADO-IP","title":"QuestaSim-仿真VIVADO-IP","description":"首先在VIVADO中选择QuestaSim仿真工具，编译VIVADO IP到指定文件夹中。","sidebar":"tutorialSidebar"},"FPGA-IC/RAM-三种模式":{"id":"FPGA-IC/RAM-三种模式","title":"RAM-三种模式","description":"readfirst，writefirst，no_charge","sidebar":"tutorialSidebar"},"FPGA-IC/Register":{"id":"FPGA-IC/Register","title":"Register","description":"Reference","sidebar":"tutorialSidebar"},"FPGA-IC/SPI四种工作模式":{"id":"FPGA-IC/SPI四种工作模式","title":"SPI四种工作模式","description":"https://www.cnblogs.com/liujinggang/p/9609739.html","sidebar":"tutorialSidebar"},"FPGA-IC/STA":{"id":"FPGA-IC/STA","title":"STA","description":"通过STA工具查看关键路径，了解原因。一半包括如下两个原因：","sidebar":"tutorialSidebar"},"FPGA-IC/Systen-Cache":{"id":"FPGA-IC/Systen-Cache","title":"关于CPU Cache<sup>[1](https://blog.csdn.net/zhangj95/article/details/81199272#fn1)</sup>","description":"fn1)","sidebar":"tutorialSidebar"},"FPGA-IC/VALID-READY-handshake":{"id":"FPGA-IC/VALID-READY-handshake","title":"VALID-READY-handshake","description":"参考AXI协议规定","sidebar":"tutorialSidebar"},"FPGA-IC/Valid-Ready打拍-TODO：自己整理下":{"id":"FPGA-IC/Valid-Ready打拍-TODO：自己整理下","title":"Valid-Ready打拍-TODO：自己整理下","description":"Reference","sidebar":"tutorialSidebar"},"FPGA-IC/VCS-仿真-VIVADO-IP":{"id":"FPGA-IC/VCS-仿真-VIVADO-IP","title":"VCS-仿真-VIVADO-IP","description":"添加IP目录下对应的sim文件，在synopsyssim.setup 中增加VIVADO增对vcs编译产生的器件库中的synopsyssim.setup","sidebar":"tutorialSidebar"},"FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写":{"id":"FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写","title":"简介","description":"VCS和Verdi均为synopsys退出的eda仿真软件，用于IC及FPGA等RTL代码的仿真及调试","sidebar":"tutorialSidebar"},"FPGA-IC/仲裁器-TODO：自己整理下":{"id":"FPGA-IC/仲裁器-TODO：自己整理下","title":"仲裁器-TODO：自己整理下","description":"Reference","sidebar":"tutorialSidebar"},"FPGA-IC/低功耗相关":{"id":"FPGA-IC/低功耗相关","title":"低功耗相关","description":"http://bbs.eetop.cn/thread-636337-1-1.html","sidebar":"tutorialSidebar"},"FPGA-IC/原型验证(Prototyping)":{"id":"FPGA-IC/原型验证(Prototyping)","title":"原型验证(Prototyping)","description":"### Converting ASIC Designs for FPGA Prototyping","sidebar":"tutorialSidebar"},"FPGA-IC/双调排序Bitonic-Sort":{"id":"FPGA-IC/双调排序Bitonic-Sort","title":"双调排序Bitonic-Sort","description":"双调排序是data-independent的排序， 即比较顺序与数据无关的排序方法， 特别适合做并行计算，例如用GPU、fpga来计算。","sidebar":"tutorialSidebar"},"FPGA-IC/后端":{"id":"FPGA-IC/后端","title":"后端","description":"* 一些缩写","sidebar":"tutorialSidebar"},"FPGA-IC/器件工艺相关":{"id":"FPGA-IC/器件工艺相关","title":"器件工艺相关","description":"Reference：","sidebar":"tutorialSidebar"},"FPGA-IC/基础知识":{"id":"FPGA-IC/基础知识","title":"基础知识","description":"* 超前进位加法器","sidebar":"tutorialSidebar"},"FPGA-IC/异步FIFO":{"id":"FPGA-IC/异步FIFO","title":"异步FIFO","description":"Reference","sidebar":"tutorialSidebar"},"FPGA-IC/总线跨4K处理":{"id":"FPGA-IC/总线跨4K处理","title":"总线跨4K处理","description":"传输跨越4k边界需要拆分成两个burst","sidebar":"tutorialSidebar"},"FPGA-IC/直方图统计":{"id":"FPGA-IC/直方图统计","title":"直方图统计","description":"转载https://zhuanlan.zhihu.com/p/62844487","sidebar":"tutorialSidebar"},"FPGA-IC/跨时钟域(CDC)":{"id":"FPGA-IC/跨时钟域(CDC)","title":"跨时钟域(CDC)","description":"Reference","sidebar":"tutorialSidebar"},"FPGA-IC/门控时钟":{"id":"FPGA-IC/门控时钟","title":"门控时钟","description":"Reference","sidebar":"tutorialSidebar"},"FPGA-IC/除法运算":{"id":"FPGA-IC/除法运算","title":"除法运算","description":"* 如果没有时间要求，及cycle数要求，可以按照正常的除法运算方法，比较，减，移位。。。循环的方式，最后得到商和余数","sidebar":"tutorialSidebar"},"FPGA-IC/高级ASIC芯片综合":{"id":"FPGA-IC/高级ASIC芯片综合","title":"Reference","description":"* 《高级ASIC芯片综合》","sidebar":"tutorialSidebar"},"intro":{"id":"intro","title":"Tutorial Intro","description":"Let's discover Docusaurus in less than 5 minutes.","sidebar":"tutorialSidebar"},"save this to git code reponsitories/2021-01-27":{"id":"save this to git code reponsitories/2021-01-27","title":"2021-01-27","description":"","sidebar":"tutorialSidebar"},"save this to git code reponsitories/2021-03-26":{"id":"save this to git code reponsitories/2021-03-26","title":"2021-03-26","description":"","sidebar":"tutorialSidebar"},"save this to git code reponsitories/2021-03-26-2":{"id":"save this to git code reponsitories/2021-03-26-2","title":"2021-03-26-2","description":"","sidebar":"tutorialSidebar"},"save this to git code reponsitories/2021-07-21":{"id":"save this to git code reponsitories/2021-07-21","title":"2021-07-21","description":"","sidebar":"tutorialSidebar"},"script/alias问题":{"id":"script/alias问题","title":"alias问题","description":".shrc或者.cshrc之类的文件设置的alias都只是用于交互式环境，也就是terminal中使用，运行脚本时属于非交互式环境（如makefile），因此设置的alias无效，可通过使用shopt命令支持expand_aliases才行，但是感觉还是输入完整的命令更加安全。","sidebar":"tutorialSidebar"},"script/CSH":{"id":"script/CSH","title":"CSH","description":"Reference","sidebar":"tutorialSidebar"},"script/filelist":{"id":"script/filelist","title":"filelist","description":"","sidebar":"tutorialSidebar"},"script/makefile":{"id":"script/makefile","title":"makefile","description":"常用函数","sidebar":"tutorialSidebar"},"script/print_color":{"id":"script/print_color","title":"print_color","description":"建议将文件路径加入PYTHONPATH 系统变量中，便于每个模块都能直接import","sidebar":"tutorialSidebar"},"script/python-argparse-----命令行选项、参数和子命令解析器":{"id":"script/python-argparse-----命令行选项、参数和子命令解析器","title":"python-argparse-----命令行选项、参数和子命令解析器","description":"https://docs.python.org/zh-cn/3/library/argparse.html#module-argparse","sidebar":"tutorialSidebar"},"script/Python-参数解析模块-sys，getopt，argparse":{"id":"script/Python-参数解析模块-sys，getopt，argparse","title":"Python-参数解析模块-sys，getopt，argparse","description":"一些命令行工具的使用能够大大简化代码脚本的维护成本，提升复用性，今天主要是借助于python提供的几种主流的参数解析工具来实现简单的功能，主要是学习实践为主，这是新年伊始开工的第一篇，还是花了一番功夫来完成写作的和实验的，希望能够帮到需要的朋友们，新的一年里，祝大家心想事成！","sidebar":"tutorialSidebar"},"script/Python-常用库记录":{"id":"script/Python-常用库记录","title":"Python-常用库记录","description":"panda","sidebar":"tutorialSidebar"},"script/Python-错误打印":{"id":"script/Python-错误打印","title":"Python-错误打印","description":"","sidebar":"tutorialSidebar"},"script/python及SV读取bin文件":{"id":"script/python及SV读取bin文件","title":"python及SV读取bin文件","description":"","sidebar":"tutorialSidebar"},"script/python处理二进制文件":{"id":"script/python处理二进制文件","title":"python处理二进制文件","description":"使用struct函数进行unpack","sidebar":"tutorialSidebar"},"script/Python常用函数":{"id":"script/Python常用函数","title":"Python常用函数","description":"* shutil.rmtree() 表示递归删除文件夹下的所有子文件夹和子文件","sidebar":"tutorialSidebar"},"script/sed-cat-awk-grep-wc-及应用":{"id":"script/sed-cat-awk-grep-wc-及应用","title":"sed-cat-awk-grep-wc-及应用","description":"下述参数并不完全，详细可通过 cmd --help查看","sidebar":"tutorialSidebar"},"script/TCL":{"id":"script/TCL","title":"TCL","description":"特点","sidebar":"tutorialSidebar"},"script/verdi-license":{"id":"script/verdi-license","title":"verdi-license","description":"","sidebar":"tutorialSidebar"},"script/Verilog_module_instance":{"id":"script/Verilog_module_instance","title":"GUI_inst","description":"PyInstaller","sidebar":"tutorialSidebar"},"script/xrun":{"id":"script/xrun","title":"xrun","description":"","sidebar":"tutorialSidebar"},"script/定义解释器":{"id":"script/定义解释器","title":"定义解释器","description":"","sidebar":"tutorialSidebar"},"script/正则表达式":{"id":"script/正则表达式","title":"正则表达式","description":"不同语言的正则表达式语法是有差异的，有的使用()标记子表达式需要转义，有的不需要，grep和vim中的特殊符号一般直接使用即可匹配，作为特殊功能字符时需要加\\转义才能发挥功能。而语言中的正则表达式不需要，应该和下述规则相同。","sidebar":"tutorialSidebar"},"script/简单仿真编译及verdi环境":{"id":"script/简单仿真编译及verdi环境","title":"简单仿真编译及verdi环境","description":"","sidebar":"tutorialSidebar"},"System-Verilog/Assertion":{"id":"System-Verilog/Assertion","title":"Assertion","description":"【转载】SystemVerilog - 断言Assertion语法简单介绍","sidebar":"tutorialSidebar"},"System-Verilog/DPI":{"id":"System-Verilog/DPI","title":"DPI","description":"使用QuestaSIm仿真sv调用C/C++","sidebar":"tutorialSidebar"},"System-Verilog/Gotcha":{"id":"System-Verilog/Gotcha","title":"Gotcha","description":"* 命名","sidebar":"tutorialSidebar"},"System-Verilog/OOP相关":{"id":"System-Verilog/OOP相关","title":"OOP相关","description":"* 父类句柄可以直接指向子类对象，但子类句柄需要使用cast指向父类对象（因为子类对象包含父类所有的属性，可直接通过父类句柄调用，但子类内部同时包含父类不存在的属性）","sidebar":"tutorialSidebar"},"System-Verilog/Program":{"id":"System-Verilog/Program","title":"Program","description":"Program","sidebar":"tutorialSidebar"},"System-Verilog/Randomization":{"id":"System-Verilog/Randomization","title":"Randomization","description":"受限随机测试（constrained-random test， CRT）由两部分组成：产生输入到DUT的随机值的测试代码，以及一个伪随机数生成器（pseudo-random number generator，PRNG）的种子","sidebar":"tutorialSidebar"},"System-Verilog/Systemverilog-运行时传递参数":{"id":"System-Verilog/Systemverilog-运行时传递参数","title":"Systemverilog-运行时传递参数","description":"摘要：","sidebar":"tutorialSidebar"},"System-Verilog/UVM实战":{"id":"System-Verilog/UVM实战","title":"UVM实战","description":"结合UVM_Class_Reference_Manual以及uvm_users_guide_1.2.pdf学习","sidebar":"tutorialSidebar"},"System-Verilog/VCS解组合逻辑环死锁":{"id":"System-Verilog/VCS解组合逻辑环死锁","title":"VCS解组合逻辑环死锁","description":"在VCS编译阶段 增加 +vcs+loopreport+100000，就会在log中报出死循环的具体代码","sidebar":"tutorialSidebar"},"System-Verilog/任务、函数":{"id":"System-Verilog/任务、函数","title":"任务、函数","description":"任务和函数的最大区别是task可以消耗时间，而function不能。","sidebar":"tutorialSidebar"},"System-Verilog/接口":{"id":"System-Verilog/接口","title":"接口","description":"使用接口可以简化DUT与测试平台之间的连接。","sidebar":"tutorialSidebar"},"System-Verilog/数据类型":{"id":"System-Verilog/数据类型","title":"数据类型","description":"内建数据类型","sidebar":"tutorialSidebar"},"System-Verilog/线程、进程及通信":{"id":"System-Verilog/线程、进程及通信","title":"线程、进程及通信","description":"SV中使用fork...joinnone 和 fork ... joinany创建线程，一般不适用fork ...join因为需要内部所有语句执行完成才运行后面的语句","sidebar":"tutorialSidebar"},"System-Verilog/线程和通信":{"id":"System-Verilog/线程和通信","title":"线程和通信","description":"fork join 并行块","sidebar":"tutorialSidebar"},"System-Verilog/虚函数":{"id":"System-Verilog/虚函数","title":"虚函数","description":"SV中的虚函数类似于C/C++中的虚函数","sidebar":"tutorialSidebar"},"tutorial-basics/congratulations":{"id":"tutorial-basics/congratulations","title":"Congratulations!","description":"You have just learned the basics of Docusaurus and made some changes to the initial template.","sidebar":"tutorialSidebar"},"tutorial-basics/create-a-blog-post":{"id":"tutorial-basics/create-a-blog-post","title":"Create a Blog Post","description":"Docusaurus creates a page for each blog post, but also a blog index page, a tag system, an RSS feed...","sidebar":"tutorialSidebar"},"tutorial-basics/create-a-document":{"id":"tutorial-basics/create-a-document","title":"Create a Document","description":"Documents are groups of pages connected through:","sidebar":"tutorialSidebar"},"tutorial-basics/create-a-page":{"id":"tutorial-basics/create-a-page","title":"Create a Page","description":"Add Markdown or React files to src/pages to create a standalone page:","sidebar":"tutorialSidebar"},"tutorial-basics/deploy-your-site":{"id":"tutorial-basics/deploy-your-site","title":"Deploy your site","description":"Docusaurus is a static-site-generator (also called Jamstack).","sidebar":"tutorialSidebar"},"tutorial-basics/markdown-features":{"id":"tutorial-basics/markdown-features","title":"Markdown Features","description":"Docusaurus supports Markdown and a few additional features.","sidebar":"tutorialSidebar"},"tutorial-extras/manage-docs-versions":{"id":"tutorial-extras/manage-docs-versions","title":"Manage Docs Versions","description":"Docusaurus can manage multiple versions of your docs.","sidebar":"tutorialSidebar"},"tutorial-extras/translate-your-site":{"id":"tutorial-extras/translate-your-site","title":"Translate your site","description":"Let's translate docs/intro.md to French.","sidebar":"tutorialSidebar"},"work-log---arm-china/2023-08-15":{"id":"work-log---arm-china/2023-08-15","title":"2023-08-15","description":"技能里面是不是加一个FuSa相关知识","sidebar":"tutorialSidebar"},"work-log---arm-china/Clock-gating-units-level":{"id":"work-log---arm-china/Clock-gating-units-level","title":"Clock-gating-units-level","description":"在vsync的下降沿去采样module_en","sidebar":"tutorialSidebar"},"work-log---arm-china/Exp-Golomb-指数哥伦布编码":{"id":"work-log---arm-china/Exp-Golomb-指数哥伦布编码","title":"Exp-Golomb-指数哥伦布编码","description":"理论","sidebar":"tutorialSidebar"},"work-log---arm-china/IP-XACT":{"id":"work-log---arm-china/IP-XACT","title":"IP-XACT","description":"MIP(Magillem IP packager) MRV(Magillem Register View)","sidebar":"tutorialSidebar"},"work-log---arm-china/LSC":{"id":"work-log---arm-china/LSC","title":"LSC","description":"LSC应该是在跨越块之前对块的系数进行预取，例如在帧开始前读出 (0,0) (0,1) (1,0) (1,1)块的系数，在像素即将跨越块之前系数是不需要改变的，当像素即将跨越到新的块之前，提前从SRAM中读出所需的新的块的系数。因为涉及到预取，当nppc比较大时，块的大小应该至少大于n，不然很难预取。","sidebar":"tutorialSidebar"},"work-log---arm-china/PCE":{"id":"work-log---arm-china/PCE","title":"PCE","description":"8*8的块统计局部直方图（块内）以及全局直方图，最终统计的直方图为一个x[lum]的三维LUT，直方图会做alpha blend，保证直方图过度平滑，之后对图像数据进行插值，spatial上的双线性插值，以及查表时根据lum的一维插值，整个相当于三线性插值。","sidebar":"tutorialSidebar"},"work-log---arm-china/RNR-WAVELET中的优化":{"id":"work-log---arm-china/RNR-WAVELET中的优化","title":"RNR-WAVELET中的优化","description":"如果第一个pixel是G，则将3\\4的数据窗口写入wavelet中，同时选择右边3\\3的窗口，wavelet输出格式应该是1t1p的，第一个pixel输出结果是输入窗口的win0，同时将后续的输出结果全部延后一拍。且valid是每个cycle都连续的。对于最后的pixel，不需要额外的计算，只需要输出上一个窗口计算的右侧结果（更新后的，直接将上一次更新后的窗口的右侧输出即可）。","sidebar":"tutorialSidebar"},"work-log---arm-china/SDE优化":{"id":"work-log---arm-china/SDE优化","title":"SDE优化","description":"Saturation adjust：UV单独计算，UV的值也就代表了图像饱和度","sidebar":"tutorialSidebar"},"work-log---arm-china/synthesis":{"id":"work-log---arm-china/synthesis","title":"synthesis","description":"使用genus进行综合发现，别人的综合SRAM Q端到内部寄存器没有timing violation，自己的却有，最后排查发现别人的配置文件只添加了m40c下的一个sram lib 0p63(ram)0p72(core)的 lib ，而我的配置文件增加了许多额外lib，导致工具选择了更低的电压，导致timing问题，后续综合一定要确定logic和sram的电压配置。","sidebar":"tutorialSidebar"},"work-log---arm-china/YNR-优化":{"id":"work-log---arm-china/YNR-优化","title":"YNR-优化","description":"算法简介：YNR的窗口大小为13x13，先从内部5x5的窗口通过MeanFilter计算lum，也就是均值滤波去估计噪声，并且将mv信息带入，如果运动则noise\\*nlmmotionr，之后再在5x5的窗内寻找最大值和最小值，通过max-min得到contrast，然后通过曲线拟合，估计Freq。","sidebar":"tutorialSidebar"},"work-log---arm-china/YUV2RGB":{"id":"work-log---arm-china/YUV2RGB","title":"YUV2RGB","description":"YUV444 和RGB一样分三路传输","sidebar":"tutorialSidebar"},"work-log---arm-china/为何当时demosaic对hblank有要求，不能实现0-hblank":{"id":"work-log---arm-china/为何当时demosaic对hblank有要求，不能实现0-hblank","title":"为何当时demosaic对hblank有要求，不能实现0-hblank","description":"","sidebar":"tutorialSidebar"},"work-log---arm-china/在5-5窗中搜索最大值和最小值":{"id":"work-log---arm-china/在5-5窗中搜索最大值和最小值","title":"在5-5窗中搜索最大值和最小值","description":"图像处理中很多在窗中搜索最大值最小值的逻辑，优化能够减少很多的逻辑资源：","sidebar":"tutorialSidebar"},"work-log---arm-china/面积记录":{"id":"work-log---arm-china/面积记录","title":"面积记录","description":"","sidebar":"tutorialSidebar"},"work-log---g/2024-09-24":{"id":"work-log---g/2024-09-24","title":"DDC C Code","description":"Function","sidebar":"tutorialSidebar"},"work-log---g/ptpx":{"id":"work-log---g/ptpx","title":"ptpx","description":"功耗分析","sidebar":"tutorialSidebar"},"work-log---g/SDC相关":{"id":"work-log---g/SDC相关","title":"SDC相关","description":"How to perform timing check between asynchronous clock domains","sidebar":"tutorialSidebar"},"work-log---g/算法调试过程中的问题":{"id":"work-log---g/算法调试过程中的问题","title":"算法调试过程中的问题","description":"1. 算法寄存器是signed类型时，验证环境给到 cmodel和RTL的寄存器值不一致","sidebar":"tutorialSidebar"},"work-log---g/综合Flow":{"id":"work-log---g/综合Flow","title":"综合Flow","description":"Elaborate:","sidebar":"tutorialSidebar"},"work-log---g/综合问题":{"id":"work-log---g/综合问题","title":"综合问题","description":"1. 在DC flow下，发现综合出来的 clock_network功耗特别大，高达300mW，功耗占比98%，综合会报TIM-134 Warning","sidebar":"tutorialSidebar"},"work-log---g/设计问题":{"id":"work-log---g/设计问题","title":"设计问题","description":"1. 复位值不是常量而是寄存器的输出，虽然综合可以通过将Q和rst_n进行逻辑组合之后输入到寄存器的 复位和置位端来实现这种逻辑，但是在异步复位的时候还是容易出问题，应该避免。","sidebar":"tutorialSidebar"},"功能安全/低功耗相关":{"id":"功能安全/低功耗相关","title":"减低功耗的优点","description":"1） 功耗过大会缩短使用时间，常用手机等电子设备的我们也知道，频繁充电会大大降低我们的用户体验。","sidebar":"tutorialSidebar"},"图像处理/3DLUT":{"id":"图像处理/3DLUT","title":"3DLUT","description":"addrlut0 = (x+xodd) + (y+yodd)9 + (z+z_odd)81","sidebar":"tutorialSidebar"},"图像处理/5A":{"id":"图像处理/5A","title":"5A","description":"自动频闪抑制","sidebar":"tutorialSidebar"},"图像处理/Architecture":{"id":"图像处理/Architecture","title":"Architecture","description":"bayer scaler 在前级bayer域增加一个scaler可以在特定场景下降低图像分辨率，减少后续模块的处理功耗。例如在相机进行预览时使用低分辨率的预览，并将原始分辨率的图像存储在DDR中，当按下快门后从DDR中直接读出原始图像，再按照完整的分辨率进行后续pipeline的处理。","sidebar":"tutorialSidebar"},"图像处理/bicubic":{"id":"图像处理/bicubic","title":"图像重采样算法之bicubic双立方插值算法","description":"概述","sidebar":"tutorialSidebar"},"图像处理/de-noise":{"id":"图像处理/de-noise","title":"de-noise","description":"噪声及降噪算法总结","sidebar":"tutorialSidebar"},"图像处理/demosaic":{"id":"图像处理/demosaic","title":"demosaic","description":"Reference：","sidebar":"tutorialSidebar"},"图像处理/Dither":{"id":"图像处理/Dither","title":"Dither","description":"Dither is an intentionally applied form of noise used to randomize quantization error, preventing large-scale patterns such as color banding in images.","sidebar":"tutorialSidebar"},"图像处理/DPF":{"id":"图像处理/DPF","title":"DPF","description":"https://github.com/mjambon/purple-fringe","sidebar":"tutorialSidebar"},"图像处理/RGB2YUV-and-YUV2RGB":{"id":"图像处理/RGB2YUV-and-YUV2RGB","title":"RGB2YUV-and-YUV2RGB","description":"RGB转YUV不需要linebuffer，矩阵相乘得到YUV444的值，YUV444通过crop或者average（average应该会需要linebuffer）得到YUV422的值","sidebar":"tutorialSidebar"},"图像处理/RGBIR-sensor":{"id":"图像处理/RGBIR-sensor","title":"RGBIR-sensor","description":"RGB-IR图像传感器是汽车市场的新产品，源于车厂对优化和降低成本的一贯需求。也就是说，当你可以用一个图像传感器同时解决两个问题时，为什么要用两个？","sidebar":"tutorialSidebar"},"图像处理/RNR":{"id":"图像处理/RNR","title":"RNR","description":"Reference：","sidebar":"tutorialSidebar"},"图像处理/sharpen":{"id":"图像处理/sharpen","title":"sharpen","description":"USM（unsharpen mask）","sidebar":"tutorialSidebar"},"图像处理/乱七八糟":{"id":"图像处理/乱七八糟","title":"乱七八糟","description":"SAD：绝对差之和","sidebar":"tutorialSidebar"},"图像处理/去紫边":{"id":"图像处理/去紫边","title":"去紫边","description":"code","sidebar":"tutorialSidebar"},"图像处理/图像色域空间":{"id":"图像处理/图像色域空间","title":"RGB","description":"最常见的颜色空间，8bit一般0~255取值","sidebar":"tutorialSidebar"},"图像处理/图像预处理校正简介":{"id":"图像处理/图像预处理校正简介","title":"1. DPC（Defect Pixel Correction，坏点校正）","description":"坏点简介","sidebar":"tutorialSidebar"},"图像处理/小波变换":{"id":"图像处理/小波变换","title":"小波变换","description":"https://users.rowan.edu/~polikar/WTtutorial.html","sidebar":"tutorialSidebar"},"图像处理/常见分辨率":{"id":"图像处理/常见分辨率","title":"常见分辨率","description":"以下是视频分辨率的一个非全面列表，按照像素数量从小到大排序：","sidebar":"tutorialSidebar"},"开发工具/Graphviz---绘制图形网络":{"id":"开发工具/Graphviz---绘制图形网络","title":"Graphviz---绘制图形网络","description":"官网","sidebar":"tutorialSidebar"},"开发工具/office使用":{"id":"开发工具/office使用","title":"office使用","description":"WORD","sidebar":"tutorialSidebar"},"接口协议/CameraLink":{"id":"接口协议/CameraLink","title":"CameraLink","description":"","sidebar":"tutorialSidebar"},"接口协议/SLVS-EC接口":{"id":"接口协议/SLVS-EC接口","title":"SLVS-EC接口","description":"SLVS-EC接口是由sony公司提出的一种高速串行接口，用于高速及高分辨率Sony CMOS图像传感器系统的设计（CMOS Image Sensor，CIS）。高接口实现了CIS与DSP之间高帧率的宽带宽的图像数据传输。因此该接口引入了一种优化的包格式与几乎没有冗余的控制协议，并且架构简单，只有两层模型组成：一个链路层，允许使用并行结构对宽带数据进行格式处理；一个物理层，可以提供低功耗的高速数据传输。包含前向纠错功能（Forward Error Correction，FEC），实现了高可靠性、低冗余、低延迟的数据传输应用，且功耗低，物理接口小。","sidebar":"tutorialSidebar"},"接口协议/SPI":{"id":"接口协议/SPI","title":"SPI","description":"Reference","sidebar":"tutorialSidebar"},"环境配置/（转载）CentOS查看程序、进程的依赖库的方法":{"id":"环境配置/（转载）CentOS查看程序、进程的依赖库的方法","title":"（转载）CentOS查看程序、进程的依赖库的方法","description":"https://teakki.com/p/57dbd22615d9b5b717807303","sidebar":"tutorialSidebar"},"环境配置/（转载）Linux动态链接库-so文件的创建与使用":{"id":"环境配置/（转载）Linux动态链接库-so文件的创建与使用","title":"（转载）Linux动态链接库-so文件的创建与使用","description":"1\\. 介绍","sidebar":"tutorialSidebar"},"环境配置/Anaconda-配置多环境":{"id":"环境配置/Anaconda-配置多环境","title":"Anaconda-配置多环境","description":"Anaconda选择对应的python版本安装，最好选择高于自己所需要环境python版本的，然后创建环境，设置python版本，安装tf，tf版本可直接通过 conda install tensorflow进行安装，如果要安装gpu版本就输入对应的gpu版本号。之后安装jupyter notebook，在vscode中安装python插件后，打开py文件，左下角可选择对应的conda环境，如果插件提示缺少pylint，可直接按照提示install。安装后打开jupyter文件可在右上角选择对应的conda环境。","sidebar":"tutorialSidebar"},"环境配置/csh配置":{"id":"环境配置/csh配置","title":"csh配置","description":"Reference:","sidebar":"tutorialSidebar"},"环境配置/C语言第三方库的使用":{"id":"环境配置/C语言第三方库的使用","title":"C语言第三方库的使用","description":"最近在使用opencv库的过程中遇到了很多坑，记录一下。","sidebar":"tutorialSidebar"},"环境配置/git":{"id":"环境配置/git","title":"git","description":"Reference：","sidebar":"tutorialSidebar"},"环境配置/Linux下工具license占用情况查询":{"id":"环境配置/Linux下工具license占用情况查询","title":"Linux下工具license占用情况查询","description":"lmstat -help","sidebar":"tutorialSidebar"},"环境配置/Linux下的环境变量":{"id":"环境配置/Linux下的环境变量","title":"Linux下的环境变量","description":"Linux是一个多用户的操作系统。每个用户登录系统后，都会有一个专用的运行环境。通常每个用户默认的环境都是相同的，这个默认环境实际上就是一组环境 变量的定义。用户可以对自己的运行环境进行定制，其方法就是修改相应的系统环境变量。","sidebar":"tutorialSidebar"},"环境配置/Linux查看Redhat版本":{"id":"环境配置/Linux查看Redhat版本","title":"Linux查看Redhat版本","description":"/proc文件系统下的多种文件提供的系统信息不是针对某个特定进程的，而是能够在整个系统范围的上下文中使用。可以使用的文件随系统配置的变化而变化。命令procinfo能够显示基于其中某些文件的多种系统信息。以下详细描述/proc下的文件。","sidebar":"tutorialSidebar"},"环境配置/Linux设置环境变量":{"id":"环境配置/Linux设置环境变量","title":"Linux设置环境变量","description":"Linux环境变量设置文件","sidebar":"tutorialSidebar"},"环境配置/Linux非root下安装tmux":{"id":"环境配置/Linux非root下安装tmux","title":"Linux非root下安装tmux","description":"tmux介绍","sidebar":"tutorialSidebar"},"环境配置/TMUX":{"id":"环境配置/TMUX","title":"TMUX","description":"启用鼠标滚动翻页","sidebar":"tutorialSidebar"},"环境配置/vcs+verdi":{"id":"环境配置/vcs+verdi","title":"vcs+verdi","description":"安装版本要选对","sidebar":"tutorialSidebar"},"环境配置/vimrc":{"id":"环境配置/vimrc","title":"vimrc","description":"","sidebar":"tutorialSidebar"},"环境配置/VIM使用技巧":{"id":"环境配置/VIM使用技巧","title":"VIM使用技巧","description":"Reference","sidebar":"tutorialSidebar"},"环境配置/vim插件":{"id":"环境配置/vim插件","title":"vim插件","description":"* 综合类","sidebar":"tutorialSidebar"},"环境配置/VSCode启用右键扩展":{"id":"环境配置/VSCode启用右键扩展","title":"VSCode启用右键扩展","description":"复制下面代码至文本文档中保存为*.reg，之后点击添加注册表","sidebar":"tutorialSidebar"},"环境配置/zsh-tmux-vim":{"id":"环境配置/zsh-tmux-vim","title":"zsh-tmux-vim","description":"oh-my-zsh","sidebar":"tutorialSidebar"},"环境配置/启用Windows图片查看器":{"id":"环境配置/启用Windows图片查看器","title":"启用Windows图片查看器","description":"[]进入注册表目录","sidebar":"tutorialSidebar"},"移知网课程/AMBA-APB-AHB-AXI":{"id":"移知网课程/AMBA-APB-AHB-AXI","title":"AMBA-APB-AHB-AXI","description":"Reference：","sidebar":"tutorialSidebar"},"移知网课程/DDR":{"id":"移知网课程/DDR","title":"DDR","description":"How to Reduce ID Collision effect -- 尽量让master侧发送多个ID，便于slave进行reorder，因为相同ID是不能乱序的","sidebar":"tutorialSidebar"},"移知网课程/MCU设计相关":{"id":"移知网课程/MCU设计相关","title":"MCU设计相关","description":"Reference","sidebar":"tutorialSidebar"},"移知网课程/Memory系统":{"id":"移知网课程/Memory系统","title":"Memory系统","description":"Memory 分类","sidebar":"tutorialSidebar"},"移知网课程/NIC-400":{"id":"移知网课程/NIC-400","title":"NIC-400","description":"Reference","sidebar":"tutorialSidebar"},"移知网课程/中断系统":{"id":"移知网课程/中断系统","title":"中断系统","description":"异常介绍","sidebar":"tutorialSidebar"},"移知网课程/基础知识":{"id":"移知网课程/基础知识","title":"基础知识","description":"本课程为芯片设计基础知识，设计cmos，pn结，逻辑门，寄存器，锁存器的内部结构以及传输延时","sidebar":"tutorialSidebar"},"移知网课程/时钟树":{"id":"移知网课程/时钟树","title":"时钟树","description":"","sidebar":"tutorialSidebar"},"随笔/base_test-sv":{"id":"随笔/base_test-sv","title":"base_test-sv","description":"","sidebar":"tutorialSidebar"},"随笔/filelist-py":{"id":"随笔/filelist-py","title":"filelist-py","description":"","sidebar":"tutorialSidebar"},"随笔/image_display-py":{"id":"随笔/image_display-py","title":"image_display-py","description":"","sidebar":"tutorialSidebar"},"随笔/ImageData-sv":{"id":"随笔/ImageData-sv","title":"ImageData-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_agent-sv":{"id":"随笔/img_agent-sv","title":"img_agent-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_config-sv":{"id":"随笔/img_config-sv","title":"img_config-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_driver-sv":{"id":"随笔/img_driver-sv","title":"img_driver-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_env-sv":{"id":"随笔/img_env-sv","title":"img_env-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_if-sv":{"id":"随笔/img_if-sv","title":"img_if-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_model-sv":{"id":"随笔/img_model-sv","title":"img_model-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_monitor-sv":{"id":"随笔/img_monitor-sv","title":"img_monitor-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_pkg-sv":{"id":"随笔/img_pkg-sv","title":"img_pkg-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_scoreboard-sv":{"id":"随笔/img_scoreboard-sv","title":"img_scoreboard-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_sequencer-sv":{"id":"随笔/img_sequencer-sv","title":"img_sequencer-sv","description":"","sidebar":"tutorialSidebar"},"随笔/img_transaction-sv":{"id":"随笔/img_transaction-sv","title":"img_transaction-sv","description":"","sidebar":"tutorialSidebar"},"随笔/rand_case-sv":{"id":"随笔/rand_case-sv","title":"rand_case-sv","description":"","sidebar":"tutorialSidebar"},"随笔/tb-sv":{"id":"随笔/tb-sv","title":"tb-sv","description":"","sidebar":"tutorialSidebar"},"随笔/test_img_case-sv":{"id":"随笔/test_img_case-sv","title":"test_img_case-sv","description":"","sidebar":"tutorialSidebar"},"随笔/void--":{"id":"随笔/void--","title":"void--","description":"void 保存的实际为指针的地址，但并不包含指针指向的数据类型，必须要用户自己能够通过逻辑上保证指向的类型，或者不关心其指向的数据类型。一个指向任何对象 类型的指针都可bai以赋值给类型为void 的变量du，void 可以赋值给另一个void ，两个void 可以比较相等与否，而且可以显式地将void 转换到另一个类型。其它操作都是不安全的，因为编译器并不知道实际被指的是哪种对象。因此，对void* 做其他任何操作都将引起编译错误。","sidebar":"tutorialSidebar"},"面试题目记录/为什么使用与非门而不是或非门进行逻辑面积评估？":{"id":"面试题目记录/为什么使用与非门而不是或非门进行逻辑面积评估？","title":"Reference","description":"https://www.zhihu.com/zvideo/1540963123414872064?playTime=9.9","sidebar":"tutorialSidebar"}}}}