# Created from RP2350.svd (Rev 0.1)

name: PWM
description: Simple PWM
registers:
  - name: CH0_CSR
    addressOffset: 0
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH0_DIV
    addressOffset: 4
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH0_CTR
    addressOffset: 8
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH0_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH0_CC
    addressOffset: 12
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH0_TOP
    addressOffset: 16
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH0_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH1_CSR
    addressOffset: 20
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH1_DIV
    addressOffset: 24
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH1_CTR
    addressOffset: 28
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH1_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH1_CC
    addressOffset: 32
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH1_TOP
    addressOffset: 36
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH1_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH2_CSR
    addressOffset: 40
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH2_DIV
    addressOffset: 44
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH2_CTR
    addressOffset: 48
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH2_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH2_CC
    addressOffset: 52
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH2_TOP
    addressOffset: 56
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH2_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH3_CSR
    addressOffset: 60
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH3_DIV
    addressOffset: 64
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH3_CTR
    addressOffset: 68
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH3_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH3_CC
    addressOffset: 72
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH3_TOP
    addressOffset: 76
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH3_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH4_CSR
    addressOffset: 80
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH4_DIV
    addressOffset: 84
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH4_CTR
    addressOffset: 88
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH4_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH4_CC
    addressOffset: 92
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH4_TOP
    addressOffset: 96
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH4_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH5_CSR
    addressOffset: 100
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH5_DIV
    addressOffset: 104
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH5_CTR
    addressOffset: 108
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH5_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH5_CC
    addressOffset: 112
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH5_TOP
    addressOffset: 116
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH5_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH6_CSR
    addressOffset: 120
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH6_DIV
    addressOffset: 124
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH6_CTR
    addressOffset: 128
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH6_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH6_CC
    addressOffset: 132
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH6_TOP
    addressOffset: 136
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH6_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH7_CSR
    addressOffset: 140
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH7_DIV
    addressOffset: 144
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH7_CTR
    addressOffset: 148
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH7_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH7_CC
    addressOffset: 152
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH7_TOP
    addressOffset: 156
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH7_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH8_CSR
    addressOffset: 160
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH8_DIV
    addressOffset: 164
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH8_CTR
    addressOffset: 168
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH8_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH8_CC
    addressOffset: 172
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH8_TOP
    addressOffset: 176
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH8_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH9_CSR
    addressOffset: 180
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH9_DIV
    addressOffset: 184
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH9_CTR
    addressOffset: 188
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH9_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH9_CC
    addressOffset: 192
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH9_TOP
    addressOffset: 196
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH9_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH10_CSR
    addressOffset: 200
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH10_DIV
    addressOffset: 204
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH10_CTR
    addressOffset: 208
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH10_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH10_CC
    addressOffset: 212
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH10_TOP
    addressOffset: 216
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH10_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH11_CSR
    addressOffset: 220
    description: Control and status register
    resetValue: 0
    fields:
      - name: EN
        description: Enable the PWM channel.
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: PH_CORRECT
        description: '1: Enable phase-correct modulation. 0: Trailing-edge'
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: A_INV
        description: Invert output A
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: B_INV
        description: Invert output B
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: DIVMODE
        access: read-write
        enumeratedValues:
          - name: div
            value: 0
            description: Free-running counting at rate dictated by fractional 
              divider
          - name: level
            value: 1
            description: Fractional divider operation is gated by the PWM B pin.
          - name: rise
            value: 2
            description: Counter advances with each rising edge of the PWM B 
              pin.
          - name: fall
            value: 3
            description: Counter advances with each falling edge of the PWM B 
              pin.
        bitOffset: 4
        bitWidth: 2
      - name: PH_RET
        description: "Retard the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running."
        access: write-only
        bitOffset: 6
        bitWidth: 1
      - name: PH_ADV
        description: "Advance the phase of the counter by 1 count, while it is running.\
          \ \n                            Self-clearing. Write a 1, and poll until
          low. Counter must be running \n                            at less than
          full speed (div_int + div_frac / 16 > 1)"
        access: write-only
        bitOffset: 7
        bitWidth: 1
  - name: CH11_DIV
    addressOffset: 224
    description: "INT and FRAC form a fixed-point fractional number. \n          \
      \          Counting rate is system clock frequency divided by this number. \n\
      \                    Fractional division uses simple 1st-order sigma-delta."
    resetValue: 16
    fields:
      - name: FRAC
        access: read-write
        bitOffset: 0
        bitWidth: 4
      - name: INT
        access: read-write
        bitOffset: 4
        bitWidth: 8
  - name: CH11_CTR
    addressOffset: 228
    description: Direct access to the PWM counter
    resetValue: 0
    fields:
      - name: CH11_CTR
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: CH11_CC
    addressOffset: 232
    description: Counter compare values
    resetValue: 0
    fields:
      - name: A
        access: read-write
        bitOffset: 0
        bitWidth: 16
      - name: B
        access: read-write
        bitOffset: 16
        bitWidth: 16
  - name: CH11_TOP
    addressOffset: 236
    description: Counter wrap value
    resetValue: 65535
    fields:
      - name: CH11_TOP
        access: read-write
        bitOffset: 0
        bitWidth: 16
  - name: EN
    addressOffset: 240
    description: "This register aliases the CSR_EN bits for all channels. \n     \
      \               Writing to this register allows multiple channels to be enabled\
      \ \n                    or disabled simultaneously, so they can run in perfect
      sync. \n                    For each channel, there is only one physical EN
      register bit, \n                    which can be accessed through here or CHx_CSR."
    resetValue: 0
    fields:
      - name: CH0
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CH1
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CH2
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CH3
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CH4
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CH5
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CH6
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CH7
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CH8
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CH9
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CH10
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CH11
        access: read-write
        bitOffset: 11
        bitWidth: 1
  - name: INTR
    addressOffset: 244
    description: Raw Interrupts
    resetValue: 0
    fields:
      - name: CH0
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 0
        bitWidth: 1
      - name: CH1
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 1
        bitWidth: 1
      - name: CH2
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 2
        bitWidth: 1
      - name: CH3
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 3
        bitWidth: 1
      - name: CH4
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 4
        bitWidth: 1
      - name: CH5
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 5
        bitWidth: 1
      - name: CH6
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 6
        bitWidth: 1
      - name: CH7
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 7
        bitWidth: 1
      - name: CH8
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 8
        bitWidth: 1
      - name: CH9
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 9
        bitWidth: 1
      - name: CH10
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 10
        bitWidth: 1
      - name: CH11
        access: read-write
        modifiedWriteValues: oneToClear
        bitOffset: 11
        bitWidth: 1
  - name: IRQ0_INTE
    addressOffset: 248
    description: Interrupt Enable for irq0
    resetValue: 0
    fields:
      - name: CH0
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CH1
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CH2
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CH3
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CH4
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CH5
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CH6
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CH7
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CH8
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CH9
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CH10
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CH11
        access: read-write
        bitOffset: 11
        bitWidth: 1
  - name: IRQ0_INTF
    addressOffset: 252
    description: Interrupt Force for irq0
    resetValue: 0
    fields:
      - name: CH0
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CH1
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CH2
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CH3
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CH4
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CH5
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CH6
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CH7
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CH8
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CH9
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CH10
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CH11
        access: read-write
        bitOffset: 11
        bitWidth: 1
  - name: IRQ0_INTS
    addressOffset: 256
    description: Interrupt status after masking & forcing for irq0
    resetValue: 0
    fields:
      - name: CH0
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: CH1
        access: read-only
        bitOffset: 1
        bitWidth: 1
      - name: CH2
        access: read-only
        bitOffset: 2
        bitWidth: 1
      - name: CH3
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: CH4
        access: read-only
        bitOffset: 4
        bitWidth: 1
      - name: CH5
        access: read-only
        bitOffset: 5
        bitWidth: 1
      - name: CH6
        access: read-only
        bitOffset: 6
        bitWidth: 1
      - name: CH7
        access: read-only
        bitOffset: 7
        bitWidth: 1
      - name: CH8
        access: read-only
        bitOffset: 8
        bitWidth: 1
      - name: CH9
        access: read-only
        bitOffset: 9
        bitWidth: 1
      - name: CH10
        access: read-only
        bitOffset: 10
        bitWidth: 1
      - name: CH11
        access: read-only
        bitOffset: 11
        bitWidth: 1
  - name: IRQ1_INTE
    addressOffset: 260
    description: Interrupt Enable for irq1
    resetValue: 0
    fields:
      - name: CH0
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CH1
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CH2
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CH3
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CH4
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CH5
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CH6
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CH7
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CH8
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CH9
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CH10
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CH11
        access: read-write
        bitOffset: 11
        bitWidth: 1
  - name: IRQ1_INTF
    addressOffset: 264
    description: Interrupt Force for irq1
    resetValue: 0
    fields:
      - name: CH0
        access: read-write
        bitOffset: 0
        bitWidth: 1
      - name: CH1
        access: read-write
        bitOffset: 1
        bitWidth: 1
      - name: CH2
        access: read-write
        bitOffset: 2
        bitWidth: 1
      - name: CH3
        access: read-write
        bitOffset: 3
        bitWidth: 1
      - name: CH4
        access: read-write
        bitOffset: 4
        bitWidth: 1
      - name: CH5
        access: read-write
        bitOffset: 5
        bitWidth: 1
      - name: CH6
        access: read-write
        bitOffset: 6
        bitWidth: 1
      - name: CH7
        access: read-write
        bitOffset: 7
        bitWidth: 1
      - name: CH8
        access: read-write
        bitOffset: 8
        bitWidth: 1
      - name: CH9
        access: read-write
        bitOffset: 9
        bitWidth: 1
      - name: CH10
        access: read-write
        bitOffset: 10
        bitWidth: 1
      - name: CH11
        access: read-write
        bitOffset: 11
        bitWidth: 1
  - name: IRQ1_INTS
    addressOffset: 268
    description: Interrupt status after masking & forcing for irq1
    resetValue: 0
    fields:
      - name: CH0
        access: read-only
        bitOffset: 0
        bitWidth: 1
      - name: CH1
        access: read-only
        bitOffset: 1
        bitWidth: 1
      - name: CH2
        access: read-only
        bitOffset: 2
        bitWidth: 1
      - name: CH3
        access: read-only
        bitOffset: 3
        bitWidth: 1
      - name: CH4
        access: read-only
        bitOffset: 4
        bitWidth: 1
      - name: CH5
        access: read-only
        bitOffset: 5
        bitWidth: 1
      - name: CH6
        access: read-only
        bitOffset: 6
        bitWidth: 1
      - name: CH7
        access: read-only
        bitOffset: 7
        bitWidth: 1
      - name: CH8
        access: read-only
        bitOffset: 8
        bitWidth: 1
      - name: CH9
        access: read-only
        bitOffset: 9
        bitWidth: 1
      - name: CH10
        access: read-only
        bitOffset: 10
        bitWidth: 1
      - name: CH11
        access: read-only
        bitOffset: 11
        bitWidth: 1
interrupts:
  - name: PWM_IRQ_WRAP_0
  - name: PWM_IRQ_WRAP_1
addressBlocks:
  - offset: 0
    size: 272
    usage: registers
