// Seed: 2998536436
module module_0 #(
    parameter id_4 = 32'd0
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output supply0 id_2;
  inout supply0 id_1;
  wire _id_4;
  wire [id_4 : 1] id_5, id_6;
  wire id_7;
  assign id_1 = -1;
  wire id_8;
  assign id_2 = -1 == -1 ? -1'd0 : -1 ? -1'b0 <= id_4 : 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  input wire id_8;
  input wire _id_7;
  output wire id_6;
  input wire id_5;
  inout supply0 id_4;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_8
  );
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_7] = id_4++ ? id_3 - (1) : id_4 + -1;
endmodule
