// Seed: 1726577203
module module_0 (
    output id_0,
    output id_1
    , id_7,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6
    , id_8
);
  initial begin
    id_0[1] <= id_7[1];
  end
  assign id_1 = id_4;
endmodule
