

================================================================
== Vitis HLS Report for 'gammacorrection_9_9_1080_1920_1_s'
================================================================
* Date:           Wed Sep  4 19:39:14 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.315 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2081934|  2081934|  6.870 ms|  6.870 ms|  2081934|  2081934|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop  |  2081160|  2081160|      1927|          -|          -|  1080|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lut_p = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45]   --->   Operation 6 'alloca' 'lut_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lut_p_1 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45]   --->   Operation 7 'alloca' 'lut_p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lut_p_2 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45]   --->   Operation 8 'alloca' 'lut_p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, i8 %gamma_lut, i8 %lut_p, i8 %lut_p_1, i8 %lut_p_2"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln68 = store i11 0, i11 %i_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 10 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %gamma_lut, i64 666, i64 207, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %p_dst_data244, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gamma_lut, void @empty, i32 0, i32 0, void @empty_18, i32 1, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.20ns)   --->   "%p_read_19 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 15 'read' 'p_read_19' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 16 [1/1] (1.20ns)   --->   "%p_read44 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 16 'read' 'p_read44' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, i8 %gamma_lut, i8 %lut_p, i8 %lut_p_1, i8 %lut_p_2"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln68 = br void %colLoop.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 18 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%i_V_3 = load i11 %i_V"   --->   Operation 19 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.94ns)   --->   "%icmp_ln68 = icmp_eq  i11 %i_V_3, i11 %p_read44" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 20 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.79ns)   --->   "%i_V_4 = add i11 %i_V_3, i11 1"   --->   Operation 21 'add' 'i_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %colLoop.i.split, void %_ZN2xf2cv13xFGAMMAKernelILi9ELi1080ELi1920ELi3ELi15ELi1ELi9ELi9ELi1920EEEvRNS0_3MatIXT_EXT0_EXT1_EXT4_ELi2EEES4_Phtt.exit.loopexit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 22 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.37ns)   --->   "%call_ln0 = call void @gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop, i11 %p_read_19, i24 %aecin_data245, i8 %lut_p, i8 %lut_p_1, i8 %lut_p_2, i24 %p_dst_data244"   --->   Operation 24 'call' 'call_ln0' <Predicate = (!icmp_ln68)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln68 = store i11 %i_V_4, i11 %i_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 25 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:111]   --->   Operation 26 'ret' 'ret_ln111' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:70]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42]   --->   Operation 28 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop, i11 %p_read_19, i24 %aecin_data245, i8 %lut_p, i8 %lut_p_1, i8 %lut_p_2, i24 %p_dst_data244"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln68 = br void %colLoop.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68]   --->   Operation 30 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i.V') [6]  (0 ns)
	'store' operation ('store_ln68', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:68) of constant 0 on local variable 'i.V' [17]  (0.427 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	wire read operation ('p_read_19') on port 'p_read1' [11]  (1.2 ns)

 <State 3>: 2.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'gammacorrection<9, 9, 1080, 1920, 1>_Pipeline_colLoop' [28]  (1.37 ns)
	blocking operation 0.944 ns on control path)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
