// Seed: 734407569
module module_0;
  initial $display(id_1 == 1'h0);
  tri id_2;
  always id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    output wire  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  uwire id_3,
    output wor   id_4
);
  always {id_1} = id_1;
  event id_6;
  id_7(
      1, 1, id_2, id_3
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_4;
  assign id_4 = 1;
  always id_2 <= 1;
  assign id_3 = id_2 >= id_2;
  module_0 modCall_1 ();
  assign id_4 = {id_1, 1, id_1};
  assign id_4 = 1'b0;
endmodule
