[07/12 15:31:16      0s] 
[07/12 15:31:16      0s] Cadence Innovus(TM) Implementation System.
[07/12 15:31:16      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/12 15:31:16      0s] 
[07/12 15:31:16      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/12 15:31:16      0s] Options:	
[07/12 15:31:16      0s] Date:		Fri Jul 12 15:31:16 2024
[07/12 15:31:16      0s] Host:		c2s (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz 10240KB)
[07/12 15:31:16      0s] OS:		Red Hat Enterprise Linux 8.9 (Ootpa)
[07/12 15:31:16      0s] 
[07/12 15:31:16      0s] License:
[07/12 15:31:16      0s] 		[15:31:16.275849] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[07/12 15:31:17      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/12 15:31:17      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/12 15:31:31     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:31:34     14s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/12 15:31:34     14s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:31:34     14s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/12 15:31:34     14s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/12 15:31:34     14s] @(#)CDS: CPE v21.18-s053
[07/12 15:31:34     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:31:34     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/12 15:31:34     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/12 15:31:34     14s] @(#)CDS: RCDB 11.15.0
[07/12 15:31:34     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/12 15:31:34     14s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/12 15:31:34     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1656407_c2s_user1_nbFqiv.

[07/12 15:31:34     14s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[07/12 15:31:36     16s] 
[07/12 15:31:36     16s] **INFO:  MMMC transition support version v31-84 
[07/12 15:31:36     16s] 
[07/12 15:31:36     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/12 15:31:36     16s] <CMD> suppressMessage ENCEXT-2799
[07/12 15:31:36     16s] <CMD> win
[07/12 15:31:53     18s] <CMD> encMessage warning 0
[07/12 15:31:53     18s] Suppress "**WARN ..." messages.
[07/12 15:31:53     18s] <CMD> encMessage debug 0
[07/12 15:31:53     18s] <CMD> is_common_ui_mode
[07/12 15:31:53     18s] <CMD> restoreDesign /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat single_port_ram
[07/12 15:31:53     18s] #% Begin load design ... (date=07/12 15:31:53, mem=1021.0M)
[07/12 15:31:53     18s] Set Default Input Pin Transition as 0.1 ps.
[07/12 15:31:54     18s] Loading design 'single_port_ram' saved by 'Innovus' '21.18-s099_1' on 'Fri Jul 12 15:29:35 2024'.
[07/12 15:31:54     18s] % Begin Load MMMC data ... (date=07/12 15:31:54, mem=1024.8M)
[07/12 15:31:54     18s] % End Load MMMC data ... (date=07/12 15:31:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1024.8M, current mem=1024.7M)
[07/12 15:31:54     18s] 
[07/12 15:31:54     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/lef/tsl180l4.lef ...
[07/12 15:31:54     18s] 
[07/12 15:31:54     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/lef/tsl18fs120_scl.lef ...
[07/12 15:31:54     18s] Set DBUPerIGU to M2 pitch 560.
[07/12 15:31:54     18s] 
[07/12 15:31:54     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/lef/tsl18cio150_4lm.lef ...
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:31:54     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:31:54     18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/12 15:31:54     18s] To increase the message display limit, refer to the product command reference manual.
[07/12 15:31:54     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/12 15:31:54     18s] Loading view definition file from /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/viewDefinition.tcl
[07/12 15:31:54     18s] Reading max_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[07/12 15:31:54     19s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
[07/12 15:31:54     19s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
[07/12 15:31:54     19s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
[07/12 15:31:54     19s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[07/12 15:31:54     19s] Reading max_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib' ...
[07/12 15:31:54     19s] Read 93 cells in library 'tsl18cio150_max' 
[07/12 15:31:54     19s] Reading min_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[07/12 15:31:55     19s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
[07/12 15:31:55     19s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
[07/12 15:31:55     20s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
[07/12 15:31:55     20s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[07/12 15:31:55     20s] Reading min_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib' ...
[07/12 15:31:55     20s] Read 93 cells in library 'tsl18cio150_min' 
[07/12 15:31:55     20s] Starting consistency checks on late and early library sets of delay corner 'max_delay'
[07/12 15:31:55     20s] late library set: max_timing
[07/12 15:31:55     20s] early library set: min_timing
[07/12 15:31:55     20s] Completed consistency checks. Status: Successful
[07/12 15:31:55     20s] Starting consistency checks on late and early library sets of delay corner 'min_delay'
[07/12 15:31:55     20s] late library set: max_timing
[07/12 15:31:55     20s] early library set: min_timing
[07/12 15:31:55     20s] Completed consistency checks. Status: Successful
[07/12 15:31:55     20s] Ending "PreSetAnalysisView" (total cpu=0:00:01.3, real=0:00:01.0, peak res=1126.7M, current mem=1050.0M)
[07/12 15:31:55     20s] *** End library_loading (cpu=0.02min, real=0.02min, mem=36.4M, fe_cpu=0.34min, fe_real=0.65min, fe_mem=1120.2M) ***
[07/12 15:31:55     20s] % Begin Load netlist data ... (date=07/12 15:31:55, mem=1050.0M)
[07/12 15:31:55     20s] *** Begin netlist parsing (mem=1120.2M) ***
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[07/12 15:31:55     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:31:55     20s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/12 15:31:55     20s] To increase the message display limit, refer to the product command reference manual.
[07/12 15:31:55     20s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:31:55     20s] Created 627 new cells from 4 timing libraries.
[07/12 15:31:55     20s] Reading netlist ...
[07/12 15:31:55     20s] Backslashed names will retain backslash and a trailing blank character.
[07/12 15:31:55     20s] Reading verilogBinary netlist '/run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.v.bin'
[07/12 15:31:55     20s] 
[07/12 15:31:55     20s] *** Memory Usage v#1 (Current mem = 1127.211M, initial mem = 486.988M) ***
[07/12 15:31:55     20s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1127.2M) ***
[07/12 15:31:55     20s] % End Load netlist data ... (date=07/12 15:31:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.8M, current mem=1068.8M)
[07/12 15:31:55     20s] Top level cell is single_port_ram.
[07/12 15:31:55     20s] Starting consistency checks on late and early library sets of delay corner 'max_delay'
[07/12 15:31:55     20s] late library set: max_timing
[07/12 15:31:55     20s] early library set: min_timing
[07/12 15:31:55     20s] Completed consistency checks. Status: Successful
[07/12 15:31:55     20s] Starting consistency checks on late and early library sets of delay corner 'min_delay'
[07/12 15:31:55     20s] late library set: max_timing
[07/12 15:31:55     20s] early library set: min_timing
[07/12 15:31:55     20s] Completed consistency checks. Status: Successful
[07/12 15:31:55     20s] Hooked 1254 DB cells to tlib cells.
[07/12 15:31:55     20s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1078.1M, current mem=1078.1M)
[07/12 15:31:55     20s] Starting recursive module instantiation check.
[07/12 15:31:55     20s] No recursion found.
[07/12 15:31:55     20s] Building hierarchical netlist for Cell single_port_ram ...
[07/12 15:31:55     20s] *** Netlist is unique.
[07/12 15:31:55     20s] Setting Std. cell height to 5600 DBU (smallest netlist inst).
[07/12 15:31:55     20s] ** info: there are 1286 modules.
[07/12 15:31:55     20s] ** info: there are 566 stdCell insts.
[07/12 15:31:55     20s] ** info: there are 32 Pad insts.
[07/12 15:31:55     20s] 
[07/12 15:31:55     20s] *** Memory Usage v#1 (Current mem = 1172.625M, initial mem = 486.988M) ***
[07/12 15:31:55     20s] *info: set bottom ioPad orient R0
[07/12 15:31:55     20s] Reading IO assignment file "/run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/iofile/ram.io" ...
[07/12 15:31:55     20s] Adjusting Core to Left to: 215.3600. Core to Bottom to: 215.3600.
[07/12 15:31:55     20s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:31:55     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:31:55     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:31:55     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:31:55     20s] Horizontal Layer M1 offset = 0 (derived)
[07/12 15:31:55     20s] Vertical Layer M2 offset = 280 (derived)
[07/12 15:31:55     20s] Start create_tracks
[07/12 15:31:55     20s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[07/12 15:31:55     20s] Pre-connect netlist-defined P/G connections...
[07/12 15:31:55     20s]   Updated 16 instances.
[07/12 15:31:55     20s] Loading preference file /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/gui.pref.tcl ...
[07/12 15:31:55     20s] Slack adjustment of -0 applied on <default> path group
[07/12 15:31:55     20s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[07/12 15:31:55     20s] Type 'man IMPOPT-3602' for more detail.
[07/12 15:31:55     20s] Effort level <high> specified for reg2reg path_group
[07/12 15:31:55     20s] Slack adjustment of -0 applied on reg2reg path_group
[07/12 15:31:55     20s] addRing command will ignore shorts while creating rings.
[07/12 15:31:55     20s] addRing command will disallow rings to go over rows.
[07/12 15:31:55     20s] addRing command will consider rows while creating rings.
[07/12 15:31:55     20s] The ring targets are set to core/block ring wires.
[07/12 15:31:55     20s] addStripe will allow jog to connect padcore ring and block ring.
[07/12 15:31:55     20s] 
[07/12 15:31:55     20s] Stripes will not extend to closest target.
[07/12 15:31:55     20s] When breaking rings, the power planner will consider the existence of blocks.
[07/12 15:31:55     20s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/12 15:31:55     20s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/12 15:31:55     20s] Stripes will not be created over regions without power planning wires.
[07/12 15:31:55     20s] Offset for stripe breaking is set to 0.
[07/12 15:31:55     20s] Stripes will stop at the boundary of the specified area.
[07/12 15:31:55     20s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/12 15:31:55     20s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/12 15:31:55     20s] Change floorplan default-technical-site to 'CoreSite'.
[07/12 15:31:56     20s] Extraction setup Delayed 
[07/12 15:31:56     20s] *Info: initialize multi-corner CTS.
[07/12 15:31:56     20s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1360.2M, current mem=1100.3M)
[07/12 15:31:56     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/12 15:31:56     20s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:31:56     20s] Summary for sequential cells identification: 
[07/12 15:31:56     20s]   Identified SBFF number: 114
[07/12 15:31:56     20s]   Identified MBFF number: 0
[07/12 15:31:56     20s]   Identified SB Latch number: 0
[07/12 15:31:56     20s]   Identified MB Latch number: 0
[07/12 15:31:56     20s]   Not identified SBFF number: 6
[07/12 15:31:56     20s]   Not identified MBFF number: 0
[07/12 15:31:56     20s]   Not identified SB Latch number: 0
[07/12 15:31:56     20s]   Not identified MB Latch number: 0
[07/12 15:31:56     20s]   Number of sequential cells which are not FFs: 83
[07/12 15:31:56     20s] Total number of combinational cells: 321
[07/12 15:31:56     20s] Total number of sequential cells: 203
[07/12 15:31:56     20s] Total number of tristate cells: 10
[07/12 15:31:56     20s] Total number of level shifter cells: 0
[07/12 15:31:56     20s] Total number of power gating cells: 0
[07/12 15:31:56     20s] Total number of isolation cells: 0
[07/12 15:31:56     20s] Total number of power switch cells: 0
[07/12 15:31:56     20s] Total number of pulse generator cells: 0
[07/12 15:31:56     20s] Total number of always on buffers: 0
[07/12 15:31:56     20s] Total number of retention cells: 0
[07/12 15:31:56     20s] Total number of physical cells: 0
[07/12 15:31:56     20s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[07/12 15:31:56     20s] Total number of usable buffers: 13
[07/12 15:31:56     20s] List of unusable buffers:
[07/12 15:31:56     20s] Total number of unusable buffers: 0
[07/12 15:31:56     20s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[07/12 15:31:56     20s] Total number of usable inverters: 12
[07/12 15:31:56     20s] List of unusable inverters:
[07/12 15:31:56     20s] Total number of unusable inverters: 0
[07/12 15:31:56     20s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[07/12 15:31:56     20s] Total number of identified usable delay cells: 13
[07/12 15:31:56     20s] List of identified unusable delay cells:
[07/12 15:31:56     20s] Total number of identified unusable delay cells: 0
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] TimeStamp Deleting Cell Server End ...
[07/12 15:31:56     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1384.9M, current mem=1384.9M)
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/12 15:31:56     20s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:31:56     20s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:31:56     20s] Summary for sequential cells identification: 
[07/12 15:31:56     20s]   Identified SBFF number: 114
[07/12 15:31:56     20s]   Identified MBFF number: 0
[07/12 15:31:56     20s]   Identified SB Latch number: 0
[07/12 15:31:56     20s]   Identified MB Latch number: 0
[07/12 15:31:56     20s]   Not identified SBFF number: 6
[07/12 15:31:56     20s]   Not identified MBFF number: 0
[07/12 15:31:56     20s]   Not identified SB Latch number: 0
[07/12 15:31:56     20s]   Not identified MB Latch number: 0
[07/12 15:31:56     20s]   Number of sequential cells which are not FFs: 83
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] Trim Metal Layers:
[07/12 15:31:56     20s]  Visiting view : worst
[07/12 15:31:56     20s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[07/12 15:31:56     20s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:31:56     20s]  Visiting view : best
[07/12 15:31:56     20s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 1
[07/12 15:31:56     20s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:31:56     20s] 
[07/12 15:31:56     20s] TimeStamp Deleting Cell Server End ...
[07/12 15:31:56     20s] Reading floorplan file - /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.fp.gz (mem = 1458.6M).
[07/12 15:31:56     20s] % Begin Load floorplan data ... (date=07/12 15:31:56, mem=1386.6M)
[07/12 15:31:56     20s] *info: reset 601 existing net BottomPreferredLayer and AvoidDetour
[07/12 15:31:56     20s] Pre-connect netlist-defined P/G connections...
[07/12 15:31:56     20s]   Updated 16 instances.
[07/12 15:31:56     20s] Deleting old partition specification.
[07/12 15:31:56     20s] Set FPlanBox to (0 0 1649760 1649760)
[07/12 15:31:56     20s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:31:56     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:31:56     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:31:56     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:31:56     20s] Horizontal Layer M1 offset = 0 (derived)
[07/12 15:31:56     20s] Vertical Layer M2 offset = 280 (derived)
[07/12 15:31:56     20s] Start create_tracks
[07/12 15:31:56     20s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[07/12 15:31:56     20s]  ... processed partition successfully.
[07/12 15:31:56     20s] Reading binary special route file /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:29:33 2024, version: 1)
[07/12 15:31:56     20s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.6M, current mem=1386.6M)
[07/12 15:31:56     20s] There are 192 io inst loaded
[07/12 15:31:56     20s] Extracting standard cell pins and blockage ...... 
[07/12 15:31:56     20s] Pin and blockage extraction finished
[07/12 15:31:56     20s] % End Load floorplan data ... (date=07/12 15:31:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1389.4M, current mem=1389.4M)
[07/12 15:31:56     20s] Reading congestion map file /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.route.congmap.gz ...
[07/12 15:31:56     20s] % Begin Load SymbolTable ... (date=07/12 15:31:56, mem=1389.4M)
[07/12 15:31:56     20s] routingBox: (520 800) (1649720 1649440)
[07/12 15:31:56     20s] coreBox:    (465040 465040) (1184720 1184720)
[07/12 15:31:56     20s] Un-suppress "**WARN ..." messages.
[07/12 15:31:56     20s] % End Load SymbolTable ... (date=07/12 15:31:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1392.7M, current mem=1392.7M)
[07/12 15:31:56     20s] Loading place ...
[07/12 15:31:56     20s] % Begin Load placement data ... (date=07/12 15:31:56, mem=1392.7M)
[07/12 15:31:56     20s] Reading placement file - /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.place.gz.
[07/12 15:31:56     20s] ** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:29:34 2024, version# 2) ...
[07/12 15:31:56     20s] Read Views for adaptive view pruning ...
[07/12 15:31:56     20s] Read 0 views from Binary DB for adaptive view pruning
[07/12 15:31:56     20s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1464.0M) ***
[07/12 15:31:56     20s] Total net length = 3.472e+04 (1.754e+04 1.718e+04) (ext = 0.000e+00)
[07/12 15:31:56     20s] % End Load placement data ... (date=07/12 15:31:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.0M, current mem=1393.1M)
[07/12 15:31:56     20s] Reading PG file /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on       Fri Jul 12 15:29:34 2024)
[07/12 15:31:56     20s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1460.0M) ***
[07/12 15:31:56     20s] % Begin Load routing data ... (date=07/12 15:31:56, mem=1393.3M)
[07/12 15:31:56     20s] Reading routing file - /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.route.gz.
[07/12 15:31:57     20s] Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:29:34 2024 Format: 20.1) ...
[07/12 15:31:57     20s] *** Total 601 nets are successfully restored.
[07/12 15:31:57     20s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1461.0M) ***
[07/12 15:31:57     20s] % End Load routing data ... (date=07/12 15:31:57, total cpu=0:00:00.0, real=0:00:01.0, peak res=1395.1M, current mem=1394.2M)
[07/12 15:31:57     20s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[07/12 15:31:57     20s] Reading property file /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.prop
[07/12 15:31:57     20s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1465.0M) ***
[07/12 15:31:57     21s] Set Default Input Pin Transition as 0.1 ps.
[07/12 15:31:57     21s] eee: readRCCornerMetaData, file read unsuccessful: /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/extraction/extractionMetaData.gz
[07/12 15:31:57     21s] Extraction setup Started 
[07/12 15:31:57     21s] 
[07/12 15:31:57     21s] Trim Metal Layers:
[07/12 15:31:57     21s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/12 15:31:57     21s] Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[07/12 15:31:57     21s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[07/12 15:31:57     21s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[07/12 15:31:57     21s] Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[07/12 15:31:57     21s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[07/12 15:31:57     21s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[07/12 15:31:57     21s] Summary of Active RC-Corners : 
[07/12 15:31:57     21s]  
[07/12 15:31:57     21s]  Analysis View: worst
[07/12 15:31:57     21s]     RC-Corner Name        : rc_worst
[07/12 15:31:57     21s]     RC-Corner Index       : 0
[07/12 15:31:57     21s]     RC-Corner Temperature : 125 Celsius
[07/12 15:31:57     21s]     RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[07/12 15:31:57     21s]     RC-Corner PreRoute Res Factor         : 1
[07/12 15:31:57     21s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 15:31:57     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 15:31:57     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 15:31:57     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 15:31:57     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 15:31:57     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:31:57     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:31:57     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 15:31:57     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/12 15:31:57     21s]  
[07/12 15:31:57     21s]  Analysis View: best
[07/12 15:31:57     21s]     RC-Corner Name        : rc_best
[07/12 15:31:57     21s]     RC-Corner Index       : 1
[07/12 15:31:57     21s]     RC-Corner Temperature : -40 Celsius
[07/12 15:31:57     21s]     RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[07/12 15:31:57     21s]     RC-Corner PreRoute Res Factor         : 1
[07/12 15:31:57     21s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 15:31:57     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 15:31:57     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 15:31:57     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 15:31:57     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 15:31:57     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:31:57     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:31:57     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 15:31:57     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/12 15:31:57     21s] 
[07/12 15:31:57     21s] Trim Metal Layers:
[07/12 15:31:57     21s] LayerId::1 widthSet size::4
[07/12 15:31:57     21s] LayerId::2 widthSet size::4
[07/12 15:31:57     21s] LayerId::3 widthSet size::4
[07/12 15:31:57     21s] LayerId::4 widthSet size::3
[07/12 15:31:57     21s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[07/12 15:31:57     21s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[07/12 15:31:57     21s] LayerId::2 widthSet size::4
[07/12 15:31:57     21s] LayerId::3 widthSet size::4
[07/12 15:31:57     21s] LayerId::4 widthSet size::3
[07/12 15:31:57     21s] Updating RC grid for preRoute extraction ...
[07/12 15:31:57     21s] eee: pegSigSF::1.070000
[07/12 15:31:57     21s] Initializing multi-corner resistance tables ...
[07/12 15:31:57     21s] Loading rc congestion map /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.congmap.gz ...
[07/12 15:31:57     21s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:31:57     21s] eee: l::2 avDens::0.022501 usedTrk::398.893679 availTrk::17727.566558 sigTrk::398.893679
[07/12 15:31:57     21s] eee: l::3 avDens::0.023888 usedTrk::342.135377 availTrk::14322.627068 sigTrk::342.135377
[07/12 15:31:57     21s] eee: l::4 avDens::0.029371 usedTrk::292.561411 availTrk::9960.849020 sigTrk::292.561411
[07/12 15:31:57     21s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.217719 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.900100 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:31:57     21s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.217719 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.900100 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:31:57     21s] Start generating vias ..
[07/12 15:31:57     21s] #create default rule from bind_ndr_rule rule=0x7fbfdd9a5500 0x7fbfc4990018
[07/12 15:31:57     21s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1170551622 routing_via=1
[07/12 15:31:57     21s] #Skip building auto via since it is not turned on.
[07/12 15:31:57     21s] Extracting standard cell pins and blockage ...... 
[07/12 15:31:57     21s] Pin and blockage extraction finished
[07/12 15:31:57     21s] Via generation completed.
[07/12 15:31:57     21s] % Begin Load power constraints ... (date=07/12 15:31:57, mem=1404.0M)
[07/12 15:31:57     21s] % End Load power constraints ... (date=07/12 15:31:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1404.0M, current mem=1404.0M)
[07/12 15:31:57     21s] % Begin load AAE data ... (date=07/12 15:31:57, mem=1436.8M)
[07/12 15:31:58     21s] AAE DB initialization (MEM=1525.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/12 15:31:58     21s] % End load AAE data ... (date=07/12 15:31:58, total cpu=0:00:00.5, real=0:00:01.0, peak res=1442.8M, current mem=1442.8M)
[07/12 15:31:58     21s] Restoring CCOpt config...
[07/12 15:31:58     21s] 
[07/12 15:31:58     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/12 15:31:58     21s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:31:58     21s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:31:58     21s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:31:58     21s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:31:58     21s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:31:58     21s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:31:58     21s] Summary for sequential cells identification: 
[07/12 15:31:58     21s]   Identified SBFF number: 114
[07/12 15:31:58     21s]   Identified MBFF number: 0
[07/12 15:31:58     21s]   Identified SB Latch number: 0
[07/12 15:31:58     21s]   Identified MB Latch number: 0
[07/12 15:31:58     21s]   Not identified SBFF number: 6
[07/12 15:31:58     21s]   Not identified MBFF number: 0
[07/12 15:31:58     21s]   Not identified SB Latch number: 0
[07/12 15:31:58     21s]   Not identified MB Latch number: 0
[07/12 15:31:58     21s]   Number of sequential cells which are not FFs: 83
[07/12 15:31:58     21s]  Visiting view : worst
[07/12 15:31:58     21s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 0
[07/12 15:31:58     21s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:31:58     21s]  Visiting view : best
[07/12 15:31:58     21s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 1
[07/12 15:31:58     21s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:31:58     21s] 
[07/12 15:31:58     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/12 15:31:58     22s]   Extracting original clock gating for clk...
[07/12 15:31:58     22s]     clock_tree clk contains 136 sinks and 0 clock gates.
[07/12 15:31:58     22s]   Extracting original clock gating for clk done.
[07/12 15:31:58     22s]   The skew group clk/all was created. It contains 136 sinks and 1 sources.
[07/12 15:31:58     22s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[07/12 15:31:58     22s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[07/12 15:31:58     22s] Restoring CCOpt config done.
[07/12 15:31:58     22s] 
[07/12 15:31:58     22s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:31:58     22s] 
[07/12 15:31:58     22s] TimeStamp Deleting Cell Server End ...
[07/12 15:31:58     22s] 
[07/12 15:31:58     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/12 15:31:58     22s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:31:58     22s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:31:58     22s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:31:58     22s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:31:58     22s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:31:58     22s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:31:58     22s] Summary for sequential cells identification: 
[07/12 15:31:58     22s]   Identified SBFF number: 114
[07/12 15:31:58     22s]   Identified MBFF number: 0
[07/12 15:31:58     22s]   Identified SB Latch number: 0
[07/12 15:31:58     22s]   Identified MB Latch number: 0
[07/12 15:31:58     22s]   Not identified SBFF number: 6
[07/12 15:31:58     22s]   Not identified MBFF number: 0
[07/12 15:31:58     22s]   Not identified SB Latch number: 0
[07/12 15:31:58     22s]   Not identified MB Latch number: 0
[07/12 15:31:58     22s]   Number of sequential cells which are not FFs: 83
[07/12 15:31:58     22s] Total number of combinational cells: 321
[07/12 15:31:58     22s] Total number of sequential cells: 203
[07/12 15:31:58     22s] Total number of tristate cells: 10
[07/12 15:31:58     22s] Total number of level shifter cells: 0
[07/12 15:31:58     22s] Total number of power gating cells: 0
[07/12 15:31:58     22s] Total number of isolation cells: 0
[07/12 15:31:58     22s] Total number of power switch cells: 0
[07/12 15:31:58     22s] Total number of pulse generator cells: 0
[07/12 15:31:58     22s] Total number of always on buffers: 0
[07/12 15:31:58     22s] Total number of retention cells: 0
[07/12 15:31:58     22s] Total number of physical cells: 0
[07/12 15:31:58     22s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[07/12 15:31:58     22s] Total number of usable buffers: 13
[07/12 15:31:58     22s] List of unusable buffers:
[07/12 15:31:58     22s] Total number of unusable buffers: 0
[07/12 15:31:58     22s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[07/12 15:31:58     22s] Total number of usable inverters: 12
[07/12 15:31:58     22s] List of unusable inverters:
[07/12 15:31:58     22s] Total number of unusable inverters: 0
[07/12 15:31:58     22s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[07/12 15:31:58     22s] Total number of identified usable delay cells: 13
[07/12 15:31:58     22s] List of identified unusable delay cells:
[07/12 15:31:58     22s] Total number of identified unusable delay cells: 0
[07/12 15:31:58     22s] 
[07/12 15:31:58     22s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/12 15:31:58     22s] 
[07/12 15:31:58     22s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:31:58     22s] 
[07/12 15:31:58     22s] TimeStamp Deleting Cell Server End ...
[07/12 15:31:58     22s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[07/12 15:31:58     22s] timing_enable_separate_device_slew_effect_sensitivities
[07/12 15:31:58     22s] #% End load design ... (date=07/12 15:31:58, total cpu=0:00:03.8, real=0:00:05.0, peak res=1467.3M, current mem=1450.1M)
[07/12 15:31:58     22s] 
[07/12 15:31:58     22s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:31:58     22s] Severity  ID               Count  Summary                                  
[07/12 15:31:58     22s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/12 15:31:58     22s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/12 15:31:58     22s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[07/12 15:31:58     22s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[07/12 15:31:58     22s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[07/12 15:31:58     22s] WARNING   IMPCCOPT-2332        2  The property %s is deprecated. It still ...
[07/12 15:31:58     22s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/12 15:31:58     22s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[07/12 15:31:58     22s] *** Message Summary: 1495 warning(s), 0 error(s)
[07/12 15:31:58     22s] 
[07/12 15:31:58     22s] <CMD> setDrawView fplan
[07/12 15:31:58     22s] <CMD> encMessage warning 1
[07/12 15:31:58     22s] <CMD> encMessage debug 0
[07/12 15:32:05     22s] <CMD> setDrawView place
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ADIODE
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[07/12 15:33:13     29s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[07/12 15:33:13     29s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[07/12 15:33:13     29s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[07/12 15:33:13     29s] <CMD> routeDesign -globalDetail
[07/12 15:33:13     29s] ### Time Record (routeDesign) is installed.
[07/12 15:33:13     29s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1481.24 (MB), peak = 1486.43 (MB)
[07/12 15:33:13     29s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/12 15:33:13     29s] #**INFO: setDesignMode -flowEffort standard
[07/12 15:33:13     29s] #**INFO: setDesignMode -powerEffort none
[07/12 15:33:13     29s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/12 15:33:13     29s] **INFO: User settings:
[07/12 15:33:13     29s] setNanoRouteMode -droutePostRouteSpreadWire    1
[07/12 15:33:13     29s] setNanoRouteMode -drouteUseMultiCutViaEffort   high
[07/12 15:33:13     29s] setNanoRouteMode -extractThirdPartyCompatible  false
[07/12 15:33:13     29s] setNanoRouteMode -grouteExpTdStdDelay          50.7
[07/12 15:33:13     29s] setNanoRouteMode -routeAntennaCellName         ADIODE
[07/12 15:33:13     29s] setNanoRouteMode -routeBottomRoutingLayer      1
[07/12 15:33:13     29s] setNanoRouteMode -routeInsertAntennaDiode      true
[07/12 15:33:13     29s] setNanoRouteMode -routeTopRoutingLayer         4
[07/12 15:33:13     29s] setNanoRouteMode -routeWithSiDriven            true
[07/12 15:33:13     29s] setNanoRouteMode -routeWithTimingDriven        true
[07/12 15:33:13     29s] setNanoRouteMode -timingEngine                 {}
[07/12 15:33:13     29s] setExtractRCMode -engine                       preRoute
[07/12 15:33:13     29s] setDelayCalMode -enable_high_fanout            true
[07/12 15:33:13     29s] setDelayCalMode -engine                        aae
[07/12 15:33:13     29s] setDelayCalMode -ignoreNetLoad                 false
[07/12 15:33:13     29s] setDelayCalMode -socv_accuracy_mode            low
[07/12 15:33:13     29s] setSIMode -separate_delta_delay_on_data        true
[07/12 15:33:13     29s] 
[07/12 15:33:13     29s] #rc_worst has no qx tech file defined
[07/12 15:33:13     29s] #No active RC corner or QRC tech file is missing.
[07/12 15:33:13     29s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/12 15:33:13     29s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/12 15:33:13     29s] OPERPROF: Starting checkPlace at level 1, MEM:1594.0M, EPOCH TIME: 1720778593.950762
[07/12 15:33:13     29s] # Init pin-track-align, new floorplan.
[07/12 15:33:13     29s] Processing tracks to init pin-track alignment.
[07/12 15:33:13     29s] z: 2, totalTracks: 1
[07/12 15:33:13     29s] z: 4, totalTracks: 1
[07/12 15:33:14     29s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:33:14     29s] All LLGs are deleted
[07/12 15:33:14     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:33:14     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:33:14     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1599.0M, EPOCH TIME: 1720778594.005795
[07/12 15:33:14     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1599.0M, EPOCH TIME: 1720778594.005982
[07/12 15:33:14     29s] # Building single_port_ram llgBox search-tree.
[07/12 15:33:14     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1599.0M, EPOCH TIME: 1720778594.006073
[07/12 15:33:14     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:33:14     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:33:14     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1599.0M, EPOCH TIME: 1720778594.006256
[07/12 15:33:14     29s] Max number of tech site patterns supported in site array is 256.
[07/12 15:33:14     29s] Core basic site is CoreSite
[07/12 15:33:14     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1599.0M, EPOCH TIME: 1720778594.006406
[07/12 15:33:14     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7fbfc4823760.
[07/12 15:33:14     29s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:33:14     29s] After signature check, allow fast init is false, keep pre-filter is false.
[07/12 15:33:14     29s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/12 15:33:14     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:1727.0M, EPOCH TIME: 1720778594.008676
[07/12 15:33:14     29s] Use non-trimmed site array because memory saving is not enough.
[07/12 15:33:14     29s] SiteArray: non-trimmed site array dimensions = 128 x 1285
[07/12 15:33:14     29s] SiteArray: use 983,040 bytes
[07/12 15:33:14     29s] SiteArray: current memory after site array memory allocation 1727.9M
[07/12 15:33:14     29s] SiteArray: FP blocked sites are writable
[07/12 15:33:14     29s] SiteArray: number of non floorplan blocked sites for llg default is 164480
[07/12 15:33:14     29s] Atter site array init, number of instance map data is 0.
[07/12 15:33:14     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.005, MEM:1727.9M, EPOCH TIME: 1720778594.011741
[07/12 15:33:14     29s] 
[07/12 15:33:14     29s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:33:14     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:1727.9M, EPOCH TIME: 1720778594.012656
[07/12 15:33:14     29s] Begin checking placement ... (start mem=1594.0M, init mem=1727.9M)
[07/12 15:33:14     29s] Begin checking exclusive groups violation ...
[07/12 15:33:14     29s] There are 0 groups to check, max #box is 0, total #box is 0
[07/12 15:33:14     29s] Finished checking exclusive groups violations. Found 0 Vio.
[07/12 15:33:14     29s] 
[07/12 15:33:14     29s] Running CheckPlace using 1 thread in normal mode...
[07/12 15:33:14     29s] 
[07/12 15:33:14     29s] ...checkPlace normal is done!
[07/12 15:33:14     29s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1728.9M, EPOCH TIME: 1720778594.017437
[07/12 15:33:14     29s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1728.9M, EPOCH TIME: 1720778594.017787
[07/12 15:33:14     29s] *info: Placed = 566           
[07/12 15:33:14     29s] *info: Unplaced = 0           
[07/12 15:33:14     29s] Placement Density:3.55%(18299/515809)
[07/12 15:33:14     29s] Placement Density (including fixed std cells):3.55%(18299/515809)
[07/12 15:33:14     29s] All LLGs are deleted
[07/12 15:33:14     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:566).
[07/12 15:33:14     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:33:14     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1728.9M, EPOCH TIME: 1720778594.018724
[07/12 15:33:14     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1728.9M, EPOCH TIME: 1720778594.018840
[07/12 15:33:14     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:33:14     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:33:14     29s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1728.9M)
[07/12 15:33:14     29s] OPERPROF: Finished checkPlace at level 1, CPU:0.069, REAL:0.069, MEM:1728.9M, EPOCH TIME: 1720778594.019689
[07/12 15:33:14     29s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[07/12 15:33:14     29s] 
[07/12 15:33:14     29s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/12 15:33:14     29s] *** Changed status on (0) nets in Clock.
[07/12 15:33:14     29s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1728.9M) ***
[07/12 15:33:14     29s] 
[07/12 15:33:14     29s] globalDetailRoute
[07/12 15:33:14     29s] 
[07/12 15:33:14     29s] #Start globalDetailRoute on Fri Jul 12 15:33:14 2024
[07/12 15:33:14     29s] #
[07/12 15:33:14     29s] ### Time Record (globalDetailRoute) is installed.
[07/12 15:33:14     29s] ### Time Record (Pre Callback) is installed.
[07/12 15:33:14     29s] RC Grid backup saved.
[07/12 15:33:14     29s] ### Time Record (Pre Callback) is uninstalled.
[07/12 15:33:14     29s] ### Time Record (DB Import) is installed.
[07/12 15:33:14     29s] ### Time Record (Timing Data Generation) is installed.
[07/12 15:33:14     29s] #Generating timing data, please wait...
[07/12 15:33:14     29s] #597 total nets, 582 already routed, 582 will ignore in trialRoute
[07/12 15:33:14     29s] ### run_trial_route starts on Fri Jul 12 15:33:14 2024 with memory = 1497.88 (MB), peak = 1497.88 (MB)
[07/12 15:33:14     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/12 15:33:14     29s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/12 15:33:14     29s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/12 15:33:14     29s] ### dump_timing_file starts on Fri Jul 12 15:33:14 2024 with memory = 1502.45 (MB), peak = 1514.56 (MB)
[07/12 15:33:14     29s] ### extractRC starts on Fri Jul 12 15:33:14 2024 with memory = 1502.45 (MB), peak = 1514.56 (MB)
[07/12 15:33:14     29s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:33:14     29s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:33:14     29s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/12 15:33:14     29s] #Dump tif for version 2.1
[07/12 15:33:14     29s] Start AAE Lib Loading. (MEM=1828.84)
[07/12 15:33:14     29s] End AAE Lib Loading. (MEM=1867.99 CPU=0:00:00.0 Real=0:00:00.0)
[07/12 15:33:14     29s] End AAE Lib Interpolated Model. (MEM=1867.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:33:14     29s] Total number of fetched objects 605
[07/12 15:33:14     30s] Total number of fetched objects 605
[07/12 15:33:14     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:33:14     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:33:14     30s] End delay calculation. (MEM=1988.99 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:33:14     30s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1591.68 (MB), peak = 1647.23 (MB)
[07/12 15:33:14     30s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:14     30s] #Done generating timing data.
[07/12 15:33:14     30s] ### Time Record (Timing Data Generation) is uninstalled.
[07/12 15:33:14     30s] #create default rule from bind_ndr_rule rule=0x7fbfdd9a5500 0x7fbfac756018
[07/12 15:33:14     30s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/12 15:33:14     30s] ### Net info: total nets: 601
[07/12 15:33:14     30s] ### Net info: dirty nets: 276
[07/12 15:33:14     30s] ### Net info: marked as disconnected nets: 0
[07/12 15:33:14     30s] #num needed restored net=0
[07/12 15:33:14     30s] #need_extraction net=0 (total=601)
[07/12 15:33:14     30s] ### Net info: fully routed nets: 0
[07/12 15:33:14     30s] ### Net info: trivial (< 2 pins) nets: 4
[07/12 15:33:14     30s] ### Net info: unrouted nets: 597
[07/12 15:33:14     30s] ### Net info: re-extraction nets: 0
[07/12 15:33:14     30s] ### Net info: ignored nets: 0
[07/12 15:33:14     30s] ### Net info: skip routing nets: 0
[07/12 15:33:14     30s] #Start reading timing information from file .timing_file_1656407.tif.gz ...
[07/12 15:33:14     30s] #Read in timing information for 15 ports, 598 instances from timing file .timing_file_1656407.tif.gz.
[07/12 15:33:14     30s] ### import design signature (2): route=1636621415 fixed_route=1636621415 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1899815580 dirty_area=0 del_dirty_area=0 cell=1462419948 placement=1297929783 pin_access=1 inst_pattern=1 via=1170551622 routing_via=1
[07/12 15:33:14     30s] ### Time Record (DB Import) is uninstalled.
[07/12 15:33:14     30s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/12 15:33:14     30s] #RTESIG:78da95d1b14ec330100660669ee2e47608525beeec24b647503bb05054016b158893464a
[07/12 15:33:14     30s] #       1d297606de1e23a6a2e0261ecf9f4effdd2d96efbb03304e1b526b875a1f099e0f5ca044
[07/12 15:33:14     30s] #       b9269d65f79c8ee1ebed91dd2e96fb9757a9a02a5a6720f9e8ba7605e5972dcecd2794a6
[07/12 15:33:14     30s] #       2a86d68333de37b6befbd502710e4f7301084963bda94dbf82c199fe0f91a8811183c4f9
[07/12 15:33:14     30s] #       3e54c74d9a033b35f529ce749ace094748e2d28ff424120a7c3f4ced499998c7e51c9ec9
[07/12 15:33:14     30s] #       1c32dc48fc7990546d57f8f1d8394e982d57781d49c5813d6c9ff6db5d7cfd243501c5af
[07/12 15:33:14     30s] #       1dcca45392d208ccf9c296455f066bec70fe4f1230db5913539c905f2c7ad4f0ecba09db
[07/12 15:33:14     30s] #       48e333728e21517cbe60aee7e118cb73f30d06df3407
[07/12 15:33:14     30s] #
[07/12 15:33:14     30s] ### Time Record (Data Preparation) is installed.
[07/12 15:33:14     30s] #RTESIG:78da95d1b14ec330100660669ee2e47608525beeec388e47503bb0505415d6ca10278d94
[07/12 15:33:14     30s] #       3a52e20cbc3d01a6a2e0241eed4fe7ffee16cbb7dd0118a70da5eb16b53e113c1fb84085
[07/12 15:33:14     30s] #       6a4d5aca7b4ea7fee9f591dd2e96fb97a34a2137556b217aafeb6a05d9a73397f203329b
[07/12 15:33:14     30s] #       9baef2d05aef4b57dcfd6a813887c7890084a874de16b65941d7dae60f51a8811183a8f5
[07/12 15:33:14     30s] #       4d7f3b6ce204d8b92cce61a6e3784e384212d77ea0269148c137ddd49a24c53caee670a9
[07/12 15:33:14     30s] #       1290b851f87d20caabdaf8e1d8094ee82d49711ca994037bd83eedb7bbf0f84969020a6f
[07/12 15:33:14     30s] #       bb37935649a94660ad372e334dd65bebbacb7f9280b9dad9a0d24202fbe935fc3127e457
[07/12 15:33:14     30s] #       1b19345c8e9b7e6c7178189c631f7d240f9f90876328cfcd177b6840bd
[07/12 15:33:14     30s] #
[07/12 15:33:14     30s] ### Time Record (Data Preparation) is uninstalled.
[07/12 15:33:14     30s] ### Time Record (Global Routing) is installed.
[07/12 15:33:14     30s] ### Time Record (Global Routing) is uninstalled.
[07/12 15:33:14     30s] #Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
[07/12 15:33:14     30s] #Total number of routable nets = 582.
[07/12 15:33:14     30s] #Total number of nets in the design = 601.
[07/12 15:33:14     30s] #582 routable nets do not have any wires.
[07/12 15:33:14     30s] #582 nets will be global routed.
[07/12 15:33:14     30s] ### Time Record (Data Preparation) is installed.
[07/12 15:33:14     30s] #Start routing data preparation on Fri Jul 12 15:33:14 2024
[07/12 15:33:14     30s] #
[07/12 15:33:14     30s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:14     30s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:14     30s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:14     30s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:14     30s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:14     30s] #Build and mark too close pins for the same net.
[07/12 15:33:14     30s] ### Time Record (Cell Pin Access) is installed.
[07/12 15:33:14     30s] #Rebuild pin access data for design.
[07/12 15:33:14     30s] #Initial pin access analysis.
[07/12 15:33:15     30s] #Detail pin access analysis.
[07/12 15:33:15     30s] ### Time Record (Cell Pin Access) is uninstalled.
[07/12 15:33:15     30s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/12 15:33:15     30s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/12 15:33:15     30s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/12 15:33:15     30s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/12 15:33:15     30s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[07/12 15:33:15     30s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=4(TOP_M)
[07/12 15:33:15     30s] #pin_access_rlayer=2(M2)
[07/12 15:33:15     30s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/12 15:33:15     30s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1633.11 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #Regenerating Ggrids automatically.
[07/12 15:33:15     30s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[07/12 15:33:15     30s] #Using automatically generated G-grids.
[07/12 15:33:15     30s] #Done routing data preparation.
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1635.71 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:15     30s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:15     30s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:15     30s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:15     30s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Finished routing data preparation on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Cpu time = 00:00:00
[07/12 15:33:15     30s] #Elapsed time = 00:00:00
[07/12 15:33:15     30s] #Increased memory = 10.38 (MB)
[07/12 15:33:15     30s] #Total memory = 1635.71 (MB)
[07/12 15:33:15     30s] #Peak memory = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### Time Record (Data Preparation) is uninstalled.
[07/12 15:33:15     30s] ### Time Record (Global Routing) is installed.
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Start global routing on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Start global routing initialization on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Number of eco nets is 0
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Start global routing data preparation on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### build_merged_routing_blockage_rect_list starts on Fri Jul 12 15:33:15 2024 with memory = 1635.71 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] #Start routing resource analysis on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### init_is_bin_blocked starts on Fri Jul 12 15:33:15 2024 with memory = 1636.07 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Jul 12 15:33:15 2024 with memory = 1638.37 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### adjust_flow_cap starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### adjust_flow_per_partial_route_obs starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### set_via_blocked starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### copy_flow starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] #Routing resource analysis is done on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### report_flow_cap starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #  Resource Analysis:
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/12 15:33:15     30s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/12 15:33:15     30s] #  --------------------------------------------------------------
[07/12 15:33:15     30s] #  M1             H        1065        1880       38416    55.29%
[07/12 15:33:15     30s] #  M2             V        1294        1652       38416    53.94%
[07/12 15:33:15     30s] #  M3             H        1390        1555       38416    51.65%
[07/12 15:33:15     30s] #  TOP_M          V         612         860       38416    53.85%
[07/12 15:33:15     30s] #  --------------------------------------------------------------
[07/12 15:33:15     30s] #  Total                   4361      57.78%      153664    53.68%
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### analyze_m2_tracks starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### report_initial_resource starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### mark_pg_pins_accessibility starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### set_net_region starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Global routing data preparation is done on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### prepare_level starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init level 1 starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### Level 1 hgrid = 196 X 196
[07/12 15:33:15     30s] ### init level 2 starts on Fri Jul 12 15:33:15 2024 with memory = 1638.62 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### Level 2 hgrid = 49 X 49  (large_net only)
[07/12 15:33:15     30s] ### init level 3 starts on Fri Jul 12 15:33:15 2024 with memory = 1639.31 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### Level 3 hgrid = 13 X 13  (large_net only)
[07/12 15:33:15     30s] ### prepare_level_flow starts on Fri Jul 12 15:33:15 2024 with memory = 1639.57 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge starts on Fri Jul 12 15:33:15 2024 with memory = 1639.57 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### init_flow_edge starts on Fri Jul 12 15:33:15 2024 with memory = 1643.33 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### init_flow_edge starts on Fri Jul 12 15:33:15 2024 with memory = 1643.33 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Global routing initialization is done on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1643.33 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### routing large nets 
[07/12 15:33:15     30s] #start global routing iteration 1...
[07/12 15:33:15     30s] ### init_flow_edge starts on Fri Jul 12 15:33:15 2024 with memory = 1643.33 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### routing at level 3 (topmost level) iter 0
[07/12 15:33:15     30s] ### Uniform Hboxes (3x3)
[07/12 15:33:15     30s] ### routing at level 2 iter 0 for 0 hboxes
[07/12 15:33:15     30s] ### Uniform Hboxes (12x12)
[07/12 15:33:15     30s] ### routing at level 1 iter 0 for 0 hboxes
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.05 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #start global routing iteration 2...
[07/12 15:33:15     30s] ### init_flow_edge starts on Fri Jul 12 15:33:15 2024 with memory = 1650.05 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### cal_flow starts on Fri Jul 12 15:33:15 2024 with memory = 1649.70 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### routing at level 1 (topmost level) iter 0
[07/12 15:33:15     30s] ### measure_qor starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### measure_congestion starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #start global routing iteration 3...
[07/12 15:33:15     30s] ### routing at level 1 (topmost level) iter 1
[07/12 15:33:15     30s] ### measure_qor starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### measure_congestion starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #start global routing iteration 4...
[07/12 15:33:15     30s] ### routing at level 1 (topmost level) iter 2
[07/12 15:33:15     30s] ### measure_qor starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### measure_congestion starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### route_end starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
[07/12 15:33:15     30s] #Total number of routable nets = 582.
[07/12 15:33:15     30s] #Total number of nets in the design = 601.
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #582 routable nets have routed wires.
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Routed nets constraints summary:
[07/12 15:33:15     30s] #-----------------------------
[07/12 15:33:15     30s] #        Rules   Unconstrained  
[07/12 15:33:15     30s] #-----------------------------
[07/12 15:33:15     30s] #      Default             582  
[07/12 15:33:15     30s] #-----------------------------
[07/12 15:33:15     30s] #        Total             582  
[07/12 15:33:15     30s] #-----------------------------
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Routing constraints summary of the whole design:
[07/12 15:33:15     30s] #-----------------------------
[07/12 15:33:15     30s] #        Rules   Unconstrained  
[07/12 15:33:15     30s] #-----------------------------
[07/12 15:33:15     30s] #      Default             582  
[07/12 15:33:15     30s] #-----------------------------
[07/12 15:33:15     30s] #        Total             582  
[07/12 15:33:15     30s] #-----------------------------
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### adjust_flow_per_partial_route_obs starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### cal_base_flow starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### cal_flow starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### report_overcon starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #                 OverCon          
[07/12 15:33:15     30s] #                  #Gcell    %Gcell
[07/12 15:33:15     30s] #     Layer           (1)   OverCon  Flow/Cap
[07/12 15:33:15     30s] #  ----------------------------------------------
[07/12 15:33:15     30s] #  M1            0(0.00%)   (0.00%)     0.18  
[07/12 15:33:15     30s] #  M2            0(0.00%)   (0.00%)     0.02  
[07/12 15:33:15     30s] #  M3            0(0.00%)   (0.00%)     0.02  
[07/12 15:33:15     30s] #  TOP_M         1(0.01%)   (0.01%)     0.00  
[07/12 15:33:15     30s] #  ----------------------------------------------
[07/12 15:33:15     30s] #     Total      1(0.00%)   (0.00%)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/12 15:33:15     30s] #  Overflow after GR: 0.00% H + 0.00% V
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### cal_base_flow starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### cal_flow starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### generate_cong_map_content starts on Fri Jul 12 15:33:15 2024 with memory = 1650.73 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### Sync with Inovus CongMap starts on Fri Jul 12 15:33:15 2024 with memory = 1651.25 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #Hotspot report including placement blocked areas
[07/12 15:33:15     30s] OPERPROF: Starting HotSpotCal at level 1, MEM:1996.8M, EPOCH TIME: 1720778595.417032
[07/12 15:33:15     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/12 15:33:15     30s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/12 15:33:15     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/12 15:33:15     30s] [hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[07/12 15:33:15     30s] [hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[07/12 15:33:15     30s] [hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[07/12 15:33:15     30s] [hotspot] |    TOP_M(V)    |              0.00 |              0.00 |   (none)                            |
[07/12 15:33:15     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/12 15:33:15     30s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[07/12 15:33:15     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/12 15:33:15     30s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[07/12 15:33:15     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/12 15:33:15     30s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:33:15     30s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:33:15     30s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:33:15     30s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.019, REAL:0.019, MEM:2012.8M, EPOCH TIME: 1720778595.436180
[07/12 15:33:15     30s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### update starts on Fri Jul 12 15:33:15 2024 with memory = 1651.71 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #Complete Global Routing.
[07/12 15:33:15     30s] #Total wire length = 37405 um.
[07/12 15:33:15     30s] #Total half perimeter of net bounding box = 36001 um.
[07/12 15:33:15     30s] #Total wire length on LAYER M1 = 672 um.
[07/12 15:33:15     30s] #Total wire length on LAYER M2 = 16792 um.
[07/12 15:33:15     30s] #Total wire length on LAYER M3 = 19001 um.
[07/12 15:33:15     30s] #Total wire length on LAYER TOP_M = 941 um.
[07/12 15:33:15     30s] #Total number of vias = 3077
[07/12 15:33:15     30s] #Up-Via Summary (total 3077):
[07/12 15:33:15     30s] #           
[07/12 15:33:15     30s] #-----------------------
[07/12 15:33:15     30s] # M1               1820
[07/12 15:33:15     30s] # M2               1237
[07/12 15:33:15     30s] # M3                 20
[07/12 15:33:15     30s] #-----------------------
[07/12 15:33:15     30s] #                  3077 
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### report_overcon starts on Fri Jul 12 15:33:15 2024 with memory = 1651.71 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### report_overcon starts on Fri Jul 12 15:33:15 2024 with memory = 1651.71 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #Max overcon = 1 tracks.
[07/12 15:33:15     30s] #Total overcon = 0.00%.
[07/12 15:33:15     30s] #Worst layer Gcell overcon rate = 0.01%.
[07/12 15:33:15     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### global_route design signature (5): route=2121365794 net_attr=2006545946
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Global routing statistics:
[07/12 15:33:15     30s] #Cpu time = 00:00:00
[07/12 15:33:15     30s] #Elapsed time = 00:00:00
[07/12 15:33:15     30s] #Increased memory = 16.00 (MB)
[07/12 15:33:15     30s] #Total memory = 1651.71 (MB)
[07/12 15:33:15     30s] #Peak memory = 1666.07 (MB)
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #Finished global routing on Fri Jul 12 15:33:15 2024
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] #
[07/12 15:33:15     30s] ### Time Record (Global Routing) is uninstalled.
[07/12 15:33:15     30s] ### Time Record (Data Preparation) is installed.
[07/12 15:33:15     30s] ### Time Record (Data Preparation) is uninstalled.
[07/12 15:33:15     30s] ### track-assign external-init starts on Fri Jul 12 15:33:15 2024 with memory = 1649.22 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### Time Record (Track Assignment) is installed.
[07/12 15:33:15     30s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:15     30s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:15     30s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:15     30s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:15     30s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:15     30s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:15     30s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:15     30s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:15     30s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:15     30s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:15     30s] ### Time Record (Track Assignment) is uninstalled.
[07/12 15:33:15     30s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.22 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### track-assign engine-init starts on Fri Jul 12 15:33:15 2024 with memory = 1649.22 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] ### Time Record (Track Assignment) is installed.
[07/12 15:33:15     30s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:15     30s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:15     30s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:15     30s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:15     30s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:15     30s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     30s] ### track-assign core-engine starts on Fri Jul 12 15:33:15 2024 with memory = 1649.22 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     30s] #Start Track Assignment.
[07/12 15:33:15     31s] #Done with 852 horizontal wires in 7 hboxes and 727 vertical wires in 7 hboxes.
[07/12 15:33:15     31s] #Done with 170 horizontal wires in 7 hboxes and 137 vertical wires in 7 hboxes.
[07/12 15:33:15     31s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[07/12 15:33:15     31s] #
[07/12 15:33:15     31s] #Track assignment summary:
[07/12 15:33:15     31s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/12 15:33:15     31s] #------------------------------------------------------------------------
[07/12 15:33:15     31s] # M1           675.85 	  0.00%  	  0.00% 	  0.00%
[07/12 15:33:15     31s] # M2         16762.76 	  0.02%  	  0.00% 	  0.00%
[07/12 15:33:15     31s] # M3         18908.12 	  0.03%  	  0.00% 	  0.01%
[07/12 15:33:15     31s] # TOP_M        955.16 	  0.00%  	  0.00% 	  0.00%
[07/12 15:33:15     31s] #------------------------------------------------------------------------
[07/12 15:33:15     31s] # All       37301.89  	  0.02% 	  0.00% 	  0.00%
[07/12 15:33:15     31s] #Complete Track Assignment.
[07/12 15:33:15     31s] #Total wire length = 37095 um.
[07/12 15:33:15     31s] #Total half perimeter of net bounding box = 36001 um.
[07/12 15:33:15     31s] #Total wire length on LAYER M1 = 674 um.
[07/12 15:33:15     31s] #Total wire length on LAYER M2 = 16651 um.
[07/12 15:33:15     31s] #Total wire length on LAYER M3 = 18817 um.
[07/12 15:33:15     31s] #Total wire length on LAYER TOP_M = 953 um.
[07/12 15:33:15     31s] #Total number of vias = 3077
[07/12 15:33:15     31s] #Up-Via Summary (total 3077):
[07/12 15:33:15     31s] #           
[07/12 15:33:15     31s] #-----------------------
[07/12 15:33:15     31s] # M1               1820
[07/12 15:33:15     31s] # M2               1237
[07/12 15:33:15     31s] # M3                 20
[07/12 15:33:15     31s] #-----------------------
[07/12 15:33:15     31s] #                  3077 
[07/12 15:33:15     31s] #
[07/12 15:33:15     31s] ### track_assign design signature (8): route=119758227
[07/12 15:33:15     31s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:15     31s] ### Time Record (Track Assignment) is uninstalled.
[07/12 15:33:15     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1649.42 (MB), peak = 1666.07 (MB)
[07/12 15:33:15     31s] #
[07/12 15:33:15     31s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/12 15:33:15     31s] #Cpu time = 00:00:01
[07/12 15:33:15     31s] #Elapsed time = 00:00:01
[07/12 15:33:15     31s] #Increased memory = 24.60 (MB)
[07/12 15:33:15     31s] #Total memory = 1649.42 (MB)
[07/12 15:33:15     31s] #Peak memory = 1666.07 (MB)
[07/12 15:33:15     31s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:15     31s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:15     31s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:15     31s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:15     31s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:15     31s] ### Time Record (Detail Routing) is installed.
[07/12 15:33:15     31s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:15     31s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:15     31s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:15     31s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:15     31s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:15     31s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:15     31s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:15     31s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:15     31s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:15     31s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:15     31s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:15     31s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:15     31s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:15     31s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:15     31s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:15     31s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[07/12 15:33:15     31s] #
[07/12 15:33:15     31s] #Start Detail Routing..
[07/12 15:33:15     31s] #start initial detail routing ...
[07/12 15:33:15     31s] ### Design has 0 dirty nets
[07/12 15:33:18     33s] ### Gcell dirty-map stats: routing = 7.50%, drc-check-only = 19.40%
[07/12 15:33:18     33s] #   number of violations = 0
[07/12 15:33:18     33s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1657.39 (MB), peak = 1686.96 (MB)
[07/12 15:33:18     33s] #Complete Detail Routing.
[07/12 15:33:18     33s] #Total wire length = 39747 um.
[07/12 15:33:18     33s] #Total half perimeter of net bounding box = 36001 um.
[07/12 15:33:18     33s] #Total wire length on LAYER M1 = 1905 um.
[07/12 15:33:18     33s] #Total wire length on LAYER M2 = 18689 um.
[07/12 15:33:18     33s] #Total wire length on LAYER M3 = 17862 um.
[07/12 15:33:18     33s] #Total wire length on LAYER TOP_M = 1290 um.
[07/12 15:33:18     33s] #Total number of vias = 3097
[07/12 15:33:18     33s] #Up-Via Summary (total 3097):
[07/12 15:33:18     33s] #           
[07/12 15:33:18     33s] #-----------------------
[07/12 15:33:18     33s] # M1               1859
[07/12 15:33:18     33s] # M2               1184
[07/12 15:33:18     33s] # M3                 54
[07/12 15:33:18     33s] #-----------------------
[07/12 15:33:18     33s] #                  3097 
[07/12 15:33:18     33s] #
[07/12 15:33:18     33s] #Total number of DRC violations = 0
[07/12 15:33:18     33s] ### Time Record (Detail Routing) is uninstalled.
[07/12 15:33:18     33s] #Cpu time = 00:00:03
[07/12 15:33:18     33s] #Elapsed time = 00:00:03
[07/12 15:33:18     33s] #Increased memory = 7.97 (MB)
[07/12 15:33:18     33s] #Total memory = 1657.39 (MB)
[07/12 15:33:18     33s] #Peak memory = 1686.96 (MB)
[07/12 15:33:18     33s] ### Time Record (Antenna Fixing) is installed.
[07/12 15:33:18     33s] #
[07/12 15:33:18     33s] #start routing for process antenna violation fix ...
[07/12 15:33:18     33s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:18     33s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:18     33s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:18     33s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:18     33s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:18     33s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:18     33s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:18     33s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:18     33s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:18     33s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:18     33s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[07/12 15:33:18     34s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/12 15:33:18     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1655.37 (MB), peak = 1686.96 (MB)
[07/12 15:33:18     34s] #
[07/12 15:33:18     34s] #Total wire length = 39751 um.
[07/12 15:33:18     34s] #Total half perimeter of net bounding box = 36001 um.
[07/12 15:33:18     34s] #Total wire length on LAYER M1 = 1905 um.
[07/12 15:33:18     34s] #Total wire length on LAYER M2 = 18608 um.
[07/12 15:33:18     34s] #Total wire length on LAYER M3 = 17867 um.
[07/12 15:33:18     34s] #Total wire length on LAYER TOP_M = 1371 um.
[07/12 15:33:18     34s] #Total number of vias = 3125
[07/12 15:33:18     34s] #Up-Via Summary (total 3125):
[07/12 15:33:18     34s] #           
[07/12 15:33:18     34s] #-----------------------
[07/12 15:33:18     34s] # M1               1859
[07/12 15:33:18     34s] # M2               1202
[07/12 15:33:18     34s] # M3                 64
[07/12 15:33:18     34s] #-----------------------
[07/12 15:33:18     34s] #                  3125 
[07/12 15:33:18     34s] #
[07/12 15:33:18     34s] #Total number of DRC violations = 0
[07/12 15:33:18     34s] #Total number of process antenna violations = 0
[07/12 15:33:18     34s] #Total number of net violated process antenna rule = 0
[07/12 15:33:18     34s] #
[07/12 15:33:18     34s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/12 15:33:18     34s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/12 15:33:18     34s] #
[07/12 15:33:18     34s] #Total wire length = 39751 um.
[07/12 15:33:18     34s] #Total half perimeter of net bounding box = 36001 um.
[07/12 15:33:18     34s] #Total wire length on LAYER M1 = 1905 um.
[07/12 15:33:18     34s] #Total wire length on LAYER M2 = 18608 um.
[07/12 15:33:18     34s] #Total wire length on LAYER M3 = 17867 um.
[07/12 15:33:18     34s] #Total wire length on LAYER TOP_M = 1371 um.
[07/12 15:33:18     34s] #Total number of vias = 3125
[07/12 15:33:18     34s] #Up-Via Summary (total 3125):
[07/12 15:33:18     34s] #           
[07/12 15:33:18     34s] #-----------------------
[07/12 15:33:18     34s] # M1               1859
[07/12 15:33:18     34s] # M2               1202
[07/12 15:33:18     34s] # M3                 64
[07/12 15:33:18     34s] #-----------------------
[07/12 15:33:18     34s] #                  3125 
[07/12 15:33:18     34s] #
[07/12 15:33:18     34s] #Total number of DRC violations = 0
[07/12 15:33:18     34s] #Total number of process antenna violations = 0
[07/12 15:33:18     34s] #Total number of net violated process antenna rule = 0
[07/12 15:33:18     34s] #
[07/12 15:33:18     34s] ### Gcell dirty-map stats: routing = 7.53%, drc-check-only = 19.37%
[07/12 15:33:18     34s] ### Time Record (Antenna Fixing) is uninstalled.
[07/12 15:33:18     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:18     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:18     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:18     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:18     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:18     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:18     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:18     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:18     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:18     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:18     34s] ### Time Record (Post Route Wire Spreading) is installed.
[07/12 15:33:18     34s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[07/12 15:33:18     34s] #
[07/12 15:33:18     34s] #Start Post Route wire spreading..
[07/12 15:33:18     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:18     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:18     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:18     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:18     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:18     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:18     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:18     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:18     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:18     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:18     34s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[07/12 15:33:18     34s] #
[07/12 15:33:18     34s] #Start DRC checking..
[07/12 15:33:19     34s] #   number of violations = 0
[07/12 15:33:19     34s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1655.94 (MB), peak = 1686.96 (MB)
[07/12 15:33:19     34s] #CELL_VIEW single_port_ram,init has no DRC violation.
[07/12 15:33:19     34s] #Total number of DRC violations = 0
[07/12 15:33:19     34s] #Total number of process antenna violations = 0
[07/12 15:33:19     34s] #Total number of net violated process antenna rule = 0
[07/12 15:33:19     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:19     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:19     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:19     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:19     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:19     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:19     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:19     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:19     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:19     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:19     34s] #
[07/12 15:33:19     34s] #Start data preparation for wire spreading...
[07/12 15:33:19     34s] #
[07/12 15:33:19     34s] #Data preparation is done on Fri Jul 12 15:33:19 2024
[07/12 15:33:19     34s] #
[07/12 15:33:19     34s] ### track-assign engine-init starts on Fri Jul 12 15:33:19 2024 with memory = 1655.94 (MB), peak = 1686.96 (MB)
[07/12 15:33:19     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:19     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:19     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:19     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:19     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:19     34s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[07/12 15:33:19     34s] #
[07/12 15:33:19     34s] #Start Post Route Wire Spread.
[07/12 15:33:19     34s] #Done with 167 horizontal wires in 13 hboxes and 136 vertical wires in 13 hboxes.
[07/12 15:33:19     34s] #Complete Post Route Wire Spread.
[07/12 15:33:19     34s] #
[07/12 15:33:19     34s] #Total wire length = 40104 um.
[07/12 15:33:19     34s] #Total half perimeter of net bounding box = 36001 um.
[07/12 15:33:19     34s] #Total wire length on LAYER M1 = 1910 um.
[07/12 15:33:19     34s] #Total wire length on LAYER M2 = 18727 um.
[07/12 15:33:19     34s] #Total wire length on LAYER M3 = 18061 um.
[07/12 15:33:19     34s] #Total wire length on LAYER TOP_M = 1407 um.
[07/12 15:33:19     34s] #Total number of vias = 3125
[07/12 15:33:19     34s] #Up-Via Summary (total 3125):
[07/12 15:33:19     34s] #           
[07/12 15:33:19     34s] #-----------------------
[07/12 15:33:19     34s] # M1               1859
[07/12 15:33:19     34s] # M2               1202
[07/12 15:33:19     34s] # M3                 64
[07/12 15:33:19     34s] #-----------------------
[07/12 15:33:19     34s] #                  3125 
[07/12 15:33:19     34s] #
[07/12 15:33:19     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:19     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:19     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:19     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:19     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:19     34s] #Minimum voltage of a net in the design = 0.000.
[07/12 15:33:19     34s] #Maximum voltage of a net in the design = 1.620.
[07/12 15:33:19     34s] #Voltage range [0.000 - 1.620] has 597 nets.
[07/12 15:33:19     34s] #Voltage range [1.620 - 1.620] has 2 nets.
[07/12 15:33:19     34s] #Voltage range [0.000 - 0.000] has 2 nets.
[07/12 15:33:19     34s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[07/12 15:33:19     34s] #
[07/12 15:33:19     34s] #Start DRC checking..
[07/12 15:33:19     35s] #   number of violations = 0
[07/12 15:33:19     35s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1656.25 (MB), peak = 1686.96 (MB)
[07/12 15:33:19     35s] #CELL_VIEW single_port_ram,init has no DRC violation.
[07/12 15:33:19     35s] #Total number of DRC violations = 0
[07/12 15:33:19     35s] #Total number of process antenna violations = 0
[07/12 15:33:19     35s] #Total number of net violated process antenna rule = 0
[07/12 15:33:19     35s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[07/12 15:33:19     35s] #   number of violations = 0
[07/12 15:33:19     35s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1656.25 (MB), peak = 1686.96 (MB)
[07/12 15:33:19     35s] #CELL_VIEW single_port_ram,init has no DRC violation.
[07/12 15:33:19     35s] #Total number of DRC violations = 0
[07/12 15:33:19     35s] #Total number of process antenna violations = 0
[07/12 15:33:19     35s] #Total number of net violated process antenna rule = 0
[07/12 15:33:19     35s] #Post Route wire spread is done.
[07/12 15:33:19     35s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/12 15:33:19     35s] #Total wire length = 40104 um.
[07/12 15:33:19     35s] #Total half perimeter of net bounding box = 36001 um.
[07/12 15:33:19     35s] #Total wire length on LAYER M1 = 1910 um.
[07/12 15:33:19     35s] #Total wire length on LAYER M2 = 18727 um.
[07/12 15:33:19     35s] #Total wire length on LAYER M3 = 18061 um.
[07/12 15:33:19     35s] #Total wire length on LAYER TOP_M = 1407 um.
[07/12 15:33:19     35s] #Total number of vias = 3125
[07/12 15:33:19     35s] #Up-Via Summary (total 3125):
[07/12 15:33:19     35s] #           
[07/12 15:33:19     35s] #-----------------------
[07/12 15:33:19     35s] # M1               1859
[07/12 15:33:19     35s] # M2               1202
[07/12 15:33:19     35s] # M3                 64
[07/12 15:33:19     35s] #-----------------------
[07/12 15:33:19     35s] #                  3125 
[07/12 15:33:19     35s] #
[07/12 15:33:19     35s] #detailRoute Statistics:
[07/12 15:33:19     35s] #Cpu time = 00:00:04
[07/12 15:33:19     35s] #Elapsed time = 00:00:04
[07/12 15:33:19     35s] #Increased memory = 6.90 (MB)
[07/12 15:33:19     35s] #Total memory = 1656.32 (MB)
[07/12 15:33:19     35s] #Peak memory = 1686.96 (MB)
[07/12 15:33:19     35s] ### global_detail_route design signature (29): route=191744771 flt_obj=0 vio=1905142130 shield_wire=1
[07/12 15:33:19     35s] ### Time Record (DB Export) is installed.
[07/12 15:33:19     35s] ### export design design signature (30): route=191744771 fixed_route=1636621415 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1962491413 dirty_area=0 del_dirty_area=0 cell=1462419948 placement=1297929783 pin_access=1034688208 inst_pattern=1 via=1170551622 routing_via=1987056508
[07/12 15:33:19     35s] ### Time Record (DB Export) is uninstalled.
[07/12 15:33:19     35s] ### Time Record (Post Callback) is installed.
[07/12 15:33:19     35s] ### Time Record (Post Callback) is uninstalled.
[07/12 15:33:19     35s] #
[07/12 15:33:19     35s] #globalDetailRoute statistics:
[07/12 15:33:19     35s] #Cpu time = 00:00:06
[07/12 15:33:19     35s] #Elapsed time = 00:00:06
[07/12 15:33:19     35s] #Increased memory = 166.95 (MB)
[07/12 15:33:19     35s] #Total memory = 1664.82 (MB)
[07/12 15:33:19     35s] #Peak memory = 1686.96 (MB)
[07/12 15:33:19     35s] #Number of warnings = 5
[07/12 15:33:19     35s] #Total number of warnings = 9
[07/12 15:33:19     35s] #Number of fails = 0
[07/12 15:33:19     35s] #Total number of fails = 0
[07/12 15:33:19     35s] #Complete globalDetailRoute on Fri Jul 12 15:33:19 2024
[07/12 15:33:19     35s] #
[07/12 15:33:19     35s] ### Time Record (globalDetailRoute) is uninstalled.
[07/12 15:33:19     35s] #Default setup view is reset to worst.
[07/12 15:33:19     35s] #Default setup view is reset to worst.
[07/12 15:33:19     35s] AAE_INFO: Post Route call back at the end of routeDesign
[07/12 15:33:19     35s] #routeDesign: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1662.27 (MB), peak = 1686.96 (MB)
[07/12 15:33:19     35s] 
[07/12 15:33:19     35s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:33:19     35s] Severity  ID               Count  Summary                                  
[07/12 15:33:19     35s] WARNING   IMPEXT-6166          1  Capacitance table file(s) without the EX...
[07/12 15:33:19     35s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[07/12 15:33:19     35s] WARNING   NRDB-104             4  Cannot find antenna cell. Please set opt...
[07/12 15:33:19     35s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/12 15:33:19     35s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[07/12 15:33:19     35s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[07/12 15:33:19     35s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/12 15:33:19     35s] *** Message Summary: 11 warning(s), 0 error(s)
[07/12 15:33:19     35s] 
[07/12 15:33:19     35s] ### Time Record (routeDesign) is uninstalled.
[07/12 15:33:19     35s] ### 
[07/12 15:33:19     35s] ###   Scalability Statistics
[07/12 15:33:19     35s] ### 
[07/12 15:33:19     35s] ### --------------------------------+----------------+----------------+----------------+
[07/12 15:33:19     35s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/12 15:33:19     35s] ### --------------------------------+----------------+----------------+----------------+
[07/12 15:33:19     35s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[07/12 15:33:19     35s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[07/12 15:33:19     35s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/12 15:33:19     35s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[07/12 15:33:19     35s] ###   Entire Command                |        00:00:06|        00:00:06|             1.0|
[07/12 15:33:19     35s] ### --------------------------------+----------------+----------------+----------------+
[07/12 15:33:19     35s] ### 
[07/12 15:34:08     40s] <CMD> setAnalysisMode -analysisType onChipVariation
[07/12 15:34:33     43s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/12 15:34:33     43s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 500 -prefix single_port_ram_postRoute -outDir timingReports
[07/12 15:34:33     43s] Switching SI Aware to true by default in postroute mode   
[07/12 15:34:33     43s] AAE_INFO: switching -siAware from false to true ...
[07/12 15:34:33     43s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/12 15:34:33     43s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:43.4/0:03:14.4 (0.2), mem = 1993.3M
[07/12 15:34:33     43s]  Reset EOS DB
[07/12 15:34:33     43s] Ignoring AAE DB Resetting ...
[07/12 15:34:33     43s] Extraction called for design 'single_port_ram' of instances=758 and nets=601 using extraction engine 'postRoute' at effort level 'low' .
[07/12 15:34:33     43s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:34:33     43s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:34:33     43s] PostRoute (effortLevel low) RC Extraction called for design single_port_ram.
[07/12 15:34:33     43s] RC Extraction called in multi-corner(2) mode.
[07/12 15:34:33     43s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:34:33     43s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:34:33     43s] Process corner(s) are loaded.
[07/12 15:34:33     43s]  Corner: rc_worst
[07/12 15:34:33     43s]  Corner: rc_best
[07/12 15:34:33     43s] extractDetailRC Option : -outfile /tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d  -basic
[07/12 15:34:33     43s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[07/12 15:34:33     43s]       RC Corner Indexes            0       1   
[07/12 15:34:33     43s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:34:33     43s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/12 15:34:33     43s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:34:33     43s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:34:33     43s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:34:33     43s] Shrink Factor                : 1.00000
[07/12 15:34:33     43s] 
[07/12 15:34:33     43s] Trim Metal Layers:
[07/12 15:34:33     43s] LayerId::1 widthSet size::4
[07/12 15:34:33     43s] LayerId::2 widthSet size::4
[07/12 15:34:33     43s] LayerId::3 widthSet size::4
[07/12 15:34:33     43s] LayerId::4 widthSet size::3
[07/12 15:34:33     43s] eee: pegSigSF::1.070000
[07/12 15:34:33     43s] Initializing multi-corner resistance tables ...
[07/12 15:34:33     43s] eee: l::1 avDens::0.074448 usedTrk::2561.390003 availTrk::34405.072814 sigTrk::2561.390003
[07/12 15:34:33     43s] eee: l::2 avDens::0.021758 usedTrk::426.124731 availTrk::19585.041600 sigTrk::426.124731
[07/12 15:34:33     43s] eee: l::3 avDens::0.023566 usedTrk::337.342769 availTrk::14315.070999 sigTrk::337.342769
[07/12 15:34:33     43s] eee: l::4 avDens::0.032664 usedTrk::312.461428 availTrk::9565.811494 sigTrk::312.461428
[07/12 15:34:33     43s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.247200 uaWl=1.000000 uaWlH=0.483304 aWlH=0.000000 lMod=0 pMax=0.891200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:34:33     43s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1993.3M)
[07/12 15:34:33     43s] Creating parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for storing RC.
[07/12 15:34:33     43s] Extracted 10.0315% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 20.0236% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 30.0354% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 40.0275% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 50.0393% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 60.0315% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 70.0236% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 80.0354% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 90.0275% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2037.3M)
[07/12 15:34:33     43s] Number of Extracted Resistors     : 8608
[07/12 15:34:33     43s] Number of Extracted Ground Cap.   : 8921
[07/12 15:34:33     43s] Number of Extracted Coupling Cap. : 15416
[07/12 15:34:33     43s] Opening parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for reading (mem: 2013.258M)
[07/12 15:34:33     43s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 15:34:33     43s]  Corner: rc_worst
[07/12 15:34:33     43s]  Corner: rc_best
[07/12 15:34:33     43s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2013.3M)
[07/12 15:34:33     43s] Creating parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb_Filter.rcdb.d' for storing RC.
[07/12 15:34:34     43s] Closing parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d': 597 access done (mem: 2017.258M)
[07/12 15:34:34     43s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2017.258M)
[07/12 15:34:34     43s] Opening parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for reading (mem: 2017.258M)
[07/12 15:34:34     43s] processing rcdb (/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d) for hinst (top) of cell (single_port_ram);
[07/12 15:34:34     43s] Closing parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d': 0 access done (mem: 2017.258M)
[07/12 15:34:34     43s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2017.258M)
[07/12 15:34:34     43s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2017.258M)
[07/12 15:34:34     43s] Starting delay calculation for Setup views
[07/12 15:34:34     43s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/12 15:34:34     43s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[07/12 15:34:34     43s] AAE DB initialization (MEM=2015.26 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/12 15:34:34     43s] AAE_INFO: resetNetProps viewIdx 0 
[07/12 15:34:34     43s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 15:34:34     43s] #################################################################################
[07/12 15:34:34     43s] # Design Stage: PostRoute
[07/12 15:34:34     43s] # Design Name: single_port_ram
[07/12 15:34:34     43s] # Design Mode: 90nm
[07/12 15:34:34     43s] # Analysis Mode: MMMC OCV 
[07/12 15:34:34     43s] # Parasitics Mode: SPEF/RCDB 
[07/12 15:34:34     43s] # Signoff Settings: SI On 
[07/12 15:34:34     43s] #################################################################################
[07/12 15:34:34     43s] AAE_INFO: 1 threads acquired from CTE.
[07/12 15:34:34     43s] Setting infinite Tws ...
[07/12 15:34:34     43s] First Iteration Infinite Tw... 
[07/12 15:34:34     43s] Calculate early delays in OCV mode...
[07/12 15:34:34     43s] Calculate late delays in OCV mode...
[07/12 15:34:34     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2026.9M, InitMEM = 2026.9M)
[07/12 15:34:34     43s] Start delay calculation (fullDC) (1 T). (MEM=2026.87)
[07/12 15:34:34     43s] 
[07/12 15:34:34     43s] Trim Metal Layers:
[07/12 15:34:34     43s] LayerId::1 widthSet size::4
[07/12 15:34:34     43s] LayerId::2 widthSet size::4
[07/12 15:34:34     43s] LayerId::3 widthSet size::4
[07/12 15:34:34     43s] LayerId::4 widthSet size::3
[07/12 15:34:34     43s] eee: pegSigSF::1.070000
[07/12 15:34:34     43s] Initializing multi-corner resistance tables ...
[07/12 15:34:34     43s] eee: l::1 avDens::0.074448 usedTrk::2561.390003 availTrk::34405.072814 sigTrk::2561.390003
[07/12 15:34:34     43s] eee: l::2 avDens::0.021758 usedTrk::426.124731 availTrk::19585.041600 sigTrk::426.124731
[07/12 15:34:34     43s] eee: l::3 avDens::0.023566 usedTrk::337.342769 availTrk::14315.070999 sigTrk::337.342769
[07/12 15:34:34     43s] eee: l::4 avDens::0.032664 usedTrk::312.461428 availTrk::9565.811494 sigTrk::312.461428
[07/12 15:34:34     43s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.247200 uaWl=1.000000 uaWlH=0.483304 aWlH=0.000000 lMod=0 pMax=0.891200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:34:34     44s] Start AAE Lib Loading. (MEM=2026.87)
[07/12 15:34:34     44s] End AAE Lib Loading. (MEM=2045.95 CPU=0:00:00.0 Real=0:00:00.0)
[07/12 15:34:34     44s] End AAE Lib Interpolated Model. (MEM=2045.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:34:34     44s] Opening parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for reading (mem: 2045.945M)
[07/12 15:34:34     44s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2045.9M)
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] Total number of fetched objects 605
[07/12 15:34:34     44s] AAE_INFO-618: Total number of nets in the design is 601,  100.0 percent of the nets selected for SI analysis
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:34:34     44s] Total number of fetched objects 605
[07/12 15:34:34     44s] AAE_INFO-618: Total number of nets in the design is 601,  100.0 percent of the nets selected for SI analysis
[07/12 15:34:34     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:34:34     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:34:34     44s] End delay calculation. (MEM=2083.7 CPU=0:00:00.2 REAL=0:00:00.0)
[07/12 15:34:34     44s] End delay calculation (fullDC). (MEM=2083.7 CPU=0:00:00.3 REAL=0:00:00.0)
[07/12 15:34:34     44s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2083.7M) ***
[07/12 15:34:34     44s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2083.7M)
[07/12 15:34:34     44s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 15:34:34     44s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2083.7M)
[07/12 15:34:34     44s] Starting SI iteration 2
[07/12 15:34:34     44s] Calculate early delays in OCV mode...
[07/12 15:34:34     44s] Calculate late delays in OCV mode...
[07/12 15:34:34     44s] Start delay calculation (fullDC) (1 T). (MEM=2045.82)
[07/12 15:34:35     44s] End AAE Lib Interpolated Model. (MEM=2045.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:34:35     44s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[07/12 15:34:35     44s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 0. 
[07/12 15:34:35     44s] Total number of fetched objects 605
[07/12 15:34:35     44s] AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
[07/12 15:34:35     44s] Total number of fetched objects 605
[07/12 15:34:35     44s] AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
[07/12 15:34:35     44s] End delay calculation. (MEM=2096.04 CPU=0:00:00.0 REAL=0:00:00.0)
[07/12 15:34:35     44s] End delay calculation (fullDC). (MEM=2096.04 CPU=0:00:00.0 REAL=0:00:01.0)
[07/12 15:34:35     44s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 2096.0M) ***
[07/12 15:34:35     44s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:44.5 mem=2104.0M)
[07/12 15:34:35     44s] Effort level <high> specified for reg2reg path_group
[07/12 15:34:35     44s] All LLGs are deleted
[07/12 15:34:35     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:35     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:35     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.0M, EPOCH TIME: 1720778675.172682
[07/12 15:34:35     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.0M, EPOCH TIME: 1720778675.172795
[07/12 15:34:35     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2054.0M, EPOCH TIME: 1720778675.172966
[07/12 15:34:35     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:35     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:35     44s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2054.0M, EPOCH TIME: 1720778675.173126
[07/12 15:34:35     44s] Max number of tech site patterns supported in site array is 256.
[07/12 15:34:35     44s] Core basic site is CoreSite
[07/12 15:34:35     44s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2054.0M, EPOCH TIME: 1720778675.183001
[07/12 15:34:35     44s] After signature check, allow fast init is false, keep pre-filter is true.
[07/12 15:34:35     44s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/12 15:34:35     44s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2054.0M, EPOCH TIME: 1720778675.183221
[07/12 15:34:35     44s] SiteArray: non-trimmed site array dimensions = 128 x 1285
[07/12 15:34:35     44s] SiteArray: use 983,040 bytes
[07/12 15:34:35     44s] SiteArray: current memory after site array memory allocation 2054.0M
[07/12 15:34:35     44s] SiteArray: FP blocked sites are writable
[07/12 15:34:35     44s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2054.0M, EPOCH TIME: 1720778675.185423
[07/12 15:34:35     44s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2054.0M, EPOCH TIME: 1720778675.185636
[07/12 15:34:35     44s] SiteArray: number of non floorplan blocked sites for llg default is 164480
[07/12 15:34:35     44s] Atter site array init, number of instance map data is 0.
[07/12 15:34:35     44s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2054.0M, EPOCH TIME: 1720778675.187091
[07/12 15:34:35     44s] 
[07/12 15:34:35     44s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:34:35     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2054.0M, EPOCH TIME: 1720778675.188178
[07/12 15:34:35     44s] All LLGs are deleted
[07/12 15:34:35     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:35     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:35     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.0M, EPOCH TIME: 1720778675.189864
[07/12 15:34:35     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.0M, EPOCH TIME: 1720778675.189950
[07/12 15:34:36     44s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.786  | 10.227  |  0.786  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:34:36     44s] All LLGs are deleted
[07/12 15:34:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2080.4M, EPOCH TIME: 1720778676.781008
[07/12 15:34:36     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2080.4M, EPOCH TIME: 1720778676.781178
[07/12 15:34:36     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.4M, EPOCH TIME: 1720778676.781345
[07/12 15:34:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2080.4M, EPOCH TIME: 1720778676.781506
[07/12 15:34:36     44s] Max number of tech site patterns supported in site array is 256.
[07/12 15:34:36     44s] Core basic site is CoreSite
[07/12 15:34:36     44s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2080.4M, EPOCH TIME: 1720778676.791791
[07/12 15:34:36     44s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:34:36     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:34:36     44s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2080.4M, EPOCH TIME: 1720778676.792060
[07/12 15:34:36     44s] Fast DP-INIT is on for default
[07/12 15:34:36     44s] Atter site array init, number of instance map data is 0.
[07/12 15:34:36     44s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2080.4M, EPOCH TIME: 1720778676.794208
[07/12 15:34:36     44s] 
[07/12 15:34:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:34:36     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2080.4M, EPOCH TIME: 1720778676.795323
[07/12 15:34:36     44s] All LLGs are deleted
[07/12 15:34:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2080.4M, EPOCH TIME: 1720778676.797140
[07/12 15:34:36     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2080.4M, EPOCH TIME: 1720778676.797225
[07/12 15:34:36     44s] Density: 3.548%
------------------------------------------------------------------

[07/12 15:34:36     44s] All LLGs are deleted
[07/12 15:34:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2080.4M, EPOCH TIME: 1720778676.800339
[07/12 15:34:36     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2080.4M, EPOCH TIME: 1720778676.800451
[07/12 15:34:36     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.4M, EPOCH TIME: 1720778676.800606
[07/12 15:34:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2080.4M, EPOCH TIME: 1720778676.800727
[07/12 15:34:36     44s] Max number of tech site patterns supported in site array is 256.
[07/12 15:34:36     44s] Core basic site is CoreSite
[07/12 15:34:36     44s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2080.4M, EPOCH TIME: 1720778676.810647
[07/12 15:34:36     44s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:34:36     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:34:36     44s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2080.4M, EPOCH TIME: 1720778676.810904
[07/12 15:34:36     44s] Fast DP-INIT is on for default
[07/12 15:34:36     44s] Atter site array init, number of instance map data is 0.
[07/12 15:34:36     44s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2080.4M, EPOCH TIME: 1720778676.812924
[07/12 15:34:36     44s] 
[07/12 15:34:36     44s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:34:36     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2080.4M, EPOCH TIME: 1720778676.814016
[07/12 15:34:36     44s] All LLGs are deleted
[07/12 15:34:36     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:36     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2080.4M, EPOCH TIME: 1720778676.815785
[07/12 15:34:36     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2080.4M, EPOCH TIME: 1720778676.815877
[07/12 15:34:36     44s] Reported timing to dir timingReports
[07/12 15:34:36     44s] Total CPU time: 1.55 sec
[07/12 15:34:36     44s] Total Real time: 3.0 sec
[07/12 15:34:36     44s] Total Memory Usage: 2072.359375 Mbytes
[07/12 15:34:36     44s] Reset AAE Options
[07/12 15:34:36     44s] Info: pop threads available for lower-level modules during optimization.
[07/12 15:34:36     44s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.5/0:00:03.1 (0.5), totSession cpu/real = 0:00:45.0/0:03:17.5 (0.2), mem = 2072.4M
[07/12 15:34:36     44s] 
[07/12 15:34:36     44s] =============================================================================================
[07/12 15:34:36     44s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[07/12 15:34:36     44s] =============================================================================================
[07/12 15:34:36     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:34:36     44s] ---------------------------------------------------------------------------------------------
[07/12 15:34:36     44s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:34:36     44s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:01.6 /  0:00:00.4    0.2
[07/12 15:34:36     44s] [ DrvReport              ]      1   0:00:01.3  (  40.9 % )     0:00:01.3 /  0:00:00.0    0.0
[07/12 15:34:36     44s] [ ExtractRC              ]      1   0:00:00.7  (  22.8 % )     0:00:00.7 /  0:00:00.4    0.5
[07/12 15:34:36     44s] [ TimingUpdate           ]      2   0:00:00.3  (  11.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/12 15:34:36     44s] [ FullDelayCalc          ]      2   0:00:00.4  (  11.5 % )     0:00:00.4 /  0:00:00.4    1.0
[07/12 15:34:36     44s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:34:36     44s] [ GenerateReports        ]      1   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:34:36     44s] [ MISC                   ]          0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/12 15:34:36     44s] ---------------------------------------------------------------------------------------------
[07/12 15:34:36     44s]  timeDesign #1 TOTAL                0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:01.5    0.5
[07/12 15:34:36     44s] ---------------------------------------------------------------------------------------------
[07/12 15:34:36     44s] 
[07/12 15:34:58     46s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/12 15:34:58     46s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 500 -prefix single_port_ram_postRoute -outDir timingReports
[07/12 15:34:58     46s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:47.0/0:03:39.0 (0.2), mem = 2076.5M
[07/12 15:34:58     46s]  Reset EOS DB
[07/12 15:34:58     46s] Ignoring AAE DB Resetting ...
[07/12 15:34:58     46s] Closing parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d': 597 access done (mem: 2076.453M)
[07/12 15:34:58     46s] Extraction called for design 'single_port_ram' of instances=758 and nets=601 using extraction engine 'postRoute' at effort level 'low' .
[07/12 15:34:58     46s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:34:58     46s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:34:58     46s] PostRoute (effortLevel low) RC Extraction called for design single_port_ram.
[07/12 15:34:58     46s] RC Extraction called in multi-corner(2) mode.
[07/12 15:34:58     46s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:34:58     46s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:34:58     46s] Process corner(s) are loaded.
[07/12 15:34:58     46s]  Corner: rc_worst
[07/12 15:34:58     46s]  Corner: rc_best
[07/12 15:34:58     46s] extractDetailRC Option : -outfile /tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d -maxResLength 200  -basic
[07/12 15:34:58     46s] RC Mode: PostRoute -effortLevel low [Basic CapTable, RC Table Resistances]
[07/12 15:34:58     46s]       RC Corner Indexes            0       1   
[07/12 15:34:58     46s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:34:58     46s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/12 15:34:58     46s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:34:58     46s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:34:58     46s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:34:58     46s] Shrink Factor                : 1.00000
[07/12 15:34:58     46s] 
[07/12 15:34:58     46s] Trim Metal Layers:
[07/12 15:34:58     46s] LayerId::1 widthSet size::4
[07/12 15:34:58     46s] LayerId::2 widthSet size::4
[07/12 15:34:58     46s] LayerId::3 widthSet size::4
[07/12 15:34:58     46s] LayerId::4 widthSet size::3
[07/12 15:34:58     46s] eee: pegSigSF::1.070000
[07/12 15:34:58     46s] Initializing multi-corner resistance tables ...
[07/12 15:34:58     46s] eee: l::1 avDens::0.074448 usedTrk::2561.390003 availTrk::34405.072814 sigTrk::2561.390003
[07/12 15:34:58     46s] eee: l::2 avDens::0.021758 usedTrk::426.124731 availTrk::19585.041600 sigTrk::426.124731
[07/12 15:34:58     46s] eee: l::3 avDens::0.023566 usedTrk::337.342769 availTrk::14315.070999 sigTrk::337.342769
[07/12 15:34:58     46s] eee: l::4 avDens::0.032664 usedTrk::312.461428 availTrk::9565.811494 sigTrk::312.461428
[07/12 15:34:58     46s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.247200 uaWl=1.000000 uaWlH=0.483304 aWlH=0.000000 lMod=0 pMax=0.891200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:34:58     46s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2076.5M)
[07/12 15:34:58     46s] Creating parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for storing RC.
[07/12 15:34:58     46s] Extracted 10.0315% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     46s] Extracted 20.0236% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     46s] Extracted 30.0354% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     46s] Extracted 40.0275% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     47s] Extracted 50.0393% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     47s] Extracted 60.0315% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     47s] Extracted 70.0236% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     47s] Extracted 80.0354% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     47s] Extracted 90.0275% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     47s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2140.5M)
[07/12 15:34:58     47s] Number of Extracted Resistors     : 8608
[07/12 15:34:58     47s] Number of Extracted Ground Cap.   : 8921
[07/12 15:34:58     47s] Number of Extracted Coupling Cap. : 15416
[07/12 15:34:58     47s] Opening parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for reading (mem: 2116.453M)
[07/12 15:34:58     47s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 15:34:58     47s]  Corner: rc_worst
[07/12 15:34:58     47s]  Corner: rc_best
[07/12 15:34:58     47s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2116.5M)
[07/12 15:34:58     47s] Creating parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb_Filter.rcdb.d' for storing RC.
[07/12 15:34:58     47s] Closing parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d': 597 access done (mem: 2116.453M)
[07/12 15:34:58     47s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2116.453M)
[07/12 15:34:58     47s] Opening parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for reading (mem: 2116.453M)
[07/12 15:34:58     47s] processing rcdb (/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d) for hinst (top) of cell (single_port_ram);
[07/12 15:34:59     47s] Closing parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d': 0 access done (mem: 2116.453M)
[07/12 15:34:59     47s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2116.453M)
[07/12 15:34:59     47s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2116.453M)
[07/12 15:34:59     47s] Effort level <high> specified for reg2reg path_group
[07/12 15:34:59     47s] All LLGs are deleted
[07/12 15:34:59     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:59     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:59     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2059.8M, EPOCH TIME: 1720778699.143937
[07/12 15:34:59     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2059.8M, EPOCH TIME: 1720778699.144054
[07/12 15:34:59     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2059.8M, EPOCH TIME: 1720778699.144213
[07/12 15:34:59     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:59     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:59     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2059.8M, EPOCH TIME: 1720778699.144357
[07/12 15:34:59     47s] Max number of tech site patterns supported in site array is 256.
[07/12 15:34:59     47s] Core basic site is CoreSite
[07/12 15:34:59     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2059.8M, EPOCH TIME: 1720778699.154313
[07/12 15:34:59     47s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:34:59     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:34:59     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2059.8M, EPOCH TIME: 1720778699.154554
[07/12 15:34:59     47s] Fast DP-INIT is on for default
[07/12 15:34:59     47s] Atter site array init, number of instance map data is 0.
[07/12 15:34:59     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2059.8M, EPOCH TIME: 1720778699.156638
[07/12 15:34:59     47s] 
[07/12 15:34:59     47s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:34:59     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:2059.8M, EPOCH TIME: 1720778699.157755
[07/12 15:34:59     47s] All LLGs are deleted
[07/12 15:34:59     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:59     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:34:59     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2059.8M, EPOCH TIME: 1720778699.159449
[07/12 15:34:59     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2059.8M, EPOCH TIME: 1720778699.159537
[07/12 15:34:59     47s] OPTC: user 20.0
[07/12 15:34:59     47s] Starting delay calculation for Hold views
[07/12 15:34:59     47s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/12 15:34:59     47s] AAE_INFO: resetNetProps viewIdx 1 
[07/12 15:34:59     47s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 15:34:59     47s] #################################################################################
[07/12 15:34:59     47s] # Design Stage: PostRoute
[07/12 15:34:59     47s] # Design Name: single_port_ram
[07/12 15:34:59     47s] # Design Mode: 90nm
[07/12 15:34:59     47s] # Analysis Mode: MMMC OCV 
[07/12 15:34:59     47s] # Parasitics Mode: SPEF/RCDB 
[07/12 15:34:59     47s] # Signoff Settings: SI On 
[07/12 15:34:59     47s] #################################################################################
[07/12 15:34:59     47s] AAE_INFO: 1 threads acquired from CTE.
[07/12 15:34:59     47s] Setting infinite Tws ...
[07/12 15:34:59     47s] First Iteration Infinite Tw... 
[07/12 15:34:59     47s] Calculate late delays in OCV mode...
[07/12 15:34:59     47s] Calculate early delays in OCV mode...
[07/12 15:34:59     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 2069.4M, InitMEM = 2069.4M)
[07/12 15:34:59     47s] Start delay calculation (fullDC) (1 T). (MEM=2069.39)
[07/12 15:34:59     47s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[07/12 15:34:59     47s] 
[07/12 15:34:59     47s] Trim Metal Layers:
[07/12 15:34:59     47s] LayerId::1 widthSet size::4
[07/12 15:34:59     47s] LayerId::2 widthSet size::4
[07/12 15:34:59     47s] LayerId::3 widthSet size::4
[07/12 15:34:59     47s] LayerId::4 widthSet size::3
[07/12 15:34:59     47s] eee: pegSigSF::1.070000
[07/12 15:34:59     47s] Initializing multi-corner resistance tables ...
[07/12 15:34:59     47s] eee: l::1 avDens::0.074448 usedTrk::2561.390003 availTrk::34405.072814 sigTrk::2561.390003
[07/12 15:34:59     47s] eee: l::2 avDens::0.021758 usedTrk::426.124731 availTrk::19585.041600 sigTrk::426.124731
[07/12 15:34:59     47s] eee: l::3 avDens::0.023566 usedTrk::337.342769 availTrk::14315.070999 sigTrk::337.342769
[07/12 15:34:59     47s] eee: l::4 avDens::0.032664 usedTrk::312.461428 availTrk::9565.811494 sigTrk::312.461428
[07/12 15:34:59     47s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.247200 uaWl=1.000000 uaWlH=0.483304 aWlH=0.000000 lMod=0 pMax=0.891200 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:34:59     47s] End AAE Lib Interpolated Model. (MEM=2069.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:34:59     47s] Opening parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for reading (mem: 2069.391M)
[07/12 15:34:59     47s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2069.4M)
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] Total number of fetched objects 605
[07/12 15:34:59     47s] AAE_INFO-618: Total number of nets in the design is 601,  100.0 percent of the nets selected for SI analysis
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:34:59     47s] Total number of fetched objects 605
[07/12 15:34:59     47s] AAE_INFO-618: Total number of nets in the design is 601,  100.0 percent of the nets selected for SI analysis
[07/12 15:34:59     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:34:59     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:34:59     47s] End delay calculation. (MEM=2095.14 CPU=0:00:00.2 REAL=0:00:00.0)
[07/12 15:34:59     47s] End delay calculation (fullDC). (MEM=2095.14 CPU=0:00:00.3 REAL=0:00:00.0)
[07/12 15:34:59     47s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2095.1M) ***
[07/12 15:34:59     47s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2103.1M)
[07/12 15:34:59     47s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 15:34:59     47s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2103.1M)
[07/12 15:34:59     47s] Starting SI iteration 2
[07/12 15:34:59     47s] Calculate late delays in OCV mode...
[07/12 15:34:59     47s] Calculate early delays in OCV mode...
[07/12 15:34:59     47s] Start delay calculation (fullDC) (1 T). (MEM=2061.26)
[07/12 15:34:59     47s] End AAE Lib Interpolated Model. (MEM=2061.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:34:59     47s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2063.3M)
[07/12 15:34:59     47s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[07/12 15:34:59     47s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 0. 
[07/12 15:34:59     47s] Total number of fetched objects 605
[07/12 15:34:59     47s] AAE_INFO-618: Total number of nets in the design is 601,  0.0 percent of the nets selected for SI analysis
[07/12 15:34:59     47s] Total number of fetched objects 605
[07/12 15:34:59     47s] AAE_INFO-618: Total number of nets in the design is 601,  0.0 percent of the nets selected for SI analysis
[07/12 15:34:59     47s] End delay calculation. (MEM=2104.44 CPU=0:00:00.0 REAL=0:00:00.0)
[07/12 15:34:59     47s] End delay calculation (fullDC). (MEM=2104.44 CPU=0:00:00.0 REAL=0:00:00.0)
[07/12 15:34:59     47s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2104.4M) ***
[07/12 15:34:59     48s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:48.1 mem=2112.4M)
[07/12 15:35:00     48s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.067  |  1.067  |  1.528  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:35:00     48s] All LLGs are deleted
[07/12 15:35:00     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2074.4M, EPOCH TIME: 1720778700.059248
[07/12 15:35:00     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2074.4M, EPOCH TIME: 1720778700.059375
[07/12 15:35:00     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2074.4M, EPOCH TIME: 1720778700.059533
[07/12 15:35:00     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2074.4M, EPOCH TIME: 1720778700.059675
[07/12 15:35:00     48s] Max number of tech site patterns supported in site array is 256.
[07/12 15:35:00     48s] Core basic site is CoreSite
[07/12 15:35:00     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2074.4M, EPOCH TIME: 1720778700.069599
[07/12 15:35:00     48s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:35:00     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:35:00     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2074.4M, EPOCH TIME: 1720778700.069817
[07/12 15:35:00     48s] Fast DP-INIT is on for default
[07/12 15:35:00     48s] Atter site array init, number of instance map data is 0.
[07/12 15:35:00     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2074.4M, EPOCH TIME: 1720778700.071922
[07/12 15:35:00     48s] 
[07/12 15:35:00     48s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:35:00     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.014, MEM:2074.4M, EPOCH TIME: 1720778700.073044
[07/12 15:35:00     48s] All LLGs are deleted
[07/12 15:35:00     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2074.4M, EPOCH TIME: 1720778700.074885
[07/12 15:35:00     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2074.4M, EPOCH TIME: 1720778700.074982
[07/12 15:35:00     48s] Density: 3.548%
------------------------------------------------------------------

[07/12 15:35:00     48s] All LLGs are deleted
[07/12 15:35:00     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2074.4M, EPOCH TIME: 1720778700.078083
[07/12 15:35:00     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2074.4M, EPOCH TIME: 1720778700.078205
[07/12 15:35:00     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2074.4M, EPOCH TIME: 1720778700.078361
[07/12 15:35:00     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2074.4M, EPOCH TIME: 1720778700.078489
[07/12 15:35:00     48s] Max number of tech site patterns supported in site array is 256.
[07/12 15:35:00     48s] Core basic site is CoreSite
[07/12 15:35:00     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2074.4M, EPOCH TIME: 1720778700.088361
[07/12 15:35:00     48s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:35:00     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:35:00     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2074.4M, EPOCH TIME: 1720778700.088600
[07/12 15:35:00     48s] Fast DP-INIT is on for default
[07/12 15:35:00     48s] Atter site array init, number of instance map data is 0.
[07/12 15:35:00     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2074.4M, EPOCH TIME: 1720778700.090588
[07/12 15:35:00     48s] 
[07/12 15:35:00     48s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:35:00     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2074.4M, EPOCH TIME: 1720778700.091685
[07/12 15:35:00     48s] All LLGs are deleted
[07/12 15:35:00     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:35:00     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2074.4M, EPOCH TIME: 1720778700.093422
[07/12 15:35:00     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2074.4M, EPOCH TIME: 1720778700.093508
[07/12 15:35:00     48s] Reported timing to dir timingReports
[07/12 15:35:00     48s] Total CPU time: 1.5 sec
[07/12 15:35:00     48s] Total Real time: 2.0 sec
[07/12 15:35:00     48s] Total Memory Usage: 2028.710938 Mbytes
[07/12 15:35:00     48s] Reset AAE Options
[07/12 15:35:00     48s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.5/0:00:01.8 (0.8), totSession cpu/real = 0:00:48.5/0:03:40.8 (0.2), mem = 2028.7M
[07/12 15:35:00     48s] 
[07/12 15:35:00     48s] =============================================================================================
[07/12 15:35:00     48s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[07/12 15:35:00     48s] =============================================================================================
[07/12 15:35:00     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:35:00     48s] ---------------------------------------------------------------------------------------------
[07/12 15:35:00     48s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:35:00     48s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.3 % )     0:00:01.0 /  0:00:01.0    1.0
[07/12 15:35:00     48s] [ ExtractRC              ]      1   0:00:00.7  (  41.1 % )     0:00:00.7 /  0:00:00.4    0.6
[07/12 15:35:00     48s] [ TimingUpdate           ]      1   0:00:00.3  (  17.2 % )     0:00:00.6 /  0:00:00.6    1.0
[07/12 15:35:00     48s] [ FullDelayCalc          ]      2   0:00:00.3  (  16.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:35:00     48s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:35:00     48s] [ GenerateReports        ]      1   0:00:00.3  (  14.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:35:00     48s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:35:00     48s] ---------------------------------------------------------------------------------------------
[07/12 15:35:00     48s]  timeDesign #2 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.5    0.8
[07/12 15:35:00     48s] ---------------------------------------------------------------------------------------------
[07/12 15:35:00     48s] 
[07/12 15:35:37     52s] <CMD> saveDesign Routing/single_port_ram_detailedRoute.enc
[07/12 15:35:37     52s] The in-memory database contained RC information but was not saved. To save 
[07/12 15:35:37     52s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/12 15:35:37     52s] so it should only be saved when it is really desired.
[07/12 15:35:37     52s] #% Begin save design ... (date=07/12 15:35:37, mem=1701.7M)
[07/12 15:35:37     52s] % Begin Save ccopt configuration ... (date=07/12 15:35:37, mem=1701.7M)
[07/12 15:35:37     52s] % End Save ccopt configuration ... (date=07/12 15:35:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.2M, current mem=1702.2M)
[07/12 15:35:37     52s] % Begin Save netlist data ... (date=07/12 15:35:37, mem=1702.2M)
[07/12 15:35:37     52s] Writing Binary DB to Routing/single_port_ram_detailedRoute.enc.dat/single_port_ram.v.bin in single-threaded mode...
[07/12 15:35:37     52s] % End Save netlist data ... (date=07/12 15:35:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1703.2M, current mem=1703.2M)
[07/12 15:35:37     52s] Saving symbol-table file ...
[07/12 15:35:37     52s] Saving congestion map file Routing/single_port_ram_detailedRoute.enc.dat/single_port_ram.route.congmap.gz ...
[07/12 15:35:37     52s] % Begin Save AAE data ... (date=07/12 15:35:37, mem=1703.2M)
[07/12 15:35:37     52s] Saving AAE Data ...
[07/12 15:35:37     52s] % End Save AAE data ... (date=07/12 15:35:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1703.2M, current mem=1703.2M)
[07/12 15:35:37     52s] Saving preference file Routing/single_port_ram_detailedRoute.enc.dat/gui.pref.tcl ...
[07/12 15:35:37     52s] Saving mode setting ...
[07/12 15:35:37     52s] Saving global file ...
[07/12 15:35:38     52s] % Begin Save floorplan data ... (date=07/12 15:35:38, mem=1705.3M)
[07/12 15:35:38     52s] Saving floorplan file ...
[07/12 15:35:38     52s] Convert 0 swires and 0 svias from compressed groups
[07/12 15:35:38     52s] % End Save floorplan data ... (date=07/12 15:35:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.3M, current mem=1706.3M)
[07/12 15:35:38     52s] Saving PG file Routing/single_port_ram_detailedRoute.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:35:38 2024)
[07/12 15:35:38     52s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2039.3M) ***
[07/12 15:35:38     52s] Saving Drc markers ...
[07/12 15:35:38     52s] ... No Drc file written since there is no markers found.
[07/12 15:35:38     52s] % Begin Save placement data ... (date=07/12 15:35:38, mem=1706.3M)
[07/12 15:35:38     52s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/12 15:35:38     52s] Save Adaptive View Pruning View Names to Binary file
[07/12 15:35:38     52s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2042.3M) ***
[07/12 15:35:38     52s] % End Save placement data ... (date=07/12 15:35:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.6M, current mem=1706.6M)
[07/12 15:35:38     52s] % Begin Save routing data ... (date=07/12 15:35:38, mem=1706.6M)
[07/12 15:35:38     52s] Saving route file ...
[07/12 15:35:38     52s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2039.3M) ***
[07/12 15:35:38     52s] % End Save routing data ... (date=07/12 15:35:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.7M, current mem=1706.7M)
[07/12 15:35:38     52s] Saving property file Routing/single_port_ram_detailedRoute.enc.dat/single_port_ram.prop
[07/12 15:35:38     52s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2042.3M) ***
[07/12 15:35:38     52s] #Saving pin access data to file Routing/single_port_ram_detailedRoute.enc.dat/single_port_ram.apa ...
[07/12 15:35:38     52s] #
[07/12 15:35:38     52s] % Begin Save power constraints data ... (date=07/12 15:35:38, mem=1707.5M)
[07/12 15:35:38     52s] % End Save power constraints data ... (date=07/12 15:35:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.5M, current mem=1707.5M)
[07/12 15:35:39     52s] Generated self-contained design single_port_ram_detailedRoute.enc.dat
[07/12 15:35:39     52s] #% End save design ... (date=07/12 15:35:39, total cpu=0:00:00.5, real=0:00:02.0, peak res=1710.8M, current mem=1710.8M)
[07/12 15:35:39     52s] *** Message Summary: 0 warning(s), 0 error(s)
[07/12 15:35:39     52s] 
[07/12 15:36:04     55s] <CMD> getFillerMode -quiet
[07/12 15:36:30     58s] <CMD> addFiller -cell feedth feedth3 feedth9 -prefix FILLER
[07/12 15:36:30     58s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[07/12 15:36:30     58s] Type 'man IMPSP-5217' for more detail.
[07/12 15:36:30     58s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2086.8M, EPOCH TIME: 1720778790.538976
[07/12 15:36:30     58s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2086.8M, EPOCH TIME: 1720778790.539086
[07/12 15:36:30     58s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2086.8M, EPOCH TIME: 1720778790.539147
[07/12 15:36:30     58s] Processing tracks to init pin-track alignment.
[07/12 15:36:30     58s] z: 2, totalTracks: 1
[07/12 15:36:30     58s] z: 4, totalTracks: 1
[07/12 15:36:30     58s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:36:30     58s] All LLGs are deleted
[07/12 15:36:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:36:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:36:30     58s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2086.8M, EPOCH TIME: 1720778790.541661
[07/12 15:36:30     58s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2086.8M, EPOCH TIME: 1720778790.541782
[07/12 15:36:30     58s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2086.8M, EPOCH TIME: 1720778790.541860
[07/12 15:36:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:36:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:36:30     58s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2086.8M, EPOCH TIME: 1720778790.542010
[07/12 15:36:30     58s] Max number of tech site patterns supported in site array is 256.
[07/12 15:36:30     58s] Core basic site is CoreSite
[07/12 15:36:30     58s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2086.8M, EPOCH TIME: 1720778790.551975
[07/12 15:36:30     58s] After signature check, allow fast init is false, keep pre-filter is true.
[07/12 15:36:30     58s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/12 15:36:30     58s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.002, REAL:0.002, MEM:2086.8M, EPOCH TIME: 1720778790.554191
[07/12 15:36:30     58s] SiteArray: non-trimmed site array dimensions = 128 x 1285
[07/12 15:36:30     58s] SiteArray: use 983,040 bytes
[07/12 15:36:30     58s] SiteArray: current memory after site array memory allocation 2086.8M
[07/12 15:36:30     58s] SiteArray: FP blocked sites are writable
[07/12 15:36:30     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:36:30     58s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2086.8M, EPOCH TIME: 1720778790.556356
[07/12 15:36:30     58s] Process 8707 wires and vias for routing blockage and capacity analysis
[07/12 15:36:30     58s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.002, REAL:0.002, MEM:2086.8M, EPOCH TIME: 1720778790.558630
[07/12 15:36:30     58s] SiteArray: number of non floorplan blocked sites for llg default is 164480
[07/12 15:36:30     58s] Atter site array init, number of instance map data is 0.
[07/12 15:36:30     58s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.018, REAL:0.018, MEM:2086.8M, EPOCH TIME: 1720778790.559864
[07/12 15:36:30     58s] 
[07/12 15:36:30     58s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:36:30     58s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.019, REAL:0.019, MEM:2086.8M, EPOCH TIME: 1720778790.560982
[07/12 15:36:30     58s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2086.8M, EPOCH TIME: 1720778790.561030
[07/12 15:36:30     58s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2102.8M, EPOCH TIME: 1720778790.561430
[07/12 15:36:30     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2102.8MB).
[07/12 15:36:30     58s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.022, REAL:0.022, MEM:2102.8M, EPOCH TIME: 1720778790.561579
[07/12 15:36:30     58s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.022, REAL:0.023, MEM:2102.8M, EPOCH TIME: 1720778790.561609
[07/12 15:36:30     58s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2102.8M, EPOCH TIME: 1720778790.561639
[07/12 15:36:30     58s]   Signal wire search tree: 8455 elements. (cpu=0:00:00.0, mem=0.0M)
[07/12 15:36:30     58s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.002, REAL:0.002, MEM:2102.8M, EPOCH TIME: 1720778790.563693
[07/12 15:36:30     58s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2102.8M, EPOCH TIME: 1720778790.565173
[07/12 15:36:30     58s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2102.8M, EPOCH TIME: 1720778790.565224
[07/12 15:36:30     58s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2102.8M, EPOCH TIME: 1720778790.565269
[07/12 15:36:30     58s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2102.8M, EPOCH TIME: 1720778790.565317
[07/12 15:36:30     58s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/12 15:36:31     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fbfc4823760.
[07/12 15:36:31     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:36:31     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fbfc4823760.
[07/12 15:36:31     58s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:36:31     58s] AddFiller main function time CPU:0.487, REAL:0.495
[07/12 15:36:31     58s] Filler instance commit time CPU:0.183, REAL:0.181
[07/12 15:36:31     58s] *INFO: Adding fillers to top-module.
[07/12 15:36:31     58s] *INFO:   Added 17342 filler insts (cell feedth9 / prefix FILLER).
[07/12 15:36:31     58s] *INFO:   Added 660 filler insts (cell feedth3 / prefix FILLER).
[07/12 15:36:31     58s] *INFO:   Added 587 filler insts (cell feedth / prefix FILLER).
[07/12 15:36:31     58s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.495, REAL:0.495, MEM:2078.8M, EPOCH TIME: 1720778791.060207
[07/12 15:36:31     58s] *INFO: Total 18589 filler insts added - prefix FILLER (CPU: 0:00:00.5).
[07/12 15:36:31     58s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.495, REAL:0.495, MEM:2078.8M, EPOCH TIME: 1720778791.060287
[07/12 15:36:31     58s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2078.8M, EPOCH TIME: 1720778791.060331
[07/12 15:36:31     58s] For 18589 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.027, REAL:0.027, MEM:2078.8M, EPOCH TIME: 1720778791.087528
[07/12 15:36:31     58s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.523, REAL:0.522, MEM:2078.8M, EPOCH TIME: 1720778791.087576
[07/12 15:36:31     58s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.523, REAL:0.522, MEM:2078.8M, EPOCH TIME: 1720778791.087609
[07/12 15:36:31     58s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2078.8M, EPOCH TIME: 1720778791.087661
[07/12 15:36:31     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19155).
[07/12 15:36:31     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:36:31     58s] All LLGs are deleted
[07/12 15:36:31     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:36:31     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:36:31     58s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2078.8M, EPOCH TIME: 1720778791.092242
[07/12 15:36:31     58s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2077.9M, EPOCH TIME: 1720778791.092454
[07/12 15:36:31     58s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.006, REAL:0.006, MEM:2077.9M, EPOCH TIME: 1720778791.093732
[07/12 15:36:31     58s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.555, REAL:0.555, MEM:2077.9M, EPOCH TIME: 1720778791.093782
[07/12 15:37:23     63s] <CMD> saveDesign Routing/single_port_ram_Route.enc
[07/12 15:37:23     63s] The in-memory database contained RC information but was not saved. To save 
[07/12 15:37:23     63s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/12 15:37:23     63s] so it should only be saved when it is really desired.
[07/12 15:37:23     63s] #% Begin save design ... (date=07/12 15:37:23, mem=1720.7M)
[07/12 15:37:23     63s] % Begin Save ccopt configuration ... (date=07/12 15:37:23, mem=1720.7M)
[07/12 15:37:23     63s] % End Save ccopt configuration ... (date=07/12 15:37:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.9M, current mem=1720.9M)
[07/12 15:37:24     63s] % Begin Save netlist data ... (date=07/12 15:37:23, mem=1720.9M)
[07/12 15:37:24     63s] Writing Binary DB to Routing/single_port_ram_Route.enc.dat/single_port_ram.v.bin in single-threaded mode...
[07/12 15:37:24     63s] % End Save netlist data ... (date=07/12 15:37:24, total cpu=0:00:00.0, real=0:00:01.0, peak res=1721.0M, current mem=1721.0M)
[07/12 15:37:24     63s] Saving symbol-table file ...
[07/12 15:37:24     63s] Saving congestion map file Routing/single_port_ram_Route.enc.dat/single_port_ram.route.congmap.gz ...
[07/12 15:37:24     64s] % Begin Save AAE data ... (date=07/12 15:37:24, mem=1721.3M)
[07/12 15:37:24     64s] Saving AAE Data ...
[07/12 15:37:24     64s] % End Save AAE data ... (date=07/12 15:37:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.3M, current mem=1721.3M)
[07/12 15:37:24     64s] Saving preference file Routing/single_port_ram_Route.enc.dat/gui.pref.tcl ...
[07/12 15:37:24     64s] Saving mode setting ...
[07/12 15:37:24     64s] Saving global file ...
[07/12 15:37:24     64s] % Begin Save floorplan data ... (date=07/12 15:37:24, mem=1721.8M)
[07/12 15:37:24     64s] Saving floorplan file ...
[07/12 15:37:24     64s] Convert 0 swires and 0 svias from compressed groups
[07/12 15:37:24     64s] % End Save floorplan data ... (date=07/12 15:37:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.8M, current mem=1721.8M)
[07/12 15:37:24     64s] Saving PG file Routing/single_port_ram_Route.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:37:24 2024)
[07/12 15:37:24     64s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2081.5M) ***
[07/12 15:37:24     64s] Saving Drc markers ...
[07/12 15:37:24     64s] ... No Drc file written since there is no markers found.
[07/12 15:37:24     64s] % Begin Save placement data ... (date=07/12 15:37:24, mem=1721.8M)
[07/12 15:37:24     64s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/12 15:37:24     64s] Save Adaptive View Pruning View Names to Binary file
[07/12 15:37:25     64s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=2084.5M) ***
[07/12 15:37:25     64s] % End Save placement data ... (date=07/12 15:37:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=1721.8M, current mem=1721.8M)
[07/12 15:37:25     64s] % Begin Save routing data ... (date=07/12 15:37:25, mem=1721.8M)
[07/12 15:37:25     64s] Saving route file ...
[07/12 15:37:25     64s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2081.5M) ***
[07/12 15:37:25     64s] % End Save routing data ... (date=07/12 15:37:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1722.0M, current mem=1722.0M)
[07/12 15:37:25     64s] Saving property file Routing/single_port_ram_Route.enc.dat/single_port_ram.prop
[07/12 15:37:25     64s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2084.5M) ***
[07/12 15:37:25     64s] #Saving pin access data to file Routing/single_port_ram_Route.enc.dat/single_port_ram.apa ...
[07/12 15:37:25     64s] #
[07/12 15:37:25     64s] % Begin Save power constraints data ... (date=07/12 15:37:25, mem=1722.1M)
[07/12 15:37:25     64s] % End Save power constraints data ... (date=07/12 15:37:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1722.1M, current mem=1722.1M)
[07/12 15:37:25     64s] Generated self-contained design single_port_ram_Route.enc.dat
[07/12 15:37:25     64s] #% End save design ... (date=07/12 15:37:25, total cpu=0:00:00.5, real=0:00:02.0, peak res=1722.6M, current mem=1722.6M)
[07/12 15:37:25     64s] *** Message Summary: 0 warning(s), 0 error(s)
[07/12 15:37:25     64s] 
[07/12 15:37:36     65s] <CMD> saveNetlist -includePowerGround ./Routing/fifo_postRoute_withPG.v
[07/12 15:37:36     65s] Writing Netlist "./Routing/fifo_postRoute_withPG.v" ...
[07/12 15:37:36     65s] Pwr name (VDD_CORE).
[07/12 15:37:36     65s] Pwr name (VDDO_CORE).
[07/12 15:37:36     65s] Gnd name (VSS_CORE).
[07/12 15:37:36     65s] Gnd name (VSSO_CORE).
[07/12 15:37:36     65s] 2 Pwr names and 2 Gnd names.
[07/12 15:37:42     66s] <CMD> saveNetlist ./Routing/fifo_postRoute_withoutPG.v
[07/12 15:37:42     66s] Writing Netlist "./Routing/fifo_postRoute_withoutPG.v" ...
[07/12 15:38:16     69s] <CMD> write_sdf -version 2.1 -edges noedge -recrem split -setuphold merge_when_paired ./Routing/fifo_postRoute_with_pad_delay.sdf
[07/12 15:38:16     69s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[07/12 15:38:16     69s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/12 15:38:16     69s] AAE_INFO: resetNetProps viewIdx 0 
[07/12 15:38:16     69s] AAE_INFO: resetNetProps viewIdx 1 
[07/12 15:38:16     69s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 15:38:16     69s] #################################################################################
[07/12 15:38:16     69s] # Design Stage: PostRoute
[07/12 15:38:16     69s] # Design Name: single_port_ram
[07/12 15:38:16     69s] # Design Mode: 90nm
[07/12 15:38:16     69s] # Analysis Mode: MMMC OCV 
[07/12 15:38:16     69s] # Parasitics Mode: SPEF/RCDB 
[07/12 15:38:16     69s] # Signoff Settings: SI On 
[07/12 15:38:16     69s] #################################################################################
[07/12 15:38:16     69s] AAE_INFO: 1 threads acquired from CTE.
[07/12 15:38:16     69s] Setting infinite Tws ...
[07/12 15:38:16     69s] First Iteration Infinite Tw... 
[07/12 15:38:16     69s] Calculate early delays in OCV mode...
[07/12 15:38:16     69s] Calculate late delays in OCV mode...
[07/12 15:38:16     69s] Calculate late delays in OCV mode...
[07/12 15:38:16     69s] Calculate early delays in OCV mode...
[07/12 15:38:16     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 2126.3M, InitMEM = 2126.3M)
[07/12 15:38:16     69s] Start delay calculation (fullDC) (1 T). (MEM=2126.33)
[07/12 15:38:16     69s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[07/12 15:38:16     69s] End AAE Lib Interpolated Model. (MEM=2126.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:38:16     69s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2128.3M)
[07/12 15:38:16     69s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2138.9M)
[07/12 15:38:16     69s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2138.9M)
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     69s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     70s] Total number of fetched objects 605
[07/12 15:38:16     70s] AAE_INFO-618: Total number of nets in the design is 601,  100.0 percent of the nets selected for SI analysis
[07/12 15:38:16     70s] **WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     70s] **WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     70s] **WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     70s] **WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
[07/12 15:38:16     70s] Total number of fetched objects 605
[07/12 15:38:16     70s] AAE_INFO-618: Total number of nets in the design is 601,  100.0 percent of the nets selected for SI analysis
[07/12 15:38:16     70s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2187.1M)
[07/12 15:38:16     70s] Total number of fetched objects 605
[07/12 15:38:16     70s] AAE_INFO-618: Total number of nets in the design is 601,  100.0 percent of the nets selected for SI analysis
[07/12 15:38:16     70s] Total number of fetched objects 605
[07/12 15:38:16     70s] AAE_INFO-618: Total number of nets in the design is 601,  100.0 percent of the nets selected for SI analysis
[07/12 15:38:16     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:38:17     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[07/12 15:38:17     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:38:17     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:38:17     70s] End delay calculation. (MEM=2196.13 CPU=0:00:00.4 REAL=0:00:01.0)
[07/12 15:38:17     70s] End delay calculation (fullDC). (MEM=2196.13 CPU=0:00:00.5 REAL=0:00:01.0)
[07/12 15:38:17     70s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2196.1M) ***
[07/12 15:38:17     70s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2204.1M)
[07/12 15:38:17     70s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 15:38:17     70s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2204.1M)
[07/12 15:38:17     70s] Starting SI iteration 2
[07/12 15:38:17     70s] Calculate early delays in OCV mode...
[07/12 15:38:17     70s] Calculate late delays in OCV mode...
[07/12 15:38:17     70s] Calculate late delays in OCV mode...
[07/12 15:38:17     70s] Calculate early delays in OCV mode...
[07/12 15:38:17     70s] Start delay calculation (fullDC) (1 T). (MEM=2163.34)
[07/12 15:38:17     70s] End AAE Lib Interpolated Model. (MEM=2163.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:38:17     70s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2165.3M)
[07/12 15:38:17     70s] Glitch Analysis: View worst -- Total Number of Nets Skipped = 0. 
[07/12 15:38:17     70s] Glitch Analysis: View worst -- Total Number of Nets Analyzed = 0. 
[07/12 15:38:17     70s] Total number of fetched objects 605
[07/12 15:38:17     70s] AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
[07/12 15:38:17     70s] Total number of fetched objects 605
[07/12 15:38:17     70s] AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
[07/12 15:38:17     70s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2215.6M)
[07/12 15:38:17     70s] Glitch Analysis: View best -- Total Number of Nets Skipped = 0. 
[07/12 15:38:17     70s] Glitch Analysis: View best -- Total Number of Nets Analyzed = 0. 
[07/12 15:38:17     70s] Total number of fetched objects 605
[07/12 15:38:17     70s] AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
[07/12 15:38:17     70s] Total number of fetched objects 605
[07/12 15:38:17     70s] AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
[07/12 15:38:17     70s] End delay calculation. (MEM=2222.09 CPU=0:00:00.0 REAL=0:00:00.0)
[07/12 15:38:17     70s] End delay calculation (fullDC). (MEM=2222.09 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:38:17     70s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2222.1M) ***
[07/12 15:38:28     71s] <CMD> rcOut -spef ./Routing/fifo_postRoute.spef
[07/12 15:38:28     71s] Opening parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d' for reading (mem: 2204.086M)
[07/12 15:38:28     71s] RC Out has the following PVT Info:
[07/12 15:38:28     71s]    RC-typical 
[07/12 15:38:28     71s] Dumping Spef file.....
[07/12 15:38:28     71s] Printing D_NET...
[07/12 15:38:28     71s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2236.1M)
[07/12 15:38:28     71s] Closing parasitic data file '/tmp/innovus_temp_1656407_c2s_user1_nbFqiv/single_port_ram_1656407_qWQETq.rcdb.d': 597 access done (mem: 2236.086M)
[07/12 15:38:32     72s] invalid command name "EXIT"
[07/12 15:38:34     72s] 
[07/12 15:38:34     72s] *** Memory Usage v#1 (Current mem = 2163.086M, initial mem = 486.988M) ***
[07/12 15:38:34     72s] 
[07/12 15:38:34     72s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:38:34     72s] Severity  ID               Count  Summary                                  
[07/12 15:38:34     72s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/12 15:38:34     72s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/12 15:38:34     72s] WARNING   IMPEXT-6166          3  Capacitance table file(s) without the EX...
[07/12 15:38:34     72s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[07/12 15:38:34     72s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[07/12 15:38:34     72s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[07/12 15:38:34     72s] WARNING   IMPESI-3095        128  Net: '%s' has no receivers. SI analysis ...
[07/12 15:38:34     72s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[07/12 15:38:34     72s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[07/12 15:38:34     72s] WARNING   IMPCCOPT-2332        2  The property %s is deprecated. It still ...
[07/12 15:38:34     72s] WARNING   NRDB-104             4  Cannot find antenna cell. Please set opt...
[07/12 15:38:34     72s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/12 15:38:34     72s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/12 15:38:34     72s] WARNING   IMPPSP-1003          3  Found use of '%s'. This will continue to...
[07/12 15:38:34     72s] WARNING   SDF-808              1  The software is currently operating in a...
[07/12 15:38:34     72s] *** Message Summary: 1638 warning(s), 0 error(s)
[07/12 15:38:34     72s] 
[07/12 15:38:34     72s] --- Ending "Innovus" (totcpu=0:01:12, real=0:07:18, mem=2163.1M) ---
