<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPDK: lib/librte_ethdev/rte_ethdev.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPDK
   &#160;<span id="projectnumber">20.11.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_082fac248c5922c9b524b8ed4e70e149.html">librte_ethdev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rte_ethdev.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rte__ethdev_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8a9a73e9e688ae4d72cf319872c0bdf1">    1</a></span>&#160;<span class="comment">/* SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00002"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aab62bf07f7dec65838124372503f7d09">    2</a></span>&#160;<span class="comment"> * Copyright(c) 2010-2017 Intel Corporation</span></div>
<div class="line"><a name="l00003"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a226d9406cdd84b64b3c3701e5ab8be88">    3</a></span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160; </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#ifndef _RTE_ETHDEV_H_</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define _RTE_ETHDEV_H_</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* Use this macro to check if LRO API is supported */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define RTE_ETHDEV_HAS_LRO_SUPPORT</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#include &lt;rte_compat.h&gt;</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__log_8h.html">rte_log.h</a>&gt;</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__interrupts_8h.html">rte_interrupts.h</a>&gt;</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__dev_8h.html">rte_dev.h</a>&gt;</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__devargs_8h.html">rte_devargs.h</a>&gt;</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__errno_8h.html">rte_errno.h</a>&gt;</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__common_8h.html">rte_common.h</a>&gt;</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#include &lt;rte_config.h&gt;</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__ether_8h.html">rte_ether.h</a>&gt;</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rte__ethdev__trace__fp_8h.html">rte_ethdev_trace_fp.h</a>&quot;</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#include &quot;rte_dev_info.h&quot;</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> rte_eth_dev_logtype;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define RTE_ETHDEV_LOG(level, ...) \</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">    rte_log(RTE_LOG_ ## level, rte_eth_dev_logtype, &quot;&quot; __VA_ARGS__)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__mbuf.html">rte_mbuf</a>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aab89ef2eba4241e67212196237807077">  187</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#aab89ef2eba4241e67212196237807077">rte_eth_iterator_init</a>(<span class="keyword">struct</span> <a class="code" href="structrte__dev__iterator.html">rte_dev_iterator</a> *iter, <span class="keyword">const</span> <span class="keywordtype">char</span> *devargs);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a67c79e898a7391d9eae52e4b3ba1cb79">  203</a></span>&#160;uint16_t <a class="code" href="rte__ethdev_8h.html#a67c79e898a7391d9eae52e4b3ba1cb79">rte_eth_iterator_next</a>(<span class="keyword">struct</span> <a class="code" href="structrte__dev__iterator.html">rte_dev_iterator</a> *iter);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a101d4a079237de694871c688c547c85e">  217</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="rte__ethdev_8h.html#a101d4a079237de694871c688c547c85e">rte_eth_iterator_cleanup</a>(<span class="keyword">struct</span> <a class="code" href="structrte__dev__iterator.html">rte_dev_iterator</a> *iter);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac5779482dfcd7e4a3d774b0da3e36641">  232</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FOREACH_MATCHING_DEV(id, devargs, iter) \</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">    for (rte_eth_iterator_init(iter, devargs), \</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">         id = rte_eth_iterator_next(iter); \</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">         id != RTE_MAX_ETHPORTS; \</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">         id = rte_eth_iterator_next(iter))</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html">  244</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__stats.html">rte_eth_stats</a> {</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#ac14b69830000494630c8897b70c5fc54">  245</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#ac14b69830000494630c8897b70c5fc54">ipackets</a>;  </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#a6e7706a96b1ff8a262652a554b4823b2">  246</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#a6e7706a96b1ff8a262652a554b4823b2">opackets</a>;  </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#a90c25a10d1e2ab583f03f6c5237563c0">  247</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#a90c25a10d1e2ab583f03f6c5237563c0">ibytes</a>;    </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#a4874ce812696c16cf79997be5cd7ef1a">  248</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#a4874ce812696c16cf79997be5cd7ef1a">obytes</a>;    </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#a462703bfeca72b2d1039f588d8ddbf3c">  249</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#a462703bfeca72b2d1039f588d8ddbf3c">imissed</a>;</div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#aa4f59b58c69cf6d99f2bdfcad48c5774">  253</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#aa4f59b58c69cf6d99f2bdfcad48c5774">ierrors</a>;   </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#aef4fb99e61e169cf6fc62b61f5bd5035">  254</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#aef4fb99e61e169cf6fc62b61f5bd5035">oerrors</a>;   </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#a8afc3f87397701e58b218d9dad03be8c">  255</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#a8afc3f87397701e58b218d9dad03be8c">rx_nombuf</a>; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">/* Queue stats are limited to max 256 queues */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#ad9a5051f6330c0125a3d6d7faf0a01bc">  257</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#ad9a5051f6330c0125a3d6d7faf0a01bc">q_ipackets</a>[RTE_ETHDEV_QUEUE_STAT_CNTRS];</div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#a948a1e3c16353ae1879d7f76307ce41f">  259</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#a948a1e3c16353ae1879d7f76307ce41f">q_opackets</a>[RTE_ETHDEV_QUEUE_STAT_CNTRS];</div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#a90f0b86c63ff4ba82d191030f29a9dcf">  261</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#a90f0b86c63ff4ba82d191030f29a9dcf">q_ibytes</a>[RTE_ETHDEV_QUEUE_STAT_CNTRS];</div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#ada241648f7f27179bb65658b9d412618">  263</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#ada241648f7f27179bb65658b9d412618">q_obytes</a>[RTE_ETHDEV_QUEUE_STAT_CNTRS];</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structrte__eth__stats.html#aaf39205f9c73f5b800cde7ccdadda59e">  265</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__stats.html#aaf39205f9c73f5b800cde7ccdadda59e">q_errors</a>[RTE_ETHDEV_QUEUE_STAT_CNTRS];</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;};</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ade7de72f6c0f8102d01a0b3438856900">  272</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_AUTONEG  (0 &lt;&lt;  0)  </span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7b79bab9465fab7d7d81af0a44971fcb">  273</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_FIXED    (1 &lt;&lt;  0)  </span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad9ea898aa30b5501c2303be2f88edb38">  274</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_10M_HD   (1 &lt;&lt;  1)  </span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a21adfb7025ec4a9bbd27a5e3ca545cb4">  275</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_10M      (1 &lt;&lt;  2)  </span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad1ff2cb51a0dcc9306c1f840ed851a5a">  276</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_100M_HD  (1 &lt;&lt;  3)  </span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af922bfd511ded23d8b3ece9cc1a6d190">  277</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_100M     (1 &lt;&lt;  4)  </span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a082ceb026ce05a0bbe9ae08d807aa4be">  278</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_1G       (1 &lt;&lt;  5)  </span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9271bb0f1ca7cd0dbbd447b10ed6d8ff">  279</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_2_5G     (1 &lt;&lt;  6)  </span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad8efaf40d4a9077dda5be8f60cf80f4f">  280</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_5G       (1 &lt;&lt;  7)  </span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac4a1fe61e5db2ae7951532f45f903fb5">  281</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_10G      (1 &lt;&lt;  8)  </span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a293f557c186179155f0eef5c8e42c669">  282</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_20G      (1 &lt;&lt;  9)  </span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acadfa1ffc3963e99a10dfebedee46b43">  283</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_25G      (1 &lt;&lt; 10)  </span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aeb76ba55e97f704ca58e5b20b689d050">  284</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_40G      (1 &lt;&lt; 11)  </span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a65df54ec5d2ba2ef0f1391b34c4b188d">  285</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_50G      (1 &lt;&lt; 12)  </span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a97aa8d1245f069517a39c747a6eacde3">  286</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_56G      (1 &lt;&lt; 13)  </span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9a0a24922efb217a390286003fec45e3">  287</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_100G     (1 &lt;&lt; 14)  </span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a401bde9ea53dabdfca182ce7dcbcce3b">  288</a></span>&#160;<span class="preprocessor">#define ETH_LINK_SPEED_200G     (1 &lt;&lt; 15)  </span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ae2f779878b255952306c64e6b96295a9">  293</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_NONE         0 </span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a5c17c88c87c77d00201fcc93e2060ab8">  294</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_10M         10 </span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af8476de64d0dcb3782cb942bb9098b38">  295</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_100M       100 </span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a49d043c51ff68da8370b6834f3ac0397">  296</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_1G        1000 </span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a16d7bd80b22a00f8c9672a4f9f863121">  297</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_2_5G      2500 </span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af684d760f35c28fa7f919eaf4a661043">  298</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_5G        5000 </span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a0cbe6d4af05cf96c126d0f298cf4d091">  299</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_10G      10000 </span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ae50ed55c8c1e6e428eec07efafbea46f">  300</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_20G      20000 </span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8396bb71e5d4c00f8759e59a8f30f882">  301</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_25G      25000 </span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab220a430cf824f478f6373fe86870e9a">  302</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_40G      40000 </span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a33fbe59b4434925296eca02a3b5c7570">  303</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_50G      50000 </span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#abdda97091db76d11779dc241c7f47451">  304</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_56G      56000 </span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8ab1a30c585c1974ee1c29bb021c7867">  305</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_100G    100000 </span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6ab846e867f8b0415de30a81cbdc8e1c">  306</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_200G    200000 </span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac3b007c9a01ac9ddc858ff2816fed3fc">  307</a></span>&#160;<span class="preprocessor">#define ETH_SPEED_NUM_UNKNOWN UINT32_MAX </span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad9c80e6e25ce9d6e8acd4e720cc64c36">  312</a></span>&#160;<span class="preprocessor">__extension__</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="structrte__eth__link.html">  313</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__link.html">rte_eth_link</a> {</div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="structrte__eth__link.html#aae24fc4f200e75aa8215f797b2561dbf">  314</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__link.html#aae24fc4f200e75aa8215f797b2561dbf">link_speed</a>;        </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="structrte__eth__link.html#a8a9a73e9e688ae4d72cf319872c0bdf1">  315</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__link.html#a8a9a73e9e688ae4d72cf319872c0bdf1">link_duplex</a>  : 1;  </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="structrte__eth__link.html#aab62bf07f7dec65838124372503f7d09">  316</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__link.html#aab62bf07f7dec65838124372503f7d09">link_autoneg</a> : 1;  </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structrte__eth__link.html#a226d9406cdd84b64b3c3701e5ab8be88">  317</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__link.html#a226d9406cdd84b64b3c3701e5ab8be88">link_status</a>  : 1;  </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;} <a class="code" href="rte__ethdev_8h.html#ad9c80e6e25ce9d6e8acd4e720cc64c36">__rte_aligned</a>(8);      </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/* Utility constants */</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a56c07663fb6353f36d0be00c6744f3f0">  321</a></span>&#160;<span class="preprocessor">#define ETH_LINK_HALF_DUPLEX 0 </span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a042c83951613bf2db5d3056b967041d6">  322</a></span>&#160;<span class="preprocessor">#define ETH_LINK_FULL_DUPLEX 1 </span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a08c012f37e07726170ff67daf667d850">  323</a></span>&#160;<span class="preprocessor">#define ETH_LINK_DOWN        0 </span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1b0118d39f09db8a1fa96246677578c0">  324</a></span>&#160;<span class="preprocessor">#define ETH_LINK_UP          1 </span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa61df1c5873b389fd0cff8c6a17d4434">  325</a></span>&#160;<span class="preprocessor">#define ETH_LINK_FIXED       0 </span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9c091b4dc5f8e967d917c52383e7dbe1">  326</a></span>&#160;<span class="preprocessor">#define ETH_LINK_AUTONEG     1 </span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7a31d6736244603b6a1d7efdd32a8834">  327</a></span>&#160;<span class="preprocessor">#define RTE_ETH_LINK_MAX_STR_LEN 40 </span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="structrte__eth__thresh.html">  333</a></span>&#160;<span class="preprocessor">struct rte_eth_thresh {</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="structrte__eth__thresh.html#aab008c7d0d90ef18966c5237a59f5033">  334</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__thresh.html#aab008c7d0d90ef18966c5237a59f5033">pthresh</a>; </div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="structrte__eth__thresh.html#a3e64cc50a50d92041cb032a34e5fb3ce">  335</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__thresh.html#a3e64cc50a50d92041cb032a34e5fb3ce">hthresh</a>; </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="structrte__eth__thresh.html#aae1d4b493bdad178b16dc85edb2ab3ae">  336</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__thresh.html#aae1d4b493bdad178b16dc85edb2ab3ae">wthresh</a>; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;};</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab329f05216e01bf1f196d669f7ae0806">  342</a></span>&#160;<span class="preprocessor">#define ETH_MQ_RX_RSS_FLAG  0x1</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define ETH_MQ_RX_DCB_FLAG  0x2</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define ETH_MQ_RX_VMDQ_FLAG 0x4</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3e">  350</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3e">rte_eth_rx_mq_mode</a> {</div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea4600ff07419327deb9b8534bc66daf19">  352</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea4600ff07419327deb9b8534bc66daf19">ETH_MQ_RX_NONE</a> = 0,</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaa06694239b7ecf1efa3c9243b9e7b4c0">  355</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaa06694239b7ecf1efa3c9243b9e7b4c0">ETH_MQ_RX_RSS</a> = <a class="code" href="rte__ethdev_8h.html#ab329f05216e01bf1f196d669f7ae0806">ETH_MQ_RX_RSS_FLAG</a>,</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaf85cf063ed90d84431c8b187d5a28e18">  357</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaf85cf063ed90d84431c8b187d5a28e18">ETH_MQ_RX_DCB</a> = ETH_MQ_RX_DCB_FLAG,</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea4874831bf9e11694ddcc277a63081525">  359</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea4874831bf9e11694ddcc277a63081525">ETH_MQ_RX_DCB_RSS</a> = <a class="code" href="rte__ethdev_8h.html#ab329f05216e01bf1f196d669f7ae0806">ETH_MQ_RX_RSS_FLAG</a> | ETH_MQ_RX_DCB_FLAG,</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea66316d2ff53011a3209207734c124f3c">  362</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea66316d2ff53011a3209207734c124f3c">ETH_MQ_RX_VMDQ_ONLY</a> = ETH_MQ_RX_VMDQ_FLAG,</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea2986c2bbbe392a5e9edade916d25ab5a">  364</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea2986c2bbbe392a5e9edade916d25ab5a">ETH_MQ_RX_VMDQ_RSS</a> = <a class="code" href="rte__ethdev_8h.html#ab329f05216e01bf1f196d669f7ae0806">ETH_MQ_RX_RSS_FLAG</a> | ETH_MQ_RX_VMDQ_FLAG,</div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eae4fac92d0a259418226116609963a13d">  366</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eae4fac92d0a259418226116609963a13d">ETH_MQ_RX_VMDQ_DCB</a> = ETH_MQ_RX_VMDQ_FLAG | ETH_MQ_RX_DCB_FLAG,</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaed91aee4ae666352679780578589a121">ETH_MQ_RX_VMDQ_DCB_RSS</a> = <a class="code" href="rte__ethdev_8h.html#ab329f05216e01bf1f196d669f7ae0806">ETH_MQ_RX_RSS_FLAG</a> | ETH_MQ_RX_DCB_FLAG |</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaed91aee4ae666352679780578589a121">  369</a></span>&#160;                 ETH_MQ_RX_VMDQ_FLAG,</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;};</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8a06d7bfbfc1ac0c6623716b2ba5a829">  375</a></span>&#160;<span class="preprocessor">#define ETH_RSS                       ETH_MQ_RX_RSS</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define VMDQ_DCB                      ETH_MQ_RX_VMDQ_DCB</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define ETH_DCB_RX                    ETH_MQ_RX_DCB</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5">  383</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5">rte_eth_tx_mq_mode</a> {</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5aada568551470d5f419cd2f3d6b6bfedc">  384</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5aada568551470d5f419cd2f3d6b6bfedc">ETH_MQ_TX_NONE</a>    = 0,  </div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5ae53e78000f917e8d801a4cc9e354626d">  385</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5ae53e78000f917e8d801a4cc9e354626d">ETH_MQ_TX_DCB</a>,          </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5a82109e803fcd709168e1ef8aa511dd97">  386</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5a82109e803fcd709168e1ef8aa511dd97">ETH_MQ_TX_VMDQ_DCB</a>, </div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5a54923bde9b70a40e8455495d45747a9a">  387</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5a54923bde9b70a40e8455495d45747a9a">ETH_MQ_TX_VMDQ_ONLY</a>,    </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;};</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aada4dc197e51fc9ddd45c3f80c3cd6fe">  393</a></span>&#160;<span class="preprocessor">#define ETH_DCB_NONE                ETH_MQ_TX_NONE</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define ETH_VMDQ_DCB_TX             ETH_MQ_TX_VMDQ_DCB</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define ETH_DCB_TX                  ETH_MQ_TX_DCB</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="structrte__eth__rxmode.html">  400</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__rxmode.html">rte_eth_rxmode</a> {</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3e">rte_eth_rx_mq_mode</a> <a class="code" href="structrte__eth__rxmode.html#aa0562513c4569f1aa53050f1beac6b5d">mq_mode</a>;</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structrte__eth__rxmode.html#a84a5d32306b86a1df884144612c70726">  403</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__rxmode.html#a84a5d32306b86a1df884144612c70726">max_rx_pkt_len</a>;  </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structrte__eth__rxmode.html#a6c0d6d5ab7bc5439de3abd195cf26cb9">  405</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__rxmode.html#a6c0d6d5ab7bc5439de3abd195cf26cb9">max_lro_pkt_size</a>;</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structrte__eth__rxmode.html#a7aa0d86e260af96607d007c7361ab21e">  406</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxmode.html#a7aa0d86e260af96607d007c7361ab21e">split_hdr_size</a>;  </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structrte__eth__rxmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">  412</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__rxmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">offloads</a>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structrte__eth__rxmode.html#a7d5e77b160d894a07c331b0819b40780">  414</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__rxmode.html#a7d5e77b160d894a07c331b0819b40780">reserved_64s</a>[2]; </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structrte__eth__rxmode.html#a7bf95f041f5d05e220016b91fdae2368">  415</a></span>&#160;    <span class="keywordtype">void</span> *<a class="code" href="structrte__eth__rxmode.html#a7bf95f041f5d05e220016b91fdae2368">reserved_ptrs</a>[2];   </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;};</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06f">  422</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06f">rte_vlan_type</a> {</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    ETH_VLAN_TYPE_UNKNOWN = 0,</div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06fa6da4656c5967635cff312efc2a7849a0">  424</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06fa6da4656c5967635cff312efc2a7849a0">ETH_VLAN_TYPE_INNER</a>, </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06fad3f39156c3db21689d00f445204e48a4">  425</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06fad3f39156c3db21689d00f445204e48a4">ETH_VLAN_TYPE_OUTER</a>, </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    ETH_VLAN_TYPE_MAX,</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;};</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="structrte__vlan__filter__conf.html">  433</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__vlan__filter__conf.html">rte_vlan_filter_conf</a> {</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    uint64_t ids[64];</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;};</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="structrte__eth__rss__conf.html">  454</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__rss__conf.html">rte_eth_rss_conf</a> {</div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="structrte__eth__rss__conf.html#a931e368ed1b5a8211a963bc05c503739">  455</a></span>&#160;    uint8_t *<a class="code" href="structrte__eth__rss__conf.html#a931e368ed1b5a8211a963bc05c503739">rss_key</a>;    </div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="structrte__eth__rss__conf.html#ab8f32e03af342f65e890c42b24511866">  456</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__rss__conf.html#ab8f32e03af342f65e890c42b24511866">rss_key_len</a>; </div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="structrte__eth__rss__conf.html#ad70f17882a835e5d4e38c64a9f872fdc">  457</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__rss__conf.html#ad70f17882a835e5d4e38c64a9f872fdc">rss_hf</a>;     </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;};</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * A packet can be identified by hardware as different flow types. Different</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> * NIC hardware may support different flow types.</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> * Basically, the NIC hardware identifies the flow type as deep protocol as</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> * possible, and exclusively. For example, if a packet is identified as</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> * &#39;RTE_ETH_FLOW_NONFRAG_IPV4_TCP&#39;, it will not be any of other flow types,</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * though it is an actual IPV4 packet.</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_UNKNOWN             0</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_RAW                 1</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_IPV4                2</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_FRAG_IPV4           3</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NONFRAG_IPV4_TCP    4</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NONFRAG_IPV4_UDP    5</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NONFRAG_IPV4_SCTP   6</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NONFRAG_IPV4_OTHER  7</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_IPV6                8</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_FRAG_IPV6           9</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NONFRAG_IPV6_TCP   10</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NONFRAG_IPV6_UDP   11</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NONFRAG_IPV6_SCTP  12</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NONFRAG_IPV6_OTHER 13</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_L2_PAYLOAD         14</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_IPV6_EX            15</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_IPV6_TCP_EX        16</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_IPV6_UDP_EX        17</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_PORT               18</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa4b07cdd038086f27503c465d2ded314">  487</a></span>&#160; </div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8c2e24a4f3d94ec3ab65ac516b50c9fb">  488</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_VXLAN              19 </span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a2f5ea2e44996c8f3aaeef61e63831e2f">  489</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_GENEVE             20 </span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a93c44d6fe8c46c6e78102a0e629a06a3">  490</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_NVGRE              21 </span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad0bfed621cb545270fec65e438413e8e">  491</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_VXLAN_GPE          22 </span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a955f586fbbd6270877a389a5736663b1">  492</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_GTPU               23 </span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define RTE_ETH_FLOW_MAX                24</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160; </div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> * Below macros are defined for RSS offload types, they can be used to</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> * fill rte_eth_rss_conf.rss_hf or rte_flow_action_rss.types.</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV4               (1ULL &lt;&lt; 2)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define ETH_RSS_FRAG_IPV4          (1ULL &lt;&lt; 3)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define ETH_RSS_NONFRAG_IPV4_TCP   (1ULL &lt;&lt; 4)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define ETH_RSS_NONFRAG_IPV4_UDP   (1ULL &lt;&lt; 5)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define ETH_RSS_NONFRAG_IPV4_SCTP  (1ULL &lt;&lt; 6)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define ETH_RSS_NONFRAG_IPV4_OTHER (1ULL &lt;&lt; 7)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6               (1ULL &lt;&lt; 8)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define ETH_RSS_FRAG_IPV6          (1ULL &lt;&lt; 9)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define ETH_RSS_NONFRAG_IPV6_TCP   (1ULL &lt;&lt; 10)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define ETH_RSS_NONFRAG_IPV6_UDP   (1ULL &lt;&lt; 11)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define ETH_RSS_NONFRAG_IPV6_SCTP  (1ULL &lt;&lt; 12)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define ETH_RSS_NONFRAG_IPV6_OTHER (1ULL &lt;&lt; 13)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define ETH_RSS_L2_PAYLOAD         (1ULL &lt;&lt; 14)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_EX            (1ULL &lt;&lt; 15)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_TCP_EX        (1ULL &lt;&lt; 16)</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_UDP_EX        (1ULL &lt;&lt; 17)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define ETH_RSS_PORT               (1ULL &lt;&lt; 18)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define ETH_RSS_VXLAN              (1ULL &lt;&lt; 19)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define ETH_RSS_GENEVE             (1ULL &lt;&lt; 20)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define ETH_RSS_NVGRE              (1ULL &lt;&lt; 21)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define ETH_RSS_GTPU               (1ULL &lt;&lt; 23)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define ETH_RSS_ETH                (1ULL &lt;&lt; 24)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define ETH_RSS_S_VLAN             (1ULL &lt;&lt; 25)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define ETH_RSS_C_VLAN             (1ULL &lt;&lt; 26)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define ETH_RSS_ESP                (1ULL &lt;&lt; 27)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define ETH_RSS_AH                 (1ULL &lt;&lt; 28)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define ETH_RSS_L2TPV3             (1ULL &lt;&lt; 29)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define ETH_RSS_PFCP               (1ULL &lt;&lt; 30)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define ETH_RSS_PPPOE          (1ULL &lt;&lt; 31)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define ETH_RSS_ECPRI          (1ULL &lt;&lt; 32)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * We use the following macros to combine with above ETH_RSS_* for</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * more specific input set selection. These bits are defined starting</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> * from the high end of the 64 bits.</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * Note: If we use above ETH_RSS_* without SRC/DST_ONLY, it represents</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> * both SRC and DST are taken into account. If SRC_ONLY and DST_ONLY of</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * the same level are used simultaneously, it is the same case as none of</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> * them are added.</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define ETH_RSS_L3_SRC_ONLY        (1ULL &lt;&lt; 63)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define ETH_RSS_L3_DST_ONLY        (1ULL &lt;&lt; 62)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define ETH_RSS_L4_SRC_ONLY        (1ULL &lt;&lt; 61)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define ETH_RSS_L4_DST_ONLY        (1ULL &lt;&lt; 60)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define ETH_RSS_L2_SRC_ONLY        (1ULL &lt;&lt; 59)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define ETH_RSS_L2_DST_ONLY        (1ULL &lt;&lt; 58)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> * Only select IPV6 address prefix as RSS input set according to</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * https://tools.ietf.org/html/rfc6052</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> * Must be combined with ETH_RSS_IPV6, ETH_RSS_NONFRAG_IPV6_UDP,</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * ETH_RSS_NONFRAG_IPV6_TCP, ETH_RSS_NONFRAG_IPV6_SCTP.</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define RTE_ETH_RSS_L3_PRE32       (1ULL &lt;&lt; 57)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define RTE_ETH_RSS_L3_PRE40       (1ULL &lt;&lt; 56)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define RTE_ETH_RSS_L3_PRE48       (1ULL &lt;&lt; 55)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define RTE_ETH_RSS_L3_PRE56       (1ULL &lt;&lt; 54)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define RTE_ETH_RSS_L3_PRE64       (1ULL &lt;&lt; 53)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define RTE_ETH_RSS_L3_PRE96       (1ULL &lt;&lt; 52)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> * Use the following macros to combine with the above layers</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * to choose inner and outer layers or both for RSS computation.</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * Bits 50 and 51 are reserved for this.</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a21ceb1db236a52f8f329a20205449eeb">  572</a></span>&#160;<span class="preprocessor">#define ETH_RSS_LEVEL_PMD_DEFAULT       (0ULL &lt;&lt; 50)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a248624f708b4fffad608cfb1d86c2be5">  578</a></span>&#160;<span class="preprocessor">#define ETH_RSS_LEVEL_OUTERMOST         (1ULL &lt;&lt; 50)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6cbb23b4eab12f5b0cdb2539d75db56a">  584</a></span>&#160;<span class="preprocessor">#define ETH_RSS_LEVEL_INNERMOST         (2ULL &lt;&lt; 50)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define ETH_RSS_LEVEL_MASK              (3ULL &lt;&lt; 50)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define ETH_RSS_LEVEL(rss_hf) ((rss_hf &amp; ETH_RSS_LEVEL_MASK) &gt;&gt; 50)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint64_t</div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a0bb6f86407ad82bfa9ba884b81e4f33e">  600</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a0bb6f86407ad82bfa9ba884b81e4f33e">rte_eth_rss_hf_refine</a>(uint64_t rss_hf)</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;{</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">if</span> ((rss_hf &amp; ETH_RSS_L3_SRC_ONLY) &amp;&amp; (rss_hf &amp; ETH_RSS_L3_DST_ONLY))</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        rss_hf &amp;= ~(ETH_RSS_L3_SRC_ONLY | ETH_RSS_L3_DST_ONLY);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">if</span> ((rss_hf &amp; ETH_RSS_L4_SRC_ONLY) &amp;&amp; (rss_hf &amp; ETH_RSS_L4_DST_ONLY))</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        rss_hf &amp;= ~(ETH_RSS_L4_SRC_ONLY | ETH_RSS_L4_DST_ONLY);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">return</span> rss_hf;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;}</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160; </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE32 ( \</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">        ETH_RSS_IPV6 | \</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE32)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE40 ( \</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">        ETH_RSS_IPV6 | \</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE40)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE48 ( \</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">        ETH_RSS_IPV6 | \</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE48)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE56 ( \</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">        ETH_RSS_IPV6 | \</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE56)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE64 ( \</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">        ETH_RSS_IPV6 | \</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE64)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE96 ( \</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">        ETH_RSS_IPV6 | \</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE96)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE32_UDP ( \</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_UDP | \</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE32)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160; </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE40_UDP ( \</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_UDP | \</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE40)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE48_UDP ( \</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_UDP | \</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE48)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE56_UDP ( \</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_UDP | \</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE56)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE64_UDP ( \</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_UDP | \</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE64)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE96_UDP ( \</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_UDP | \</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE96)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE32_TCP ( \</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_TCP | \</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE32)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160; </div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE40_TCP ( \</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_TCP | \</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE40)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160; </div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE48_TCP ( \</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_TCP | \</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE48)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160; </div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE56_TCP ( \</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_TCP | \</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE56)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE64_TCP ( \</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_TCP | \</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE64)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160; </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE96_TCP ( \</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_TCP | \</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE96)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE32_SCTP ( \</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_SCTP | \</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE32)</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE40_SCTP ( \</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_SCTP | \</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE40)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE48_SCTP ( \</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_SCTP | \</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE48)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE56_SCTP ( \</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_SCTP | \</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE56)</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE64_SCTP ( \</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_SCTP | \</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE64)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define ETH_RSS_IPV6_PRE96_SCTP ( \</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">        ETH_RSS_NONFRAG_IPV6_SCTP | \</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">        RTE_ETH_RSS_L3_PRE96)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define ETH_RSS_IP ( \</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">    ETH_RSS_IPV4 | \</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">    ETH_RSS_FRAG_IPV4 | \</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV4_OTHER | \</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">    ETH_RSS_IPV6 | \</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">    ETH_RSS_FRAG_IPV6 | \</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV6_OTHER | \</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">    ETH_RSS_IPV6_EX)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160; </div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define ETH_RSS_UDP ( \</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV4_UDP | \</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV6_UDP | \</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">    ETH_RSS_IPV6_UDP_EX)</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define ETH_RSS_TCP ( \</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV4_TCP | \</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV6_TCP | \</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">    ETH_RSS_IPV6_TCP_EX)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define ETH_RSS_SCTP ( \</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV4_SCTP | \</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV6_SCTP)</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160; </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define ETH_RSS_TUNNEL ( \</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">    ETH_RSS_VXLAN  | \</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">    ETH_RSS_GENEVE | \</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">    ETH_RSS_NVGRE)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define ETH_RSS_VLAN ( \</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">    ETH_RSS_S_VLAN  | \</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">    ETH_RSS_C_VLAN)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160; </div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define ETH_RSS_PROTO_MASK ( \</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">    ETH_RSS_IPV4 | \</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">    ETH_RSS_FRAG_IPV4 | \</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV4_TCP | \</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV4_UDP | \</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV4_SCTP | \</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV4_OTHER | \</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">    ETH_RSS_IPV6 | \</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">    ETH_RSS_FRAG_IPV6 | \</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV6_TCP | \</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV6_UDP | \</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV6_SCTP | \</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">    ETH_RSS_NONFRAG_IPV6_OTHER | \</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">    ETH_RSS_L2_PAYLOAD | \</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">    ETH_RSS_IPV6_EX | \</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">    ETH_RSS_IPV6_TCP_EX | \</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">    ETH_RSS_IPV6_UDP_EX | \</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">    ETH_RSS_PORT  | \</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">    ETH_RSS_VXLAN | \</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">    ETH_RSS_GENEVE | \</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">    ETH_RSS_NVGRE)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"> * Definitions used for redirection table entry size.</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"> * Some RSS RETA sizes may not be supported by some drivers, check the</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"> * documentation or the description of relevant functions for more details.</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define ETH_RSS_RETA_SIZE_64  64</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define ETH_RSS_RETA_SIZE_128 128</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define ETH_RSS_RETA_SIZE_256 256</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define ETH_RSS_RETA_SIZE_512 512</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define RTE_RETA_GROUP_SIZE   64</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160; </div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/* Definitions used for VMDQ and DCB functionality */</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a606a6b69adcfa6dd6c3fa4a31688bd4c">  774</a></span>&#160;<span class="preprocessor">#define ETH_VMDQ_MAX_VLAN_FILTERS   64 </span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a825a952bfb398214537ed14e60af758d">  775</a></span>&#160;<span class="preprocessor">#define ETH_DCB_NUM_USER_PRIORITIES 8  </span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4a68aadc20116d23d2408e4595d9d4a6">  776</a></span>&#160;<span class="preprocessor">#define ETH_VMDQ_DCB_NUM_QUEUES     128 </span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac96f7b85443dc9c8553176315a2e1b26">  777</a></span>&#160;<span class="preprocessor">#define ETH_DCB_NUM_QUEUES          128 </span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="comment">/* DCB capability defines */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a39c3436701eb68875ba6404695616554">  780</a></span>&#160;<span class="preprocessor">#define ETH_DCB_PG_SUPPORT      0x00000001 </span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3a80c71b5fcc67a53c2efe1692374430">  781</a></span>&#160;<span class="preprocessor">#define ETH_DCB_PFC_SUPPORT     0x00000002 </span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="comment">/* Definitions used for VLAN Offload functionality */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1625e8d55cc3138ac05eeed1b65cfd8f">  784</a></span>&#160;<span class="preprocessor">#define ETH_VLAN_STRIP_OFFLOAD   0x0001 </span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a19dad4459c4351837eeebc156abcc964">  785</a></span>&#160;<span class="preprocessor">#define ETH_VLAN_FILTER_OFFLOAD  0x0002 </span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a75707b9e228ba0735d74acb20b359d30">  786</a></span>&#160;<span class="preprocessor">#define ETH_VLAN_EXTEND_OFFLOAD  0x0004 </span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ade53bd7b1c928c9014c215bb337b2c0b">  787</a></span>&#160;<span class="preprocessor">#define ETH_QINQ_STRIP_OFFLOAD   0x0008 </span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="comment">/* Definitions used for mask VLAN setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a40188f42e8bac5e53e05b74f384cf8f7">  790</a></span>&#160;<span class="preprocessor">#define ETH_VLAN_STRIP_MASK   0x0001 </span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aee8d27c456f1d17c9ec96326a602a0bc">  791</a></span>&#160;<span class="preprocessor">#define ETH_VLAN_FILTER_MASK  0x0002 </span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af9cbca7a78bd10b5223483283fc3467b">  792</a></span>&#160;<span class="preprocessor">#define ETH_VLAN_EXTEND_MASK  0x0004 </span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6e0f236da9b1c63248745e4bb644ab62">  793</a></span>&#160;<span class="preprocessor">#define ETH_QINQ_STRIP_MASK   0x0008 </span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aca3fccc96c0353c7ba4df17c5af3cec1">  794</a></span>&#160;<span class="preprocessor">#define ETH_VLAN_ID_MAX       0x0FFF </span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="comment">/* Definitions used for receive MAC address   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a216f71b2f5bd80c770157fc6f24b6997">  797</a></span>&#160;<span class="preprocessor">#define ETH_NUM_RECEIVE_MAC_ADDR  128 </span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="comment">/* Definitions used for unicast hash  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ae86c9ef9ed563598fa81af6bc93f34a8">  800</a></span>&#160;<span class="preprocessor">#define ETH_VMDQ_NUM_UC_HASH_ARRAY  128 </span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="comment">/* Definitions used for VMDQ pool rx mode setting */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a12dfb4c0db1629988f157a75c84debb3">  803</a></span>&#160;<span class="preprocessor">#define ETH_VMDQ_ACCEPT_UNTAG   0x0001 </span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6eaee466b4e51ad3dcb406305dbadf4f">  804</a></span>&#160;<span class="preprocessor">#define ETH_VMDQ_ACCEPT_HASH_MC 0x0002 </span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa59aeaf95ad1984ce76e298ee1dd8451">  805</a></span>&#160;<span class="preprocessor">#define ETH_VMDQ_ACCEPT_HASH_UC 0x0004 </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a5cb1059587ee40589f8d9da60107e740">  806</a></span>&#160;<span class="preprocessor">#define ETH_VMDQ_ACCEPT_BROADCAST   0x0008 </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac0109eb1974972c4fc0f964bc4de3b1a">  807</a></span>&#160;<span class="preprocessor">#define ETH_VMDQ_ACCEPT_MULTICAST   0x0010 </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac72001a750c20ffcd98a65241a68f91a">  810</a></span>&#160;<span class="preprocessor">#define ETH_MIRROR_MAX_VLANS       64</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160; </div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a11d6195358f60ee9e0a97c458a2a52c7">  812</a></span>&#160;<span class="preprocessor">#define ETH_MIRROR_VIRTUAL_POOL_UP     0x01  </span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a0dbcf8d292b411e48cd387db88501800">  813</a></span>&#160;<span class="preprocessor">#define ETH_MIRROR_UPLINK_PORT         0x02  </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a66ed37d3d6841f27dc39aacda636544b">  814</a></span>&#160;<span class="preprocessor">#define ETH_MIRROR_DOWNLINK_PORT       0x04  </span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8502730b59e9f54e318ab5bdfa13743e">  815</a></span>&#160;<span class="preprocessor">#define ETH_MIRROR_VLAN                0x08  </span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa59c3cc23281b0658fbcc2716018854e">  816</a></span>&#160;<span class="preprocessor">#define ETH_MIRROR_VIRTUAL_POOL_DOWN   0x10  </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="structrte__eth__vlan__mirror.html">  821</a></span>&#160;<span class="preprocessor">struct rte_eth_vlan_mirror {</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="structrte__eth__vlan__mirror.html#a0909afcac1ef929f577049760fc0509a">  822</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__vlan__mirror.html#a0909afcac1ef929f577049760fc0509a">vlan_mask</a>; </div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="structrte__eth__vlan__mirror.html#a51e6eba07de51ca01462dec850cb93ce">  824</a></span>&#160;    uint16_t vlan_id[<a class="code" href="rte__ethdev_8h.html#ac72001a750c20ffcd98a65241a68f91a">ETH_MIRROR_MAX_VLANS</a>];</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;};</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="structrte__eth__mirror__conf.html">  830</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__mirror__conf.html">rte_eth_mirror_conf</a> {</div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="structrte__eth__mirror__conf.html#a8fd5f4d1039db80d6885d2a1a5eb3e54">  831</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__mirror__conf.html#a8fd5f4d1039db80d6885d2a1a5eb3e54">rule_type</a>; </div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="structrte__eth__mirror__conf.html#a5b3ab73e651d85a122b096b071167119">  832</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__mirror__conf.html#a5b3ab73e651d85a122b096b071167119">dst_pool</a>;  </div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="structrte__eth__mirror__conf.html#aa74cbc3329978599b6eed8e89a7f151b">  833</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__mirror__conf.html#a0133281e4371f5407722d87924bd0059">pool_mask</a>; </div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__vlan__mirror.html">rte_eth_vlan_mirror</a> <a class="code" href="structrte__eth__mirror__conf.html#aa74cbc3329978599b6eed8e89a7f151b">vlan</a>;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;};</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160; </div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="structrte__eth__rss__reta__entry64.html">  844</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__rss__reta__entry64.html">rte_eth_rss_reta_entry64</a> {</div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="structrte__eth__rss__reta__entry64.html#a6f26bbb3e63b096143b8024debecedf9">  845</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__rss__reta__entry64.html#a6f26bbb3e63b096143b8024debecedf9">mask</a>;</div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="structrte__eth__rss__reta__entry64.html#a6c857c96db3617b575b78a30cae9cb90">  847</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rss__reta__entry64.html#a6c857c96db3617b575b78a30cae9cb90">reta</a>[RTE_RETA_GROUP_SIZE];</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;};</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeb">  855</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeb">rte_eth_nb_tcs</a> {</div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeba82966bcf7c00158fa5771d54f2933ee3">  856</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeba82966bcf7c00158fa5771d54f2933ee3">ETH_4_TCS</a> = 4, </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <a class="code" href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeba497a51c3c8a7607c5ad5b6a0e52c0bec">ETH_8_TCS</a> = 8  </div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeba497a51c3c8a7607c5ad5b6a0e52c0bec">  858</a></span>&#160;};</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0d">  864</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0d">rte_eth_nb_pools</a> {</div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da308323e3152afc591f57f613d2418eae">  865</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da308323e3152afc591f57f613d2418eae">ETH_8_POOLS</a> = 8,    </div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da6fc3611a78373485755c1745fd5949f3">  866</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da6fc3611a78373485755c1745fd5949f3">ETH_16_POOLS</a> = 16,  </div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da84c1f9fff8d568cc7718cacfe503ee40">  867</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da84c1f9fff8d568cc7718cacfe503ee40">ETH_32_POOLS</a> = 32,  </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da6d8ac01047480b34f6963a0d9d21ddf2">ETH_64_POOLS</a> = 64   </div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da6d8ac01047480b34f6963a0d9d21ddf2">  869</a></span>&#160;};</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/* This structure may be extended in future. */</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="keyword">struct </span>rte_eth_dcb_rx_conf {</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeb">rte_eth_nb_tcs</a> nb_tcs; </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    uint8_t dcb_tc[<a class="code" href="rte__ethdev_8h.html#a825a952bfb398214537ed14e60af758d">ETH_DCB_NUM_USER_PRIORITIES</a>];</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;};</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="keyword">struct </span>rte_eth_vmdq_dcb_tx_conf {</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0d">rte_eth_nb_pools</a> nb_queue_pools; </div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    uint8_t dcb_tc[<a class="code" href="rte__ethdev_8h.html#a825a952bfb398214537ed14e60af758d">ETH_DCB_NUM_USER_PRIORITIES</a>];</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;};</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160; </div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="keyword">struct </span>rte_eth_dcb_tx_conf {</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeb">rte_eth_nb_tcs</a> nb_tcs; </div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html#a1576f028debf3f0a3d4a09ee5285895c">  887</a></span>&#160;    uint8_t dcb_tc[<a class="code" href="rte__ethdev_8h.html#a825a952bfb398214537ed14e60af758d">ETH_DCB_NUM_USER_PRIORITIES</a>];</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;};</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160; </div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="keyword">struct </span>rte_eth_vmdq_tx_conf {</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0d">rte_eth_nb_pools</a> nb_queue_pools; </div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;};</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160; </div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html">  905</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__vmdq__dcb__conf.html">rte_eth_vmdq_dcb_conf</a> {</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0d">rte_eth_nb_pools</a> <a class="code" href="structrte__eth__vmdq__dcb__conf.html#a1576f028debf3f0a3d4a09ee5285895c">nb_queue_pools</a>; </div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html#ac97924c8c390cedbe8533423062ca347">  907</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__vmdq__dcb__conf.html#ac97924c8c390cedbe8533423062ca347">enable_default_pool</a>; </div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html#a6024467b1697aea1e1c8eb5fd93b0808">  908</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__vmdq__dcb__conf.html#a6024467b1697aea1e1c8eb5fd93b0808">default_pool</a>; </div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html#aa1cd654aea0030ab5a6c0b4371467c67">  909</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__vmdq__dcb__conf.html#aa1cd654aea0030ab5a6c0b4371467c67">nb_pool_maps</a>; </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html#ad9a532da576820f8630b96c16692aa5a">  911</a></span>&#160;        uint16_t <a class="code" href="structrte__eth__vmdq__dcb__conf.html#ad9a532da576820f8630b96c16692aa5a">vlan_id</a>; </div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html#a541271d53b15080c2cb0aedb4364572c">  912</a></span>&#160;        uint64_t <a class="code" href="structrte__eth__vmdq__dcb__conf.html#a541271d53b15080c2cb0aedb4364572c">pools</a>;   </div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html#a5f53cc6c14441b6e9a1078de2ec818ba">  913</a></span>&#160;    } <a class="code" href="structrte__eth__vmdq__dcb__conf.html#a5f53cc6c14441b6e9a1078de2ec818ba">pool_map</a>[<a class="code" href="rte__ethdev_8h.html#a606a6b69adcfa6dd6c3fa4a31688bd4c">ETH_VMDQ_MAX_VLAN_FILTERS</a>]; </div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__dcb__conf.html#afb7cec487000fbd5d4155377277eab3c">  914</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__vmdq__dcb__conf.html#afb7cec487000fbd5d4155377277eab3c">dcb_tc</a>[<a class="code" href="rte__ethdev_8h.html#a825a952bfb398214537ed14e60af758d">ETH_DCB_NUM_USER_PRIORITIES</a>];</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;};</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html">  936</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__vmdq__rx__conf.html">rte_eth_vmdq_rx_conf</a> {</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0d">rte_eth_nb_pools</a> <a class="code" href="structrte__eth__vmdq__rx__conf.html#a1576f028debf3f0a3d4a09ee5285895c">nb_queue_pools</a>; </div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html#ac97924c8c390cedbe8533423062ca347">  938</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__vmdq__rx__conf.html#ac97924c8c390cedbe8533423062ca347">enable_default_pool</a>; </div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html#a6024467b1697aea1e1c8eb5fd93b0808">  939</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__vmdq__rx__conf.html#a6024467b1697aea1e1c8eb5fd93b0808">default_pool</a>; </div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html#afa7945c6936c8595f02f0a5408af42bd">  940</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__vmdq__rx__conf.html#afa7945c6936c8595f02f0a5408af42bd">enable_loop_back</a>; </div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html#aa1cd654aea0030ab5a6c0b4371467c67">  941</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__vmdq__rx__conf.html#aa1cd654aea0030ab5a6c0b4371467c67">nb_pool_maps</a>; </div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html#a25189ff51ac0748d611eabd14cb1cc6a">  942</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__vmdq__rx__conf.html#a25189ff51ac0748d611eabd14cb1cc6a">rx_mode</a>; </div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html#ad9a532da576820f8630b96c16692aa5a">  944</a></span>&#160;        uint16_t <a class="code" href="structrte__eth__vmdq__rx__conf.html#ad9a532da576820f8630b96c16692aa5a">vlan_id</a>; </div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html#a541271d53b15080c2cb0aedb4364572c">  945</a></span>&#160;        uint64_t <a class="code" href="structrte__eth__vmdq__rx__conf.html#a541271d53b15080c2cb0aedb4364572c">pools</a>;   </div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="structrte__eth__vmdq__rx__conf.html#afb80e1b0e04fc94d9024aec83a5d3a6f">  946</a></span>&#160;    } <a class="code" href="structrte__eth__vmdq__rx__conf.html#afb80e1b0e04fc94d9024aec83a5d3a6f">pool_map</a>[<a class="code" href="rte__ethdev_8h.html#a606a6b69adcfa6dd6c3fa4a31688bd4c">ETH_VMDQ_MAX_VLAN_FILTERS</a>]; </div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;};</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="structrte__eth__txmode.html">  952</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__txmode.html">rte_eth_txmode</a> {</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5">rte_eth_tx_mq_mode</a> <a class="code" href="structrte__eth__txmode.html#aac4d1eaef063383b937a1d568412b4ce">mq_mode</a>; </div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="structrte__eth__txmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">  959</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__txmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">offloads</a>;</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160; </div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    uint16_t pvid;</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    __extension__</div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="structrte__eth__txmode.html#a7ca963af3c85f331b0037552ffbc797b">  963</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__txmode.html#a7ca963af3c85f331b0037552ffbc797b">hw_vlan_reject_tagged</a> : 1,</div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="structrte__eth__txmode.html#a95d369b3a5c27da570c4d105d3705e55">  965</a></span>&#160;        <a class="code" href="structrte__eth__txmode.html#a95d369b3a5c27da570c4d105d3705e55">hw_vlan_reject_untagged</a> : 1,</div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="structrte__eth__txmode.html#a75f74e662d8776bd538f66ae57f68035">  967</a></span>&#160;        <a class="code" href="structrte__eth__txmode.html#a75f74e662d8776bd538f66ae57f68035">hw_vlan_insert_pvid</a> : 1;</div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="structrte__eth__txmode.html#a7d5e77b160d894a07c331b0819b40780">  970</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__txmode.html#a7d5e77b160d894a07c331b0819b40780">reserved_64s</a>[2]; </div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="structrte__eth__txmode.html#a7bf95f041f5d05e220016b91fdae2368">  971</a></span>&#160;    <span class="keywordtype">void</span> *<a class="code" href="structrte__eth__txmode.html#a7bf95f041f5d05e220016b91fdae2368">reserved_ptrs</a>[2];   </div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;};</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160; </div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__split.html"> 1010</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__rxseg__split.html">rte_eth_rxseg_split</a> {</div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__split.html#a9f6b27bed19dd1bf3cff6af57d7cf86f"> 1011</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__mempool.html">rte_mempool</a> *<a class="code" href="structrte__eth__rxseg__split.html#a9f6b27bed19dd1bf3cff6af57d7cf86f">mp</a>; </div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__split.html#a1892eba2086d12ac2b09005aeb09ea3b"> 1012</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxseg__split.html#a1892eba2086d12ac2b09005aeb09ea3b">length</a>; </div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__split.html#ac681806181c80437cfab37335f62ff39"> 1013</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxseg__split.html#ac681806181c80437cfab37335f62ff39">offset</a>; </div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html#a54f23ee5a28d183c8d6760f80944f2a2"> 1014</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__rxseg__split.html#aa43c4c21b173ada1b6b7568956f0d650">reserved</a>; </div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;};</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160; </div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="unionrte__eth__rxseg.html"> 1023</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionrte__eth__rxseg.html">rte_eth_rxseg</a> {</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="comment">/* The settings for buffer split offload. */</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__rxseg__split.html">rte_eth_rxseg_split</a> split;</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="comment">/* The other features settings should be added here. */</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;};</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; </div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html"> 1032</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__rxconf.html">rte_eth_rxconf</a> {</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__thresh.html">rte_eth_thresh</a> <a class="code" href="structrte__eth__rxconf.html#a54f23ee5a28d183c8d6760f80944f2a2">rx_thresh</a>; </div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html#afb96f8601653c049cf230aee1cc6a5ce"> 1034</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxconf.html#afb96f8601653c049cf230aee1cc6a5ce">rx_free_thresh</a>; </div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html#aaccf5b8238b9207f8102d69959ac3391"> 1035</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__rxconf.html#aaccf5b8238b9207f8102d69959ac3391">rx_drop_en</a>; </div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html#a896d85e472c798525640a5f1f46d192d"> 1036</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__rxconf.html#a896d85e472c798525640a5f1f46d192d">rx_deferred_start</a>; </div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html#ae6b925e29be0980b7026b50a167a42fb"> 1037</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxconf.html#ae6b925e29be0980b7026b50a167a42fb">rx_nseg</a>; </div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html#a6cfe3b3ee46e9a8b8c62a64294b0b564"> 1043</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__rxconf.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">offloads</a>;</div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html#ac1764fca49aa70a1de99e1efa879c654"> 1051</a></span>&#160;    <span class="keyword">union </span><a class="code" href="unionrte__eth__rxseg.html">rte_eth_rxseg</a> *<a class="code" href="structrte__eth__rxconf.html#ac1764fca49aa70a1de99e1efa879c654">rx_seg</a>;</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160; </div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="structrte__eth__rxconf.html#a7d5e77b160d894a07c331b0819b40780"> 1053</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__rxconf.html#a7d5e77b160d894a07c331b0819b40780">reserved_64s</a>[2]; </div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="structrte__eth__txconf.html#a9644ade07686ec4825d4b7d45f3d6902"> 1054</a></span>&#160;    <span class="keywordtype">void</span> *<a class="code" href="structrte__eth__rxconf.html#a7bf95f041f5d05e220016b91fdae2368">reserved_ptrs</a>[2];   </div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;};</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160; </div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="structrte__eth__txconf.html"> 1060</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__txconf.html">rte_eth_txconf</a> {</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__thresh.html">rte_eth_thresh</a> <a class="code" href="structrte__eth__txconf.html#a9644ade07686ec4825d4b7d45f3d6902">tx_thresh</a>; </div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="structrte__eth__txconf.html#ab7d7dbc33adbb1740718c9a841555dce"> 1062</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__txconf.html#ab7d7dbc33adbb1740718c9a841555dce">tx_rs_thresh</a>; </div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="structrte__eth__txconf.html#ad81b9d171a4d05802d179b0708f0c637"> 1063</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__txconf.html#ad81b9d171a4d05802d179b0708f0c637">tx_free_thresh</a>; </div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="structrte__eth__txconf.html#a2c04854788bca64798ab9c8ff8540db6"> 1066</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__txconf.html#a2c04854788bca64798ab9c8ff8540db6">tx_deferred_start</a>; </div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="structrte__eth__txconf.html#a6cfe3b3ee46e9a8b8c62a64294b0b564"> 1072</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__txconf.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">offloads</a>;</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160; </div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="structrte__eth__txconf.html#a7d5e77b160d894a07c331b0819b40780"> 1074</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__txconf.html#a7d5e77b160d894a07c331b0819b40780">reserved_64s</a>[2]; </div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="structrte__eth__txconf.html#a7bf95f041f5d05e220016b91fdae2368"> 1075</a></span>&#160;    <span class="keywordtype">void</span> *<a class="code" href="structrte__eth__txconf.html#a7bf95f041f5d05e220016b91fdae2368">reserved_ptrs</a>[2];   </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;};</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160; </div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__cap.html"> 1084</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__hairpin__cap.html">rte_eth_hairpin_cap</a> {</div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__cap.html#a4d55e6577453eaab51c5762f8b98a444"> 1086</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__hairpin__cap.html#a4d55e6577453eaab51c5762f8b98a444">max_nb_queues</a>;</div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__cap.html#a8796471ff39495fee803a9b50cac3cb7"> 1088</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__hairpin__cap.html#a8796471ff39495fee803a9b50cac3cb7">max_rx_2_tx</a>;</div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__cap.html#a1381f53c66817b97a41c86063286572d"> 1090</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__hairpin__cap.html#a1381f53c66817b97a41c86063286572d">max_tx_2_rx</a>;</div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__cap.html#ad9442b4622813ea63aa676e9675c8fc8"> 1091</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__hairpin__cap.html#ad9442b4622813ea63aa676e9675c8fc8">max_nb_desc</a>; </div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;};</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160; </div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define RTE_ETH_MAX_HAIRPIN_PEERS 32</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160; </div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__peer.html"> 1102</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__hairpin__peer.html">rte_eth_hairpin_peer</a> {</div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__peer.html#a8e0798404bf2cf5dabb84c5ba9a4f236"> 1103</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__hairpin__peer.html#a8e0798404bf2cf5dabb84c5ba9a4f236">port</a>; </div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__peer.html#a7764b4c39b72be8f4a6cfd318e977471"> 1104</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__hairpin__peer.html#a7764b4c39b72be8f4a6cfd318e977471">queue</a>; </div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;};</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160; </div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__conf.html"> 1113</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__hairpin__conf.html">rte_eth_hairpin_conf</a> {</div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__conf.html#a8e454b82ee6535ac17bd99fae766a631"> 1114</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__hairpin__conf.html#a8e454b82ee6535ac17bd99fae766a631">peer_count</a>:16; </div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__conf.html#acc6b9c13fce7553ed09b271dace31cea"> 1125</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__hairpin__conf.html#acc6b9c13fce7553ed09b271dace31cea">tx_explicit</a>:1;</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160; </div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__conf.html#a6a53729ea2cb63f6947f30abc827925b"> 1138</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__hairpin__conf.html#a6a53729ea2cb63f6947f30abc827925b">manual_bind</a>:1;</div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="structrte__eth__hairpin__conf.html#aa43c4c21b173ada1b6b7568956f0d650"> 1139</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__hairpin__conf.html#aa43c4c21b173ada1b6b7568956f0d650">reserved</a>:14; </div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__hairpin__peer.html">rte_eth_hairpin_peer</a> peers[RTE_ETH_MAX_HAIRPIN_PEERS];</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;};</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160; </div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="structrte__eth__desc__lim.html"> 1146</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__desc__lim.html">rte_eth_desc_lim</a> {</div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="structrte__eth__desc__lim.html#a69ec93bff0d84a5ab83ffdc2aec9331a"> 1147</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__desc__lim.html#a69ec93bff0d84a5ab83ffdc2aec9331a">nb_max</a>;   </div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="structrte__eth__desc__lim.html#af9d2102e6560a023ff696c6803f18373"> 1148</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__desc__lim.html#af9d2102e6560a023ff696c6803f18373">nb_min</a>;   </div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="structrte__eth__desc__lim.html#a9b973a4b01b4b036f54eb67945031b1a"> 1149</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__desc__lim.html#a9b973a4b01b4b036f54eb67945031b1a">nb_align</a>; </div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="structrte__eth__desc__lim.html#a8045740a8b31fef46240eb62defff4e1"> 1159</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__desc__lim.html#a8045740a8b31fef46240eb62defff4e1">nb_seg_max</a>;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160; </div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="structrte__eth__desc__lim.html#a1d2a6af736b99dc41fd9c046e67b2aa6"> 1172</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__desc__lim.html#a1d2a6af736b99dc41fd9c046e67b2aa6">nb_mtu_seg_max</a>;</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;};</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160; </div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3"> 1178</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3">rte_eth_fc_mode</a> {</div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3a612214e57ee035a33a84bf89aafc0fcc"> 1179</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3a612214e57ee035a33a84bf89aafc0fcc">RTE_FC_NONE</a> = 0, </div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3af41b8937da7b82e0172537f3e747113b"> 1180</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3af41b8937da7b82e0172537f3e747113b">RTE_FC_RX_PAUSE</a>, </div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3ad112a448ab357674c4ad99abae1b8c27"> 1181</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3ad112a448ab357674c4ad99abae1b8c27">RTE_FC_TX_PAUSE</a>, </div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3af6ffb6aa3d299faa0be61fc5f337ded9">RTE_FC_FULL</a>      </div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3af6ffb6aa3d299faa0be61fc5f337ded9"> 1183</a></span>&#160;};</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160; </div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="structrte__eth__fc__conf.html"> 1190</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__fc__conf.html">rte_eth_fc_conf</a> {</div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="structrte__eth__fc__conf.html#a77e5980d56f7b1356a45426503ecbe9c"> 1191</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__fc__conf.html#a77e5980d56f7b1356a45426503ecbe9c">high_water</a>;  </div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="structrte__eth__fc__conf.html#a2465d5c755557f2dbfe4aeed3f14a05c"> 1192</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__fc__conf.html#a2465d5c755557f2dbfe4aeed3f14a05c">low_water</a>;   </div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="structrte__eth__fc__conf.html#a9c5843ca5d190bd3dd3ae334bc7387e7"> 1193</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__fc__conf.html#a9c5843ca5d190bd3dd3ae334bc7387e7">pause_time</a>;  </div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="structrte__eth__fc__conf.html#a2a3dce6291881ac9be7fb969ee0b67a7"> 1194</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__fc__conf.html#a2a3dce6291881ac9be7fb969ee0b67a7">send_xon</a>;    </div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3">rte_eth_fc_mode</a> <a class="code" href="structrte__eth__fc__conf.html#a442a0de0c0746fb498cb5b46772e2707">mode</a>;  </div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="structrte__eth__fc__conf.html#aaf79da978712211b44adcddc8876d818"> 1196</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__fc__conf.html#aaf79da978712211b44adcddc8876d818">mac_ctrl_frame_fwd</a>; </div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="structrte__eth__pfc__conf.html#afee96056dc851dc11e00af35c0259cee"> 1197</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__fc__conf.html#a60eea7c64537879a9107354b1c2e75a0">autoneg</a>;      </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;};</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160; </div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="structrte__eth__pfc__conf.html"> 1205</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__pfc__conf.html">rte_eth_pfc_conf</a> {</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__fc__conf.html">rte_eth_fc_conf</a> <a class="code" href="structrte__eth__pfc__conf.html#afee96056dc851dc11e00af35c0259cee">fc</a>; </div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="structrte__fdir__conf.html#a6d21f48c75d50917d0b737473df8b067"> 1207</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__pfc__conf.html#a0ad043071ccc7a261d79a759dc9c6f0c">priority</a>;          </div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;};</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160; </div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a77fa0fb1bfae6afc833bb38a82186f72"> 1213</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a77fa0fb1bfae6afc833bb38a82186f72">rte_eth_tunnel_type</a> {</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    RTE_TUNNEL_TYPE_NONE = 0,</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    RTE_TUNNEL_TYPE_VXLAN,</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    RTE_TUNNEL_TYPE_GENEVE,</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    RTE_TUNNEL_TYPE_TEREDO,</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    RTE_TUNNEL_TYPE_NVGRE,</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    RTE_TUNNEL_TYPE_IP_IN_GRE,</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    RTE_L2_TUNNEL_TYPE_E_TAG,</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    RTE_TUNNEL_TYPE_VXLAN_GPE,</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    RTE_TUNNEL_TYPE_MAX,</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;};</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160; </div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/* Deprecated API file for rte_eth_dev_filter_* functions */</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rte__eth__ctrl_8h.html">rte_eth_ctrl.h</a>&quot;</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160; </div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70"> 1232</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70">rte_fdir_pballoc_type</a> {</div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70aeb67d5bf14d3e6c963eb627e8c8abc8e"> 1233</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70aeb67d5bf14d3e6c963eb627e8c8abc8e">RTE_FDIR_PBALLOC_64K</a> = 0,  </div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70a4c095c272b86375f3b29c3ce23ca238d"> 1234</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70a4c095c272b86375f3b29c3ce23ca238d">RTE_FDIR_PBALLOC_128K</a>,     </div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70ab9e7b2208dc797c9e913fb6b003f0548"> 1235</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70ab9e7b2208dc797c9e913fb6b003f0548">RTE_FDIR_PBALLOC_256K</a>,     </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;};</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160; </div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765b"> 1241</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765b">rte_fdir_status_mode</a> {</div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bac24f0fb424f6be0210378292be1add92"> 1242</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bac24f0fb424f6be0210378292be1add92">RTE_FDIR_NO_REPORT_STATUS</a> = 0, </div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bab49c02f6409e08d0dedae3d57ab17507"> 1243</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bab49c02f6409e08d0dedae3d57ab17507">RTE_FDIR_REPORT_STATUS</a>, </div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bad952da675964dab34452bb9efa07ad46"> 1244</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bad952da675964dab34452bb9efa07ad46">RTE_FDIR_REPORT_STATUS_ALWAYS</a>, </div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;};</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160; </div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="structrte__fdir__conf.html"> 1253</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__fdir__conf.html">rte_fdir_conf</a> {</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__eth__ctrl_8h.html#ac1f701a3e5754496d2dff0063717bd88">rte_fdir_mode</a> <a class="code" href="structrte__fdir__conf.html#ac232664a75e2d52a9bec4235b0896046">mode</a>; </div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70">rte_fdir_pballoc_type</a> <a class="code" href="structrte__fdir__conf.html#a7fb17234fd998f8a09757542754e3ec7">pballoc</a>; </div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#acf7335105af297398262762ce692765b">rte_fdir_status_mode</a> <a class="code" href="structrte__fdir__conf.html#a6d21f48c75d50917d0b737473df8b067">status</a>;  </div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="structrte__fdir__conf.html#ab2b14debe3d2665a71c684f0c1f4bd4f"> 1258</a></span>&#160;    uint8_t <a class="code" href="structrte__fdir__conf.html#a23a38b9406dcbda7a8c54adb0cb29b77">drop_queue</a>;</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__fdir__masks.html">rte_eth_fdir_masks</a> mask;</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__fdir__flex__conf.html">rte_eth_fdir_flex_conf</a> <a class="code" href="structrte__fdir__conf.html#ab2b14debe3d2665a71c684f0c1f4bd4f">flex_conf</a>;</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;};</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160; </div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="structrte__eth__udp__tunnel.html"> 1271</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__udp__tunnel.html">rte_eth_udp_tunnel</a> {</div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="structrte__eth__udp__tunnel.html#a8d93540b1ceafa3f9425c72763b256d0"> 1272</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__udp__tunnel.html#a8d93540b1ceafa3f9425c72763b256d0">udp_port</a>; </div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="structrte__eth__udp__tunnel.html#ab32ff5d2549d9006aa9abf15aaf4be37"> 1273</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__udp__tunnel.html#ab32ff5d2549d9006aa9abf15aaf4be37">prot_type</a>; </div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;};</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160; </div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="structrte__intr__conf.html"> 1279</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__intr__conf.html">rte_intr_conf</a> {</div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="structrte__intr__conf.html#aad8b10a585f5c0c97bae772af492ba8f"> 1281</a></span>&#160;    uint32_t <a class="code" href="structrte__intr__conf.html#aad8b10a585f5c0c97bae772af492ba8f">lsc</a>:1;</div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="structrte__intr__conf.html#a108033f8d451a748487e400041d45e48"> 1283</a></span>&#160;    uint32_t <a class="code" href="structrte__intr__conf.html#a108033f8d451a748487e400041d45e48">rxq</a>:1;</div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="structrte__intr__conf.html#a2002b4de5cd662669f4c725f1f7df1fc"> 1285</a></span>&#160;    uint32_t <a class="code" href="structrte__intr__conf.html#a2002b4de5cd662669f4c725f1f7df1fc">rmv</a>:1;</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;};</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160; </div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="structrte__eth__conf.html"> 1293</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__conf.html">rte_eth_conf</a> {</div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="structrte__eth__conf.html#a1c33c9d2e5cdb14b62ed386bf3159e07"> 1294</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__conf.html#ad8c15e528dccff643adf7fc96fec6473">link_speeds</a>; </div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__rxmode.html">rte_eth_rxmode</a> <a class="code" href="structrte__eth__conf.html#a346eef99c24f617b74c440c1aa565d01">rxmode</a>; </div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__txmode.html">rte_eth_txmode</a> <a class="code" href="structrte__eth__conf.html#a1c33c9d2e5cdb14b62ed386bf3159e07">txmode</a>; </div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="structrte__eth__conf.html#a51fd0c5d4c2366abf95f7364accf3143"> 1303</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__conf.html#a51fd0c5d4c2366abf95f7364accf3143">lpbk_mode</a>; </div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;        <span class="keyword">struct </span><a class="code" href="structrte__eth__rss__conf.html">rte_eth_rss_conf</a> <a class="code" href="structrte__eth__conf.html#addc9c7bb19ed12f1171c543493553806">rss_conf</a>; </div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;        <span class="keyword">struct </span><a class="code" href="structrte__eth__vmdq__dcb__conf.html">rte_eth_vmdq_dcb_conf</a> <a class="code" href="structrte__eth__conf.html#a3955257d0cf03d4f49c64e674f132359">vmdq_dcb_conf</a>;</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;        <span class="keyword">struct </span>rte_eth_dcb_rx_conf <a class="code" href="structrte__eth__conf.html#afa63f7644ae1693b8a809ef99cb70d77">dcb_rx_conf</a>;</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;        <span class="keyword">struct </span><a class="code" href="structrte__eth__vmdq__rx__conf.html">rte_eth_vmdq_rx_conf</a> <a class="code" href="structrte__eth__conf.html#a17845d02c4ddfdc09982bd899b6df06e">vmdq_rx_conf</a>;</div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="structrte__eth__conf.html#a084e132696e8d0f59f643d822c8cedb7"> 1316</a></span>&#160;    } <a class="code" href="structrte__eth__conf.html#a084e132696e8d0f59f643d822c8cedb7">rx_adv_conf</a>; </div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;        <span class="keyword">struct </span>rte_eth_vmdq_dcb_tx_conf <a class="code" href="structrte__eth__conf.html#ab8442ca78157e2e4ab788ee7066c4022">vmdq_dcb_tx_conf</a>;</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;        <span class="keyword">struct </span>rte_eth_dcb_tx_conf <a class="code" href="structrte__eth__conf.html#af9544423109c0c107ca74d73d483e703">dcb_tx_conf</a>;</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;        <span class="keyword">struct </span>rte_eth_vmdq_tx_conf <a class="code" href="structrte__eth__conf.html#afac8cacc119c6d4e8fcae2c982b72b97">vmdq_tx_conf</a>;</div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="structrte__eth__conf.html#a6aaebc6731fdac7de36e173a796fb0f5"> 1324</a></span>&#160;    } <a class="code" href="structrte__eth__conf.html#a6aaebc6731fdac7de36e173a796fb0f5">tx_adv_conf</a>; </div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="structrte__eth__conf.html#afac8cacc119c6d4e8fcae2c982b72b97"> 1327</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__conf.html#a9ddd88820f8279124658f56f3bb16e1d">dcb_capability_en</a>;</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__fdir__conf.html">rte_fdir_conf</a> <a class="code" href="structrte__eth__conf.html#a7b34faaa974b49846ba99f27f5c7ad5f">fdir_conf</a>; </div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__intr__conf.html">rte_intr_conf</a> <a class="code" href="structrte__eth__conf.html#a9fad7bac275e3526e2a3708f70205b4c">intr_conf</a>; </div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;};</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160; </div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a544a5d22a4be048e8e5395fb965922ed"> 1335</a></span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_VLAN_STRIP  0x00000001</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_IPV4_CKSUM  0x00000002</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_UDP_CKSUM   0x00000004</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_TCP_CKSUM   0x00000008</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_TCP_LRO     0x00000010</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_QINQ_STRIP  0x00000020</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_OUTER_IPV4_CKSUM 0x00000040</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_MACSEC_STRIP     0x00000080</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_HEADER_SPLIT 0x00000100</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_VLAN_FILTER  0x00000200</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_VLAN_EXTEND  0x00000400</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_JUMBO_FRAME  0x00000800</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_SCATTER      0x00002000</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160; </div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acca9d5f3ba8e4e45478eb26a589aa127"> 1353</a></span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_TIMESTAMP    0x00004000</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_SECURITY         0x00008000</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_KEEP_CRC     0x00010000</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_SCTP_CKSUM   0x00020000</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_OUTER_UDP_CKSUM  0x00040000</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_RSS_HASH     0x00080000</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define RTE_ETH_RX_OFFLOAD_BUFFER_SPLIT 0x00100000</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160; </div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_CHECKSUM (DEV_RX_OFFLOAD_IPV4_CKSUM | \</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">                 DEV_RX_OFFLOAD_UDP_CKSUM | \</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">                 DEV_RX_OFFLOAD_TCP_CKSUM)</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define DEV_RX_OFFLOAD_VLAN (DEV_RX_OFFLOAD_VLAN_STRIP | \</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">                 DEV_RX_OFFLOAD_VLAN_FILTER | \</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">                 DEV_RX_OFFLOAD_VLAN_EXTEND | \</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">                 DEV_RX_OFFLOAD_QINQ_STRIP)</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160; </div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"> * If new Rx offload capabilities are defined, they also must be</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment"> * mentioned in rte_rx_offload_names in rte_ethdev.c file.</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160; </div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#adaf0af5e228aeb2aaac39622cb6467ba"> 1377</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_VLAN_INSERT 0x00000001</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_IPV4_CKSUM  0x00000002</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_UDP_CKSUM   0x00000004</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_TCP_CKSUM   0x00000008</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_SCTP_CKSUM  0x00000010</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_TCP_TSO     0x00000020</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_UDP_TSO     0x00000040</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa6fe704a2c2f55d3e419b672aa88ae74"> 1384</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM 0x00000080 </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_QINQ_INSERT 0x00000100</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a2dd980227d5c856a6adc9efb50f99d54"> 1386</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_VXLAN_TNL_TSO    0x00000200    </span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#adfe1e3d5dbb90f00c9b395fe303330ae"> 1387</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_GRE_TNL_TSO      0x00000400    </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad4838c855573b9ac91f8d838fc0883df"> 1388</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_IPIP_TNL_TSO     0x00000800    </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3b6f382fae73293586f591a8592d4190"> 1389</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_GENEVE_TNL_TSO   0x00001000    </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_MACSEC_INSERT    0x00002000</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_MT_LOCKFREE      0x00004000</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160; </div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_MULTI_SEGS   0x00008000</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a35b7466d51590b9c30fc40134b043ba7"> 1396</a></span>&#160; </div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_MBUF_FAST_FREE   0x00010000</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160; </div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_SECURITY         0x00020000</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160; </div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a2e0dc2a7e0ff8a35a48a91c56abe7d42"> 1408</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_UDP_TNL_TSO      0x00040000</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160; </div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#adf1633595eaef3db1cdc60e7ddbb10c5"> 1414</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_IP_TNL_TSO       0x00080000</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160; </div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3501719f4793c291374d99687fdea6a1"> 1416</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_OUTER_UDP_CKSUM  0x00100000</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160; </div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a990d8351447a710628cbb24a28d3252d"> 1422</a></span>&#160;<span class="preprocessor">#define DEV_TX_OFFLOAD_SEND_ON_TIMESTAMP 0x00200000</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment"> * If new Tx offload capabilities are defined, they also must be</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"> * mentioned in rte_tx_offload_names in rte_ethdev.c file.</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160; </div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a59f716aab25560f9d074bda5e9daea78"> 1432</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_CAPA_RUNTIME_RX_QUEUE_SETUP 0x00000001</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160; </div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a069e4f3f971c847588f6ee53edc9b63a"> 1434</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_CAPA_RUNTIME_TX_QUEUE_SETUP 0x00000002</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160; </div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment"> * Fallback default preferred Rx/Tx port parameters.</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment"> * These are used if an application requests default parameters</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment"> * but the PMD does not provide preferred values.</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_FALLBACK_RX_RINGSIZE 512</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_FALLBACK_TX_RINGSIZE 512</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_FALLBACK_RX_NBQUEUES 1</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_FALLBACK_TX_NBQUEUES 1</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160; </div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="structrte__eth__dev__portconf.html"> 1452</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__dev__portconf.html">rte_eth_dev_portconf</a> {</div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="structrte__eth__dev__portconf.html#aa838da4f221cf0f0e647598fd6f7304a"> 1453</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__portconf.html#aa838da4f221cf0f0e647598fd6f7304a">burst_size</a>; </div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="structrte__eth__dev__portconf.html#ac7a6b015e4838584003f46d27607ccf5"> 1454</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__portconf.html#ac7a6b015e4838584003f46d27607ccf5">ring_size</a>; </div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="structrte__eth__dev__portconf.html#a4da7d2e9ad806cf6ab16e858c85d3771"> 1455</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__portconf.html#a4da7d2e9ad806cf6ab16e858c85d3771">nb_queues</a>; </div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;};</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160; </div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af54d566e2ae76bc015c0f7ed1fe000c9"> 1462</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_SWITCH_DOMAIN_ID_INVALID    (UINT16_MAX)</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160; </div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="structrte__eth__switch__info.html"> 1467</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__switch__info.html">rte_eth_switch_info</a> {</div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="structrte__eth__switch__info.html#a8f8f80d37794cde9472343e4487ba3eb"> 1468</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structrte__eth__switch__info.html#a8f8f80d37794cde9472343e4487ba3eb">name</a>;   </div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="structrte__eth__switch__info.html#a0d8659998f3491de0fd2b0f4dc75dd65"> 1469</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__switch__info.html#a0d8659998f3491de0fd2b0f4dc75dd65">domain_id</a>; </div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="structrte__eth__switch__info.html#a40cae1b0eb44e6304a949dd97dff0a84"> 1470</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__switch__info.html#a40cae1b0eb44e6304a949dd97dff0a84">port_id</a>;</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;};</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160; </div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__capa.html"> 1486</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__rxseg__capa.html">rte_eth_rxseg_capa</a> {</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    __extension__</div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__capa.html#a3908d8da00a96d61e991df72d1931f41"> 1488</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__rxseg__capa.html#a3908d8da00a96d61e991df72d1931f41">multi_pools</a>:1; </div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__capa.html#acaca4a891ee23ee33552e67ca4cc39ff"> 1489</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__rxseg__capa.html#acaca4a891ee23ee33552e67ca4cc39ff">offset_allowed</a>:1; </div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__capa.html#af3ee853b73f5cc571b6da7b935161c13"> 1490</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__rxseg__capa.html#af3ee853b73f5cc571b6da7b935161c13">offset_align_log2</a>:4; </div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__capa.html#ac3a0aae6a6e0580c87c6fed0a1b8a4f9"> 1491</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxseg__capa.html#ac3a0aae6a6e0580c87c6fed0a1b8a4f9">max_nseg</a>; </div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="structrte__eth__rxseg__capa.html#a5a6ed8c04a3db86066924b1a1bf4dad3"> 1492</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxseg__capa.html#a5a6ed8c04a3db86066924b1a1bf4dad3">reserved</a>; </div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;};</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160; </div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html"> 1504</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__dev__info.html">rte_eth_dev_info</a> {</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__device.html">rte_device</a> *device; </div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ab3fdbf22ceb27dc84c580c6478e1175b"> 1506</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structrte__eth__dev__info.html#ab3fdbf22ceb27dc84c580c6478e1175b">driver_name</a>; </div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a0d14be20258079343e00ec9ee95bad53"> 1507</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structrte__eth__dev__info.html#a0d14be20258079343e00ec9ee95bad53">if_index</a>; </div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a8b79a677213ed802cff116f5cb0cebe8"> 1509</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a8b79a677213ed802cff116f5cb0cebe8">min_mtu</a>;   </div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a51f85ee7f22451fd162c6db42979cf36"> 1510</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a51f85ee7f22451fd162c6db42979cf36">max_mtu</a>;   </div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#af4833946226c90a954a7dca3fe77a162"> 1511</a></span>&#160;    <span class="keyword">const</span> uint32_t *<a class="code" href="structrte__eth__dev__info.html#af4833946226c90a954a7dca3fe77a162">dev_flags</a>; </div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a2720437675d646b36f160364a2b90571"> 1512</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__dev__info.html#a2720437675d646b36f160364a2b90571">min_rx_bufsize</a>; </div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a5086ee2c0c4e07a1e0df305255d3def2"> 1513</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__dev__info.html#a5086ee2c0c4e07a1e0df305255d3def2">max_rx_pktlen</a>; </div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a6c0d6d5ab7bc5439de3abd195cf26cb9"> 1515</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__dev__info.html#a6c0d6d5ab7bc5439de3abd195cf26cb9">max_lro_pkt_size</a>;</div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a0fda30a761ebdc0a2d11c0df7a9443ea"> 1516</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a0fda30a761ebdc0a2d11c0df7a9443ea">max_rx_queues</a>; </div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a2777d609b77421d6de8ed70f4f869320"> 1517</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a2777d609b77421d6de8ed70f4f869320">max_tx_queues</a>; </div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#aeedc5331a92d4a0e1f8d993057274273"> 1518</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__dev__info.html#aeedc5331a92d4a0e1f8d993057274273">max_mac_addrs</a>; </div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    uint32_t max_hash_mac_addrs;</div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a9e1ee240ce273f933ba2639bd751509b"> 1521</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a9e1ee240ce273f933ba2639bd751509b">max_vfs</a>; </div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ad74ca9961f170bdaed4922309e211f0b"> 1522</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a36431dec29ea7674d9776662ecd19800">max_vmdq_pools</a>; </div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__rxseg__capa.html">rte_eth_rxseg_capa</a> <a class="code" href="structrte__eth__dev__info.html#ad74ca9961f170bdaed4922309e211f0b">rx_seg_capa</a>; </div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ada4267ca793e06acc0adbc531f942b40"> 1524</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__dev__info.html#ada4267ca793e06acc0adbc531f942b40">rx_offload_capa</a>;</div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ab1d4a6aa9d3fd68e3021f190ce87c2aa"> 1526</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__dev__info.html#ab1d4a6aa9d3fd68e3021f190ce87c2aa">tx_offload_capa</a>;</div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ad7cc639af62156ee0c5507f1965abc08"> 1528</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__dev__info.html#ad7cc639af62156ee0c5507f1965abc08">rx_queue_offload_capa</a>;</div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a859b3f29e09216df0f29a59c35df9fa1"> 1530</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__dev__info.html#a859b3f29e09216df0f29a59c35df9fa1">tx_queue_offload_capa</a>;</div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a8f02d328521addc69743ec44f124065c"> 1532</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a8f02d328521addc69743ec44f124065c">reta_size</a>;</div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ac4776d95f59d49eb32bb55e3e269f86d"> 1534</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__dev__info.html#ac4776d95f59d49eb32bb55e3e269f86d">hash_key_size</a>; </div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a941d0a0f52fac2edef8c7fc6c18b7b0d"> 1536</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__dev__info.html#a941d0a0f52fac2edef8c7fc6c18b7b0d">flow_type_rss_offloads</a>;</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__rxconf.html">rte_eth_rxconf</a> <a class="code" href="structrte__eth__dev__info.html#a3752314447a8472e3588b6c3153a5048">default_rxconf</a>; </div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__txconf.html">rte_eth_txconf</a> <a class="code" href="structrte__eth__dev__info.html#a31a6dada7242813a235cf806f87d8e48">default_txconf</a>; </div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a714079fb2e93a82877240d00f1d5577c"> 1539</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a714079fb2e93a82877240d00f1d5577c">vmdq_queue_base</a>; </div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a26c70eaf59c05d1deab4f5983c9a9af5"> 1540</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a26c70eaf59c05d1deab4f5983c9a9af5">vmdq_queue_num</a>;  </div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a85feec6d209ff288ba9e5299a72ea6a6"> 1541</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a85feec6d209ff288ba9e5299a72ea6a6">vmdq_pool_base</a>;  </div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__desc__lim.html">rte_eth_desc_lim</a> <a class="code" href="structrte__eth__dev__info.html#a0c0a32aa214acf77dbea9aa37321315d">rx_desc_lim</a>;  </div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__desc__lim.html">rte_eth_desc_lim</a> <a class="code" href="structrte__eth__dev__info.html#a91c365291bfe78cf5313c62cb00ceaa3">tx_desc_lim</a>;  </div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ac9d0d314cf81a5cca056bfa01a81bcf3"> 1544</a></span>&#160;    uint32_t <a class="code" href="structrte__eth__dev__info.html#ac9d0d314cf81a5cca056bfa01a81bcf3">speed_capa</a>;  </div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ae6fa0630eafe59d603f1ed9123dcc7fe"> 1546</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#ae6fa0630eafe59d603f1ed9123dcc7fe">nb_rx_queues</a>; </div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a3dc35933233d56e550e5914aad387408"> 1547</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__info.html#a3dc35933233d56e550e5914aad387408">nb_tx_queues</a>; </div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__dev__portconf.html">rte_eth_dev_portconf</a> <a class="code" href="structrte__eth__dev__info.html#ad13ef54375069384dc8cab6df2cf2dc8">default_rxportconf</a>;</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__dev__portconf.html">rte_eth_dev_portconf</a> <a class="code" href="structrte__eth__dev__info.html#a9f99b6c1e5a8b7fa21eef1d4459d2242">default_txportconf</a>;</div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#ad65aa46679faa0de88e2635edbfe67af"> 1553</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__dev__info.html#a1fa067dcfa682322be1162a27fed43af">dev_capa</a>;</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__switch__info.html">rte_eth_switch_info</a> <a class="code" href="structrte__eth__dev__info.html#ad65aa46679faa0de88e2635edbfe67af">switch_info</a>;</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160; </div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a7d5e77b160d894a07c331b0819b40780"> 1560</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__dev__info.html#a7d5e77b160d894a07c331b0819b40780">reserved_64s</a>[2]; </div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="structrte__eth__dev__info.html#a7bf95f041f5d05e220016b91fdae2368"> 1561</a></span>&#160;    <span class="keywordtype">void</span> *<a class="code" href="structrte__eth__dev__info.html#a7bf95f041f5d05e220016b91fdae2368">reserved_ptrs</a>[2];   </div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;};</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="structrte__eth__rxq__info.html"> 1568</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__rxq__info.html">rte_eth_rxq_info</a> {</div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="structrte__eth__rxq__info.html#a9f6b27bed19dd1bf3cff6af57d7cf86f"> 1569</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__mempool.html">rte_mempool</a> *<a class="code" href="structrte__eth__rxq__info.html#a9f6b27bed19dd1bf3cff6af57d7cf86f">mp</a>;     </div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__rxconf.html">rte_eth_rxconf</a> <a class="code" href="structrte__eth__rxq__info.html#a3893891c9ca6afabdf1c1b54595e9edd">conf</a>; </div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="structrte__eth__rxq__info.html#a704a12f7f894c2dfabb94c932434daf7"> 1571</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__rxq__info.html#a704a12f7f894c2dfabb94c932434daf7">scattered_rx</a>;       </div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="structrte__eth__rxq__info.html#ae9aa6b521b49487bc94199d1825980bf"> 1572</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxq__info.html#ae9aa6b521b49487bc94199d1825980bf">nb_desc</a>;           </div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="structrte__eth__rxq__info.html#aed65b3e7b33bb44a658a850981f2009e"> 1573</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__rxq__info.html#aed65b3e7b33bb44a658a850981f2009e">rx_buf_size</a>;       </div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;} <a class="code" href="rte__common_8h.html#a3293956429b71377491e4c745be6ca2f">__rte_cache_min_aligned</a>;</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160; </div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="structrte__eth__txq__info.html"> 1580</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__txq__info.html">rte_eth_txq_info</a> {</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__txconf.html">rte_eth_txconf</a> <a class="code" href="structrte__eth__txq__info.html#a6a19b4cf9a13bae7fae2f1d1b4af4340">conf</a>; </div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="structrte__eth__txq__info.html#ae9aa6b521b49487bc94199d1825980bf"> 1582</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__txq__info.html#ae9aa6b521b49487bc94199d1825980bf">nb_desc</a>;           </div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;} <a class="code" href="rte__common_8h.html#a3293956429b71377491e4c745be6ca2f">__rte_cache_min_aligned</a>;</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160; </div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment">/* Generic Burst mode flag definition, values can be ORed. */</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a861af3fb10a9faa1324e43c00bfa2391"> 1592</a></span>&#160;<span class="preprocessor">#define RTE_ETH_BURST_FLAG_PER_QUEUE     (1ULL &lt;&lt; 0)</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160; </div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="structrte__eth__burst__mode.html"> 1598</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__burst__mode.html">rte_eth_burst_mode</a> {</div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="structrte__eth__burst__mode.html#a899a76dc5f03f0d4ea3793c339e07ee9"> 1599</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__burst__mode.html#a899a76dc5f03f0d4ea3793c339e07ee9">flags</a>; </div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a2e6044a6301db5c64fd0b0e1b807bfd1"> 1601</a></span>&#160;<span class="preprocessor">#define RTE_ETH_BURST_MODE_INFO_SIZE 1024 </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="structrte__eth__burst__mode.html#a0461c900ce235099fb525b7fd6d79fb4"> 1602</a></span>&#160;<span class="preprocessor">    char info[RTE_ETH_BURST_MODE_INFO_SIZE]; </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">};</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160; </div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aef015c6435970820b78112eaaef14d58"> 1606</a></span>&#160;<span class="preprocessor">#define RTE_ETH_XSTATS_NAME_SIZE 64</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160; </div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="structrte__eth__xstat.html"> 1617</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__xstat.html">rte_eth_xstat</a> {</div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="structrte__eth__xstat.html#a7e290573ef1be67b92a2c745e3b00d1d"> 1618</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__xstat.html#a7e290573ef1be67b92a2c745e3b00d1d">id</a>;        </div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="structrte__eth__xstat.html#a4e630859cc0e2a22bd6acf39a6a8e218"> 1619</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__xstat.html#a4e630859cc0e2a22bd6acf39a6a8e218">value</a>;     </div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;};</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160; </div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="structrte__eth__xstat__name.html"> 1636</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__xstat__name.html">rte_eth_xstat_name</a> {</div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="structrte__eth__xstat__name.html#a1773bb313e7be337d35f9ac4cff5f6aa"> 1637</a></span>&#160;    <span class="keywordtype">char</span> name[<a class="code" href="rte__ethdev_8h.html#aef015c6435970820b78112eaaef14d58">RTE_ETH_XSTATS_NAME_SIZE</a>]; </div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;};</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160; </div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define ETH_DCB_NUM_TCS    8</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define ETH_MAX_VMDQ_POOL  64</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160; </div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="structrte__eth__dcb__tc__queue__mapping.html"> 1647</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__dcb__tc__queue__mapping.html">rte_eth_dcb_tc_queue_mapping</a> {</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;        uint16_t base;</div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;        uint16_t nb_queue;</div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="structrte__eth__dcb__tc__queue__mapping.html#a11f99500b622f386003a19d5636aba1b"> 1652</a></span>&#160;    } tc_rxq[ETH_MAX_VMDQ_POOL][ETH_DCB_NUM_TCS];</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        uint16_t base;</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;        uint16_t nb_queue;</div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="structrte__eth__dcb__tc__queue__mapping.html#a446a5b01e91e77deb796fae83a69497a"> 1657</a></span>&#160;    } tc_txq[ETH_MAX_VMDQ_POOL][ETH_DCB_NUM_TCS];</div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;};</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160; </div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="structrte__eth__dcb__info.html"> 1664</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__dcb__info.html">rte_eth_dcb_info</a> {</div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="structrte__eth__dcb__info.html#ace4adf5ef82e8c124612b76f25c1a44e"> 1665</a></span>&#160;    uint8_t <a class="code" href="structrte__eth__dcb__info.html#ace4adf5ef82e8c124612b76f25c1a44e">nb_tcs</a>;        </div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="structrte__eth__dcb__info.html#a39e7e374ae3af6d19eefe4514dd7ccb3"> 1666</a></span>&#160;    uint8_t prio_tc[<a class="code" href="rte__ethdev_8h.html#a825a952bfb398214537ed14e60af758d">ETH_DCB_NUM_USER_PRIORITIES</a>]; </div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="structrte__eth__dcb__info.html#a917a4b541e95d5e252d183122ee35244"> 1667</a></span>&#160;    uint8_t tc_bws[ETH_DCB_NUM_TCS]; </div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__eth__dcb__tc__queue__mapping.html">rte_eth_dcb_tc_queue_mapping</a> tc_queue;</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;};</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160; </div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96"> 1676</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96">rte_eth_fec_mode</a> {</div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96a004244bb807fadac186695a733470351"> 1677</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96a004244bb807fadac186695a733470351">RTE_ETH_FEC_NOFEC</a> = 0,      </div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96ad0745f1f46edb7291856c304bcc6758d"> 1678</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96ad0745f1f46edb7291856c304bcc6758d">RTE_ETH_FEC_AUTO</a>,       </div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96a032ce951079353d1e99acc5eae5f25fc"> 1679</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96a032ce951079353d1e99acc5eae5f25fc">RTE_ETH_FEC_BASER</a>,          </div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96add58fbd4b98a82c9cdbf8f5ae93dba04"> 1680</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96add58fbd4b98a82c9cdbf8f5ae93dba04">RTE_ETH_FEC_RS</a>,             </div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;};</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160; </div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/* Translate from FEC mode to FEC capa */</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define RTE_ETH_FEC_MODE_TO_CAPA(x) (1U &lt;&lt; (x))</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160; </div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">/* This macro indicates FEC capa mask */</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define RTE_ETH_FEC_MODE_CAPA_MASK(x)   (1U &lt;&lt; (RTE_ETH_FEC_ ## x))</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160; </div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">/* A structure used to get capabilities per link speed */</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="keyword">struct </span>rte_eth_fec_capa {</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    uint32_t speed; </div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    uint32_t capa;  </div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;};</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160; </div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define RTE_ETH_ALL RTE_MAX_ETHPORTS</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160; </div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">/* Macros to check for valid port */</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, retval) do { \</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">    if (!rte_eth_dev_is_valid_port(port_id)) { \</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">        RTE_ETHDEV_LOG(ERR, &quot;Invalid port_id=%u\n&quot;, port_id); \</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">        return retval; \</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">    } \</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">} while (0)</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160; </div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define RTE_ETH_VALID_PORTID_OR_RET(port_id) do { \</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">    if (!rte_eth_dev_is_valid_port(port_id)) { \</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">        RTE_ETHDEV_LOG(ERR, &quot;Invalid port_id=%u\n&quot;, port_id); \</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">        return; \</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">    } \</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">} while (0)</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160; </div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define ETH_L2_TUNNEL_ENABLE_MASK       0x00000001</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a606c433ed0969e1d564c1f030fb5085e"> 1718</a></span>&#160; </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define ETH_L2_TUNNEL_INSERTION_MASK    0x00000002</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a42190e0e8e3f79b7660acdc8504775b9"> 1720</a></span>&#160; </div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define ETH_L2_TUNNEL_STRIPPING_MASK    0x00000004</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aac34ca820deef2ed8b10e808b6f0c53a"> 1722</a></span>&#160; </div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define ETH_L2_TUNNEL_FORWARDING_MASK   0x00000008</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160; </div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7400438ebc28f2343aa0453ad5a4a021"> 1747</a></span>&#160;<span class="keyword">typedef</span> uint16_t (*<a class="code" href="rte__ethdev_8h.html#a7400438ebc28f2343aa0453ad5a4a021">rte_rx_callback_fn</a>)(uint16_t port_id, uint16_t queue,</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__mbuf.html">rte_mbuf</a> *pkts[], uint16_t nb_pkts, uint16_t max_pkts,</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="keywordtype">void</span> *user_param);</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160; </div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aeb995c6332dcda43bc0c551ea266d7fd"> 1771</a></span>&#160;<span class="keyword">typedef</span> uint16_t (*<a class="code" href="rte__ethdev_8h.html#aeb995c6332dcda43bc0c551ea266d7fd">rte_tx_callback_fn</a>)(uint16_t port_id, uint16_t queue,</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__mbuf.html">rte_mbuf</a> *pkts[], uint16_t nb_pkts, <span class="keywordtype">void</span> *user_param);</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160; </div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efa"> 1777</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efa">rte_eth_dev_state</a> {</div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaa94ffb50804f8adc38f5a97d4bebb28fd"> 1779</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaa94ffb50804f8adc38f5a97d4bebb28fd">RTE_ETH_DEV_UNUSED</a> = 0,</div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaa261626b3f24873374faa78d577a8ff23"> 1781</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaa261626b3f24873374faa78d577a8ff23">RTE_ETH_DEV_ATTACHED</a>,</div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaac4606e4f318a8ed36de5be444e75ac79"> 1783</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaac4606e4f318a8ed36de5be444e75ac79">RTE_ETH_DEV_REMOVED</a>,</div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;};</div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160; </div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="keyword">struct </span>rte_eth_dev_sriov {</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    uint8_t active;               </div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    uint8_t nb_q_per_pool;        </div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    uint16_t def_vmdq_idx;        </div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    uint16_t def_pool_q_idx;      </div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;};</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_SRIOV(dev)         ((dev)-&gt;data-&gt;sriov)</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160; </div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define RTE_ETH_NAME_MAX_LEN RTE_DEV_NAME_MAX_LEN</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160; </div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_NO_OWNER 0</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160; </div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define RTE_ETH_MAX_OWNER_NAME_LEN 64</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160; </div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="keyword">struct </span>rte_eth_dev_owner {</div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    uint64_t id; </div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="keywordtype">char</span> name[RTE_ETH_MAX_OWNER_NAME_LEN]; </div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;};</div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160; </div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aba3aae3effe98f1567b59974f6477984"> 1806</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_FLOW_OPS_THREAD_SAFE  0x0001</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160; </div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac9c2348839c58faa378a071c09c22db6"> 1808</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_INTR_LSC     0x0002</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160; </div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a95228beb570d91adf351bffe5b86e754"> 1810</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_BONDED_SLAVE 0x0004</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160; </div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4c7ea7a84189637d9bb6bb7bc2e86ee2"> 1812</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_INTR_RMV     0x0008</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160; </div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa1b0cf1c6bf0c5a5b175997c73aacd3b"> 1814</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_REPRESENTOR  0x0010</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160; </div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a57f879ef19601f28f200d4293933854e"> 1816</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_NOLIVE_MAC_ADDR  0x0020</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160; </div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8b145edb9f8961ef6604ed508486a396"> 1821</a></span>&#160;<span class="preprocessor">#define RTE_ETH_DEV_AUTOFILL_QUEUE_XSTATS 0x0040</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160; </div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4b6a29579d85e90b52e629139144aebc"> 1834</a></span>&#160;uint64_t <a class="code" href="rte__ethdev_8h.html#a4b6a29579d85e90b52e629139144aebc">rte_eth_find_next_owned_by</a>(uint16_t port_id,</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;        <span class="keyword">const</span> uint64_t owner_id);</div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160; </div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a0251ed7f4aa8c0bd8d12e5bc3fa17e84"> 1840</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FOREACH_DEV_OWNED_BY(p, o) \</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">    for (p = rte_eth_find_next_owned_by(0, o); \</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">         (unsigned int)p &lt; (unsigned int)RTE_MAX_ETHPORTS; \</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">         p = rte_eth_find_next_owned_by(p + 1, o))</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a572cbdd554578f35c4480f1397e7dea0"> 1853</a></span>&#160;uint16_t <a class="code" href="rte__ethdev_8h.html#a572cbdd554578f35c4480f1397e7dea0">rte_eth_find_next</a>(uint16_t port_id);</div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160; </div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad7b46c67203d37fe3a34f11076d970d6"> 1858</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FOREACH_DEV(p) \</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">    RTE_ETH_FOREACH_DEV_OWNED_BY(p, RTE_ETH_DEV_NO_OWNER)</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160; </div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;__rte_experimental</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;uint16_t</div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aea132ba48cec06dba2b6bcab8c2ead12"> 1877</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#aea132ba48cec06dba2b6bcab8c2ead12">rte_eth_find_next_of</a>(uint16_t port_id_start,</div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;        <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__device.html">rte_device</a> *parent);</div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160; </div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7d4fe1205ba0a7164273457c8f36720c"> 1888</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FOREACH_DEV_OF(port_id, parent) \</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">    for (port_id = rte_eth_find_next_of(0, parent); \</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">        port_id &lt; RTE_MAX_ETHPORTS; \</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">        port_id = rte_eth_find_next_of(port_id + 1, parent))</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160; </div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;__rte_experimental</div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;uint16_t</div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa0bf0fadf6d9c309c887b8e03dcb1099"> 1909</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#aa0bf0fadf6d9c309c887b8e03dcb1099">rte_eth_find_next_sibling</a>(uint16_t port_id_start, uint16_t ref_port_id);</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160; </div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3638b7c090190701b94aef18b1369bfa"> 1921</a></span>&#160;<span class="preprocessor">#define RTE_ETH_FOREACH_DEV_SIBLING(port_id, ref_port_id) \</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">    for (port_id = rte_eth_find_next_sibling(0, ref_port_id); \</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">        port_id &lt; RTE_MAX_ETHPORTS; \</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">        port_id = rte_eth_find_next_sibling(port_id + 1, ref_port_id))</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160; </div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;__rte_experimental</div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a57c1b3902bfc83cace67961c4c8b4d51"> 1940</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a57c1b3902bfc83cace67961c4c8b4d51">rte_eth_dev_owner_new</a>(uint64_t *owner_id);</div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160; </div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;__rte_experimental</div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4befc52d7e1a0dd0f4288e91db82d1de"> 1956</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a4befc52d7e1a0dd0f4288e91db82d1de">rte_eth_dev_owner_set</a>(<span class="keyword">const</span> uint16_t port_id,</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;        <span class="keyword">const</span> <span class="keyword">struct</span> rte_eth_dev_owner *owner);</div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160; </div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;__rte_experimental</div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a41eff1b5b730b01054fa4a2ffd83ef66"> 1973</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a41eff1b5b730b01054fa4a2ffd83ef66">rte_eth_dev_owner_unset</a>(<span class="keyword">const</span> uint16_t port_id,</div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;        <span class="keyword">const</span> uint64_t owner_id);</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160; </div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;__rte_experimental</div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aae0a3703fe850d186e5fbb4fce5b8626"> 1988</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#aae0a3703fe850d186e5fbb4fce5b8626">rte_eth_dev_owner_delete</a>(<span class="keyword">const</span> uint64_t owner_id);</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160; </div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a12c9fe2e1f0e142e90217dd16a1b0329"> 2004</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a12c9fe2e1f0e142e90217dd16a1b0329">rte_eth_dev_owner_get</a>(<span class="keyword">const</span> uint16_t port_id,</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;        <span class="keyword">struct</span> rte_eth_dev_owner *owner);</div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160; </div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9ab708089665bebcd65cefe5383b24f2"> 2017</a></span>&#160;uint16_t <a class="code" href="rte__ethdev_8h.html#a9ab708089665bebcd65cefe5383b24f2">rte_eth_dev_count_avail</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160; </div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aee5929c07b0f1d3cb235784a6f33010f"> 2027</a></span>&#160;uint16_t <a class="code" href="rte__ethdev_8h.html#aee5929c07b0f1d3cb235784a6f33010f">rte_eth_dev_count_total</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab06b3f5253aaea7fa0efdef786ff44f2"> 2040</a></span>&#160;uint32_t <a class="code" href="rte__ethdev_8h.html#ab06b3f5253aaea7fa0efdef786ff44f2">rte_eth_speed_bitflag</a>(uint32_t speed, <span class="keywordtype">int</span> duplex);</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160; </div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad4f96cc61e41ad50346d0096c95053b0"> 2050</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="rte__ethdev_8h.html#ad4f96cc61e41ad50346d0096c95053b0">rte_eth_dev_rx_offload_name</a>(uint64_t offload);</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160; </div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa034be0bc72cc626ade4094c036208f4"> 2060</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="rte__ethdev_8h.html#aa034be0bc72cc626ade4094c036208f4">rte_eth_dev_tx_offload_name</a>(uint64_t offload);</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160; </div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1a7d3a20b102fee222541fda50fd87bd"> 2101</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a1a7d3a20b102fee222541fda50fd87bd">rte_eth_dev_configure</a>(uint16_t port_id, uint16_t nb_rx_queue,</div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;        uint16_t nb_tx_queue, <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__eth__conf.html">rte_eth_conf</a> *eth_conf);</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160; </div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6b0ca4edb9b9f40099e9f04ea704cfac"> 2117</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a6b0ca4edb9b9f40099e9f04ea704cfac">rte_eth_dev_is_removed</a>(uint16_t port_id);</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160; </div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a36ba70a5a6fce2c2c1f774828ba78f8d"> 2181</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a36ba70a5a6fce2c2c1f774828ba78f8d">rte_eth_rx_queue_setup</a>(uint16_t port_id, uint16_t rx_queue_id,</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;        uint16_t nb_rx_desc, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> socket_id,</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;        <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__eth__rxconf.html">rte_eth_rxconf</a> *rx_conf,</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;        <span class="keyword">struct</span> <a class="code" href="structrte__mempool.html">rte_mempool</a> *mb_pool);</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160; </div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7297b36c033fbeaaae77d31de13cc4bc"> 2214</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a7297b36c033fbeaaae77d31de13cc4bc">rte_eth_rx_hairpin_queue_setup</a></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    (uint16_t port_id, uint16_t rx_queue_id, uint16_t nb_rx_desc,</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;     <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__eth__hairpin__conf.html">rte_eth_hairpin_conf</a> *conf);</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160; </div>
<div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a796c2f20778984c6f41b271e36bae50e"> 2266</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a796c2f20778984c6f41b271e36bae50e">rte_eth_tx_queue_setup</a>(uint16_t port_id, uint16_t tx_queue_id,</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;        uint16_t nb_tx_desc, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> socket_id,</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;        <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__eth__txconf.html">rte_eth_txconf</a> *tx_conf);</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160; </div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acd04b893212e9b643b8762344a97cf76"> 2296</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#acd04b893212e9b643b8762344a97cf76">rte_eth_tx_hairpin_queue_setup</a></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    (uint16_t port_id, uint16_t tx_queue_id, uint16_t nb_tx_desc,</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;     <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__eth__hairpin__conf.html">rte_eth_hairpin_conf</a> *conf);</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160; </div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab30a9a81670bd4a24d2251dd39e17e94"> 2327</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ab30a9a81670bd4a24d2251dd39e17e94">rte_eth_hairpin_get_peer_ports</a>(uint16_t port_id, uint16_t *peer_ports,</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;                   <span class="keywordtype">size_t</span> len, uint32_t direction);</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160; </div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac2ff52a373e6d9ee2918771c96c5c1a0"> 2353</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ac2ff52a373e6d9ee2918771c96c5c1a0">rte_eth_hairpin_bind</a>(uint16_t tx_port, uint16_t rx_port);</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160; </div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab0d424a4ac069442011f8e7a2eb8cef8"> 2380</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ab0d424a4ac069442011f8e7a2eb8cef8">rte_eth_hairpin_unbind</a>(uint16_t tx_port, uint16_t rx_port);</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160; </div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad032e25f712e6ffeb0c19eab1ec1fd2e"> 2392</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ad032e25f712e6ffeb0c19eab1ec1fd2e">rte_eth_dev_socket_id</a>(uint16_t port_id);</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160; </div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a22dcfd3f5f2b34f657131d66132e23a7"> 2403</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a22dcfd3f5f2b34f657131d66132e23a7">rte_eth_dev_is_valid_port</a>(uint16_t port_id);</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160; </div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acde49b964009fcfdcab149ccc81d43d8"> 2422</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#acde49b964009fcfdcab149ccc81d43d8">rte_eth_dev_rx_queue_start</a>(uint16_t port_id, uint16_t rx_queue_id);</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160; </div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af3e11cec1cbed5a1f808e745fe441d24"> 2440</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#af3e11cec1cbed5a1f808e745fe441d24">rte_eth_dev_rx_queue_stop</a>(uint16_t port_id, uint16_t rx_queue_id);</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160; </div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad1524c8f84330b7ae60fb0ccd91bffd9"> 2459</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ad1524c8f84330b7ae60fb0ccd91bffd9">rte_eth_dev_tx_queue_start</a>(uint16_t port_id, uint16_t tx_queue_id);</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160; </div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7d5cfa35edda89bb3480d06ae32423dd"> 2477</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a7d5cfa35edda89bb3480d06ae32423dd">rte_eth_dev_tx_queue_stop</a>(uint16_t port_id, uint16_t tx_queue_id);</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160; </div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#afdc834c1c52e9fb512301990468ca7c2"> 2498</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#afdc834c1c52e9fb512301990468ca7c2">rte_eth_dev_start</a>(uint16_t port_id);</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160; </div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6fc010cf6216331c50bc02d2fd4e614f"> 2510</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a6fc010cf6216331c50bc02d2fd4e614f">rte_eth_dev_stop</a>(uint16_t port_id);</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160; </div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a51d7a0d2bb4202f9ebf9f174ba1f6e5c"> 2524</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a51d7a0d2bb4202f9ebf9f174ba1f6e5c">rte_eth_dev_set_link_up</a>(uint16_t port_id);</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160; </div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1447019543857c113d63a0f4ac7dd7c0"> 2535</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a1447019543857c113d63a0f4ac7dd7c0">rte_eth_dev_set_link_down</a>(uint16_t port_id);</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160; </div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac2c7507787a5520e8049fff94432169e"> 2547</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ac2c7507787a5520e8049fff94432169e">rte_eth_dev_close</a>(uint16_t port_id);</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160; </div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a2d1e21461d6316d4378e5b530c3e0ef9"> 2586</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a2d1e21461d6316d4378e5b530c3e0ef9">rte_eth_dev_reset</a>(uint16_t port_id);</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160; </div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a5dd1dedaa45f05c72bcc35495e441e91"> 2599</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a5dd1dedaa45f05c72bcc35495e441e91">rte_eth_promiscuous_enable</a>(uint16_t port_id);</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160; </div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7a39728529379b48f941f5d34f04d2bd"> 2612</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a7a39728529379b48f941f5d34f04d2bd">rte_eth_promiscuous_disable</a>(uint16_t port_id);</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160; </div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a499736f02d96faf9a680686a45d87ff9"> 2624</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a499736f02d96faf9a680686a45d87ff9">rte_eth_promiscuous_get</a>(uint16_t port_id);</div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160; </div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a5da07e7e7f4fac5dbf46565be69626a4"> 2637</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a5da07e7e7f4fac5dbf46565be69626a4">rte_eth_allmulticast_enable</a>(uint16_t port_id);</div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160; </div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a2fe97cde3f374385ef0b12f61e7c30da"> 2650</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a2fe97cde3f374385ef0b12f61e7c30da">rte_eth_allmulticast_disable</a>(uint16_t port_id);</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160; </div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a59b46977383aa660990df9c76892ec82"> 2662</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a59b46977383aa660990df9c76892ec82">rte_eth_allmulticast_get</a>(uint16_t port_id);</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160; </div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a56200b0c25f3ecab5abe9bd2b647c215"> 2680</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a56200b0c25f3ecab5abe9bd2b647c215">rte_eth_link_get</a>(uint16_t port_id, <span class="keyword">struct</span> <a class="code" href="structrte__eth__link.html">rte_eth_link</a> *link);</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160; </div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad1263899f41301923c483c3b4ce0486f"> 2695</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ad1263899f41301923c483c3b4ce0486f">rte_eth_link_get_nowait</a>(uint16_t port_id, <span class="keyword">struct</span> <a class="code" href="structrte__eth__link.html">rte_eth_link</a> *link);</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160; </div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ade8a6c56c3b7c65fa4cabf1d1106fdc7"> 2711</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="rte__ethdev_8h.html#ade8a6c56c3b7c65fa4cabf1d1106fdc7">rte_eth_link_speed_to_str</a>(uint32_t <a class="code" href="rte__ethdev_8h.html#aae24fc4f200e75aa8215f797b2561dbf">link_speed</a>);</div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160; </div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;__rte_experimental</div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a5f51139368b8d1a2c22fdecd90bc4d98"> 2732</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a5f51139368b8d1a2c22fdecd90bc4d98">rte_eth_link_to_str</a>(<span class="keywordtype">char</span> *str, <span class="keywordtype">size_t</span> len,</div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;            <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structrte__eth__link.html">rte_eth_link</a> *eth_link);</div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160; </div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#adec226574c53ae413252c9b15f6f4bab"> 2752</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#adec226574c53ae413252c9b15f6f4bab">rte_eth_stats_get</a>(uint16_t port_id, <span class="keyword">struct</span> <a class="code" href="structrte__eth__stats.html">rte_eth_stats</a> *stats);</div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160; </div>
<div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af3ff61eaf3b5bd61fe10923e406298ed"> 2765</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#af3ff61eaf3b5bd61fe10923e406298ed">rte_eth_stats_reset</a>(uint16_t port_id);</div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160; </div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a418ad970673eb171673185e36044fd79"> 2796</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a418ad970673eb171673185e36044fd79">rte_eth_xstats_get_names</a>(uint16_t port_id,</div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;        <span class="keyword">struct</span> <a class="code" href="structrte__eth__xstat__name.html">rte_eth_xstat_name</a> *xstats_names,</div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size);</div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160; </div>
<div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a300d75b583c1f5acfe5b162a5d8c0ac1"> 2829</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a300d75b583c1f5acfe5b162a5d8c0ac1">rte_eth_xstats_get</a>(uint16_t port_id, <span class="keyword">struct</span> <a class="code" href="structrte__eth__xstat.html">rte_eth_xstat</a> *xstats,</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> n);</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160; </div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a90a53393e74caa397ca60d87a7bb8cce"> 2855</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a90a53393e74caa397ca60d87a7bb8cce">rte_eth_xstats_get_names_by_id</a>(uint16_t port_id,</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;    <span class="keyword">struct</span> <a class="code" href="structrte__eth__xstat__name.html">rte_eth_xstat_name</a> *xstats_names, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;    uint64_t *ids);</div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160; </div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a5a69960b27a4c949dc85edbeb6966565"> 2882</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a5a69960b27a4c949dc85edbeb6966565">rte_eth_xstats_get_by_id</a>(uint16_t port_id, <span class="keyword">const</span> uint64_t *ids,</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;                 uint64_t *values, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size);</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160; </div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9ab128d376f5f713e8fea10090b31e2c"> 2903</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a9ab128d376f5f713e8fea10090b31e2c">rte_eth_xstats_get_id_by_name</a>(uint16_t port_id, <span class="keyword">const</span> <span class="keywordtype">char</span> *xstat_name,</div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;        uint64_t *<span class="keywordtype">id</span>);</div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160; </div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#add7f377b013951b8446bba9449cae626"> 2918</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#add7f377b013951b8446bba9449cae626">rte_eth_xstats_reset</a>(uint16_t port_id);</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160; </div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a56fae7e398b289f795a1b6256149c4f3"> 2938</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a56fae7e398b289f795a1b6256149c4f3">rte_eth_dev_set_tx_queue_stats_mapping</a>(uint16_t port_id,</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;        uint16_t tx_queue_id, uint8_t stat_idx);</div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160; </div>
<div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af5a2d29926171cb3876546ec9fe6efae"> 2959</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#af5a2d29926171cb3876546ec9fe6efae">rte_eth_dev_set_rx_queue_stats_mapping</a>(uint16_t port_id,</div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;                       uint16_t rx_queue_id,</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;                       uint8_t stat_idx);</div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160; </div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8a28375b279ded9125c99a46bf3956ef"> 2975</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a8a28375b279ded9125c99a46bf3956ef">rte_eth_macaddr_get</a>(uint16_t port_id, <span class="keyword">struct</span> <a class="code" href="structrte__ether__addr.html">rte_ether_addr</a> *mac_addr);</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160; </div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7593f4fff04f4ae1b1d718db7ca7dc8c"> 3019</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a7593f4fff04f4ae1b1d718db7ca7dc8c">rte_eth_dev_info_get</a>(uint16_t port_id, <span class="keyword">struct</span> <a class="code" href="structrte__eth__dev__info.html">rte_eth_dev_info</a> *dev_info);</div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160; </div>
<div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4756122298bd756c4d7171579f77be95"> 3040</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a4756122298bd756c4d7171579f77be95">rte_eth_dev_fw_version_get</a>(uint16_t port_id,</div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;                   <span class="keywordtype">char</span> *fw_version, <span class="keywordtype">size_t</span> fw_size);</div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160; </div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa63202d322632467f9cc5fc460e04ea4"> 3081</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#aa63202d322632467f9cc5fc460e04ea4">rte_eth_dev_get_supported_ptypes</a>(uint16_t port_id, uint32_t ptype_mask,</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;                     uint32_t *ptypes, <span class="keywordtype">int</span> num);</div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;__rte_experimental</div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a812ae2d7b0ca79e4e34af32fcd14defc"> 3117</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a812ae2d7b0ca79e4e34af32fcd14defc">rte_eth_dev_set_ptypes</a>(uint16_t port_id, uint32_t ptype_mask,</div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;               uint32_t *set_ptypes, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num);</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160; </div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a386c83c7cc16ec9886ecf2925e7be4a3"> 3131</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a386c83c7cc16ec9886ecf2925e7be4a3">rte_eth_dev_get_mtu</a>(uint16_t port_id, uint16_t *mtu);</div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160; </div>
<div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8f17597cea4652045427bb9f81e46366"> 3150</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a8f17597cea4652045427bb9f81e46366">rte_eth_dev_set_mtu</a>(uint16_t port_id, uint16_t mtu);</div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160; </div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a642f58ba9a5848a12acb18f2d7f296e1"> 3171</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a642f58ba9a5848a12acb18f2d7f296e1">rte_eth_dev_vlan_filter</a>(uint16_t port_id, uint16_t vlan_id, <span class="keywordtype">int</span> on);</div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160; </div>
<div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6bc1b487a103817c6d19bfa8b291b84b"> 3191</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a6bc1b487a103817c6d19bfa8b291b84b">rte_eth_dev_set_vlan_strip_on_queue</a>(uint16_t port_id, uint16_t rx_queue_id,</div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;        <span class="keywordtype">int</span> on);</div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160; </div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6e531f8e53c6bcded644ce496cfbf74a"> 3210</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a6e531f8e53c6bcded644ce496cfbf74a">rte_eth_dev_set_vlan_ether_type</a>(uint16_t port_id,</div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;                    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06f">rte_vlan_type</a> vlan_type,</div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;                    uint16_t tag_type);</div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160; </div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a81a17c2c85724d5222ab137188599a28"> 3231</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a81a17c2c85724d5222ab137188599a28">rte_eth_dev_set_vlan_offload</a>(uint16_t port_id, <span class="keywordtype">int</span> offload_mask);</div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160; </div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab3260e2784aee53f93200c6f221abbba"> 3246</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ab3260e2784aee53f93200c6f221abbba">rte_eth_dev_get_vlan_offload</a>(uint16_t port_id);</div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160; </div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a81c89d5cdec796fd46c64f1e80f1b454"> 3262</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a81c89d5cdec796fd46c64f1e80f1b454">rte_eth_dev_set_vlan_pvid</a>(uint16_t port_id, uint16_t pvid, <span class="keywordtype">int</span> on);</div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160; </div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="keyword">typedef</span> void (*buffer_tx_error_fn)(<span class="keyword">struct </span><a class="code" href="structrte__mbuf.html">rte_mbuf</a> **unsent, uint16_t count,</div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;        <span class="keywordtype">void</span> *userdata);</div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160; </div>
<div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="structrte__eth__dev__tx__buffer.html"> 3271</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__dev__tx__buffer.html">rte_eth_dev_tx_buffer</a> {</div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;    buffer_tx_error_fn error_callback;</div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    <span class="keywordtype">void</span> *error_userdata;</div>
<div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="structrte__eth__dev__tx__buffer.html#aaba88b24a21a6c70c895c0d55f4a69a0"> 3274</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__tx__buffer.html#aaba88b24a21a6c70c895c0d55f4a69a0">size</a>;           </div>
<div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="structrte__eth__dev__tx__buffer.html#a1892eba2086d12ac2b09005aeb09ea3b"> 3275</a></span>&#160;    uint16_t <a class="code" href="structrte__eth__dev__tx__buffer.html#a1892eba2086d12ac2b09005aeb09ea3b">length</a>;         </div>
<div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="structrte__eth__event__ipsec__desc.html#a080a856c4deea914f22f617c714cef37"> 3276</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structrte__mbuf.html">rte_mbuf</a> *pkts[];</div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;};</div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160; </div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aff24ae3f48be43275b50966c3573a7a9"> 3286</a></span>&#160;<span class="preprocessor">#define RTE_ETH_TX_BUFFER_SIZE(sz) \</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">    (sizeof(struct rte_eth_dev_tx_buffer) + (sz) * sizeof(struct rte_mbuf *))</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160; </div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac5323444ecbe84309a5fcc03aa3c99cb"> 3300</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#ac5323444ecbe84309a5fcc03aa3c99cb">rte_eth_tx_buffer_init</a>(<span class="keyword">struct</span> <a class="code" href="structrte__eth__dev__tx__buffer.html">rte_eth_dev_tx_buffer</a> *buffer, uint16_t size);</div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160; </div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aacd4952d9f45acd463e203c21db9a7bb"> 3327</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#aacd4952d9f45acd463e203c21db9a7bb">rte_eth_tx_buffer_set_err_callback</a>(<span class="keyword">struct</span> <a class="code" href="structrte__eth__dev__tx__buffer.html">rte_eth_dev_tx_buffer</a> *buffer,</div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;        buffer_tx_error_fn callback, <span class="keywordtype">void</span> *userdata);</div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160; </div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#acbca22df1ad695663d271f9671811b3d"> 3353</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#acbca22df1ad695663d271f9671811b3d">rte_eth_tx_buffer_drop_callback</a>(<span class="keyword">struct</span> <a class="code" href="structrte__mbuf.html">rte_mbuf</a> **pkts, uint16_t unsent,</div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;        <span class="keywordtype">void</span> *userdata);</div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160; </div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="keywordtype">void</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac2e9cb28245ce5e06f6b2caf0506cf60"> 3380</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#ac2e9cb28245ce5e06f6b2caf0506cf60">rte_eth_tx_buffer_count_callback</a>(<span class="keyword">struct</span> <a class="code" href="structrte__mbuf.html">rte_mbuf</a> **pkts, uint16_t unsent,</div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;        <span class="keywordtype">void</span> *userdata);</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160; </div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a08d26dc7414a83a01c2a581f12a6c381"> 3409</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a08d26dc7414a83a01c2a581f12a6c381">rte_eth_tx_done_cleanup</a>(uint16_t port_id, uint16_t queue_id, uint32_t free_cnt);</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160; </div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8be"> 3415</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8be">rte_eth_event_ipsec_subtype</a> {</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8bea34ce8f3e4773f164d07b1b814d5faad6">RTE_ETH_EVENT_IPSEC_UNKNOWN</a> = 0,</div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8beaa8bb18616ef0485c9fd7e493d6d909b2">RTE_ETH_EVENT_IPSEC_ESN_OVERFLOW</a>,</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8beae7d1101a85e644b6dd96e24c12f6287d">RTE_ETH_EVENT_IPSEC_SA_TIME_EXPIRY</a>,</div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8beae20592d15276d5257d2ff81e4965b3ee">RTE_ETH_EVENT_IPSEC_SA_BYTE_EXPIRY</a>,</div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8bea66a7ea9e93381cdf133f6bd86fbd85df">RTE_ETH_EVENT_IPSEC_MAX</a></div>
<div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8bea66a7ea9e93381cdf133f6bd86fbd85df"> 3426</a></span>&#160;};</div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160; </div>
<div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="structrte__eth__event__ipsec__desc.html"> 3432</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structrte__eth__event__ipsec__desc.html">rte_eth_event_ipsec_desc</a> {</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;    <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8be">rte_eth_event_ipsec_subtype</a> subtype;</div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="structrte__eth__event__ipsec__desc.html#ab24d0e07dd55d2a2a380babfb08c0368"> 3435</a></span>&#160;    uint64_t <a class="code" href="structrte__eth__event__ipsec__desc.html#ab24d0e07dd55d2a2a380babfb08c0368">metadata</a>;</div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;};</div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160; </div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779d"> 3454</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779d">rte_eth_event_type</a> {</div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da0da770e4c0207ac9c358c974ff830716"> 3455</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da0da770e4c0207ac9c358c974ff830716">RTE_ETH_EVENT_UNKNOWN</a>,  </div>
<div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dad4b7ae5186810a8eacba937ac45d6a73"> 3456</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dad4b7ae5186810a8eacba937ac45d6a73">RTE_ETH_EVENT_INTR_LSC</a>, </div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dad3ab0b7c29797255078c3fd482d432a0">RTE_ETH_EVENT_QUEUE_STATE</a>,</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da80601fd3050782eab6bfb77ab6083812">RTE_ETH_EVENT_INTR_RESET</a>,</div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da36a9f9b974cba6943252f3ff8563e067"> 3461</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da36a9f9b974cba6943252f3ff8563e067">RTE_ETH_EVENT_VF_MBOX</a>,  </div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dab7679227d47c8aa08acaba205ef95984"> 3462</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dab7679227d47c8aa08acaba205ef95984">RTE_ETH_EVENT_MACSEC</a>,   </div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da811ea894a83a9295eea28602d87fcb0d"> 3463</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da811ea894a83a9295eea28602d87fcb0d">RTE_ETH_EVENT_INTR_RMV</a>, </div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dafba97d8c075ab1b0ce5cbfe6d56cb333"> 3464</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dafba97d8c075ab1b0ce5cbfe6d56cb333">RTE_ETH_EVENT_NEW</a>,      </div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dac9662ab609834d045ae6d986d0c36fe7"> 3465</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dac9662ab609834d045ae6d986d0c36fe7">RTE_ETH_EVENT_DESTROY</a>,  </div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da67808fda4e4561d661020bec76a67fdd"> 3466</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da67808fda4e4561d661020bec76a67fdd">RTE_ETH_EVENT_IPSEC</a>,    </div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dacd52a236091fd2e0481093f36cff614b"> 3467</a></span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dacd52a236091fd2e0481093f36cff614b">RTE_ETH_EVENT_FLOW_AGED</a>,</div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;    <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779daf036573c1c236f5780892cb4fadaa7e6">RTE_ETH_EVENT_MAX</a>       </div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779daf036573c1c236f5780892cb4fadaa7e6"> 3469</a></span>&#160;};</div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160; </div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a868605d09373258672f598e8bf4dab82"> 3471</a></span>&#160;<span class="keyword">typedef</span> int (*<a class="code" href="rte__ethdev_8h.html#a868605d09373258672f598e8bf4dab82">rte_eth_dev_cb_fn</a>)(uint16_t port_id,</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;        <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779d">rte_eth_event_type</a> event, <span class="keywordtype">void</span> *cb_arg, <span class="keywordtype">void</span> *ret_param);</div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac0bef2920a6ade4041cab5103f4700d9"> 3492</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ac0bef2920a6ade4041cab5103f4700d9">rte_eth_dev_callback_register</a>(uint16_t port_id,</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;            <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779d">rte_eth_event_type</a> event,</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;        <a class="code" href="rte__ethdev_8h.html#a868605d09373258672f598e8bf4dab82">rte_eth_dev_cb_fn</a> cb_fn, <span class="keywordtype">void</span> *cb_arg);</div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160; </div>
<div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9ac24c5a883555ffe08143ff8e277161"> 3514</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a9ac24c5a883555ffe08143ff8e277161">rte_eth_dev_callback_unregister</a>(uint16_t port_id,</div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;            <span class="keyword">enum</span> <a class="code" href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779d">rte_eth_event_type</a> event,</div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;        <a class="code" href="rte__ethdev_8h.html#a868605d09373258672f598e8bf4dab82">rte_eth_dev_cb_fn</a> cb_fn, <span class="keywordtype">void</span> *cb_arg);</div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160; </div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a88371c8cf4b2ec9e3e2e7c9adae2fe9a"> 3539</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a88371c8cf4b2ec9e3e2e7c9adae2fe9a">rte_eth_dev_rx_intr_enable</a>(uint16_t port_id, uint16_t queue_id);</div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160; </div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7c30fbc44657558d5ebef03f6b6a8bbc"> 3561</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a7c30fbc44657558d5ebef03f6b6a8bbc">rte_eth_dev_rx_intr_disable</a>(uint16_t port_id, uint16_t queue_id);</div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160; </div>
<div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#abd10b586923569451fd7370280e2a36d"> 3580</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#abd10b586923569451fd7370280e2a36d">rte_eth_dev_rx_intr_ctl</a>(uint16_t port_id, <span class="keywordtype">int</span> epfd, <span class="keywordtype">int</span> op, <span class="keywordtype">void</span> *data);</div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160; </div>
<div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1b48c883e8e25f35a653aa88fbf5ae62"> 3603</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a1b48c883e8e25f35a653aa88fbf5ae62">rte_eth_dev_rx_intr_ctl_q</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;                  <span class="keywordtype">int</span> epfd, <span class="keywordtype">int</span> op, <span class="keywordtype">void</span> *data);</div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160; </div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;__rte_experimental</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a31be92d2e24ccefcb154f994aedbe70a"> 3625</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a31be92d2e24ccefcb154f994aedbe70a">rte_eth_dev_rx_intr_ctl_q_get_fd</a>(uint16_t port_id, uint16_t queue_id);</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160; </div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9fbd0361b479f33762b4b24354f373f1"> 3640</a></span>&#160;<span class="keywordtype">int</span>  <a class="code" href="rte__ethdev_8h.html#a9fbd0361b479f33762b4b24354f373f1">rte_eth_led_on</a>(uint16_t port_id);</div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160; </div>
<div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4c0cb9d142d16d8b8cfe39aa4fb8a3c0"> 3655</a></span>&#160;<span class="keywordtype">int</span>  <a class="code" href="rte__ethdev_8h.html#a4c0cb9d142d16d8b8cfe39aa4fb8a3c0">rte_eth_led_off</a>(uint16_t port_id);</div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160; </div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;__rte_experimental</div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#afef356da666852b06301ab92f29098b5"> 3686</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#afef356da666852b06301ab92f29098b5">rte_eth_fec_get_capability</a>(uint16_t port_id,</div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;                   <span class="keyword">struct</span> rte_eth_fec_capa *speed_fec_capa,</div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;                   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num);</div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160; </div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;__rte_experimental</div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a9b1cfa84ae39dd8f878affd97339291c"> 3714</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a9b1cfa84ae39dd8f878affd97339291c">rte_eth_fec_get</a>(uint16_t port_id, uint32_t *fec_capa);</div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160; </div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;__rte_experimental</div>
<div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a527bc13f6c7fada902cb598c050782ee"> 3737</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a527bc13f6c7fada902cb598c050782ee">rte_eth_fec_set</a>(uint16_t port_id, uint32_t fec_capa);</div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160; </div>
<div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a511f239b9199de49474a5705ca0bdf27"> 3752</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a511f239b9199de49474a5705ca0bdf27">rte_eth_dev_flow_ctrl_get</a>(uint16_t port_id,</div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;                  <span class="keyword">struct</span> <a class="code" href="structrte__eth__fc__conf.html">rte_eth_fc_conf</a> *fc_conf);</div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160; </div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3abc01863cf282ac707faf4a2782392a"> 3769</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a3abc01863cf282ac707faf4a2782392a">rte_eth_dev_flow_ctrl_set</a>(uint16_t port_id,</div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;                  <span class="keyword">struct</span> <a class="code" href="structrte__eth__fc__conf.html">rte_eth_fc_conf</a> *fc_conf);</div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160; </div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a63e47e0d2a4837966f8d407bad03d29e"> 3787</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a63e47e0d2a4837966f8d407bad03d29e">rte_eth_dev_priority_flow_ctrl_set</a>(uint16_t port_id,</div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;                <span class="keyword">struct</span> <a class="code" href="structrte__eth__pfc__conf.html">rte_eth_pfc_conf</a> *pfc_conf);</div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160; </div>
<div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aae1a98a4ba67296647a29abb8cce1031"> 3808</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#aae1a98a4ba67296647a29abb8cce1031">rte_eth_dev_mac_addr_add</a>(uint16_t port_id, <span class="keyword">struct</span> <a class="code" href="structrte__ether__addr.html">rte_ether_addr</a> *mac_addr,</div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;                uint32_t pool);</div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160; </div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad8c7016e17fb74bbea305604b31356cc"> 3824</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ad8c7016e17fb74bbea305604b31356cc">rte_eth_dev_mac_addr_remove</a>(uint16_t port_id,</div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;                <span class="keyword">struct</span> <a class="code" href="structrte__ether__addr.html">rte_ether_addr</a> *mac_addr);</div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160; </div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8d1b91521b0308b3b462095e25ba521a"> 3840</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a8d1b91521b0308b3b462095e25ba521a">rte_eth_dev_default_mac_addr_set</a>(uint16_t port_id,</div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;        <span class="keyword">struct</span> <a class="code" href="structrte__ether__addr.html">rte_ether_addr</a> *mac_addr);</div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160; </div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3c1540852c9cf1e576a883902c2e310d"> 3860</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a3c1540852c9cf1e576a883902c2e310d">rte_eth_dev_rss_reta_update</a>(uint16_t port_id,</div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;                <span class="keyword">struct</span> <a class="code" href="structrte__eth__rss__reta__entry64.html">rte_eth_rss_reta_entry64</a> *reta_conf,</div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;                uint16_t reta_size);</div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160; </div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa0a22596cff13d0c2c777383a9043feb"> 3882</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#aa0a22596cff13d0c2c777383a9043feb">rte_eth_dev_rss_reta_query</a>(uint16_t port_id,</div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;                   <span class="keyword">struct</span> <a class="code" href="structrte__eth__rss__reta__entry64.html">rte_eth_rss_reta_entry64</a> *reta_conf,</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;                   uint16_t reta_size);</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160; </div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aaec6ab973ff515cc8b07aaad2b3dddb8"> 3905</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#aaec6ab973ff515cc8b07aaad2b3dddb8">rte_eth_dev_uc_hash_table_set</a>(uint16_t port_id, <span class="keyword">struct</span> <a class="code" href="structrte__ether__addr.html">rte_ether_addr</a> *addr,</div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;                  uint8_t on);</div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160; </div>
<div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a41f0255ba0a08a74dcb0c1a5133ecaf3"> 3926</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a41f0255ba0a08a74dcb0c1a5133ecaf3">rte_eth_dev_uc_all_hash_table_set</a>(uint16_t port_id, uint8_t on);</div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160; </div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1c88c5e86f0358981443600f05069091"> 3950</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a1c88c5e86f0358981443600f05069091">rte_eth_mirror_rule_set</a>(uint16_t port_id,</div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;            <span class="keyword">struct</span> <a class="code" href="structrte__eth__mirror__conf.html">rte_eth_mirror_conf</a> *mirror_conf,</div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;            uint8_t rule_id,</div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;            uint8_t on);</div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160; </div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a71ab1ed52207b094ef70a8b326bd5693"> 3969</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a71ab1ed52207b094ef70a8b326bd5693">rte_eth_mirror_rule_reset</a>(uint16_t port_id,</div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;                     uint8_t rule_id);</div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160; </div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab5bd69232e66ec4d0102c2ad1aef2bc1"> 3988</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ab5bd69232e66ec4d0102c2ad1aef2bc1">rte_eth_set_queue_rate_limit</a>(uint16_t port_id, uint16_t queue_idx,</div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;            uint16_t tx_rate);</div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160; </div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad6461a60f6592292d398bbd87dbdebc4"> 4005</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ad6461a60f6592292d398bbd87dbdebc4">rte_eth_dev_rss_hash_update</a>(uint16_t port_id,</div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;                <span class="keyword">struct</span> <a class="code" href="structrte__eth__rss__conf.html">rte_eth_rss_conf</a> *rss_conf);</div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160; </div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6000dca62f9815414b3f3b9c5d8be62f"> 4023</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a6000dca62f9815414b3f3b9c5d8be62f">rte_eth_dev_rss_hash_conf_get</a>(uint16_t port_id,</div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;                  <span class="keyword">struct</span> <a class="code" href="structrte__eth__rss__conf.html">rte_eth_rss_conf</a> *rss_conf);</div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160; </div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6455af7a0ed7d417d443984181045464"> 4045</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a6455af7a0ed7d417d443984181045464">rte_eth_dev_udp_tunnel_port_add</a>(uint16_t port_id,</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;                <span class="keyword">struct</span> <a class="code" href="structrte__eth__udp__tunnel.html">rte_eth_udp_tunnel</a> *tunnel_udp);</div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160; </div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac49d9cf227f6190c502dfc53e6953d2d"> 4068</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#ac49d9cf227f6190c502dfc53e6953d2d">rte_eth_dev_udp_tunnel_port_delete</a>(uint16_t port_id,</div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;                   <span class="keyword">struct</span> <a class="code" href="structrte__eth__udp__tunnel.html">rte_eth_udp_tunnel</a> *tunnel_udp);</div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160; </div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad5d0e47c19784b52b5f711dcc5088ce6"> 4084</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ad5d0e47c19784b52b5f711dcc5088ce6">rte_eth_dev_get_dcb_info</a>(uint16_t port_id,</div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;                 <span class="keyword">struct</span> <a class="code" href="structrte__eth__dcb__info.html">rte_eth_dcb_info</a> *dcb_info);</div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160; </div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="keyword">struct </span>rte_eth_rxtx_callback;</div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160; </div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="keyword">const</span> <span class="keyword">struct </span>rte_eth_rxtx_callback *</div>
<div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#adb70723c985c3ea177591b67cfc49178"> 4115</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#adb70723c985c3ea177591b67cfc49178">rte_eth_add_rx_callback</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;        <a class="code" href="rte__ethdev_8h.html#a7400438ebc28f2343aa0453ad5a4a021">rte_rx_callback_fn</a> fn, <span class="keywordtype">void</span> *user_param);</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160; </div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="keyword">const</span> <span class="keyword">struct </span>rte_eth_rxtx_callback *</div>
<div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4797e1f9ba75064bf0fbc4db8826d2f3"> 4145</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a4797e1f9ba75064bf0fbc4db8826d2f3">rte_eth_add_first_rx_callback</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;        <a class="code" href="rte__ethdev_8h.html#a7400438ebc28f2343aa0453ad5a4a021">rte_rx_callback_fn</a> fn, <span class="keywordtype">void</span> *user_param);</div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160; </div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="keyword">const</span> <span class="keyword">struct </span>rte_eth_rxtx_callback *</div>
<div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1880bf92c5e7d1d6901807a431024490"> 4174</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a1880bf92c5e7d1d6901807a431024490">rte_eth_add_tx_callback</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;        <a class="code" href="rte__ethdev_8h.html#aeb995c6332dcda43bc0c551ea266d7fd">rte_tx_callback_fn</a> fn, <span class="keywordtype">void</span> *user_param);</div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160; </div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a7b55620c8cafdbf383f24539ca8f01bb"> 4210</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a7b55620c8cafdbf383f24539ca8f01bb">rte_eth_remove_rx_callback</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;        <span class="keyword">const</span> <span class="keyword">struct</span> rte_eth_rxtx_callback *user_cb);</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160; </div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a60938179a2892235fd72f2827eacb2df"> 4246</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a60938179a2892235fd72f2827eacb2df">rte_eth_remove_tx_callback</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;        <span class="keyword">const</span> <span class="keyword">struct</span> rte_eth_rxtx_callback *user_cb);</div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160; </div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab6daa1713d569210c5ac4c8746b83169"> 4268</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ab6daa1713d569210c5ac4c8746b83169">rte_eth_rx_queue_info_get</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;    <span class="keyword">struct</span> <a class="code" href="structrte__eth__rxq__info.html">rte_eth_rxq_info</a> *qinfo);</div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160; </div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac3c6f6f02c73e5c67967c1106758ca9b"> 4290</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ac3c6f6f02c73e5c67967c1106758ca9b">rte_eth_tx_queue_info_get</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;    <span class="keyword">struct</span> <a class="code" href="structrte__eth__txq__info.html">rte_eth_txq_info</a> *qinfo);</div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160; </div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;__rte_experimental</div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a398d8eba837e923d42972313ab102087"> 4312</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a398d8eba837e923d42972313ab102087">rte_eth_rx_burst_mode_get</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;    <span class="keyword">struct</span> <a class="code" href="structrte__eth__burst__mode.html">rte_eth_burst_mode</a> *mode);</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160; </div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;__rte_experimental</div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a85b1c6a32132bb160b943cbef05b988d"> 4334</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a85b1c6a32132bb160b943cbef05b988d">rte_eth_tx_burst_mode_get</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;    <span class="keyword">struct</span> <a class="code" href="structrte__eth__burst__mode.html">rte_eth_burst_mode</a> *mode);</div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160; </div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a00d10118286af88a01d3052e9b7ec400"> 4354</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a00d10118286af88a01d3052e9b7ec400">rte_eth_dev_get_reg_info</a>(uint16_t port_id, <span class="keyword">struct</span> rte_dev_reg_info *<a class="code" href="structrte__eth__burst__mode.html#a0461c900ce235099fb525b7fd6d79fb4">info</a>);</div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160; </div>
<div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a8866e436d02aa2d73da24857ef3d23fa"> 4368</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a8866e436d02aa2d73da24857ef3d23fa">rte_eth_dev_get_eeprom_length</a>(uint16_t port_id);</div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160; </div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6564843e5bdd9efcfb86376ea553972a"> 4385</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a6564843e5bdd9efcfb86376ea553972a">rte_eth_dev_get_eeprom</a>(uint16_t port_id, <span class="keyword">struct</span> rte_dev_eeprom_info *<a class="code" href="structrte__eth__burst__mode.html#a0461c900ce235099fb525b7fd6d79fb4">info</a>);</div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160; </div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a781645f3ba42b7e2abf8c1e649f932d6"> 4402</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a781645f3ba42b7e2abf8c1e649f932d6">rte_eth_dev_set_eeprom</a>(uint16_t port_id, <span class="keyword">struct</span> rte_dev_eeprom_info *<a class="code" href="structrte__eth__burst__mode.html#a0461c900ce235099fb525b7fd6d79fb4">info</a>);</div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160; </div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;__rte_experimental</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a21f2748e0887b5528fda8b667dedae91"> 4423</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a21f2748e0887b5528fda8b667dedae91">rte_eth_dev_get_module_info</a>(uint16_t port_id,</div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;                <span class="keyword">struct</span> <a class="code" href="structrte__eth__dev__module__info.html">rte_eth_dev_module_info</a> *modinfo);</div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160; </div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;__rte_experimental</div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a6ba332478865156be084572b4893c0e9"> 4446</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a6ba332478865156be084572b4893c0e9">rte_eth_dev_get_module_eeprom</a>(uint16_t port_id,</div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;                  <span class="keyword">struct</span> rte_dev_eeprom_info *<a class="code" href="structrte__eth__burst__mode.html#a0461c900ce235099fb525b7fd6d79fb4">info</a>);</div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160; </div>
<div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aab6d4ac37c4c3f2c25f97624a4ecad70"> 4467</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#aab6d4ac37c4c3f2c25f97624a4ecad70">rte_eth_dev_set_mc_addr_list</a>(uint16_t port_id,</div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;                 <span class="keyword">struct</span> <a class="code" href="structrte__ether__addr.html">rte_ether_addr</a> *mc_addr_set,</div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;                 uint32_t nb_mc_addr);</div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160; </div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a5f45aabbfbb08ef986caddc70c48df4c"> 4483</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a5f45aabbfbb08ef986caddc70c48df4c">rte_eth_timesync_enable</a>(uint16_t port_id);</div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160; </div>
<div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a70953d8101144f803db78c2822a3dc37"> 4497</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a70953d8101144f803db78c2822a3dc37">rte_eth_timesync_disable</a>(uint16_t port_id);</div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160; </div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a0b2e742e5a9410b35def23d9c01ecd0f"> 4517</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a0b2e742e5a9410b35def23d9c01ecd0f">rte_eth_timesync_read_rx_timestamp</a>(uint16_t port_id,</div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;        <span class="keyword">struct</span> timespec *timestamp, uint32_t <a class="code" href="structrte__eth__burst__mode.html#a899a76dc5f03f0d4ea3793c339e07ee9">flags</a>);</div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160; </div>
<div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ae42db8ae6951b141c67ae822c389197b"> 4535</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ae42db8ae6951b141c67ae822c389197b">rte_eth_timesync_read_tx_timestamp</a>(uint16_t port_id,</div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;        <span class="keyword">struct</span> timespec *timestamp);</div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160; </div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a12f941a2006073a1df36009b0956dad4"> 4555</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a12f941a2006073a1df36009b0956dad4">rte_eth_timesync_adjust_time</a>(uint16_t port_id, int64_t delta);</div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160; </div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad7aaa6d846a6e71edb4f6c737cdf60c7"> 4571</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ad7aaa6d846a6e71edb4f6c737cdf60c7">rte_eth_timesync_read_time</a>(uint16_t port_id, <span class="keyword">struct</span> timespec *time);</div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160; </div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a049d73092cce34847ea3653916cae41b"> 4591</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a049d73092cce34847ea3653916cae41b">rte_eth_timesync_write_time</a>(uint16_t port_id, <span class="keyword">const</span> <span class="keyword">struct</span> timespec *time);</div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160; </div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;__rte_experimental</div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a4346bf07a0d302c9ba4fe06baffd3196"> 4639</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a4346bf07a0d302c9ba4fe06baffd3196">rte_eth_read_clock</a>(uint16_t port_id, uint64_t *clock);</div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160; </div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa972958b055560b44a6b2a38972d94c3"> 4657</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#aa972958b055560b44a6b2a38972d94c3">rte_eth_dev_get_port_by_name</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *name, uint16_t *port_id);</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160; </div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aefc43e2c17cd21cb3a27fbfc1d68f3a1"> 4675</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#aefc43e2c17cd21cb3a27fbfc1d68f3a1">rte_eth_dev_get_name_by_port</a>(uint16_t port_id, <span class="keywordtype">char</span> *name);</div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160; </div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad31219b87a1733d5b367a7c04c7f7b48"> 4693</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#ad31219b87a1733d5b367a7c04c7f7b48">rte_eth_dev_adjust_nb_rx_tx_desc</a>(uint16_t port_id,</div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;                     uint16_t *nb_rx_desc,</div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;                     uint16_t *nb_tx_desc);</div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160; </div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="keywordtype">int</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ab594dc8be07126874ef7139be51c8fde"> 4712</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#ab594dc8be07126874ef7139be51c8fde">rte_eth_dev_pool_ops_supported</a>(uint16_t port_id, <span class="keyword">const</span> <span class="keywordtype">char</span> *pool);</div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160; </div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="keywordtype">void</span> *</div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a539fa8ee80c94d538a42d951e4bcb00e"> 4724</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a539fa8ee80c94d538a42d951e4bcb00e">rte_eth_dev_get_sec_ctx</a>(uint16_t port_id);</div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160; </div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;__rte_experimental</div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a07c8c334ea684ba08f052aa45735c917"> 4741</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="rte__ethdev_8h.html#a07c8c334ea684ba08f052aa45735c917">rte_eth_dev_hairpin_capability_get</a>(uint16_t port_id,</div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;                       <span class="keyword">struct</span> <a class="code" href="structrte__eth__hairpin__cap.html">rte_eth_hairpin_cap</a> *cap);</div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160; </div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rte__ethdev__core_8h.html">rte_ethdev_core.h</a>&gt;</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160; </div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint16_t</div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a3e7d76a451b46348686ea97d6367f102"> 4834</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a3e7d76a451b46348686ea97d6367f102">rte_eth_rx_burst</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;         <span class="keyword">struct</span> <a class="code" href="structrte__mbuf.html">rte_mbuf</a> **rx_pkts, <span class="keyword">const</span> uint16_t nb_pkts)</div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;{</div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;    <span class="keyword">struct </span>rte_eth_dev *dev = &amp;rte_eth_devices[port_id];</div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;    uint16_t nb_rx;</div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160; </div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_ETHDEV_DEBUG</span></div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;    RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, 0);</div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;    RTE_FUNC_PTR_OR_ERR_RET(*dev-&gt;rx_pkt_burst, 0);</div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160; </div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;    <span class="keywordflow">if</span> (queue_id &gt;= dev-&gt;data-&gt;nb_rx_queues) {</div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;        RTE_ETHDEV_LOG(ERR, <span class="stringliteral">&quot;Invalid RX queue_id=%u\n&quot;</span>, queue_id);</div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;        <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;    }</div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;    nb_rx = (*dev-&gt;rx_pkt_burst)(dev-&gt;data-&gt;rx_queues[queue_id],</div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;                     rx_pkts, nb_pkts);</div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160; </div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#ifdef RTE_ETHDEV_RXTX_CALLBACKS</span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;    <span class="keyword">struct </span>rte_eth_rxtx_callback *cb;</div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160; </div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;    <span class="comment">/* __ATOMIC_RELEASE memory order was used when the</span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment">     * call back was inserted into the list.</span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment">     * Since there is a clear dependency between loading</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="comment">     * cb and cb-&gt;fn/cb-&gt;next, __ATOMIC_ACQUIRE memory order is</span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="comment">     * not required.</span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;    cb = __atomic_load_n(&amp;dev-&gt;post_rx_burst_cbs[queue_id],</div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;                __ATOMIC_RELAXED);</div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160; </div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="rte__branch__prediction_8h.html#ac6c45889010c1bd68631771b64f18101">unlikely</a>(cb != NULL)) {</div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;        <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;            nb_rx = cb-&gt;fn.rx(port_id, queue_id, rx_pkts, nb_rx,</div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;                        nb_pkts, cb-&gt;param);</div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;            cb = cb-&gt;next;</div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;        } <span class="keywordflow">while</span> (cb != NULL);</div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;    }</div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160; </div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;    rte_ethdev_trace_rx_burst(port_id, queue_id, (<span class="keywordtype">void</span> **)rx_pkts, nb_rx);</div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;    <span class="keywordflow">return</span> nb_rx;</div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;}</div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160; </div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span></div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af5e8c822c9c5f82879eb0c01ca50ea9c"> 4891</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#af5e8c822c9c5f82879eb0c01ca50ea9c">rte_eth_rx_queue_count</a>(uint16_t port_id, uint16_t queue_id)</div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;{</div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;    <span class="keyword">struct </span>rte_eth_dev *dev;</div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160; </div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;    RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);</div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;    dev = &amp;rte_eth_devices[port_id];</div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;    RTE_FUNC_PTR_OR_ERR_RET(*dev-&gt;rx_queue_count, -ENOTSUP);</div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;    <span class="keywordflow">if</span> (queue_id &gt;= dev-&gt;data-&gt;nb_rx_queues ||</div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;        dev-&gt;data-&gt;rx_queues[queue_id] == NULL)</div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;        <span class="keywordflow">return</span> -EINVAL;</div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160; </div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">int</span>)(*dev-&gt;rx_queue_count)(dev, queue_id);</div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;}</div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160; </div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;__rte_deprecated</div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a39ec2f717a00ce8a3ee627d01e5b5e44"> 4922</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a39ec2f717a00ce8a3ee627d01e5b5e44">rte_eth_rx_descriptor_done</a>(uint16_t port_id, uint16_t queue_id, uint16_t offset)</div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;{</div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;    <span class="keyword">struct </span>rte_eth_dev *dev = &amp;rte_eth_devices[port_id];</div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;    RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);</div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;    RTE_FUNC_PTR_OR_ERR_RET(*dev-&gt;rx_descriptor_done, -ENOTSUP);</div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;    <span class="keywordflow">return</span> (*dev-&gt;rx_descriptor_done)(dev-&gt;data-&gt;rx_queues[queue_id], offset);</div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;}</div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160; </div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#af7bd60e9403569c36e77fa16a21ecf17"> 4930</a></span>&#160;<span class="preprocessor">#define RTE_ETH_RX_DESC_AVAIL    0 </span></div>
<div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#abc8f3353b8a75da4604d54012c87fc10"> 4931</a></span>&#160;<span class="preprocessor">#define RTE_ETH_RX_DESC_DONE     1 </span></div>
<div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#aa57b694aa035341057c03fd9977b7f09"> 4932</a></span>&#160;<span class="preprocessor">#define RTE_ETH_RX_DESC_UNAVAIL  2 </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">static inline int</span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad3129ac553f76fd90d7e5eea46a63398"> 4968</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#ad3129ac553f76fd90d7e5eea46a63398">rte_eth_rx_descriptor_status</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;    uint16_t offset)</div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;{</div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;    <span class="keyword">struct </span>rte_eth_dev *dev;</div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;    <span class="keywordtype">void</span> *rxq;</div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160; </div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_ETHDEV_DEBUG</span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;    RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);</div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;    dev = &amp;rte_eth_devices[port_id];</div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_ETHDEV_DEBUG</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;    <span class="keywordflow">if</span> (queue_id &gt;= dev-&gt;data-&gt;nb_rx_queues)</div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;        <span class="keywordflow">return</span> -ENODEV;</div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;    RTE_FUNC_PTR_OR_ERR_RET(*dev-&gt;rx_descriptor_status, -ENOTSUP);</div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;    rxq = dev-&gt;data-&gt;rx_queues[queue_id];</div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160; </div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;    <span class="keywordflow">return</span> (*dev-&gt;rx_descriptor_status)(rxq, offset);</div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;}</div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160; </div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a04664422a6ea44b1a7961523344e53f4"> 4988</a></span>&#160;<span class="preprocessor">#define RTE_ETH_TX_DESC_FULL    0 </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a1ac2b8d40c588ca7677b592b267a09d7"> 4989</a></span>&#160;<span class="preprocessor">#define RTE_ETH_TX_DESC_DONE    1 </span></div>
<div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ac5bdf994261b2caae5be400abed2796d"> 4990</a></span>&#160;<span class="preprocessor">#define RTE_ETH_TX_DESC_UNAVAIL 2 </span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ad43765b16539f14b46926235dccd0460"> 5025</a></span>&#160;<span class="preprocessor">static inline int rte_eth_tx_descriptor_status(uint16_t port_id,</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;    uint16_t queue_id, uint16_t offset)</div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;{</div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;    <span class="keyword">struct </span>rte_eth_dev *dev;</div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;    <span class="keywordtype">void</span> *txq;</div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160; </div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_ETHDEV_DEBUG</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;    RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, -ENODEV);</div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;    dev = &amp;rte_eth_devices[port_id];</div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_ETHDEV_DEBUG</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;    <span class="keywordflow">if</span> (queue_id &gt;= dev-&gt;data-&gt;nb_tx_queues)</div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;        <span class="keywordflow">return</span> -ENODEV;</div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;    RTE_FUNC_PTR_OR_ERR_RET(*dev-&gt;tx_descriptor_status, -ENOTSUP);</div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;    txq = dev-&gt;data-&gt;tx_queues[queue_id];</div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160; </div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;    <span class="keywordflow">return</span> (*dev-&gt;tx_descriptor_status)(txq, offset);</div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;}</div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160; </div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint16_t</div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a83e56cabbd31637efd648e3fc010392b"> 5112</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a83e56cabbd31637efd648e3fc010392b">rte_eth_tx_burst</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;         <span class="keyword">struct</span> <a class="code" href="structrte__mbuf.html">rte_mbuf</a> **tx_pkts, uint16_t nb_pkts)</div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;{</div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;    <span class="keyword">struct </span>rte_eth_dev *dev = &amp;rte_eth_devices[port_id];</div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160; </div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_ETHDEV_DEBUG</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;    RTE_ETH_VALID_PORTID_OR_ERR_RET(port_id, 0);</div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;    RTE_FUNC_PTR_OR_ERR_RET(*dev-&gt;tx_pkt_burst, 0);</div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160; </div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;    <span class="keywordflow">if</span> (queue_id &gt;= dev-&gt;data-&gt;nb_tx_queues) {</div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;        RTE_ETHDEV_LOG(ERR, <span class="stringliteral">&quot;Invalid TX queue_id=%u\n&quot;</span>, queue_id);</div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;        <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;    }</div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160; </div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#ifdef RTE_ETHDEV_RXTX_CALLBACKS</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;    <span class="keyword">struct </span>rte_eth_rxtx_callback *cb;</div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160; </div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;    <span class="comment">/* __ATOMIC_RELEASE memory order was used when the</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment">     * call back was inserted into the list.</span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="comment">     * Since there is a clear dependency between loading</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">     * cb and cb-&gt;fn/cb-&gt;next, __ATOMIC_ACQUIRE memory order is</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">     * not required.</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;    cb = __atomic_load_n(&amp;dev-&gt;pre_tx_burst_cbs[queue_id],</div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;                __ATOMIC_RELAXED);</div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160; </div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="rte__branch__prediction_8h.html#ac6c45889010c1bd68631771b64f18101">unlikely</a>(cb != NULL)) {</div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;        <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;            nb_pkts = cb-&gt;fn.tx(port_id, queue_id, tx_pkts, nb_pkts,</div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;                    cb-&gt;param);</div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;            cb = cb-&gt;next;</div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;        } <span class="keywordflow">while</span> (cb != NULL);</div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;    }</div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160; </div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;    rte_ethdev_trace_tx_burst(port_id, queue_id, (<span class="keywordtype">void</span> **)tx_pkts,</div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;        nb_pkts);</div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;    <span class="keywordflow">return</span> (*dev-&gt;tx_pkt_burst)(dev-&gt;data-&gt;tx_queues[queue_id], tx_pkts, nb_pkts);</div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;}</div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160; </div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#ifndef RTE_ETHDEV_TX_PREPARE_NOOP</span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160; </div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint16_t</div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a76ff3eecd29f6c2f26793bec8c2ecff6"> 5210</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a76ff3eecd29f6c2f26793bec8c2ecff6">rte_eth_tx_prepare</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;        <span class="keyword">struct</span> <a class="code" href="structrte__mbuf.html">rte_mbuf</a> **tx_pkts, uint16_t nb_pkts)</div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;{</div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;    <span class="keyword">struct </span>rte_eth_dev *dev;</div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160; </div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_ETHDEV_DEBUG</span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="rte__ethdev_8h.html#a22dcfd3f5f2b34f657131d66132e23a7">rte_eth_dev_is_valid_port</a>(port_id)) {</div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;        RTE_ETHDEV_LOG(ERR, <span class="stringliteral">&quot;Invalid TX port_id=%u\n&quot;</span>, port_id);</div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;        <a class="code" href="rte__errno_8h.html#a66171a00ea02084317df4dc9c2adaccb">rte_errno</a> = ENODEV;</div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;        <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;    }</div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160; </div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;    dev = &amp;rte_eth_devices[port_id];</div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160; </div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#ifdef RTE_LIBRTE_ETHDEV_DEBUG</span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;    <span class="keywordflow">if</span> (queue_id &gt;= dev-&gt;data-&gt;nb_tx_queues) {</div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;        RTE_ETHDEV_LOG(ERR, <span class="stringliteral">&quot;Invalid TX queue_id=%u\n&quot;</span>, queue_id);</div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;        <a class="code" href="rte__errno_8h.html#a66171a00ea02084317df4dc9c2adaccb">rte_errno</a> = EINVAL;</div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;        <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;    }</div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160; </div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;    <span class="keywordflow">if</span> (!dev-&gt;tx_pkt_prepare)</div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;        <span class="keywordflow">return</span> nb_pkts;</div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160; </div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;    <span class="keywordflow">return</span> (*dev-&gt;tx_pkt_prepare)(dev-&gt;data-&gt;tx_queues[queue_id],</div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;            tx_pkts, nb_pkts);</div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;}</div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160; </div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160; </div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment"> * Native NOOP operation for compilation targets which doesn&#39;t require any</span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="comment"> * preparations steps, and functional NOOP may introduce unnecessary performance</span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="comment"> * drop.</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="comment"> * Generally this is not a good idea to turn it on globally and didn&#39;t should</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="comment"> * be used if behavior of tx_preparation can change.</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160; </div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint16_t</div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<a class="code" href="rte__ethdev_8h.html#a76ff3eecd29f6c2f26793bec8c2ecff6">rte_eth_tx_prepare</a>(<a class="code" href="rte__common_8h.html#ae1a7c8799cb57669ae2ddf367b21533f">__rte_unused</a> uint16_t port_id,</div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;        <a class="code" href="rte__common_8h.html#ae1a7c8799cb57669ae2ddf367b21533f">__rte_unused</a> uint16_t queue_id,</div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;        <a class="code" href="rte__common_8h.html#ae1a7c8799cb57669ae2ddf367b21533f">__rte_unused</a> <span class="keyword">struct</span> <a class="code" href="structrte__mbuf.html">rte_mbuf</a> **tx_pkts, uint16_t nb_pkts)</div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;{</div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;    <span class="keywordflow">return</span> nb_pkts;</div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;}</div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160; </div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160; </div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint16_t</div>
<div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#ace8779bcecccb86c94ce3638f35c9254"> 5284</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#ace8779bcecccb86c94ce3638f35c9254">rte_eth_tx_buffer_flush</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;        <span class="keyword">struct</span> <a class="code" href="structrte__eth__dev__tx__buffer.html">rte_eth_dev_tx_buffer</a> *buffer)</div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;{</div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;    uint16_t sent;</div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;    uint16_t to_send = buffer-&gt;<a class="code" href="structrte__eth__dev__tx__buffer.html#a1892eba2086d12ac2b09005aeb09ea3b">length</a>;</div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160; </div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;    <span class="keywordflow">if</span> (to_send == 0)</div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;        <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160; </div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;    sent = <a class="code" href="rte__ethdev_8h.html#a83e56cabbd31637efd648e3fc010392b">rte_eth_tx_burst</a>(port_id, queue_id, buffer-&gt;<a class="code" href="structrte__eth__dev__tx__buffer.html#ad17c51260339a93d4bc5c7ec887cc591">pkts</a>, to_send);</div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160; </div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;    buffer-&gt;<a class="code" href="structrte__eth__dev__tx__buffer.html#a1892eba2086d12ac2b09005aeb09ea3b">length</a> = 0;</div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160; </div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;    <span class="comment">/* All packets sent, or to be dealt with by callback below */</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="rte__branch__prediction_8h.html#ac6c45889010c1bd68631771b64f18101">unlikely</a>(sent != to_send))</div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;        buffer-&gt;error_callback(&amp;buffer-&gt;<a class="code" href="structrte__eth__dev__tx__buffer.html#ad17c51260339a93d4bc5c7ec887cc591">pkts</a>[sent],</div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;                       (uint16_t)(to_send - sent),</div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;                       buffer-&gt;error_userdata);</div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160; </div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;    <span class="keywordflow">return</span> sent;</div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;}</div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160; </div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="keyword">static</span> <a class="code" href="rte__common_8h.html#af1e21922385a6cbe051e3ab70bba9f11">__rte_always_inline</a> uint16_t</div>
<div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="rte__ethdev_8h.html#a0e941a74ae1b1b886764bc282458d946"> 5337</a></span>&#160;<a class="code" href="rte__ethdev_8h.html#a0e941a74ae1b1b886764bc282458d946">rte_eth_tx_buffer</a>(uint16_t port_id, uint16_t queue_id,</div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;        <span class="keyword">struct</span> <a class="code" href="structrte__eth__dev__tx__buffer.html">rte_eth_dev_tx_buffer</a> *buffer, <span class="keyword">struct</span> <a class="code" href="structrte__mbuf.html">rte_mbuf</a> *tx_pkt)</div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;{</div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;    buffer-&gt;<a class="code" href="structrte__eth__dev__tx__buffer.html#ad17c51260339a93d4bc5c7ec887cc591">pkts</a>[buffer-&gt;<a class="code" href="structrte__eth__dev__tx__buffer.html#a1892eba2086d12ac2b09005aeb09ea3b">length</a>++] = tx_pkt;</div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;    <span class="keywordflow">if</span> (buffer-&gt;<a class="code" href="structrte__eth__dev__tx__buffer.html#a1892eba2086d12ac2b09005aeb09ea3b">length</a> &lt; buffer-&gt;<a class="code" href="structrte__eth__dev__tx__buffer.html#aaba88b24a21a6c70c895c0d55f4a69a0">size</a>)</div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;        <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160; </div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="rte__ethdev_8h.html#ace8779bcecccb86c94ce3638f35c9254">rte_eth_tx_buffer_flush</a>(port_id, queue_id, buffer);</div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;}</div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160; </div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;}</div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160; </div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RTE_ETHDEV_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3ea2986c2bbbe392a5e9edade916d25ab5a"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea2986c2bbbe392a5e9edade916d25ab5a">ETH_MQ_RX_VMDQ_RSS</a></div><div class="ttdeci">@ ETH_MQ_RX_VMDQ_RSS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00364">rte_ethdev.h:364</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ac5323444ecbe84309a5fcc03aa3c99cb"><div class="ttname"><a href="rte__ethdev_8h.html#ac5323444ecbe84309a5fcc03aa3c99cb">rte_eth_tx_buffer_init</a></div><div class="ttdeci">int rte_eth_tx_buffer_init(struct rte_eth_dev_tx_buffer *buffer, uint16_t size)</div></div>
<div class="ttc" id="astructrte__eth__dcb__info_html"><div class="ttname"><a href="structrte__eth__dcb__info.html">rte_eth_dcb_info</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01664">rte_ethdev.h:1664</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a398d8eba837e923d42972313ab102087"><div class="ttname"><a href="rte__ethdev_8h.html#a398d8eba837e923d42972313ab102087">rte_eth_rx_burst_mode_get</a></div><div class="ttdeci">__rte_experimental int rte_eth_rx_burst_mode_get(uint16_t port_id, uint16_t queue_id, struct rte_eth_burst_mode *mode)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad4f96cc61e41ad50346d0096c95053b0"><div class="ttname"><a href="rte__ethdev_8h.html#ad4f96cc61e41ad50346d0096c95053b0">rte_eth_dev_rx_offload_name</a></div><div class="ttdeci">const char * rte_eth_dev_rx_offload_name(uint64_t offload)</div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_ae6b925e29be0980b7026b50a167a42fb"><div class="ttname"><a href="structrte__eth__rxconf.html#ae6b925e29be0980b7026b50a167a42fb">rte_eth_rxconf::rx_nseg</a></div><div class="ttdeci">uint16_t rx_nseg</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01037">rte_ethdev.h:1037</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ad65aa46679faa0de88e2635edbfe67af"><div class="ttname"><a href="structrte__eth__dev__info.html#ad65aa46679faa0de88e2635edbfe67af">rte_eth_dev_info::switch_info</a></div><div class="ttdeci">struct rte_eth_switch_info switch_info</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01553">rte_ethdev.h:1558</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_acf7335105af297398262762ce692765bad952da675964dab34452bb9efa07ad46"><div class="ttname"><a href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bad952da675964dab34452bb9efa07ad46">RTE_FDIR_REPORT_STATUS_ALWAYS</a></div><div class="ttdeci">@ RTE_FDIR_REPORT_STATUS_ALWAYS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01244">rte_ethdev.h:1244</a></div></div>
<div class="ttc" id="astructrte__eth__fc__conf_html_a77e5980d56f7b1356a45426503ecbe9c"><div class="ttname"><a href="structrte__eth__fc__conf.html#a77e5980d56f7b1356a45426503ecbe9c">rte_eth_fc_conf::high_water</a></div><div class="ttdeci">uint32_t high_water</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01191">rte_ethdev.h:1191</a></div></div>
<div class="ttc" id="astructrte__eth__fc__conf_html_a9c5843ca5d190bd3dd3ae334bc7387e7"><div class="ttname"><a href="structrte__eth__fc__conf.html#a9c5843ca5d190bd3dd3ae334bc7387e7">rte_eth_fc_conf::pause_time</a></div><div class="ttdeci">uint16_t pause_time</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01193">rte_ethdev.h:1193</a></div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_ac97924c8c390cedbe8533423062ca347"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#ac97924c8c390cedbe8533423062ca347">rte_eth_vmdq_rx_conf::enable_default_pool</a></div><div class="ttdeci">uint8_t enable_default_pool</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00938">rte_ethdev.h:938</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad3129ac553f76fd90d7e5eea46a63398"><div class="ttname"><a href="rte__ethdev_8h.html#ad3129ac553f76fd90d7e5eea46a63398">rte_eth_rx_descriptor_status</a></div><div class="ttdeci">static int rte_eth_rx_descriptor_status(uint16_t port_id, uint16_t queue_id, uint16_t offset)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l04968">rte_ethdev.h:4968</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_a4874ce812696c16cf79997be5cd7ef1a"><div class="ttname"><a href="structrte__eth__stats.html#a4874ce812696c16cf79997be5cd7ef1a">rte_eth_stats::obytes</a></div><div class="ttdeci">uint64_t obytes</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00248">rte_ethdev.h:248</a></div></div>
<div class="ttc" id="astructrte__eth__rxq__info_html_aed65b3e7b33bb44a658a850981f2009e"><div class="ttname"><a href="structrte__eth__rxq__info.html#aed65b3e7b33bb44a658a850981f2009e">rte_eth_rxq_info::rx_buf_size</a></div><div class="ttdeci">uint16_t rx_buf_size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01573">rte_ethdev.h:1573</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a81a17c2c85724d5222ab137188599a28"><div class="ttname"><a href="rte__ethdev_8h.html#a81a17c2c85724d5222ab137188599a28">rte_eth_dev_set_vlan_offload</a></div><div class="ttdeci">int rte_eth_dev_set_vlan_offload(uint16_t port_id, int offload_mask)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779dac9662ab609834d045ae6d986d0c36fe7"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dac9662ab609834d045ae6d986d0c36fe7">RTE_ETH_EVENT_DESTROY</a></div><div class="ttdeci">@ RTE_ETH_EVENT_DESTROY</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03465">rte_ethdev.h:3465</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0b2e742e5a9410b35def23d9c01ecd0f"><div class="ttname"><a href="rte__ethdev_8h.html#a0b2e742e5a9410b35def23d9c01ecd0f">rte_eth_timesync_read_rx_timestamp</a></div><div class="ttdeci">int rte_eth_timesync_read_rx_timestamp(uint16_t port_id, struct timespec *timestamp, uint32_t flags)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a5f51139368b8d1a2c22fdecd90bc4d98"><div class="ttname"><a href="rte__ethdev_8h.html#a5f51139368b8d1a2c22fdecd90bc4d98">rte_eth_link_to_str</a></div><div class="ttdeci">__rte_experimental int rte_eth_link_to_str(char *str, size_t len, const struct rte_eth_link *eth_link)</div></div>
<div class="ttc" id="astructrte__eth__txmode_html_a7ca963af3c85f331b0037552ffbc797b"><div class="ttname"><a href="structrte__eth__txmode.html#a7ca963af3c85f331b0037552ffbc797b">rte_eth_txmode::hw_vlan_reject_tagged</a></div><div class="ttdeci">__extension__ uint8_t hw_vlan_reject_tagged</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00963">rte_ethdev.h:964</a></div></div>
<div class="ttc" id="astructrte__eth__txmode_html_aac4d1eaef063383b937a1d568412b4ce"><div class="ttname"><a href="structrte__eth__txmode.html#aac4d1eaef063383b937a1d568412b4ce">rte_eth_txmode::mq_mode</a></div><div class="ttdeci">enum rte_eth_tx_mq_mode mq_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00945">rte_ethdev.h:953</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad31219b87a1733d5b367a7c04c7f7b48"><div class="ttname"><a href="rte__ethdev_8h.html#ad31219b87a1733d5b367a7c04c7f7b48">rte_eth_dev_adjust_nb_rx_tx_desc</a></div><div class="ttdeci">int rte_eth_dev_adjust_nb_rx_tx_desc(uint16_t port_id, uint16_t *nb_rx_desc, uint16_t *nb_tx_desc)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a00d10118286af88a01d3052e9b7ec400"><div class="ttname"><a href="rte__ethdev_8h.html#a00d10118286af88a01d3052e9b7ec400">rte_eth_dev_get_reg_info</a></div><div class="ttdeci">int rte_eth_dev_get_reg_info(uint16_t port_id, struct rte_dev_reg_info *info)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html_a6024467b1697aea1e1c8eb5fd93b0808"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html#a6024467b1697aea1e1c8eb5fd93b0808">rte_eth_vmdq_dcb_conf::default_pool</a></div><div class="ttdeci">uint8_t default_pool</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00908">rte_ethdev.h:908</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a642f58ba9a5848a12acb18f2d7f296e1"><div class="ttname"><a href="rte__ethdev_8h.html#a642f58ba9a5848a12acb18f2d7f296e1">rte_eth_dev_vlan_filter</a></div><div class="ttdeci">int rte_eth_dev_vlan_filter(uint16_t port_id, uint16_t vlan_id, int on)</div></div>
<div class="ttc" id="astructrte__eth__txmode_html_a7bf95f041f5d05e220016b91fdae2368"><div class="ttname"><a href="structrte__eth__txmode.html#a7bf95f041f5d05e220016b91fdae2368">rte_eth_txmode::reserved_ptrs</a></div><div class="ttdeci">void * reserved_ptrs[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00971">rte_ethdev.h:971</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a56fae7e398b289f795a1b6256149c4f3"><div class="ttname"><a href="rte__ethdev_8h.html#a56fae7e398b289f795a1b6256149c4f3">rte_eth_dev_set_tx_queue_stats_mapping</a></div><div class="ttdeci">int rte_eth_dev_set_tx_queue_stats_mapping(uint16_t port_id, uint16_t tx_queue_id, uint8_t stat_idx)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_af5e8c822c9c5f82879eb0c01ca50ea9c"><div class="ttname"><a href="rte__ethdev_8h.html#af5e8c822c9c5f82879eb0c01ca50ea9c">rte_eth_rx_queue_count</a></div><div class="ttdeci">static int rte_eth_rx_queue_count(uint16_t port_id, uint16_t queue_id)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l04891">rte_ethdev.h:4891</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a781645f3ba42b7e2abf8c1e649f932d6"><div class="ttname"><a href="rte__ethdev_8h.html#a781645f3ba42b7e2abf8c1e649f932d6">rte_eth_dev_set_eeprom</a></div><div class="ttdeci">int rte_eth_dev_set_eeprom(uint16_t port_id, struct rte_dev_eeprom_info *info)</div></div>
<div class="ttc" id="astructrte__eth__conf_html_afac8cacc119c6d4e8fcae2c982b72b97"><div class="ttname"><a href="structrte__eth__conf.html#afac8cacc119c6d4e8fcae2c982b72b97">rte_eth_conf::vmdq_tx_conf</a></div><div class="ttdeci">struct rte_eth_vmdq_tx_conf vmdq_tx_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1322</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a3fb80537ae4bbec7d12870ff4c620e96"><div class="ttname"><a href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96">rte_eth_fec_mode</a></div><div class="ttdeci">rte_eth_fec_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01676">rte_ethdev.h:1676</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a76ff3eecd29f6c2f26793bec8c2ecff6"><div class="ttname"><a href="rte__ethdev_8h.html#a76ff3eecd29f6c2f26793bec8c2ecff6">rte_eth_tx_prepare</a></div><div class="ttdeci">static uint16_t rte_eth_tx_prepare(uint16_t port_id, uint16_t queue_id, struct rte_mbuf **tx_pkts, uint16_t nb_pkts)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l05210">rte_ethdev.h:5210</a></div></div>
<div class="ttc" id="astructrte__eth__rxconf_html"><div class="ttname"><a href="structrte__eth__rxconf.html">rte_eth_rxconf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01032">rte_ethdev.h:1032</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ada4267ca793e06acc0adbc531f942b40"><div class="ttname"><a href="structrte__eth__dev__info.html#ada4267ca793e06acc0adbc531f942b40">rte_eth_dev_info::rx_offload_capa</a></div><div class="ttdeci">uint64_t rx_offload_capa</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01524">rte_ethdev.h:1524</a></div></div>
<div class="ttc" id="astructrte__eth__switch__info_html_a40cae1b0eb44e6304a949dd97dff0a84"><div class="ttname"><a href="structrte__eth__switch__info.html#a40cae1b0eb44e6304a949dd97dff0a84">rte_eth_switch_info::port_id</a></div><div class="ttdeci">uint16_t port_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01470">rte_ethdev.h:1470</a></div></div>
<div class="ttc" id="astructrte__eth__pfc__conf_html"><div class="ttname"><a href="structrte__eth__pfc__conf.html">rte_eth_pfc_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01205">rte_ethdev.h:1205</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aab89ef2eba4241e67212196237807077"><div class="ttname"><a href="rte__ethdev_8h.html#aab89ef2eba4241e67212196237807077">rte_eth_iterator_init</a></div><div class="ttdeci">int rte_eth_iterator_init(struct rte_dev_iterator *iter, const char *devargs)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a868605d09373258672f598e8bf4dab82"><div class="ttname"><a href="rte__ethdev_8h.html#a868605d09373258672f598e8bf4dab82">rte_eth_dev_cb_fn</a></div><div class="ttdeci">int(* rte_eth_dev_cb_fn)(uint16_t port_id, enum rte_eth_event_type event, void *cb_arg, void *ret_param)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03471">rte_ethdev.h:3471</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7b55620c8cafdbf383f24539ca8f01bb"><div class="ttname"><a href="rte__ethdev_8h.html#a7b55620c8cafdbf383f24539ca8f01bb">rte_eth_remove_rx_callback</a></div><div class="ttdeci">int rte_eth_remove_rx_callback(uint16_t port_id, uint16_t queue_id, const struct rte_eth_rxtx_callback *user_cb)</div></div>
<div class="ttc" id="astructrte__eth__dev__tx__buffer_html_aaba88b24a21a6c70c895c0d55f4a69a0"><div class="ttname"><a href="structrte__eth__dev__tx__buffer.html#aaba88b24a21a6c70c895c0d55f4a69a0">rte_eth_dev_tx_buffer::size</a></div><div class="ttdeci">uint16_t size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03274">rte_ethdev.h:3274</a></div></div>
<div class="ttc" id="astructrte__eth__thresh_html_aab008c7d0d90ef18966c5237a59f5033"><div class="ttname"><a href="structrte__eth__thresh.html#aab008c7d0d90ef18966c5237a59f5033">rte_eth_thresh::pthresh</a></div><div class="ttdeci">uint8_t pthresh</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00334">rte_ethdev.h:334</a></div></div>
<div class="ttc" id="astructrte__eth__dev__portconf_html_aa838da4f221cf0f0e647598fd6f7304a"><div class="ttname"><a href="structrte__eth__dev__portconf.html#aa838da4f221cf0f0e647598fd6f7304a">rte_eth_dev_portconf::burst_size</a></div><div class="ttdeci">uint16_t burst_size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01453">rte_ethdev.h:1453</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a6aaebc6731fdac7de36e173a796fb0f5"><div class="ttname"><a href="structrte__eth__conf.html#a6aaebc6731fdac7de36e173a796fb0f5">rte_eth_conf::tx_adv_conf</a></div><div class="ttdeci">union rte_eth_conf::@154 tx_adv_conf</div></div>
<div class="ttc" id="arte__ethdev_8h_html_aae24fc4f200e75aa8215f797b2561dbf"><div class="ttname"><a href="rte__ethdev_8h.html#aae24fc4f200e75aa8215f797b2561dbf">link_speed</a></div><div class="ttdeci">uint32_t link_speed</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00000">rte_ethdev.h:0</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a1fa067dcfa682322be1162a27fed43af"><div class="ttname"><a href="structrte__eth__dev__info.html#a1fa067dcfa682322be1162a27fed43af">rte_eth_dev_info::dev_capa</a></div><div class="ttdeci">uint64_t dev_capa</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01553">rte_ethdev.h:1553</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a7d5e77b160d894a07c331b0819b40780"><div class="ttname"><a href="structrte__eth__dev__info.html#a7d5e77b160d894a07c331b0819b40780">rte_eth_dev_info::reserved_64s</a></div><div class="ttdeci">uint64_t reserved_64s[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01560">rte_ethdev.h:1560</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4834f572f4dd4e46d81ad09b7d5fffd5"><div class="ttname"><a href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5">rte_eth_tx_mq_mode</a></div><div class="ttdeci">rte_eth_tx_mq_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00383">rte_ethdev.h:383</a></div></div>
<div class="ttc" id="arte__branch__prediction_8h_html_ac6c45889010c1bd68631771b64f18101"><div class="ttname"><a href="rte__branch__prediction_8h.html#ac6c45889010c1bd68631771b64f18101">unlikely</a></div><div class="ttdeci">#define unlikely(x)</div><div class="ttdef"><b>Definition:</b> <a href="rte__branch__prediction_8h_source.html#l00038">rte_branch_prediction.h:38</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aea132ba48cec06dba2b6bcab8c2ead12"><div class="ttname"><a href="rte__ethdev_8h.html#aea132ba48cec06dba2b6bcab8c2ead12">rte_eth_find_next_of</a></div><div class="ttdeci">__rte_experimental uint16_t rte_eth_find_next_of(uint16_t port_id_start, const struct rte_device *parent)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_aa1cd654aea0030ab5a6c0b4371467c67"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#aa1cd654aea0030ab5a6c0b4371467c67">rte_eth_vmdq_rx_conf::nb_pool_maps</a></div><div class="ttdeci">uint8_t nb_pool_maps</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00941">rte_ethdev.h:941</a></div></div>
<div class="ttc" id="astructrte__fdir__conf_html"><div class="ttname"><a href="structrte__fdir__conf.html">rte_fdir_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01253">rte_ethdev.h:1253</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9fbd0361b479f33762b4b24354f373f1"><div class="ttname"><a href="rte__ethdev_8h.html#a9fbd0361b479f33762b4b24354f373f1">rte_eth_led_on</a></div><div class="ttdeci">int rte_eth_led_on(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a5da07e7e7f4fac5dbf46565be69626a4"><div class="ttname"><a href="rte__ethdev_8h.html#a5da07e7e7f4fac5dbf46565be69626a4">rte_eth_allmulticast_enable</a></div><div class="ttdeci">int rte_eth_allmulticast_enable(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ab3fdbf22ceb27dc84c580c6478e1175b"><div class="ttname"><a href="structrte__eth__dev__info.html#ab3fdbf22ceb27dc84c580c6478e1175b">rte_eth_dev_info::driver_name</a></div><div class="ttdeci">const char * driver_name</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01506">rte_ethdev.h:1506</a></div></div>
<div class="ttc" id="astructrte__eth__udp__tunnel_html_a8d93540b1ceafa3f9425c72763b256d0"><div class="ttname"><a href="structrte__eth__udp__tunnel.html#a8d93540b1ceafa3f9425c72763b256d0">rte_eth_udp_tunnel::udp_port</a></div><div class="ttdeci">uint16_t udp_port</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01272">rte_ethdev.h:1272</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a101d4a079237de694871c688c547c85e"><div class="ttname"><a href="rte__ethdev_8h.html#a101d4a079237de694871c688c547c85e">rte_eth_iterator_cleanup</a></div><div class="ttdeci">void rte_eth_iterator_cleanup(struct rte_dev_iterator *iter)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a539fa8ee80c94d538a42d951e4bcb00e"><div class="ttname"><a href="rte__ethdev_8h.html#a539fa8ee80c94d538a42d951e4bcb00e">rte_eth_dev_get_sec_ctx</a></div><div class="ttdeci">void * rte_eth_dev_get_sec_ctx(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779da67808fda4e4561d661020bec76a67fdd"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da67808fda4e4561d661020bec76a67fdd">RTE_ETH_EVENT_IPSEC</a></div><div class="ttdeci">@ RTE_ETH_EVENT_IPSEC</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03466">rte_ethdev.h:3466</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7400438ebc28f2343aa0453ad5a4a021"><div class="ttname"><a href="rte__ethdev_8h.html#a7400438ebc28f2343aa0453ad5a4a021">rte_rx_callback_fn</a></div><div class="ttdeci">uint16_t(* rte_rx_callback_fn)(uint16_t port_id, uint16_t queue, struct rte_mbuf *pkts[], uint16_t nb_pkts, uint16_t max_pkts, void *user_param)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01747">rte_ethdev.h:1747</a></div></div>
<div class="ttc" id="astructrte__eth__txq__info_html"><div class="ttname"><a href="structrte__eth__txq__info.html">rte_eth_txq_info</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01580">rte_ethdev.h:1580</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4834f572f4dd4e46d81ad09b7d5fffd5aada568551470d5f419cd2f3d6b6bfedc"><div class="ttname"><a href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5aada568551470d5f419cd2f3d6b6bfedc">ETH_MQ_TX_NONE</a></div><div class="ttdeci">@ ETH_MQ_TX_NONE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00384">rte_ethdev.h:384</a></div></div>
<div class="ttc" id="astructrte__eth__rxq__info_html"><div class="ttname"><a href="structrte__eth__rxq__info.html">rte_eth_rxq_info</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01568">rte_ethdev.h:1568</a></div></div>
<div class="ttc" id="astructrte__eth__fc__conf_html_a60eea7c64537879a9107354b1c2e75a0"><div class="ttname"><a href="structrte__eth__fc__conf.html#a60eea7c64537879a9107354b1c2e75a0">rte_eth_fc_conf::autoneg</a></div><div class="ttdeci">uint8_t autoneg</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01197">rte_ethdev.h:1197</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a825a952bfb398214537ed14e60af758d"><div class="ttname"><a href="rte__ethdev_8h.html#a825a952bfb398214537ed14e60af758d">ETH_DCB_NUM_USER_PRIORITIES</a></div><div class="ttdeci">#define ETH_DCB_NUM_USER_PRIORITIES</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00775">rte_ethdev.h:775</a></div></div>
<div class="ttc" id="astructrte__eth__dev__tx__buffer_html_a1892eba2086d12ac2b09005aeb09ea3b"><div class="ttname"><a href="structrte__eth__dev__tx__buffer.html#a1892eba2086d12ac2b09005aeb09ea3b">rte_eth_dev_tx_buffer::length</a></div><div class="ttdeci">uint16_t length</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03275">rte_ethdev.h:3275</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ac3c6f6f02c73e5c67967c1106758ca9b"><div class="ttname"><a href="rte__ethdev_8h.html#ac3c6f6f02c73e5c67967c1106758ca9b">rte_eth_tx_queue_info_get</a></div><div class="ttdeci">int rte_eth_tx_queue_info_get(uint16_t port_id, uint16_t queue_id, struct rte_eth_txq_info *qinfo)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_af4833946226c90a954a7dca3fe77a162"><div class="ttname"><a href="structrte__eth__dev__info.html#af4833946226c90a954a7dca3fe77a162">rte_eth_dev_info::dev_flags</a></div><div class="ttdeci">const uint32_t * dev_flags</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01511">rte_ethdev.h:1511</a></div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_a1576f028debf3f0a3d4a09ee5285895c"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#a1576f028debf3f0a3d4a09ee5285895c">rte_eth_vmdq_rx_conf::nb_queue_pools</a></div><div class="ttdeci">enum rte_eth_nb_pools nb_queue_pools</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00912">rte_ethdev.h:937</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0449571f8fe2d8751f35999a5508f8beae7d1101a85e644b6dd96e24c12f6287d"><div class="ttname"><a href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8beae7d1101a85e644b6dd96e24c12f6287d">RTE_ETH_EVENT_IPSEC_SA_TIME_EXPIRY</a></div><div class="ttdeci">@ RTE_ETH_EVENT_IPSEC_SA_TIME_EXPIRY</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03421">rte_ethdev.h:3420</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a31be92d2e24ccefcb154f994aedbe70a"><div class="ttname"><a href="rte__ethdev_8h.html#a31be92d2e24ccefcb154f994aedbe70a">rte_eth_dev_rx_intr_ctl_q_get_fd</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_rx_intr_ctl_q_get_fd(uint16_t port_id, uint16_t queue_id)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_afa7945c6936c8595f02f0a5408af42bd"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#afa7945c6936c8595f02f0a5408af42bd">rte_eth_vmdq_rx_conf::enable_loop_back</a></div><div class="ttdeci">uint8_t enable_loop_back</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00940">rte_ethdev.h:940</a></div></div>
<div class="ttc" id="arte__log_8h_html"><div class="ttname"><a href="rte__log_8h.html">rte_log.h</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_aa4f59b58c69cf6d99f2bdfcad48c5774"><div class="ttname"><a href="structrte__eth__stats.html#aa4f59b58c69cf6d99f2bdfcad48c5774">rte_eth_stats::ierrors</a></div><div class="ttdeci">uint64_t ierrors</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00253">rte_ethdev.h:253</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a796c2f20778984c6f41b271e36bae50e"><div class="ttname"><a href="rte__ethdev_8h.html#a796c2f20778984c6f41b271e36bae50e">rte_eth_tx_queue_setup</a></div><div class="ttdeci">int rte_eth_tx_queue_setup(uint16_t port_id, uint16_t tx_queue_id, uint16_t nb_tx_desc, unsigned int socket_id, const struct rte_eth_txconf *tx_conf)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a6564843e5bdd9efcfb86376ea553972a"><div class="ttname"><a href="rte__ethdev_8h.html#a6564843e5bdd9efcfb86376ea553972a">rte_eth_dev_get_eeprom</a></div><div class="ttdeci">int rte_eth_dev_get_eeprom(uint16_t port_id, struct rte_dev_eeprom_info *info)</div></div>
<div class="ttc" id="astructrte__eth__txconf_html"><div class="ttname"><a href="structrte__eth__txconf.html">rte_eth_txconf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01060">rte_ethdev.h:1060</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779da80601fd3050782eab6bfb77ab6083812"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da80601fd3050782eab6bfb77ab6083812">RTE_ETH_EVENT_INTR_RESET</a></div><div class="ttdeci">@ RTE_ETH_EVENT_INTR_RESET</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03460">rte_ethdev.h:3459</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__cap_html_a8796471ff39495fee803a9b50cac3cb7"><div class="ttname"><a href="structrte__eth__hairpin__cap.html#a8796471ff39495fee803a9b50cac3cb7">rte_eth_hairpin_cap::max_rx_2_tx</a></div><div class="ttdeci">uint16_t max_rx_2_tx</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01088">rte_ethdev.h:1088</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a32ff25f28872830b629b52e5e12d8efaa94ffb50804f8adc38f5a97d4bebb28fd"><div class="ttname"><a href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaa94ffb50804f8adc38f5a97d4bebb28fd">RTE_ETH_DEV_UNUSED</a></div><div class="ttdeci">@ RTE_ETH_DEV_UNUSED</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01779">rte_ethdev.h:1779</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ae6fa0630eafe59d603f1ed9123dcc7fe"><div class="ttname"><a href="structrte__eth__dev__info.html#ae6fa0630eafe59d603f1ed9123dcc7fe">rte_eth_dev_info::nb_rx_queues</a></div><div class="ttdeci">uint16_t nb_rx_queues</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01546">rte_ethdev.h:1546</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad5d0e47c19784b52b5f711dcc5088ce6"><div class="ttname"><a href="rte__ethdev_8h.html#ad5d0e47c19784b52b5f711dcc5088ce6">rte_eth_dev_get_dcb_info</a></div><div class="ttdeci">int rte_eth_dev_get_dcb_info(uint16_t port_id, struct rte_eth_dcb_info *dcb_info)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9caad71a6958aaf72dfce61bac897ad3af41b8937da7b82e0172537f3e747113b"><div class="ttname"><a href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3af41b8937da7b82e0172537f3e747113b">RTE_FC_RX_PAUSE</a></div><div class="ttdeci">@ RTE_FC_RX_PAUSE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01180">rte_ethdev.h:1180</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1a7d3a20b102fee222541fda50fd87bd"><div class="ttname"><a href="rte__ethdev_8h.html#a1a7d3a20b102fee222541fda50fd87bd">rte_eth_dev_configure</a></div><div class="ttdeci">int rte_eth_dev_configure(uint16_t port_id, uint16_t nb_rx_queue, uint16_t nb_tx_queue, const struct rte_eth_conf *eth_conf)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a6c0d6d5ab7bc5439de3abd195cf26cb9"><div class="ttname"><a href="structrte__eth__dev__info.html#a6c0d6d5ab7bc5439de3abd195cf26cb9">rte_eth_dev_info::max_lro_pkt_size</a></div><div class="ttdeci">uint32_t max_lro_pkt_size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01515">rte_ethdev.h:1515</a></div></div>
<div class="ttc" id="astructrte__eth__thresh_html"><div class="ttname"><a href="structrte__eth__thresh.html">rte_eth_thresh</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00333">rte_ethdev.h:333</a></div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_a84a5d32306b86a1df884144612c70726"><div class="ttname"><a href="structrte__eth__rxmode.html#a84a5d32306b86a1df884144612c70726">rte_eth_rxmode::max_rx_pkt_len</a></div><div class="ttdeci">uint32_t max_rx_pkt_len</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00403">rte_ethdev.h:403</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__split_html_a9f6b27bed19dd1bf3cff6af57d7cf86f"><div class="ttname"><a href="structrte__eth__rxseg__split.html#a9f6b27bed19dd1bf3cff6af57d7cf86f">rte_eth_rxseg_split::mp</a></div><div class="ttdeci">struct rte_mempool * mp</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01011">rte_ethdev.h:1011</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7d5cfa35edda89bb3480d06ae32423dd"><div class="ttname"><a href="rte__ethdev_8h.html#a7d5cfa35edda89bb3480d06ae32423dd">rte_eth_dev_tx_queue_stop</a></div><div class="ttdeci">int rte_eth_dev_tx_queue_stop(uint16_t port_id, uint16_t tx_queue_id)</div></div>
<div class="ttc" id="astructrte__eth__desc__lim_html_a8045740a8b31fef46240eb62defff4e1"><div class="ttname"><a href="structrte__eth__desc__lim.html#a8045740a8b31fef46240eb62defff4e1">rte_eth_desc_lim::nb_seg_max</a></div><div class="ttdeci">uint16_t nb_seg_max</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01159">rte_ethdev.h:1159</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a012a874434677984af1f026ad585dd0da6fc3611a78373485755c1745fd5949f3"><div class="ttname"><a href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da6fc3611a78373485755c1745fd5949f3">ETH_16_POOLS</a></div><div class="ttdeci">@ ETH_16_POOLS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00866">rte_ethdev.h:866</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a3fb80537ae4bbec7d12870ff4c620e96a032ce951079353d1e99acc5eae5f25fc"><div class="ttname"><a href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96a032ce951079353d1e99acc5eae5f25fc">RTE_ETH_FEC_BASER</a></div><div class="ttdeci">@ RTE_ETH_FEC_BASER</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01679">rte_ethdev.h:1679</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a0fda30a761ebdc0a2d11c0df7a9443ea"><div class="ttname"><a href="structrte__eth__dev__info.html#a0fda30a761ebdc0a2d11c0df7a9443ea">rte_eth_dev_info::max_rx_queues</a></div><div class="ttdeci">uint16_t max_rx_queues</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01516">rte_ethdev.h:1516</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a41eff1b5b730b01054fa4a2ffd83ef66"><div class="ttname"><a href="rte__ethdev_8h.html#a41eff1b5b730b01054fa4a2ffd83ef66">rte_eth_dev_owner_unset</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_owner_unset(const uint16_t port_id, const uint64_t owner_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_af3e11cec1cbed5a1f808e745fe441d24"><div class="ttname"><a href="rte__ethdev_8h.html#af3e11cec1cbed5a1f808e745fe441d24">rte_eth_dev_rx_queue_stop</a></div><div class="ttdeci">int rte_eth_dev_rx_queue_stop(uint16_t port_id, uint16_t rx_queue_id)</div></div>
<div class="ttc" id="astructrte__eth__thresh_html_a3e64cc50a50d92041cb032a34e5fb3ce"><div class="ttname"><a href="structrte__eth__thresh.html#a3e64cc50a50d92041cb032a34e5fb3ce">rte_eth_thresh::hthresh</a></div><div class="ttdeci">uint8_t hthresh</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00335">rte_ethdev.h:335</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3ea4600ff07419327deb9b8534bc66daf19"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea4600ff07419327deb9b8534bc66daf19">ETH_MQ_RX_NONE</a></div><div class="ttdeci">@ ETH_MQ_RX_NONE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00352">rte_ethdev.h:352</a></div></div>
<div class="ttc" id="astructrte__eth__rss__reta__entry64_html"><div class="ttname"><a href="structrte__eth__rss__reta__entry64.html">rte_eth_rss_reta_entry64</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00844">rte_ethdev.h:844</a></div></div>
<div class="ttc" id="arte__common_8h_html_af1e21922385a6cbe051e3ab70bba9f11"><div class="ttname"><a href="rte__common_8h.html#af1e21922385a6cbe051e3ab70bba9f11">__rte_always_inline</a></div><div class="ttdeci">#define __rte_always_inline</div><div class="ttdef"><b>Definition:</b> <a href="rte__common_8h_source.html#l00226">rte_common.h:226</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ab3260e2784aee53f93200c6f221abbba"><div class="ttname"><a href="rte__ethdev_8h.html#ab3260e2784aee53f93200c6f221abbba">rte_eth_dev_get_vlan_offload</a></div><div class="ttdeci">int rte_eth_dev_get_vlan_offload(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a2fe97cde3f374385ef0b12f61e7c30da"><div class="ttname"><a href="rte__ethdev_8h.html#a2fe97cde3f374385ef0b12f61e7c30da">rte_eth_allmulticast_disable</a></div><div class="ttdeci">int rte_eth_allmulticast_disable(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4befc52d7e1a0dd0f4288e91db82d1de"><div class="ttname"><a href="rte__ethdev_8h.html#a4befc52d7e1a0dd0f4288e91db82d1de">rte_eth_dev_owner_set</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_owner_set(const uint16_t port_id, const struct rte_eth_dev_owner *owner)</div></div>
<div class="ttc" id="astructrte__eth__vlan__mirror_html_a0909afcac1ef929f577049760fc0509a"><div class="ttname"><a href="structrte__eth__vlan__mirror.html#a0909afcac1ef929f577049760fc0509a">rte_eth_vlan_mirror::vlan_mask</a></div><div class="ttdeci">uint64_t vlan_mask</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00822">rte_ethdev.h:822</a></div></div>
<div class="ttc" id="astructrte__eth__rss__reta__entry64_html_a6c857c96db3617b575b78a30cae9cb90"><div class="ttname"><a href="structrte__eth__rss__reta__entry64.html#a6c857c96db3617b575b78a30cae9cb90">rte_eth_rss_reta_entry64::reta</a></div><div class="ttdeci">uint16_t reta[RTE_RETA_GROUP_SIZE]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00847">rte_ethdev.h:847</a></div></div>
<div class="ttc" id="astructrte__eth__dcb__info_html_ace4adf5ef82e8c124612b76f25c1a44e"><div class="ttname"><a href="structrte__eth__dcb__info.html#ace4adf5ef82e8c124612b76f25c1a44e">rte_eth_dcb_info::nb_tcs</a></div><div class="ttdeci">uint8_t nb_tcs</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01665">rte_ethdev.h:1665</a></div></div>
<div class="ttc" id="astructrte__eth__link_html"><div class="ttname"><a href="structrte__eth__link.html">rte_eth_link</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00313">rte_ethdev.h:313</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ab0d424a4ac069442011f8e7a2eb8cef8"><div class="ttname"><a href="rte__ethdev_8h.html#ab0d424a4ac069442011f8e7a2eb8cef8">rte_eth_hairpin_unbind</a></div><div class="ttdeci">__rte_experimental int rte_eth_hairpin_unbind(uint16_t tx_port, uint16_t rx_port)</div></div>
<div class="ttc" id="astructrte__eth__stats_html_ac14b69830000494630c8897b70c5fc54"><div class="ttname"><a href="structrte__eth__stats.html#ac14b69830000494630c8897b70c5fc54">rte_eth_stats::ipackets</a></div><div class="ttdeci">uint64_t ipackets</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00245">rte_ethdev.h:245</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7c30fbc44657558d5ebef03f6b6a8bbc"><div class="ttname"><a href="rte__ethdev_8h.html#a7c30fbc44657558d5ebef03f6b6a8bbc">rte_eth_dev_rx_intr_disable</a></div><div class="ttdeci">int rte_eth_dev_rx_intr_disable(uint16_t port_id, uint16_t queue_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a8f17597cea4652045427bb9f81e46366"><div class="ttname"><a href="rte__ethdev_8h.html#a8f17597cea4652045427bb9f81e46366">rte_eth_dev_set_mtu</a></div><div class="ttdeci">int rte_eth_dev_set_mtu(uint16_t port_id, uint16_t mtu)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_aab6d4ac37c4c3f2c25f97624a4ecad70"><div class="ttname"><a href="rte__ethdev_8h.html#aab6d4ac37c4c3f2c25f97624a4ecad70">rte_eth_dev_set_mc_addr_list</a></div><div class="ttdeci">int rte_eth_dev_set_mc_addr_list(uint16_t port_id, struct rte_ether_addr *mc_addr_set, uint32_t nb_mc_addr)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3eaf85cf063ed90d84431c8b187d5a28e18"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaf85cf063ed90d84431c8b187d5a28e18">ETH_MQ_RX_DCB</a></div><div class="ttdeci">@ ETH_MQ_RX_DCB</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00357">rte_ethdev.h:357</a></div></div>
<div class="ttc" id="arte__interrupts_8h_html"><div class="ttname"><a href="rte__interrupts_8h.html">rte_interrupts.h</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a85feec6d209ff288ba9e5299a72ea6a6"><div class="ttname"><a href="structrte__eth__dev__info.html#a85feec6d209ff288ba9e5299a72ea6a6">rte_eth_dev_info::vmdq_pool_base</a></div><div class="ttdeci">uint16_t vmdq_pool_base</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01541">rte_ethdev.h:1541</a></div></div>
<div class="ttc" id="astructrte__fdir__conf_html_ab2b14debe3d2665a71c684f0c1f4bd4f"><div class="ttname"><a href="structrte__fdir__conf.html#ab2b14debe3d2665a71c684f0c1f4bd4f">rte_fdir_conf::flex_conf</a></div><div class="ttdeci">struct rte_eth_fdir_flex_conf flex_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01258">rte_ethdev.h:1260</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a346eef99c24f617b74c440c1aa565d01"><div class="ttname"><a href="structrte__eth__conf.html#a346eef99c24f617b74c440c1aa565d01">rte_eth_conf::rxmode</a></div><div class="ttdeci">struct rte_eth_rxmode rxmode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01294">rte_ethdev.h:1301</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a71ab1ed52207b094ef70a8b326bd5693"><div class="ttname"><a href="rte__ethdev_8h.html#a71ab1ed52207b094ef70a8b326bd5693">rte_eth_mirror_rule_reset</a></div><div class="ttdeci">int rte_eth_mirror_rule_reset(uint16_t port_id, uint8_t rule_id)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a8b79a677213ed802cff116f5cb0cebe8"><div class="ttname"><a href="structrte__eth__dev__info.html#a8b79a677213ed802cff116f5cb0cebe8">rte_eth_dev_info::min_mtu</a></div><div class="ttdeci">uint16_t min_mtu</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01509">rte_ethdev.h:1509</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__capa_html_af3ee853b73f5cc571b6da7b935161c13"><div class="ttname"><a href="structrte__eth__rxseg__capa.html#af3ee853b73f5cc571b6da7b935161c13">rte_eth_rxseg_capa::offset_align_log2</a></div><div class="ttdeci">uint32_t offset_align_log2</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01490">rte_ethdev.h:1490</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a9fad7bac275e3526e2a3708f70205b4c"><div class="ttname"><a href="structrte__eth__conf.html#a9fad7bac275e3526e2a3708f70205b4c">rte_eth_conf::intr_conf</a></div><div class="ttdeci">struct rte_intr_conf intr_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1329</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_a8afc3f87397701e58b218d9dad03be8c"><div class="ttname"><a href="structrte__eth__stats.html#a8afc3f87397701e58b218d9dad03be8c">rte_eth_stats::rx_nombuf</a></div><div class="ttdeci">uint64_t rx_nombuf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00255">rte_ethdev.h:255</a></div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html_ad9a532da576820f8630b96c16692aa5a"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html#ad9a532da576820f8630b96c16692aa5a">rte_eth_vmdq_dcb_conf::vlan_id</a></div><div class="ttdeci">uint16_t vlan_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00911">rte_ethdev.h:911</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a511f239b9199de49474a5705ca0bdf27"><div class="ttname"><a href="rte__ethdev_8h.html#a511f239b9199de49474a5705ca0bdf27">rte_eth_dev_flow_ctrl_get</a></div><div class="ttdeci">int rte_eth_dev_flow_ctrl_get(uint16_t port_id, struct rte_eth_fc_conf *fc_conf)</div></div>
<div class="ttc" id="astructrte__eth__link_html_aae24fc4f200e75aa8215f797b2561dbf"><div class="ttname"><a href="structrte__eth__link.html#aae24fc4f200e75aa8215f797b2561dbf">rte_eth_link::link_speed</a></div><div class="ttdeci">uint32_t link_speed</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00314">rte_ethdev.h:314</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4756122298bd756c4d7171579f77be95"><div class="ttname"><a href="rte__ethdev_8h.html#a4756122298bd756c4d7171579f77be95">rte_eth_dev_fw_version_get</a></div><div class="ttdeci">int rte_eth_dev_fw_version_get(uint16_t port_id, char *fw_version, size_t fw_size)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html_a541271d53b15080c2cb0aedb4364572c"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html#a541271d53b15080c2cb0aedb4364572c">rte_eth_vmdq_dcb_conf::pools</a></div><div class="ttdeci">uint64_t pools</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00912">rte_ethdev.h:912</a></div></div>
<div class="ttc" id="astructrte__eth__pfc__conf_html_afee96056dc851dc11e00af35c0259cee"><div class="ttname"><a href="structrte__eth__pfc__conf.html#afee96056dc851dc11e00af35c0259cee">rte_eth_pfc_conf::fc</a></div><div class="ttdeci">struct rte_eth_fc_conf fc</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01197">rte_ethdev.h:1206</a></div></div>
<div class="ttc" id="astructrte__eth__xstat_html_a4e630859cc0e2a22bd6acf39a6a8e218"><div class="ttname"><a href="structrte__eth__xstat.html#a4e630859cc0e2a22bd6acf39a6a8e218">rte_eth_xstat::value</a></div><div class="ttdeci">uint64_t value</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01619">rte_ethdev.h:1619</a></div></div>
<div class="ttc" id="astructrte__fdir__conf_html_a7fb17234fd998f8a09757542754e3ec7"><div class="ttname"><a href="structrte__fdir__conf.html#a7fb17234fd998f8a09757542754e3ec7">rte_fdir_conf::pballoc</a></div><div class="ttdeci">enum rte_fdir_pballoc_type pballoc</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01207">rte_ethdev.h:1255</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a606a6b69adcfa6dd6c3fa4a31688bd4c"><div class="ttname"><a href="rte__ethdev_8h.html#a606a6b69adcfa6dd6c3fa4a31688bd4c">ETH_VMDQ_MAX_VLAN_FILTERS</a></div><div class="ttdeci">#define ETH_VMDQ_MAX_VLAN_FILTERS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00774">rte_ethdev.h:774</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad8c7016e17fb74bbea305604b31356cc"><div class="ttname"><a href="rte__ethdev_8h.html#ad8c7016e17fb74bbea305604b31356cc">rte_eth_dev_mac_addr_remove</a></div><div class="ttdeci">int rte_eth_dev_mac_addr_remove(uint16_t port_id, struct rte_ether_addr *mac_addr)</div></div>
<div class="ttc" id="astructrte__eth__dev__tx__buffer_html"><div class="ttname"><a href="structrte__eth__dev__tx__buffer.html">rte_eth_dev_tx_buffer</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03271">rte_ethdev.h:3271</a></div></div>
<div class="ttc" id="astructrte__eth__event__ipsec__desc_html"><div class="ttname"><a href="structrte__eth__event__ipsec__desc.html">rte_eth_event_ipsec_desc</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03432">rte_ethdev.h:3432</a></div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_a896d85e472c798525640a5f1f46d192d"><div class="ttname"><a href="structrte__eth__rxconf.html#a896d85e472c798525640a5f1f46d192d">rte_eth_rxconf::rx_deferred_start</a></div><div class="ttdeci">uint8_t rx_deferred_start</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01036">rte_ethdev.h:1036</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ac72001a750c20ffcd98a65241a68f91a"><div class="ttname"><a href="rte__ethdev_8h.html#ac72001a750c20ffcd98a65241a68f91a">ETH_MIRROR_MAX_VLANS</a></div><div class="ttdeci">#define ETH_MIRROR_MAX_VLANS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00810">rte_ethdev.h:810</a></div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_aa0562513c4569f1aa53050f1beac6b5d"><div class="ttname"><a href="structrte__eth__rxmode.html#aa0562513c4569f1aa53050f1beac6b5d">rte_eth_rxmode::mq_mode</a></div><div class="ttdeci">enum rte_eth_rx_mq_mode mq_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00336">rte_ethdev.h:402</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a3e7d76a451b46348686ea97d6367f102"><div class="ttname"><a href="rte__ethdev_8h.html#a3e7d76a451b46348686ea97d6367f102">rte_eth_rx_burst</a></div><div class="ttdeci">static uint16_t rte_eth_rx_burst(uint16_t port_id, uint16_t queue_id, struct rte_mbuf **rx_pkts, const uint16_t nb_pkts)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l04834">rte_ethdev.h:4834</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ae42db8ae6951b141c67ae822c389197b"><div class="ttname"><a href="rte__ethdev_8h.html#ae42db8ae6951b141c67ae822c389197b">rte_eth_timesync_read_tx_timestamp</a></div><div class="ttdeci">int rte_eth_timesync_read_tx_timestamp(uint16_t port_id, struct timespec *timestamp)</div></div>
<div class="ttc" id="astructrte__eth__dev__portconf_html_ac7a6b015e4838584003f46d27607ccf5"><div class="ttname"><a href="structrte__eth__dev__portconf.html#ac7a6b015e4838584003f46d27607ccf5">rte_eth_dev_portconf::ring_size</a></div><div class="ttdeci">uint16_t ring_size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01454">rte_ethdev.h:1454</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a859b3f29e09216df0f29a59c35df9fa1"><div class="ttname"><a href="structrte__eth__dev__info.html#a859b3f29e09216df0f29a59c35df9fa1">rte_eth_dev_info::tx_queue_offload_capa</a></div><div class="ttdeci">uint64_t tx_queue_offload_capa</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01530">rte_ethdev.h:1530</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_add7f377b013951b8446bba9449cae626"><div class="ttname"><a href="rte__ethdev_8h.html#add7f377b013951b8446bba9449cae626">rte_eth_xstats_reset</a></div><div class="ttdeci">int rte_eth_xstats_reset(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ether_8h_html"><div class="ttname"><a href="rte__ether_8h.html">rte_ether.h</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__capa_html_ac3a0aae6a6e0580c87c6fed0a1b8a4f9"><div class="ttname"><a href="structrte__eth__rxseg__capa.html#ac3a0aae6a6e0580c87c6fed0a1b8a4f9">rte_eth_rxseg_capa::max_nseg</a></div><div class="ttdeci">uint16_t max_nseg</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01491">rte_ethdev.h:1491</a></div></div>
<div class="ttc" id="astructrte__mbuf_html"><div class="ttname"><a href="structrte__mbuf.html">rte_mbuf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__mbuf__core_8h_source.html#l00473">rte_mbuf_core.h:473</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a91c365291bfe78cf5313c62cb00ceaa3"><div class="ttname"><a href="structrte__eth__dev__info.html#a91c365291bfe78cf5313c62cb00ceaa3">rte_eth_dev_info::tx_desc_lim</a></div><div class="ttdeci">struct rte_eth_desc_lim tx_desc_lim</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01541">rte_ethdev.h:1543</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad6461a60f6592292d398bbd87dbdebc4"><div class="ttname"><a href="rte__ethdev_8h.html#ad6461a60f6592292d398bbd87dbdebc4">rte_eth_dev_rss_hash_update</a></div><div class="ttdeci">int rte_eth_dev_rss_hash_update(uint16_t port_id, struct rte_eth_rss_conf *rss_conf)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3eaed91aee4ae666352679780578589a121"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaed91aee4ae666352679780578589a121">ETH_MQ_RX_VMDQ_DCB_RSS</a></div><div class="ttdeci">@ ETH_MQ_RX_VMDQ_DCB_RSS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00369">rte_ethdev.h:368</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad1263899f41301923c483c3b4ce0486f"><div class="ttname"><a href="rte__ethdev_8h.html#ad1263899f41301923c483c3b4ce0486f">rte_eth_link_get_nowait</a></div><div class="ttdeci">int rte_eth_link_get_nowait(uint16_t port_id, struct rte_eth_link *link)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a32ff25f28872830b629b52e5e12d8efa"><div class="ttname"><a href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efa">rte_eth_dev_state</a></div><div class="ttdeci">rte_eth_dev_state</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01777">rte_ethdev.h:1777</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a300d75b583c1f5acfe5b162a5d8c0ac1"><div class="ttname"><a href="rte__ethdev_8h.html#a300d75b583c1f5acfe5b162a5d8c0ac1">rte_eth_xstats_get</a></div><div class="ttdeci">int rte_eth_xstats_get(uint16_t port_id, struct rte_eth_xstat *xstats, unsigned int n)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_afb320893bc8887d4fa065488519edeeb"><div class="ttname"><a href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeb">rte_eth_nb_tcs</a></div><div class="ttdeci">rte_eth_nb_tcs</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00855">rte_ethdev.h:855</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__peer_html_a8e0798404bf2cf5dabb84c5ba9a4f236"><div class="ttname"><a href="structrte__eth__hairpin__peer.html#a8e0798404bf2cf5dabb84c5ba9a4f236">rte_eth_hairpin_peer::port</a></div><div class="ttdeci">uint16_t port</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01103">rte_ethdev.h:1103</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__capa_html"><div class="ttname"><a href="structrte__eth__rxseg__capa.html">rte_eth_rxseg_capa</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01486">rte_ethdev.h:1486</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9eda431989b68c708c7a875d71592a70ab9e7b2208dc797c9e913fb6b003f0548"><div class="ttname"><a href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70ab9e7b2208dc797c9e913fb6b003f0548">RTE_FDIR_PBALLOC_256K</a></div><div class="ttdeci">@ RTE_FDIR_PBALLOC_256K</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01235">rte_ethdev.h:1235</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7593f4fff04f4ae1b1d718db7ca7dc8c"><div class="ttname"><a href="rte__ethdev_8h.html#a7593f4fff04f4ae1b1d718db7ca7dc8c">rte_eth_dev_info_get</a></div><div class="ttdeci">int rte_eth_dev_info_get(uint16_t port_id, struct rte_eth_dev_info *dev_info)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9ab128d376f5f713e8fea10090b31e2c"><div class="ttname"><a href="rte__ethdev_8h.html#a9ab128d376f5f713e8fea10090b31e2c">rte_eth_xstats_get_id_by_name</a></div><div class="ttdeci">int rte_eth_xstats_get_id_by_name(uint16_t port_id, const char *xstat_name, uint64_t *id)</div></div>
<div class="ttc" id="astructrte__eth__rss__conf_html_ab8f32e03af342f65e890c42b24511866"><div class="ttname"><a href="structrte__eth__rss__conf.html#ab8f32e03af342f65e890c42b24511866">rte_eth_rss_conf::rss_key_len</a></div><div class="ttdeci">uint8_t rss_key_len</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00456">rte_ethdev.h:456</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a5dd1dedaa45f05c72bcc35495e441e91"><div class="ttname"><a href="rte__ethdev_8h.html#a5dd1dedaa45f05c72bcc35495e441e91">rte_eth_promiscuous_enable</a></div><div class="ttdeci">int rte_eth_promiscuous_enable(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__dcb__tc__queue__mapping_html"><div class="ttname"><a href="structrte__eth__dcb__tc__queue__mapping.html">rte_eth_dcb_tc_queue_mapping</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01647">rte_ethdev.h:1647</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4c0cb9d142d16d8b8cfe39aa4fb8a3c0"><div class="ttname"><a href="rte__ethdev_8h.html#a4c0cb9d142d16d8b8cfe39aa4fb8a3c0">rte_eth_led_off</a></div><div class="ttdeci">int rte_eth_led_off(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1880bf92c5e7d1d6901807a431024490"><div class="ttname"><a href="rte__ethdev_8h.html#a1880bf92c5e7d1d6901807a431024490">rte_eth_add_tx_callback</a></div><div class="ttdeci">const struct rte_eth_rxtx_callback * rte_eth_add_tx_callback(uint16_t port_id, uint16_t queue_id, rte_tx_callback_fn fn, void *user_param)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779da0da770e4c0207ac9c358c974ff830716"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da0da770e4c0207ac9c358c974ff830716">RTE_ETH_EVENT_UNKNOWN</a></div><div class="ttdeci">@ RTE_ETH_EVENT_UNKNOWN</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03455">rte_ethdev.h:3455</a></div></div>
<div class="ttc" id="astructrte__eth__dev__tx__buffer_html_ad17c51260339a93d4bc5c7ec887cc591"><div class="ttname"><a href="structrte__eth__dev__tx__buffer.html#ad17c51260339a93d4bc5c7ec887cc591">rte_eth_dev_tx_buffer::pkts</a></div><div class="ttdeci">struct rte_mbuf * pkts[]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03276">rte_ethdev.h:3276</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__split_html_a1892eba2086d12ac2b09005aeb09ea3b"><div class="ttname"><a href="structrte__eth__rxseg__split.html#a1892eba2086d12ac2b09005aeb09ea3b">rte_eth_rxseg_split::length</a></div><div class="ttdeci">uint16_t length</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01012">rte_ethdev.h:1012</a></div></div>
<div class="ttc" id="astructrte__eth__dev__portconf_html_a4da7d2e9ad806cf6ab16e858c85d3771"><div class="ttname"><a href="structrte__eth__dev__portconf.html#a4da7d2e9ad806cf6ab16e858c85d3771">rte_eth_dev_portconf::nb_queues</a></div><div class="ttdeci">uint16_t nb_queues</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01455">rte_ethdev.h:1455</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ac49d9cf227f6190c502dfc53e6953d2d"><div class="ttname"><a href="rte__ethdev_8h.html#ac49d9cf227f6190c502dfc53e6953d2d">rte_eth_dev_udp_tunnel_port_delete</a></div><div class="ttdeci">int rte_eth_dev_udp_tunnel_port_delete(uint16_t port_id, struct rte_eth_udp_tunnel *tunnel_udp)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a499736f02d96faf9a680686a45d87ff9"><div class="ttname"><a href="rte__ethdev_8h.html#a499736f02d96faf9a680686a45d87ff9">rte_eth_promiscuous_get</a></div><div class="ttdeci">int rte_eth_promiscuous_get(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_ab06b3f5253aaea7fa0efdef786ff44f2"><div class="ttname"><a href="rte__ethdev_8h.html#ab06b3f5253aaea7fa0efdef786ff44f2">rte_eth_speed_bitflag</a></div><div class="ttdeci">uint32_t rte_eth_speed_bitflag(uint32_t speed, int duplex)</div></div>
<div class="ttc" id="astructrte__intr__conf_html"><div class="ttname"><a href="structrte__intr__conf.html">rte_intr_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01279">rte_ethdev.h:1279</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__conf_html"><div class="ttname"><a href="structrte__eth__hairpin__conf.html">rte_eth_hairpin_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01113">rte_ethdev.h:1113</a></div></div>
<div class="ttc" id="arte__errno_8h_html"><div class="ttname"><a href="rte__errno_8h.html">rte_errno.h</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aef015c6435970820b78112eaaef14d58"><div class="ttname"><a href="rte__ethdev_8h.html#aef015c6435970820b78112eaaef14d58">RTE_ETH_XSTATS_NAME_SIZE</a></div><div class="ttdeci">#define RTE_ETH_XSTATS_NAME_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01606">rte_ethdev.h:1606</a></div></div>
<div class="ttc" id="astructrte__intr__conf_html_a2002b4de5cd662669f4c725f1f7df1fc"><div class="ttname"><a href="structrte__intr__conf.html#a2002b4de5cd662669f4c725f1f7df1fc">rte_intr_conf::rmv</a></div><div class="ttdeci">uint32_t rmv</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01285">rte_ethdev.h:1285</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9eda431989b68c708c7a875d71592a70a4c095c272b86375f3b29c3ce23ca238d"><div class="ttname"><a href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70a4c095c272b86375f3b29c3ce23ca238d">RTE_FDIR_PBALLOC_128K</a></div><div class="ttdeci">@ RTE_FDIR_PBALLOC_128K</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01234">rte_ethdev.h:1234</a></div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_a7d5e77b160d894a07c331b0819b40780"><div class="ttname"><a href="structrte__eth__rxmode.html#a7d5e77b160d894a07c331b0819b40780">rte_eth_rxmode::reserved_64s</a></div><div class="ttdeci">uint64_t reserved_64s[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00414">rte_ethdev.h:414</a></div></div>
<div class="ttc" id="astructrte__eth__txconf_html_a9644ade07686ec4825d4b7d45f3d6902"><div class="ttname"><a href="structrte__eth__txconf.html#a9644ade07686ec4825d4b7d45f3d6902">rte_eth_txconf::tx_thresh</a></div><div class="ttdeci">struct rte_eth_thresh tx_thresh</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01054">rte_ethdev.h:1061</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9b1cfa84ae39dd8f878affd97339291c"><div class="ttname"><a href="rte__ethdev_8h.html#a9b1cfa84ae39dd8f878affd97339291c">rte_eth_fec_get</a></div><div class="ttdeci">__rte_experimental int rte_eth_fec_get(uint16_t port_id, uint32_t *fec_capa)</div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_a7aa0d86e260af96607d007c7361ab21e"><div class="ttname"><a href="structrte__eth__rxmode.html#a7aa0d86e260af96607d007c7361ab21e">rte_eth_rxmode::split_hdr_size</a></div><div class="ttdeci">uint16_t split_hdr_size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00406">rte_ethdev.h:406</a></div></div>
<div class="ttc" id="astructrte__dev__iterator_html"><div class="ttname"><a href="structrte__dev__iterator.html">rte_dev_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__dev_8h_source.html#l00238">rte_dev.h:238</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ac9d0d314cf81a5cca056bfa01a81bcf3"><div class="ttname"><a href="structrte__eth__dev__info.html#ac9d0d314cf81a5cca056bfa01a81bcf3">rte_eth_dev_info::speed_capa</a></div><div class="ttdeci">uint32_t speed_capa</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01544">rte_ethdev.h:1544</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__split_html_ac681806181c80437cfab37335f62ff39"><div class="ttname"><a href="structrte__eth__rxseg__split.html#ac681806181c80437cfab37335f62ff39">rte_eth_rxseg_split::offset</a></div><div class="ttdeci">uint16_t offset</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01013">rte_ethdev.h:1013</a></div></div>
<div class="ttc" id="astructrte__eth__fc__conf_html_aaf79da978712211b44adcddc8876d818"><div class="ttname"><a href="structrte__eth__fc__conf.html#aaf79da978712211b44adcddc8876d818">rte_eth_fc_conf::mac_ctrl_frame_fwd</a></div><div class="ttdeci">uint8_t mac_ctrl_frame_fwd</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01196">rte_ethdev.h:1196</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a22dcfd3f5f2b34f657131d66132e23a7"><div class="ttname"><a href="rte__ethdev_8h.html#a22dcfd3f5f2b34f657131d66132e23a7">rte_eth_dev_is_valid_port</a></div><div class="ttdeci">int rte_eth_dev_is_valid_port(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__fdir__conf_html_ac232664a75e2d52a9bec4235b0896046"><div class="ttname"><a href="structrte__fdir__conf.html#ac232664a75e2d52a9bec4235b0896046">rte_fdir_conf::mode</a></div><div class="ttdeci">enum rte_fdir_mode mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01207">rte_ethdev.h:1254</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a8a28375b279ded9125c99a46bf3956ef"><div class="ttname"><a href="rte__ethdev_8h.html#a8a28375b279ded9125c99a46bf3956ef">rte_eth_macaddr_get</a></div><div class="ttdeci">int rte_eth_macaddr_get(uint16_t port_id, struct rte_ether_addr *mac_addr)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a714079fb2e93a82877240d00f1d5577c"><div class="ttname"><a href="structrte__eth__dev__info.html#a714079fb2e93a82877240d00f1d5577c">rte_eth_dev_info::vmdq_queue_base</a></div><div class="ttdeci">uint16_t vmdq_queue_base</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01539">rte_ethdev.h:1539</a></div></div>
<div class="ttc" id="astructrte__eth__xstat_html_a7e290573ef1be67b92a2c745e3b00d1d"><div class="ttname"><a href="structrte__eth__xstat.html#a7e290573ef1be67b92a2c745e3b00d1d">rte_eth_xstat::id</a></div><div class="ttdeci">uint64_t id</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01618">rte_ethdev.h:1618</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_abd10b586923569451fd7370280e2a36d"><div class="ttname"><a href="rte__ethdev_8h.html#abd10b586923569451fd7370280e2a36d">rte_eth_dev_rx_intr_ctl</a></div><div class="ttdeci">int rte_eth_dev_rx_intr_ctl(uint16_t port_id, int epfd, int op, void *data)</div></div>
<div class="ttc" id="astructrte__fdir__conf_html_a23a38b9406dcbda7a8c54adb0cb29b77"><div class="ttname"><a href="structrte__fdir__conf.html#a23a38b9406dcbda7a8c54adb0cb29b77">rte_fdir_conf::drop_queue</a></div><div class="ttdeci">uint8_t drop_queue</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01258">rte_ethdev.h:1258</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a07c8c334ea684ba08f052aa45735c917"><div class="ttname"><a href="rte__ethdev_8h.html#a07c8c334ea684ba08f052aa45735c917">rte_eth_dev_hairpin_capability_get</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_hairpin_capability_get(uint16_t port_id, struct rte_eth_hairpin_cap *cap)</div></div>
<div class="ttc" id="arte__eth__ctrl_8h_html"><div class="ttname"><a href="rte__eth__ctrl_8h.html">rte_eth_ctrl.h</a></div></div>
<div class="ttc" id="arte__devargs_8h_html"><div class="ttname"><a href="rte__devargs_8h.html">rte_devargs.h</a></div></div>
<div class="ttc" id="astructrte__eth__link_html_aab62bf07f7dec65838124372503f7d09"><div class="ttname"><a href="structrte__eth__link.html#aab62bf07f7dec65838124372503f7d09">rte_eth_link::link_autoneg</a></div><div class="ttdeci">uint16_t link_autoneg</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00316">rte_ethdev.h:316</a></div></div>
<div class="ttc" id="astructrte__eth__link_html_a8a9a73e9e688ae4d72cf319872c0bdf1"><div class="ttname"><a href="structrte__eth__link.html#a8a9a73e9e688ae4d72cf319872c0bdf1">rte_eth_link::link_duplex</a></div><div class="ttdeci">uint16_t link_duplex</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00315">rte_ethdev.h:315</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_adec226574c53ae413252c9b15f6f4bab"><div class="ttname"><a href="rte__ethdev_8h.html#adec226574c53ae413252c9b15f6f4bab">rte_eth_stats_get</a></div><div class="ttdeci">int rte_eth_stats_get(uint16_t port_id, struct rte_eth_stats *stats)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html_aa1cd654aea0030ab5a6c0b4371467c67"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html#aa1cd654aea0030ab5a6c0b4371467c67">rte_eth_vmdq_dcb_conf::nb_pool_maps</a></div><div class="ttdeci">uint8_t nb_pool_maps</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00909">rte_ethdev.h:909</a></div></div>
<div class="ttc" id="astructrte__eth__mirror__conf_html_a8fd5f4d1039db80d6885d2a1a5eb3e54"><div class="ttname"><a href="structrte__eth__mirror__conf.html#a8fd5f4d1039db80d6885d2a1a5eb3e54">rte_eth_mirror_conf::rule_type</a></div><div class="ttdeci">uint8_t rule_type</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00831">rte_ethdev.h:831</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a3c1540852c9cf1e576a883902c2e310d"><div class="ttname"><a href="rte__ethdev_8h.html#a3c1540852c9cf1e576a883902c2e310d">rte_eth_dev_rss_reta_update</a></div><div class="ttdeci">int rte_eth_dev_rss_reta_update(uint16_t port_id, struct rte_eth_rss_reta_entry64 *reta_conf, uint16_t reta_size)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_acf7335105af297398262762ce692765bab49c02f6409e08d0dedae3d57ab17507"><div class="ttname"><a href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bab49c02f6409e08d0dedae3d57ab17507">RTE_FDIR_REPORT_STATUS</a></div><div class="ttdeci">@ RTE_FDIR_REPORT_STATUS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01243">rte_ethdev.h:1243</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a83e56cabbd31637efd648e3fc010392b"><div class="ttname"><a href="rte__ethdev_8h.html#a83e56cabbd31637efd648e3fc010392b">rte_eth_tx_burst</a></div><div class="ttdeci">static uint16_t rte_eth_tx_burst(uint16_t port_id, uint16_t queue_id, struct rte_mbuf **tx_pkts, uint16_t nb_pkts)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l05112">rte_ethdev.h:5112</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ab5bd69232e66ec4d0102c2ad1aef2bc1"><div class="ttname"><a href="rte__ethdev_8h.html#ab5bd69232e66ec4d0102c2ad1aef2bc1">rte_eth_set_queue_rate_limit</a></div><div class="ttdeci">int rte_eth_set_queue_rate_limit(uint16_t port_id, uint16_t queue_idx, uint16_t tx_rate)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a0c0a32aa214acf77dbea9aa37321315d"><div class="ttname"><a href="structrte__eth__dev__info.html#a0c0a32aa214acf77dbea9aa37321315d">rte_eth_dev_info::rx_desc_lim</a></div><div class="ttdeci">struct rte_eth_desc_lim rx_desc_lim</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01541">rte_ethdev.h:1542</a></div></div>
<div class="ttc" id="astructrte__eth__txmode_html_a7d5e77b160d894a07c331b0819b40780"><div class="ttname"><a href="structrte__eth__txmode.html#a7d5e77b160d894a07c331b0819b40780">rte_eth_txmode::reserved_64s</a></div><div class="ttdeci">uint64_t reserved_64s[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00970">rte_ethdev.h:970</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779dad4b7ae5186810a8eacba937ac45d6a73"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dad4b7ae5186810a8eacba937ac45d6a73">RTE_ETH_EVENT_INTR_LSC</a></div><div class="ttdeci">@ RTE_ETH_EVENT_INTR_LSC</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03456">rte_ethdev.h:3456</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779d"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779d">rte_eth_event_type</a></div><div class="ttdeci">rte_eth_event_type</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03454">rte_ethdev.h:3454</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_acf7335105af297398262762ce692765b"><div class="ttname"><a href="rte__ethdev_8h.html#acf7335105af297398262762ce692765b">rte_fdir_status_mode</a></div><div class="ttdeci">rte_fdir_status_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01241">rte_ethdev.h:1241</a></div></div>
<div class="ttc" id="astructrte__eth__mirror__conf_html_a5b3ab73e651d85a122b096b071167119"><div class="ttname"><a href="structrte__eth__mirror__conf.html#a5b3ab73e651d85a122b096b071167119">rte_eth_mirror_conf::dst_pool</a></div><div class="ttdeci">uint8_t dst_pool</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00832">rte_ethdev.h:832</a></div></div>
<div class="ttc" id="astructrte__eth__link_html_a226d9406cdd84b64b3c3701e5ab8be88"><div class="ttname"><a href="structrte__eth__link.html#a226d9406cdd84b64b3c3701e5ab8be88">rte_eth_link::link_status</a></div><div class="ttdeci">uint16_t link_status</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00317">rte_ethdev.h:317</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1b48c883e8e25f35a653aa88fbf5ae62"><div class="ttname"><a href="rte__ethdev_8h.html#a1b48c883e8e25f35a653aa88fbf5ae62">rte_eth_dev_rx_intr_ctl_q</a></div><div class="ttdeci">int rte_eth_dev_rx_intr_ctl_q(uint16_t port_id, uint16_t queue_id, int epfd, int op, void *data)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a08d26dc7414a83a01c2a581f12a6c381"><div class="ttname"><a href="rte__ethdev_8h.html#a08d26dc7414a83a01c2a581f12a6c381">rte_eth_tx_done_cleanup</a></div><div class="ttdeci">int rte_eth_tx_done_cleanup(uint16_t port_id, uint16_t queue_id, uint32_t free_cnt)</div></div>
<div class="ttc" id="astructrte__eth__desc__lim_html_a69ec93bff0d84a5ab83ffdc2aec9331a"><div class="ttname"><a href="structrte__eth__desc__lim.html#a69ec93bff0d84a5ab83ffdc2aec9331a">rte_eth_desc_lim::nb_max</a></div><div class="ttdeci">uint16_t nb_max</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01147">rte_ethdev.h:1147</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7a39728529379b48f941f5d34f04d2bd"><div class="ttname"><a href="rte__ethdev_8h.html#a7a39728529379b48f941f5d34f04d2bd">rte_eth_promiscuous_disable</a></div><div class="ttdeci">int rte_eth_promiscuous_disable(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_ab329f05216e01bf1f196d669f7ae0806"><div class="ttname"><a href="rte__ethdev_8h.html#ab329f05216e01bf1f196d669f7ae0806">ETH_MQ_RX_RSS_FLAG</a></div><div class="ttdeci">#define ETH_MQ_RX_RSS_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00342">rte_ethdev.h:342</a></div></div>
<div class="ttc" id="astructrte__eth__burst__mode_html"><div class="ttname"><a href="structrte__eth__burst__mode.html">rte_eth_burst_mode</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01598">rte_ethdev.h:1598</a></div></div>
<div class="ttc" id="astructrte__eth__event__ipsec__desc_html_ab24d0e07dd55d2a2a380babfb08c0368"><div class="ttname"><a href="structrte__eth__event__ipsec__desc.html#ab24d0e07dd55d2a2a380babfb08c0368">rte_eth_event_ipsec_desc::metadata</a></div><div class="ttdeci">uint64_t metadata</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03435">rte_ethdev.h:3435</a></div></div>
<div class="ttc" id="aunionrte__eth__rxseg_html"><div class="ttname"><a href="unionrte__eth__rxseg.html">rte_eth_rxseg</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01023">rte_ethdev.h:1023</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a6000dca62f9815414b3f3b9c5d8be62f"><div class="ttname"><a href="rte__ethdev_8h.html#a6000dca62f9815414b3f3b9c5d8be62f">rte_eth_dev_rss_hash_conf_get</a></div><div class="ttdeci">int rte_eth_dev_rss_hash_conf_get(uint16_t port_id, struct rte_eth_rss_conf *rss_conf)</div></div>
<div class="ttc" id="astructrte__eth__desc__lim_html_a1d2a6af736b99dc41fd9c046e67b2aa6"><div class="ttname"><a href="structrte__eth__desc__lim.html#a1d2a6af736b99dc41fd9c046e67b2aa6">rte_eth_desc_lim::nb_mtu_seg_max</a></div><div class="ttdeci">uint16_t nb_mtu_seg_max</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01172">rte_ethdev.h:1172</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__capa_html_acaca4a891ee23ee33552e67ca4cc39ff"><div class="ttname"><a href="structrte__eth__rxseg__capa.html#acaca4a891ee23ee33552e67ca4cc39ff">rte_eth_rxseg_capa::offset_allowed</a></div><div class="ttdeci">uint32_t offset_allowed</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01489">rte_ethdev.h:1489</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a418ad970673eb171673185e36044fd79"><div class="ttname"><a href="rte__ethdev_8h.html#a418ad970673eb171673185e36044fd79">rte_eth_xstats_get_names</a></div><div class="ttdeci">int rte_eth_xstats_get_names(uint16_t port_id, struct rte_eth_xstat_name *xstats_names, unsigned int size)</div></div>
<div class="ttc" id="astructrte__vlan__filter__conf_html"><div class="ttname"><a href="structrte__vlan__filter__conf.html">rte_vlan_filter_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00433">rte_ethdev.h:433</a></div></div>
<div class="ttc" id="astructrte__eth__udp__tunnel_html_ab32ff5d2549d9006aa9abf15aaf4be37"><div class="ttname"><a href="structrte__eth__udp__tunnel.html#ab32ff5d2549d9006aa9abf15aaf4be37">rte_eth_udp_tunnel::prot_type</a></div><div class="ttdeci">uint8_t prot_type</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01273">rte_ethdev.h:1273</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__cap_html_ad9442b4622813ea63aa676e9675c8fc8"><div class="ttname"><a href="structrte__eth__hairpin__cap.html#ad9442b4622813ea63aa676e9675c8fc8">rte_eth_hairpin_cap::max_nb_desc</a></div><div class="ttdeci">uint16_t max_nb_desc</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01091">rte_ethdev.h:1091</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__peer_html"><div class="ttname"><a href="structrte__eth__hairpin__peer.html">rte_eth_hairpin_peer</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01102">rte_ethdev.h:1102</a></div></div>
<div class="ttc" id="astructrte__eth__txconf_html_a6cfe3b3ee46e9a8b8c62a64294b0b564"><div class="ttname"><a href="structrte__eth__txconf.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">rte_eth_txconf::offloads</a></div><div class="ttdeci">uint64_t offloads</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01072">rte_ethdev.h:1072</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ade8a6c56c3b7c65fa4cabf1d1106fdc7"><div class="ttname"><a href="rte__ethdev_8h.html#ade8a6c56c3b7c65fa4cabf1d1106fdc7">rte_eth_link_speed_to_str</a></div><div class="ttdeci">__rte_experimental const char * rte_eth_link_speed_to_str(uint32_t link_speed)</div></div>
<div class="ttc" id="astructrte__eth__hairpin__cap_html_a4d55e6577453eaab51c5762f8b98a444"><div class="ttname"><a href="structrte__eth__hairpin__cap.html#a4d55e6577453eaab51c5762f8b98a444">rte_eth_hairpin_cap::max_nb_queues</a></div><div class="ttdeci">uint16_t max_nb_queues</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01086">rte_ethdev.h:1086</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a049d73092cce34847ea3653916cae41b"><div class="ttname"><a href="rte__ethdev_8h.html#a049d73092cce34847ea3653916cae41b">rte_eth_timesync_write_time</a></div><div class="ttdeci">int rte_eth_timesync_write_time(uint16_t port_id, const struct timespec *time)</div></div>
<div class="ttc" id="astructrte__eth__conf_html_ad8c15e528dccff643adf7fc96fec6473"><div class="ttname"><a href="structrte__eth__conf.html#ad8c15e528dccff643adf7fc96fec6473">rte_eth_conf::link_speeds</a></div><div class="ttdeci">uint32_t link_speeds</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01294">rte_ethdev.h:1294</a></div></div>
<div class="ttc" id="astructrte__eth__fdir__masks_html"><div class="ttname"><a href="structrte__eth__fdir__masks.html">rte_eth_fdir_masks</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__eth__ctrl_8h_source.html#l00354">rte_eth_ctrl.h:354</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ab6daa1713d569210c5ac4c8746b83169"><div class="ttname"><a href="rte__ethdev_8h.html#ab6daa1713d569210c5ac4c8746b83169">rte_eth_rx_queue_info_get</a></div><div class="ttdeci">int rte_eth_rx_queue_info_get(uint16_t port_id, uint16_t queue_id, struct rte_eth_rxq_info *qinfo)</div></div>
<div class="ttc" id="astructrte__eth__rss__conf_html_ad70f17882a835e5d4e38c64a9f872fdc"><div class="ttname"><a href="structrte__eth__rss__conf.html#ad70f17882a835e5d4e38c64a9f872fdc">rte_eth_rss_conf::rss_hf</a></div><div class="ttdeci">uint64_t rss_hf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00457">rte_ethdev.h:457</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__peer_html_a7764b4c39b72be8f4a6cfd318e977471"><div class="ttname"><a href="structrte__eth__hairpin__peer.html#a7764b4c39b72be8f4a6cfd318e977471">rte_eth_hairpin_peer::queue</a></div><div class="ttdeci">uint16_t queue</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01104">rte_ethdev.h:1104</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a3fb80537ae4bbec7d12870ff4c620e96ad0745f1f46edb7291856c304bcc6758d"><div class="ttname"><a href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96ad0745f1f46edb7291856c304bcc6758d">RTE_ETH_FEC_AUTO</a></div><div class="ttdeci">@ RTE_ETH_FEC_AUTO</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01678">rte_ethdev.h:1678</a></div></div>
<div class="ttc" id="astructrte__eth__vlan__mirror_html"><div class="ttname"><a href="structrte__eth__vlan__mirror.html">rte_eth_vlan_mirror</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00821">rte_ethdev.h:821</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779dab7679227d47c8aa08acaba205ef95984"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dab7679227d47c8aa08acaba205ef95984">RTE_ETH_EVENT_MACSEC</a></div><div class="ttdeci">@ RTE_ETH_EVENT_MACSEC</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03462">rte_ethdev.h:3462</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a3abc01863cf282ac707faf4a2782392a"><div class="ttname"><a href="rte__ethdev_8h.html#a3abc01863cf282ac707faf4a2782392a">rte_eth_dev_flow_ctrl_set</a></div><div class="ttdeci">int rte_eth_dev_flow_ctrl_set(uint16_t port_id, struct rte_eth_fc_conf *fc_conf)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html">rte_eth_vmdq_dcb_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00905">rte_ethdev.h:905</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_af3ff61eaf3b5bd61fe10923e406298ed"><div class="ttname"><a href="rte__ethdev_8h.html#af3ff61eaf3b5bd61fe10923e406298ed">rte_eth_stats_reset</a></div><div class="ttdeci">int rte_eth_stats_reset(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a12c9fe2e1f0e142e90217dd16a1b0329"><div class="ttname"><a href="rte__ethdev_8h.html#a12c9fe2e1f0e142e90217dd16a1b0329">rte_eth_dev_owner_get</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_owner_get(const uint16_t port_id, struct rte_eth_dev_owner *owner)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_afdc834c1c52e9fb512301990468ca7c2"><div class="ttname"><a href="rte__ethdev_8h.html#afdc834c1c52e9fb512301990468ca7c2">rte_eth_dev_start</a></div><div class="ttdeci">int rte_eth_dev_start(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_a6024467b1697aea1e1c8eb5fd93b0808"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#a6024467b1697aea1e1c8eb5fd93b0808">rte_eth_vmdq_rx_conf::default_pool</a></div><div class="ttdeci">uint8_t default_pool</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00939">rte_ethdev.h:939</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_acde49b964009fcfdcab149ccc81d43d8"><div class="ttname"><a href="rte__ethdev_8h.html#acde49b964009fcfdcab149ccc81d43d8">rte_eth_dev_rx_queue_start</a></div><div class="ttdeci">int rte_eth_dev_rx_queue_start(uint16_t port_id, uint16_t rx_queue_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0449571f8fe2d8751f35999a5508f8beae20592d15276d5257d2ff81e4965b3ee"><div class="ttname"><a href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8beae20592d15276d5257d2ff81e4965b3ee">RTE_ETH_EVENT_IPSEC_SA_BYTE_EXPIRY</a></div><div class="ttdeci">@ RTE_ETH_EVENT_IPSEC_SA_BYTE_EXPIRY</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03423">rte_ethdev.h:3422</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad9c80e6e25ce9d6e8acd4e720cc64c36"><div class="ttname"><a href="rte__ethdev_8h.html#ad9c80e6e25ce9d6e8acd4e720cc64c36">__rte_aligned</a></div><div class="ttdeci">__extension__ struct rte_eth_link __rte_aligned(8)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a7297b36c033fbeaaae77d31de13cc4bc"><div class="ttname"><a href="rte__ethdev_8h.html#a7297b36c033fbeaaae77d31de13cc4bc">rte_eth_rx_hairpin_queue_setup</a></div><div class="ttdeci">__rte_experimental int rte_eth_rx_hairpin_queue_setup(uint16_t port_id, uint16_t rx_queue_id, uint16_t nb_rx_desc, const struct rte_eth_hairpin_conf *conf)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a3fb80537ae4bbec7d12870ff4c620e96a004244bb807fadac186695a733470351"><div class="ttname"><a href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96a004244bb807fadac186695a733470351">RTE_ETH_FEC_NOFEC</a></div><div class="ttdeci">@ RTE_ETH_FEC_NOFEC</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01677">rte_ethdev.h:1677</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aefc43e2c17cd21cb3a27fbfc1d68f3a1"><div class="ttname"><a href="rte__ethdev_8h.html#aefc43e2c17cd21cb3a27fbfc1d68f3a1">rte_eth_dev_get_name_by_port</a></div><div class="ttdeci">int rte_eth_dev_get_name_by_port(uint16_t port_id, char *name)</div></div>
<div class="ttc" id="arte__eth__ctrl_8h_html_ac1f701a3e5754496d2dff0063717bd88"><div class="ttname"><a href="rte__eth__ctrl_8h.html#ac1f701a3e5754496d2dff0063717bd88">rte_fdir_mode</a></div><div class="ttdeci">rte_fdir_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__eth__ctrl_8h_source.html#l00424">rte_eth_ctrl.h:424</a></div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_a6cfe3b3ee46e9a8b8c62a64294b0b564"><div class="ttname"><a href="structrte__eth__rxconf.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">rte_eth_rxconf::offloads</a></div><div class="ttdeci">uint64_t offloads</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01043">rte_ethdev.h:1043</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_af5a2d29926171cb3876546ec9fe6efae"><div class="ttname"><a href="rte__ethdev_8h.html#af5a2d29926171cb3876546ec9fe6efae">rte_eth_dev_set_rx_queue_stats_mapping</a></div><div class="ttdeci">int rte_eth_dev_set_rx_queue_stats_mapping(uint16_t port_id, uint16_t rx_queue_id, uint8_t stat_idx)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a63e47e0d2a4837966f8d407bad03d29e"><div class="ttname"><a href="rte__ethdev_8h.html#a63e47e0d2a4837966f8d407bad03d29e">rte_eth_dev_priority_flow_ctrl_set</a></div><div class="ttdeci">int rte_eth_dev_priority_flow_ctrl_set(uint16_t port_id, struct rte_eth_pfc_conf *pfc_conf)</div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_afb96f8601653c049cf230aee1cc6a5ce"><div class="ttname"><a href="structrte__eth__rxconf.html#afb96f8601653c049cf230aee1cc6a5ce">rte_eth_rxconf::rx_free_thresh</a></div><div class="ttdeci">uint16_t rx_free_thresh</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01034">rte_ethdev.h:1034</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ace8779bcecccb86c94ce3638f35c9254"><div class="ttname"><a href="rte__ethdev_8h.html#ace8779bcecccb86c94ce3638f35c9254">rte_eth_tx_buffer_flush</a></div><div class="ttdeci">static uint16_t rte_eth_tx_buffer_flush(uint16_t port_id, uint16_t queue_id, struct rte_eth_dev_tx_buffer *buffer)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l05284">rte_ethdev.h:5284</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aaec6ab973ff515cc8b07aaad2b3dddb8"><div class="ttname"><a href="rte__ethdev_8h.html#aaec6ab973ff515cc8b07aaad2b3dddb8">rte_eth_dev_uc_hash_table_set</a></div><div class="ttdeci">int rte_eth_dev_uc_hash_table_set(uint16_t port_id, struct rte_ether_addr *addr, uint8_t on)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4b6a29579d85e90b52e629139144aebc"><div class="ttname"><a href="rte__ethdev_8h.html#a4b6a29579d85e90b52e629139144aebc">rte_eth_find_next_owned_by</a></div><div class="ttdeci">uint64_t rte_eth_find_next_owned_by(uint16_t port_id, const uint64_t owner_id)</div></div>
<div class="ttc" id="astructrte__eth__stats_html_aaf39205f9c73f5b800cde7ccdadda59e"><div class="ttname"><a href="structrte__eth__stats.html#aaf39205f9c73f5b800cde7ccdadda59e">rte_eth_stats::q_errors</a></div><div class="ttdeci">uint64_t q_errors[RTE_ETHDEV_QUEUE_STAT_CNTRS]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00265">rte_ethdev.h:265</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a32ff25f28872830b629b52e5e12d8efaa261626b3f24873374faa78d577a8ff23"><div class="ttname"><a href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaa261626b3f24873374faa78d577a8ff23">RTE_ETH_DEV_ATTACHED</a></div><div class="ttdeci">@ RTE_ETH_DEV_ATTACHED</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01781">rte_ethdev.h:1781</a></div></div>
<div class="ttc" id="astructrte__eth__txconf_html_ad81b9d171a4d05802d179b0708f0c637"><div class="ttname"><a href="structrte__eth__txconf.html#ad81b9d171a4d05802d179b0708f0c637">rte_eth_txconf::tx_free_thresh</a></div><div class="ttdeci">uint16_t tx_free_thresh</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01063">rte_ethdev.h:1063</a></div></div>
<div class="ttc" id="arte__common_8h_html"><div class="ttname"><a href="rte__common_8h.html">rte_common.h</a></div></div>
<div class="ttc" id="astructrte__eth__desc__lim_html_af9d2102e6560a023ff696c6803f18373"><div class="ttname"><a href="structrte__eth__desc__lim.html#af9d2102e6560a023ff696c6803f18373">rte_eth_desc_lim::nb_min</a></div><div class="ttdeci">uint16_t nb_min</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01148">rte_ethdev.h:1148</a></div></div>
<div class="ttc" id="astructrte__eth__switch__info_html_a0d8659998f3491de0fd2b0f4dc75dd65"><div class="ttname"><a href="structrte__eth__switch__info.html#a0d8659998f3491de0fd2b0f4dc75dd65">rte_eth_switch_info::domain_id</a></div><div class="ttdeci">uint16_t domain_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01469">rte_ethdev.h:1469</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a812ae2d7b0ca79e4e34af32fcd14defc"><div class="ttname"><a href="rte__ethdev_8h.html#a812ae2d7b0ca79e4e34af32fcd14defc">rte_eth_dev_set_ptypes</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_set_ptypes(uint16_t port_id, uint32_t ptype_mask, uint32_t *set_ptypes, unsigned int num)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_ac0bef2920a6ade4041cab5103f4700d9"><div class="ttname"><a href="rte__ethdev_8h.html#ac0bef2920a6ade4041cab5103f4700d9">rte_eth_dev_callback_register</a></div><div class="ttdeci">int rte_eth_dev_callback_register(uint16_t port_id, enum rte_eth_event_type event, rte_eth_dev_cb_fn cb_fn, void *cb_arg)</div></div>
<div class="ttc" id="arte__ethdev__trace__fp_8h_html"><div class="ttname"><a href="rte__ethdev__trace__fp_8h.html">rte_ethdev_trace_fp.h</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ac2ff52a373e6d9ee2918771c96c5c1a0"><div class="ttname"><a href="rte__ethdev_8h.html#ac2ff52a373e6d9ee2918771c96c5c1a0">rte_eth_hairpin_bind</a></div><div class="ttdeci">__rte_experimental int rte_eth_hairpin_bind(uint16_t tx_port, uint16_t rx_port)</div></div>
<div class="ttc" id="astructrte__eth__udp__tunnel_html"><div class="ttname"><a href="structrte__eth__udp__tunnel.html">rte_eth_udp_tunnel</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01271">rte_ethdev.h:1271</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a57c1b3902bfc83cace67961c4c8b4d51"><div class="ttname"><a href="rte__ethdev_8h.html#a57c1b3902bfc83cace67961c4c8b4d51">rte_eth_dev_owner_new</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_owner_new(uint64_t *owner_id)</div></div>
<div class="ttc" id="astructrte__eth__txmode_html_a6cfe3b3ee46e9a8b8c62a64294b0b564"><div class="ttname"><a href="structrte__eth__txmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">rte_eth_txmode::offloads</a></div><div class="ttdeci">uint64_t offloads</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00959">rte_ethdev.h:959</a></div></div>
<div class="ttc" id="astructrte__intr__conf_html_a108033f8d451a748487e400041d45e48"><div class="ttname"><a href="structrte__intr__conf.html#a108033f8d451a748487e400041d45e48">rte_intr_conf::rxq</a></div><div class="ttdeci">uint32_t rxq</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01283">rte_ethdev.h:1283</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4834f572f4dd4e46d81ad09b7d5fffd5a54923bde9b70a40e8455495d45747a9a"><div class="ttname"><a href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5a54923bde9b70a40e8455495d45747a9a">ETH_MQ_TX_VMDQ_ONLY</a></div><div class="ttdeci">@ ETH_MQ_TX_VMDQ_ONLY</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00387">rte_ethdev.h:387</a></div></div>
<div class="ttc" id="astructrte__eth__desc__lim_html_a9b973a4b01b4b036f54eb67945031b1a"><div class="ttname"><a href="structrte__eth__desc__lim.html#a9b973a4b01b4b036f54eb67945031b1a">rte_eth_desc_lim::nb_align</a></div><div class="ttdeci">uint16_t nb_align</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01149">rte_ethdev.h:1149</a></div></div>
<div class="ttc" id="astructrte__eth__fc__conf_html_a442a0de0c0746fb498cb5b46772e2707"><div class="ttname"><a href="structrte__eth__fc__conf.html#a442a0de0c0746fb498cb5b46772e2707">rte_eth_fc_conf::mode</a></div><div class="ttdeci">enum rte_eth_fc_mode mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01194">rte_ethdev.h:1195</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a51fd0c5d4c2366abf95f7364accf3143"><div class="ttname"><a href="structrte__eth__conf.html#a51fd0c5d4c2366abf95f7364accf3143">rte_eth_conf::lpbk_mode</a></div><div class="ttdeci">uint32_t lpbk_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01303">rte_ethdev.h:1303</a></div></div>
<div class="ttc" id="astructrte__eth__dev__module__info_html"><div class="ttname"><a href="structrte__eth__dev__module__info.html">rte_eth_dev_module_info</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__dev__info_8h_source.html#l00034">rte_dev_info.h:34</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ad7cc639af62156ee0c5507f1965abc08"><div class="ttname"><a href="structrte__eth__dev__info.html#ad7cc639af62156ee0c5507f1965abc08">rte_eth_dev_info::rx_queue_offload_capa</a></div><div class="ttdeci">uint64_t rx_queue_offload_capa</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01528">rte_ethdev.h:1528</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a8f02d328521addc69743ec44f124065c"><div class="ttname"><a href="structrte__eth__dev__info.html#a8f02d328521addc69743ec44f124065c">rte_eth_dev_info::reta_size</a></div><div class="ttdeci">uint16_t reta_size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01532">rte_ethdev.h:1532</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9ab708089665bebcd65cefe5383b24f2"><div class="ttname"><a href="rte__ethdev_8h.html#a9ab708089665bebcd65cefe5383b24f2">rte_eth_dev_count_avail</a></div><div class="ttdeci">uint16_t rte_eth_dev_count_avail(void)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html">rte_eth_vmdq_rx_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00936">rte_ethdev.h:936</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779da36a9f9b974cba6943252f3ff8563e067"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da36a9f9b974cba6943252f3ff8563e067">RTE_ETH_EVENT_VF_MBOX</a></div><div class="ttdeci">@ RTE_ETH_EVENT_VF_MBOX</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03461">rte_ethdev.h:3461</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_afb320893bc8887d4fa065488519edeeba82966bcf7c00158fa5771d54f2933ee3"><div class="ttname"><a href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeba82966bcf7c00158fa5771d54f2933ee3">ETH_4_TCS</a></div><div class="ttdeci">@ ETH_4_TCS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00856">rte_ethdev.h:856</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a9f99b6c1e5a8b7fa21eef1d4459d2242"><div class="ttname"><a href="structrte__eth__dev__info.html#a9f99b6c1e5a8b7fa21eef1d4459d2242">rte_eth_dev_info::default_txportconf</a></div><div class="ttdeci">struct rte_eth_dev_portconf default_txportconf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01547">rte_ethdev.h:1551</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ad13ef54375069384dc8cab6df2cf2dc8"><div class="ttname"><a href="structrte__eth__dev__info.html#ad13ef54375069384dc8cab6df2cf2dc8">rte_eth_dev_info::default_rxportconf</a></div><div class="ttdeci">struct rte_eth_dev_portconf default_rxportconf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01547">rte_ethdev.h:1549</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_acd04b893212e9b643b8762344a97cf76"><div class="ttname"><a href="rte__ethdev_8h.html#acd04b893212e9b643b8762344a97cf76">rte_eth_tx_hairpin_queue_setup</a></div><div class="ttdeci">__rte_experimental int rte_eth_tx_hairpin_queue_setup(uint16_t port_id, uint16_t tx_queue_id, uint16_t nb_tx_desc, const struct rte_eth_hairpin_conf *conf)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad7aaa6d846a6e71edb4f6c737cdf60c7"><div class="ttname"><a href="rte__ethdev_8h.html#ad7aaa6d846a6e71edb4f6c737cdf60c7">rte_eth_timesync_read_time</a></div><div class="ttdeci">int rte_eth_timesync_read_time(uint16_t port_id, struct timespec *time)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a527bc13f6c7fada902cb598c050782ee"><div class="ttname"><a href="rte__ethdev_8h.html#a527bc13f6c7fada902cb598c050782ee">rte_eth_fec_set</a></div><div class="ttdeci">__rte_experimental int rte_eth_fec_set(uint16_t port_id, uint32_t fec_capa)</div></div>
<div class="ttc" id="arte__common_8h_html_ae1a7c8799cb57669ae2ddf367b21533f"><div class="ttname"><a href="rte__common_8h.html#ae1a7c8799cb57669ae2ddf367b21533f">__rte_unused</a></div><div class="ttdeci">#define __rte_unused</div><div class="ttdef"><b>Definition:</b> <a href="rte__common_8h_source.html#l00116">rte_common.h:116</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aacd4952d9f45acd463e203c21db9a7bb"><div class="ttname"><a href="rte__ethdev_8h.html#aacd4952d9f45acd463e203c21db9a7bb">rte_eth_tx_buffer_set_err_callback</a></div><div class="ttdeci">int rte_eth_tx_buffer_set_err_callback(struct rte_eth_dev_tx_buffer *buffer, buffer_tx_error_fn callback, void *userdata)</div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_a6cfe3b3ee46e9a8b8c62a64294b0b564"><div class="ttname"><a href="structrte__eth__rxmode.html#a6cfe3b3ee46e9a8b8c62a64294b0b564">rte_eth_rxmode::offloads</a></div><div class="ttdeci">uint64_t offloads</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00412">rte_ethdev.h:412</a></div></div>
<div class="ttc" id="astructrte__eth__switch__info_html"><div class="ttname"><a href="structrte__eth__switch__info.html">rte_eth_switch_info</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01467">rte_ethdev.h:1467</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a3fb80537ae4bbec7d12870ff4c620e96add58fbd4b98a82c9cdbf8f5ae93dba04"><div class="ttname"><a href="rte__ethdev_8h.html#a3fb80537ae4bbec7d12870ff4c620e96add58fbd4b98a82c9cdbf8f5ae93dba04">RTE_ETH_FEC_RS</a></div><div class="ttdeci">@ RTE_ETH_FEC_RS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01680">rte_ethdev.h:1680</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__conf_html_a8e454b82ee6535ac17bd99fae766a631"><div class="ttname"><a href="structrte__eth__hairpin__conf.html#a8e454b82ee6535ac17bd99fae766a631">rte_eth_hairpin_conf::peer_count</a></div><div class="ttdeci">uint32_t peer_count</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01114">rte_ethdev.h:1114</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a70953d8101144f803db78c2822a3dc37"><div class="ttname"><a href="rte__ethdev_8h.html#a70953d8101144f803db78c2822a3dc37">rte_eth_timesync_disable</a></div><div class="ttdeci">int rte_eth_timesync_disable(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a572cbdd554578f35c4480f1397e7dea0"><div class="ttname"><a href="rte__ethdev_8h.html#a572cbdd554578f35c4480f1397e7dea0">rte_eth_find_next</a></div><div class="ttdeci">uint16_t rte_eth_find_next(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_aee5929c07b0f1d3cb235784a6f33010f"><div class="ttname"><a href="rte__ethdev_8h.html#aee5929c07b0f1d3cb235784a6f33010f">rte_eth_dev_count_total</a></div><div class="ttdeci">uint16_t rte_eth_dev_count_total(void)</div></div>
<div class="ttc" id="astructrte__intr__conf_html_aad8b10a585f5c0c97bae772af492ba8f"><div class="ttname"><a href="structrte__intr__conf.html#aad8b10a585f5c0c97bae772af492ba8f">rte_intr_conf::lsc</a></div><div class="ttdeci">uint32_t lsc</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01281">rte_ethdev.h:1281</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a6b0ca4edb9b9f40099e9f04ea704cfac"><div class="ttname"><a href="rte__ethdev_8h.html#a6b0ca4edb9b9f40099e9f04ea704cfac">rte_eth_dev_is_removed</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_is_removed(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__mempool_html"><div class="ttname"><a href="structrte__mempool.html">rte_mempool</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__mempool_8h_source.html#l00207">rte_mempool.h:207</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a012a874434677984af1f026ad585dd0da308323e3152afc591f57f613d2418eae"><div class="ttname"><a href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da308323e3152afc591f57f613d2418eae">ETH_8_POOLS</a></div><div class="ttdeci">@ ETH_8_POOLS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00865">rte_ethdev.h:865</a></div></div>
<div class="ttc" id="astructrte__eth__burst__mode_html_a899a76dc5f03f0d4ea3793c339e07ee9"><div class="ttname"><a href="structrte__eth__burst__mode.html#a899a76dc5f03f0d4ea3793c339e07ee9">rte_eth_burst_mode::flags</a></div><div class="ttdeci">uint64_t flags</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01599">rte_ethdev.h:1599</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779daf036573c1c236f5780892cb4fadaa7e6"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779daf036573c1c236f5780892cb4fadaa7e6">RTE_ETH_EVENT_MAX</a></div><div class="ttdeci">@ RTE_ETH_EVENT_MAX</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03469">rte_ethdev.h:3468</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_adb70723c985c3ea177591b67cfc49178"><div class="ttname"><a href="rte__ethdev_8h.html#adb70723c985c3ea177591b67cfc49178">rte_eth_add_rx_callback</a></div><div class="ttdeci">const struct rte_eth_rxtx_callback * rte_eth_add_rx_callback(uint16_t port_id, uint16_t queue_id, rte_rx_callback_fn fn, void *user_param)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_afef356da666852b06301ab92f29098b5"><div class="ttname"><a href="rte__ethdev_8h.html#afef356da666852b06301ab92f29098b5">rte_eth_fec_get_capability</a></div><div class="ttdeci">__rte_experimental int rte_eth_fec_get_capability(uint16_t port_id, struct rte_eth_fec_capa *speed_fec_capa, unsigned int num)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3ea66316d2ff53011a3209207734c124f3c"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea66316d2ff53011a3209207734c124f3c">ETH_MQ_RX_VMDQ_ONLY</a></div><div class="ttdeci">@ ETH_MQ_RX_VMDQ_ONLY</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00362">rte_ethdev.h:362</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9eda431989b68c708c7a875d71592a70aeb67d5bf14d3e6c963eb627e8c8abc8e"><div class="ttname"><a href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70aeb67d5bf14d3e6c963eb627e8c8abc8e">RTE_FDIR_PBALLOC_64K</a></div><div class="ttdeci">@ RTE_FDIR_PBALLOC_64K</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01233">rte_ethdev.h:1233</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9eda431989b68c708c7a875d71592a70"><div class="ttname"><a href="rte__ethdev_8h.html#a9eda431989b68c708c7a875d71592a70">rte_fdir_pballoc_type</a></div><div class="ttdeci">rte_fdir_pballoc_type</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01232">rte_ethdev.h:1232</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0bb6f86407ad82bfa9ba884b81e4f33e"><div class="ttname"><a href="rte__ethdev_8h.html#a0bb6f86407ad82bfa9ba884b81e4f33e">rte_eth_rss_hf_refine</a></div><div class="ttdeci">static uint64_t rte_eth_rss_hf_refine(uint64_t rss_hf)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00600">rte_ethdev.h:600</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_af9544423109c0c107ca74d73d483e703"><div class="ttname"><a href="structrte__eth__conf.html#af9544423109c0c107ca74d73d483e703">rte_eth_conf::dcb_tx_conf</a></div><div class="ttdeci">struct rte_eth_dcb_tx_conf dcb_tx_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1320</a></div></div>
<div class="ttc" id="astructrte__fdir__conf_html_a6d21f48c75d50917d0b737473df8b067"><div class="ttname"><a href="structrte__fdir__conf.html#a6d21f48c75d50917d0b737473df8b067">rte_fdir_conf::status</a></div><div class="ttdeci">enum rte_fdir_status_mode status</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01207">rte_ethdev.h:1256</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a51f85ee7f22451fd162c6db42979cf36"><div class="ttname"><a href="structrte__eth__dev__info.html#a51f85ee7f22451fd162c6db42979cf36">rte_eth_dev_info::max_mtu</a></div><div class="ttdeci">uint16_t max_mtu</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01510">rte_ethdev.h:1510</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__cap_html_a1381f53c66817b97a41c86063286572d"><div class="ttname"><a href="structrte__eth__hairpin__cap.html#a1381f53c66817b97a41c86063286572d">rte_eth_hairpin_cap::max_tx_2_rx</a></div><div class="ttdeci">uint16_t max_tx_2_rx</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01090">rte_ethdev.h:1090</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4834f572f4dd4e46d81ad09b7d5fffd5ae53e78000f917e8d801a4cc9e354626d"><div class="ttname"><a href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5ae53e78000f917e8d801a4cc9e354626d">ETH_MQ_TX_DCB</a></div><div class="ttdeci">@ ETH_MQ_TX_DCB</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00385">rte_ethdev.h:385</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a81c89d5cdec796fd46c64f1e80f1b454"><div class="ttname"><a href="rte__ethdev_8h.html#a81c89d5cdec796fd46c64f1e80f1b454">rte_eth_dev_set_vlan_pvid</a></div><div class="ttdeci">int rte_eth_dev_set_vlan_pvid(uint16_t port_id, uint16_t pvid, int on)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3e"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3e">rte_eth_rx_mq_mode</a></div><div class="ttdeci">rte_eth_rx_mq_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00350">rte_ethdev.h:350</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ae8c05489ea927eb7989108bf94b4f06fa6da4656c5967635cff312efc2a7849a0"><div class="ttname"><a href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06fa6da4656c5967635cff312efc2a7849a0">ETH_VLAN_TYPE_INNER</a></div><div class="ttdeci">@ ETH_VLAN_TYPE_INNER</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00424">rte_ethdev.h:424</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__capa_html_a5a6ed8c04a3db86066924b1a1bf4dad3"><div class="ttname"><a href="structrte__eth__rxseg__capa.html#a5a6ed8c04a3db86066924b1a1bf4dad3">rte_eth_rxseg_capa::reserved</a></div><div class="ttdeci">uint16_t reserved</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01492">rte_ethdev.h:1492</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779dacd52a236091fd2e0481093f36cff614b"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dacd52a236091fd2e0481093f36cff614b">RTE_ETH_EVENT_FLOW_AGED</a></div><div class="ttdeci">@ RTE_ETH_EVENT_FLOW_AGED</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03467">rte_ethdev.h:3467</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_a462703bfeca72b2d1039f588d8ddbf3c"><div class="ttname"><a href="structrte__eth__stats.html#a462703bfeca72b2d1039f588d8ddbf3c">rte_eth_stats::imissed</a></div><div class="ttdeci">uint64_t imissed</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00249">rte_ethdev.h:249</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__conf_html_acc6b9c13fce7553ed09b271dace31cea"><div class="ttname"><a href="structrte__eth__hairpin__conf.html#acc6b9c13fce7553ed09b271dace31cea">rte_eth_hairpin_conf::tx_explicit</a></div><div class="ttdeci">uint32_t tx_explicit</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01125">rte_ethdev.h:1125</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779dafba97d8c075ab1b0ce5cbfe6d56cb333"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dafba97d8c075ab1b0ce5cbfe6d56cb333">RTE_ETH_EVENT_NEW</a></div><div class="ttdeci">@ RTE_ETH_EVENT_NEW</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03464">rte_ethdev.h:3464</a></div></div>
<div class="ttc" id="astructrte__eth__txmode_html_a75f74e662d8776bd538f66ae57f68035"><div class="ttname"><a href="structrte__eth__txmode.html#a75f74e662d8776bd538f66ae57f68035">rte_eth_txmode::hw_vlan_insert_pvid</a></div><div class="ttdeci">__extension__ uint8_t hw_vlan_insert_pvid</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00967">rte_ethdev.h:967</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a941d0a0f52fac2edef8c7fc6c18b7b0d"><div class="ttname"><a href="structrte__eth__dev__info.html#a941d0a0f52fac2edef8c7fc6c18b7b0d">rte_eth_dev_info::flow_type_rss_offloads</a></div><div class="ttdeci">uint64_t flow_type_rss_offloads</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01536">rte_ethdev.h:1536</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779dad3ab0b7c29797255078c3fd482d432a0"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779dad3ab0b7c29797255078c3fd482d432a0">RTE_ETH_EVENT_QUEUE_STATE</a></div><div class="ttdeci">@ RTE_ETH_EVENT_QUEUE_STATE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03458">rte_ethdev.h:3457</a></div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_a7d5e77b160d894a07c331b0819b40780"><div class="ttname"><a href="structrte__eth__rxconf.html#a7d5e77b160d894a07c331b0819b40780">rte_eth_rxconf::reserved_64s</a></div><div class="ttdeci">uint64_t reserved_64s[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01053">rte_ethdev.h:1053</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_afa63f7644ae1693b8a809ef99cb70d77"><div class="ttname"><a href="structrte__eth__conf.html#afa63f7644ae1693b8a809ef99cb70d77">rte_eth_conf::dcb_rx_conf</a></div><div class="ttdeci">struct rte_eth_dcb_rx_conf dcb_rx_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1312</a></div></div>
<div class="ttc" id="astructrte__eth__fc__conf_html_a2a3dce6291881ac9be7fb969ee0b67a7"><div class="ttname"><a href="structrte__eth__fc__conf.html#a2a3dce6291881ac9be7fb969ee0b67a7">rte_eth_fc_conf::send_xon</a></div><div class="ttdeci">uint16_t send_xon</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01194">rte_ethdev.h:1194</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aa034be0bc72cc626ade4094c036208f4"><div class="ttname"><a href="rte__ethdev_8h.html#aa034be0bc72cc626ade4094c036208f4">rte_eth_dev_tx_offload_name</a></div><div class="ttdeci">const char * rte_eth_dev_tx_offload_name(uint64_t offload)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a8866e436d02aa2d73da24857ef3d23fa"><div class="ttname"><a href="rte__ethdev_8h.html#a8866e436d02aa2d73da24857ef3d23fa">rte_eth_dev_get_eeprom_length</a></div><div class="ttdeci">int rte_eth_dev_get_eeprom_length(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_ae8c05489ea927eb7989108bf94b4f06fad3f39156c3db21689d00f445204e48a4"><div class="ttname"><a href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06fad3f39156c3db21689d00f445204e48a4">ETH_VLAN_TYPE_OUTER</a></div><div class="ttdeci">@ ETH_VLAN_TYPE_OUTER</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00425">rte_ethdev.h:425</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a36ba70a5a6fce2c2c1f774828ba78f8d"><div class="ttname"><a href="rte__ethdev_8h.html#a36ba70a5a6fce2c2c1f774828ba78f8d">rte_eth_rx_queue_setup</a></div><div class="ttdeci">int rte_eth_rx_queue_setup(uint16_t port_id, uint16_t rx_queue_id, uint16_t nb_rx_desc, unsigned int socket_id, const struct rte_eth_rxconf *rx_conf, struct rte_mempool *mb_pool)</div></div>
<div class="ttc" id="astructrte__eth__conf_html_addc9c7bb19ed12f1171c543493553806"><div class="ttname"><a href="structrte__eth__conf.html#addc9c7bb19ed12f1171c543493553806">rte_eth_conf::rss_conf</a></div><div class="ttdeci">struct rte_eth_rss_conf rss_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1309</a></div></div>
<div class="ttc" id="astructrte__eth__desc__lim_html"><div class="ttname"><a href="structrte__eth__desc__lim.html">rte_eth_desc_lim</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01146">rte_ethdev.h:1146</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a56200b0c25f3ecab5abe9bd2b647c215"><div class="ttname"><a href="rte__ethdev_8h.html#a56200b0c25f3ecab5abe9bd2b647c215">rte_eth_link_get</a></div><div class="ttdeci">int rte_eth_link_get(uint16_t port_id, struct rte_eth_link *link)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a60938179a2892235fd72f2827eacb2df"><div class="ttname"><a href="rte__ethdev_8h.html#a60938179a2892235fd72f2827eacb2df">rte_eth_remove_tx_callback</a></div><div class="ttdeci">int rte_eth_remove_tx_callback(uint16_t port_id, uint16_t queue_id, const struct rte_eth_rxtx_callback *user_cb)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a90a53393e74caa397ca60d87a7bb8cce"><div class="ttname"><a href="rte__ethdev_8h.html#a90a53393e74caa397ca60d87a7bb8cce">rte_eth_xstats_get_names_by_id</a></div><div class="ttdeci">int rte_eth_xstats_get_names_by_id(uint16_t port_id, struct rte_eth_xstat_name *xstats_names, unsigned int size, uint64_t *ids)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a012a874434677984af1f026ad585dd0da6d8ac01047480b34f6963a0d9d21ddf2"><div class="ttname"><a href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da6d8ac01047480b34f6963a0d9d21ddf2">ETH_64_POOLS</a></div><div class="ttdeci">@ ETH_64_POOLS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00869">rte_ethdev.h:868</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a386c83c7cc16ec9886ecf2925e7be4a3"><div class="ttname"><a href="rte__ethdev_8h.html#a386c83c7cc16ec9886ecf2925e7be4a3">rte_eth_dev_get_mtu</a></div><div class="ttdeci">int rte_eth_dev_get_mtu(uint16_t port_id, uint16_t *mtu)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9caad71a6958aaf72dfce61bac897ad3af6ffb6aa3d299faa0be61fc5f337ded9"><div class="ttname"><a href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3af6ffb6aa3d299faa0be61fc5f337ded9">RTE_FC_FULL</a></div><div class="ttdeci">@ RTE_FC_FULL</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01183">rte_ethdev.h:1182</a></div></div>
<div class="ttc" id="astructrte__eth__rxmode_html"><div class="ttname"><a href="structrte__eth__rxmode.html">rte_eth_rxmode</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00400">rte_ethdev.h:400</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a88371c8cf4b2ec9e3e2e7c9adae2fe9a"><div class="ttname"><a href="rte__ethdev_8h.html#a88371c8cf4b2ec9e3e2e7c9adae2fe9a">rte_eth_dev_rx_intr_enable</a></div><div class="ttdeci">int rte_eth_dev_rx_intr_enable(uint16_t port_id, uint16_t queue_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4834f572f4dd4e46d81ad09b7d5fffd5a82109e803fcd709168e1ef8aa511dd97"><div class="ttname"><a href="rte__ethdev_8h.html#a4834f572f4dd4e46d81ad09b7d5fffd5a82109e803fcd709168e1ef8aa511dd97">ETH_MQ_TX_VMDQ_DCB</a></div><div class="ttdeci">@ ETH_MQ_TX_VMDQ_DCB</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00386">rte_ethdev.h:386</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a084e132696e8d0f59f643d822c8cedb7"><div class="ttname"><a href="structrte__eth__conf.html#a084e132696e8d0f59f643d822c8cedb7">rte_eth_conf::rx_adv_conf</a></div><div class="ttdeci">struct rte_eth_conf::@153 rx_adv_conf</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0449571f8fe2d8751f35999a5508f8beaa8bb18616ef0485c9fd7e493d6d909b2"><div class="ttname"><a href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8beaa8bb18616ef0485c9fd7e493d6d909b2">RTE_ETH_EVENT_IPSEC_ESN_OVERFLOW</a></div><div class="ttdeci">@ RTE_ETH_EVENT_IPSEC_ESN_OVERFLOW</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03419">rte_ethdev.h:3418</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a67c79e898a7391d9eae52e4b3ba1cb79"><div class="ttname"><a href="rte__ethdev_8h.html#a67c79e898a7391d9eae52e4b3ba1cb79">rte_eth_iterator_next</a></div><div class="ttdeci">uint16_t rte_eth_iterator_next(struct rte_dev_iterator *iter)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a12f941a2006073a1df36009b0956dad4"><div class="ttname"><a href="rte__ethdev_8h.html#a12f941a2006073a1df36009b0956dad4">rte_eth_timesync_adjust_time</a></div><div class="ttdeci">int rte_eth_timesync_adjust_time(uint16_t port_id, int64_t delta)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html_ac97924c8c390cedbe8533423062ca347"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html#ac97924c8c390cedbe8533423062ca347">rte_eth_vmdq_dcb_conf::enable_default_pool</a></div><div class="ttdeci">uint8_t enable_default_pool</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00907">rte_ethdev.h:907</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_acbca22df1ad695663d271f9671811b3d"><div class="ttname"><a href="rte__ethdev_8h.html#acbca22df1ad695663d271f9671811b3d">rte_eth_tx_buffer_drop_callback</a></div><div class="ttdeci">void rte_eth_tx_buffer_drop_callback(struct rte_mbuf **pkts, uint16_t unsent, void *userdata)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a6ba332478865156be084572b4893c0e9"><div class="ttname"><a href="rte__ethdev_8h.html#a6ba332478865156be084572b4893c0e9">rte_eth_dev_get_module_eeprom</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_get_module_eeprom(uint16_t port_id, struct rte_dev_eeprom_info *info)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a3752314447a8472e3588b6c3153a5048"><div class="ttname"><a href="structrte__eth__dev__info.html#a3752314447a8472e3588b6c3153a5048">rte_eth_dev_info::default_rxconf</a></div><div class="ttdeci">struct rte_eth_rxconf default_rxconf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01536">rte_ethdev.h:1537</a></div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_afb80e1b0e04fc94d9024aec83a5d3a6f"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#afb80e1b0e04fc94d9024aec83a5d3a6f">rte_eth_vmdq_rx_conf::pool_map</a></div><div class="ttdeci">struct rte_eth_vmdq_rx_conf::@152 pool_map[ETH_VMDQ_MAX_VLAN_FILTERS]</div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html_a1576f028debf3f0a3d4a09ee5285895c"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html#a1576f028debf3f0a3d4a09ee5285895c">rte_eth_vmdq_dcb_conf::nb_queue_pools</a></div><div class="ttdeci">enum rte_eth_nb_pools nb_queue_pools</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00887">rte_ethdev.h:906</a></div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_a25189ff51ac0748d611eabd14cb1cc6a"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#a25189ff51ac0748d611eabd14cb1cc6a">rte_eth_vmdq_rx_conf::rx_mode</a></div><div class="ttdeci">uint32_t rx_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00942">rte_ethdev.h:942</a></div></div>
<div class="ttc" id="arte__ethdev__core_8h_html"><div class="ttname"><a href="rte__ethdev__core_8h.html">rte_ethdev_core.h</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aa0bf0fadf6d9c309c887b8e03dcb1099"><div class="ttname"><a href="rte__ethdev_8h.html#aa0bf0fadf6d9c309c887b8e03dcb1099">rte_eth_find_next_sibling</a></div><div class="ttdeci">__rte_experimental uint16_t rte_eth_find_next_sibling(uint16_t port_id_start, uint16_t ref_port_id)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a26c70eaf59c05d1deab4f5983c9a9af5"><div class="ttname"><a href="structrte__eth__dev__info.html#a26c70eaf59c05d1deab4f5983c9a9af5">rte_eth_dev_info::vmdq_queue_num</a></div><div class="ttdeci">uint16_t vmdq_queue_num</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01540">rte_ethdev.h:1540</a></div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html_a5f53cc6c14441b6e9a1078de2ec818ba"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html#a5f53cc6c14441b6e9a1078de2ec818ba">rte_eth_vmdq_dcb_conf::pool_map</a></div><div class="ttdeci">struct rte_eth_vmdq_dcb_conf::@151 pool_map[ETH_VMDQ_MAX_VLAN_FILTERS]</div></div>
<div class="ttc" id="astructrte__eth__txmode_html_a95d369b3a5c27da570c4d105d3705e55"><div class="ttname"><a href="structrte__eth__txmode.html#a95d369b3a5c27da570c4d105d3705e55">rte_eth_txmode::hw_vlan_reject_untagged</a></div><div class="ttdeci">__extension__ uint8_t hw_vlan_reject_untagged</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00965">rte_ethdev.h:966</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a3955257d0cf03d4f49c64e674f132359"><div class="ttname"><a href="structrte__eth__conf.html#a3955257d0cf03d4f49c64e674f132359">rte_eth_conf::vmdq_dcb_conf</a></div><div class="ttdeci">struct rte_eth_vmdq_dcb_conf vmdq_dcb_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1310</a></div></div>
<div class="ttc" id="astructrte__eth__txconf_html_a7d5e77b160d894a07c331b0819b40780"><div class="ttname"><a href="structrte__eth__txconf.html#a7d5e77b160d894a07c331b0819b40780">rte_eth_txconf::reserved_64s</a></div><div class="ttdeci">uint64_t reserved_64s[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01074">rte_ethdev.h:1074</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a6fc010cf6216331c50bc02d2fd4e614f"><div class="ttname"><a href="rte__ethdev_8h.html#a6fc010cf6216331c50bc02d2fd4e614f">rte_eth_dev_stop</a></div><div class="ttdeci">int rte_eth_dev_stop(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a39ec2f717a00ce8a3ee627d01e5b5e44"><div class="ttname"><a href="rte__ethdev_8h.html#a39ec2f717a00ce8a3ee627d01e5b5e44">rte_eth_rx_descriptor_done</a></div><div class="ttdeci">static __rte_deprecated int rte_eth_rx_descriptor_done(uint16_t port_id, uint16_t queue_id, uint16_t offset)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l04922">rte_ethdev.h:4922</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__split_html_aa43c4c21b173ada1b6b7568956f0d650"><div class="ttname"><a href="structrte__eth__rxseg__split.html#aa43c4c21b173ada1b6b7568956f0d650">rte_eth_rxseg_split::reserved</a></div><div class="ttdeci">uint32_t reserved</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01014">rte_ethdev.h:1014</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ab594dc8be07126874ef7139be51c8fde"><div class="ttname"><a href="rte__ethdev_8h.html#ab594dc8be07126874ef7139be51c8fde">rte_eth_dev_pool_ops_supported</a></div><div class="ttdeci">int rte_eth_dev_pool_ops_supported(uint16_t port_id, const char *pool)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_acf7335105af297398262762ce692765bac24f0fb424f6be0210378292be1add92"><div class="ttname"><a href="rte__ethdev_8h.html#acf7335105af297398262762ce692765bac24f0fb424f6be0210378292be1add92">RTE_FDIR_NO_REPORT_STATUS</a></div><div class="ttdeci">@ RTE_FDIR_NO_REPORT_STATUS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01242">rte_ethdev.h:1242</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a59b46977383aa660990df9c76892ec82"><div class="ttname"><a href="rte__ethdev_8h.html#a59b46977383aa660990df9c76892ec82">rte_eth_allmulticast_get</a></div><div class="ttdeci">int rte_eth_allmulticast_get(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__hairpin__conf_html_a6a53729ea2cb63f6947f30abc827925b"><div class="ttname"><a href="structrte__eth__hairpin__conf.html#a6a53729ea2cb63f6947f30abc827925b">rte_eth_hairpin_conf::manual_bind</a></div><div class="ttdeci">uint32_t manual_bind</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01138">rte_ethdev.h:1138</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1c88c5e86f0358981443600f05069091"><div class="ttname"><a href="rte__ethdev_8h.html#a1c88c5e86f0358981443600f05069091">rte_eth_mirror_rule_set</a></div><div class="ttdeci">int rte_eth_mirror_rule_set(uint16_t port_id, struct rte_eth_mirror_conf *mirror_conf, uint8_t rule_id, uint8_t on)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a012a874434677984af1f026ad585dd0d"><div class="ttname"><a href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0d">rte_eth_nb_pools</a></div><div class="ttdeci">rte_eth_nb_pools</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00864">rte_ethdev.h:864</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9caad71a6958aaf72dfce61bac897ad3a612214e57ee035a33a84bf89aafc0fcc"><div class="ttname"><a href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3a612214e57ee035a33a84bf89aafc0fcc">RTE_FC_NONE</a></div><div class="ttdeci">@ RTE_FC_NONE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01179">rte_ethdev.h:1179</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_ada241648f7f27179bb65658b9d412618"><div class="ttname"><a href="structrte__eth__stats.html#ada241648f7f27179bb65658b9d412618">rte_eth_stats::q_obytes</a></div><div class="ttdeci">uint64_t q_obytes[RTE_ETHDEV_QUEUE_STAT_CNTRS]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00263">rte_ethdev.h:263</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a21f2748e0887b5528fda8b667dedae91"><div class="ttname"><a href="rte__ethdev_8h.html#a21f2748e0887b5528fda8b667dedae91">rte_eth_dev_get_module_info</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_get_module_info(uint16_t port_id, struct rte_eth_dev_module_info *modinfo)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ac4776d95f59d49eb32bb55e3e269f86d"><div class="ttname"><a href="structrte__eth__dev__info.html#ac4776d95f59d49eb32bb55e3e269f86d">rte_eth_dev_info::hash_key_size</a></div><div class="ttdeci">uint8_t hash_key_size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01534">rte_ethdev.h:1534</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aae1a98a4ba67296647a29abb8cce1031"><div class="ttname"><a href="rte__ethdev_8h.html#aae1a98a4ba67296647a29abb8cce1031">rte_eth_dev_mac_addr_add</a></div><div class="ttdeci">int rte_eth_dev_mac_addr_add(uint16_t port_id, struct rte_ether_addr *mac_addr, uint32_t pool)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a36431dec29ea7674d9776662ecd19800"><div class="ttname"><a href="structrte__eth__dev__info.html#a36431dec29ea7674d9776662ecd19800">rte_eth_dev_info::max_vmdq_pools</a></div><div class="ttdeci">uint16_t max_vmdq_pools</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01522">rte_ethdev.h:1522</a></div></div>
<div class="ttc" id="astructrte__eth__fdir__flex__conf_html"><div class="ttname"><a href="structrte__eth__fdir__flex__conf.html">rte_eth_fdir_flex_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__eth__ctrl_8h_source.html#l00412">rte_eth_ctrl.h:412</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a2720437675d646b36f160364a2b90571"><div class="ttname"><a href="structrte__eth__dev__info.html#a2720437675d646b36f160364a2b90571">rte_eth_dev_info::min_rx_bufsize</a></div><div class="ttdeci">uint32_t min_rx_bufsize</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01512">rte_ethdev.h:1512</a></div></div>
<div class="ttc" id="astructrte__eth__fc__conf_html"><div class="ttname"><a href="structrte__eth__fc__conf.html">rte_eth_fc_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01190">rte_ethdev.h:1190</a></div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_ad9a532da576820f8630b96c16692aa5a"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#ad9a532da576820f8630b96c16692aa5a">rte_eth_vmdq_rx_conf::vlan_id</a></div><div class="ttdeci">uint16_t vlan_id</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00944">rte_ethdev.h:944</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_a6e7706a96b1ff8a262652a554b4823b2"><div class="ttname"><a href="structrte__eth__stats.html#a6e7706a96b1ff8a262652a554b4823b2">rte_eth_stats::opackets</a></div><div class="ttdeci">uint64_t opackets</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00246">rte_ethdev.h:246</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a6bc1b487a103817c6d19bfa8b291b84b"><div class="ttname"><a href="rte__ethdev_8h.html#a6bc1b487a103817c6d19bfa8b291b84b">rte_eth_dev_set_vlan_strip_on_queue</a></div><div class="ttdeci">int rte_eth_dev_set_vlan_strip_on_queue(uint16_t port_id, uint16_t rx_queue_id, int on)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a2d1e21461d6316d4378e5b530c3e0ef9"><div class="ttname"><a href="rte__ethdev_8h.html#a2d1e21461d6316d4378e5b530c3e0ef9">rte_eth_dev_reset</a></div><div class="ttdeci">int rte_eth_dev_reset(uint16_t port_id)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_ac2e9cb28245ce5e06f6b2caf0506cf60"><div class="ttname"><a href="rte__ethdev_8h.html#ac2e9cb28245ce5e06f6b2caf0506cf60">rte_eth_tx_buffer_count_callback</a></div><div class="ttdeci">void rte_eth_tx_buffer_count_callback(struct rte_mbuf **pkts, uint16_t unsent, void *userdata)</div></div>
<div class="ttc" id="astructrte__eth__rss__conf_html"><div class="ttname"><a href="structrte__eth__rss__conf.html">rte_eth_rss_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00454">rte_ethdev.h:454</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a85b1c6a32132bb160b943cbef05b988d"><div class="ttname"><a href="rte__ethdev_8h.html#a85b1c6a32132bb160b943cbef05b988d">rte_eth_tx_burst_mode_get</a></div><div class="ttdeci">__rte_experimental int rte_eth_tx_burst_mode_get(uint16_t port_id, uint16_t queue_id, struct rte_eth_burst_mode *mode)</div></div>
<div class="ttc" id="astructrte__eth__conf_html_a1c33c9d2e5cdb14b62ed386bf3159e07"><div class="ttname"><a href="structrte__eth__conf.html#a1c33c9d2e5cdb14b62ed386bf3159e07">rte_eth_conf::txmode</a></div><div class="ttdeci">struct rte_eth_txmode txmode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01294">rte_ethdev.h:1302</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__conf_html_aa43c4c21b173ada1b6b7568956f0d650"><div class="ttname"><a href="structrte__eth__hairpin__conf.html#aa43c4c21b173ada1b6b7568956f0d650">rte_eth_hairpin_conf::reserved</a></div><div class="ttdeci">uint32_t reserved</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01139">rte_ethdev.h:1139</a></div></div>
<div class="ttc" id="astructrte__eth__fc__conf_html_a2465d5c755557f2dbfe4aeed3f14a05c"><div class="ttname"><a href="structrte__eth__fc__conf.html#a2465d5c755557f2dbfe4aeed3f14a05c">rte_eth_fc_conf::low_water</a></div><div class="ttdeci">uint32_t low_water</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01192">rte_ethdev.h:1192</a></div></div>
<div class="ttc" id="astructrte__eth__rxq__info_html_a9f6b27bed19dd1bf3cff6af57d7cf86f"><div class="ttname"><a href="structrte__eth__rxq__info.html#a9f6b27bed19dd1bf3cff6af57d7cf86f">rte_eth_rxq_info::mp</a></div><div class="ttdeci">struct rte_mempool * mp</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01569">rte_ethdev.h:1569</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3eae4fac92d0a259418226116609963a13d"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eae4fac92d0a259418226116609963a13d">ETH_MQ_RX_VMDQ_DCB</a></div><div class="ttdeci">@ ETH_MQ_RX_VMDQ_DCB</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00366">rte_ethdev.h:366</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a9ddd88820f8279124658f56f3bb16e1d"><div class="ttname"><a href="structrte__eth__conf.html#a9ddd88820f8279124658f56f3bb16e1d">rte_eth_conf::dcb_capability_en</a></div><div class="ttdeci">uint32_t dcb_capability_en</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1327</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0449571f8fe2d8751f35999a5508f8bea66a7ea9e93381cdf133f6bd86fbd85df"><div class="ttname"><a href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8bea66a7ea9e93381cdf133f6bd86fbd85df">RTE_ETH_EVENT_IPSEC_MAX</a></div><div class="ttdeci">@ RTE_ETH_EVENT_IPSEC_MAX</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03426">rte_ethdev.h:3424</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a5086ee2c0c4e07a1e0df305255d3def2"><div class="ttname"><a href="structrte__eth__dev__info.html#a5086ee2c0c4e07a1e0df305255d3def2">rte_eth_dev_info::max_rx_pktlen</a></div><div class="ttdeci">uint32_t max_rx_pktlen</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01513">rte_ethdev.h:1513</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aeb995c6332dcda43bc0c551ea266d7fd"><div class="ttname"><a href="rte__ethdev_8h.html#aeb995c6332dcda43bc0c551ea266d7fd">rte_tx_callback_fn</a></div><div class="ttdeci">uint16_t(* rte_tx_callback_fn)(uint16_t port_id, uint16_t queue, struct rte_mbuf *pkts[], uint16_t nb_pkts, void *user_param)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01771">rte_ethdev.h:1771</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a0d14be20258079343e00ec9ee95bad53"><div class="ttname"><a href="structrte__eth__dev__info.html#a0d14be20258079343e00ec9ee95bad53">rte_eth_dev_info::if_index</a></div><div class="ttdeci">unsigned int if_index</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01507">rte_ethdev.h:1507</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a6e531f8e53c6bcded644ce496cfbf74a"><div class="ttname"><a href="rte__ethdev_8h.html#a6e531f8e53c6bcded644ce496cfbf74a">rte_eth_dev_set_vlan_ether_type</a></div><div class="ttdeci">int rte_eth_dev_set_vlan_ether_type(uint16_t port_id, enum rte_vlan_type vlan_type, uint16_t tag_type)</div></div>
<div class="ttc" id="astructrte__eth__txmode_html"><div class="ttname"><a href="structrte__eth__txmode.html">rte_eth_txmode</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00952">rte_ethdev.h:952</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_a90f0b86c63ff4ba82d191030f29a9dcf"><div class="ttname"><a href="structrte__eth__stats.html#a90f0b86c63ff4ba82d191030f29a9dcf">rte_eth_stats::q_ibytes</a></div><div class="ttdeci">uint64_t q_ibytes[RTE_ETHDEV_QUEUE_STAT_CNTRS]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00261">rte_ethdev.h:261</a></div></div>
<div class="ttc" id="astructrte__eth__rss__conf_html_a931e368ed1b5a8211a963bc05c503739"><div class="ttname"><a href="structrte__eth__rss__conf.html#a931e368ed1b5a8211a963bc05c503739">rte_eth_rss_conf::rss_key</a></div><div class="ttdeci">uint8_t * rss_key</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00455">rte_ethdev.h:455</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a31a6dada7242813a235cf806f87d8e48"><div class="ttname"><a href="structrte__eth__dev__info.html#a31a6dada7242813a235cf806f87d8e48">rte_eth_dev_info::default_txconf</a></div><div class="ttdeci">struct rte_eth_txconf default_txconf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01536">rte_ethdev.h:1538</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a8d1b91521b0308b3b462095e25ba521a"><div class="ttname"><a href="rte__ethdev_8h.html#a8d1b91521b0308b3b462095e25ba521a">rte_eth_dev_default_mac_addr_set</a></div><div class="ttdeci">int rte_eth_dev_default_mac_addr_set(uint16_t port_id, struct rte_ether_addr *mac_addr)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_a32ff25f28872830b629b52e5e12d8efaac4606e4f318a8ed36de5be444e75ac79"><div class="ttname"><a href="rte__ethdev_8h.html#a32ff25f28872830b629b52e5e12d8efaac4606e4f318a8ed36de5be444e75ac79">RTE_ETH_DEV_REMOVED</a></div><div class="ttdeci">@ RTE_ETH_DEV_REMOVED</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01783">rte_ethdev.h:1783</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0449571f8fe2d8751f35999a5508f8bea34ce8f3e4773f164d07b1b814d5faad6"><div class="ttname"><a href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8bea34ce8f3e4773f164d07b1b814d5faad6">RTE_ETH_EVENT_IPSEC_UNKNOWN</a></div><div class="ttdeci">@ RTE_ETH_EVENT_IPSEC_UNKNOWN</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03417">rte_ethdev.h:3416</a></div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_ac1764fca49aa70a1de99e1efa879c654"><div class="ttname"><a href="structrte__eth__rxconf.html#ac1764fca49aa70a1de99e1efa879c654">rte_eth_rxconf::rx_seg</a></div><div class="ttdeci">union rte_eth_rxseg * rx_seg</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01051">rte_ethdev.h:1051</a></div></div>
<div class="ttc" id="astructrte__eth__txq__info_html_ae9aa6b521b49487bc94199d1825980bf"><div class="ttname"><a href="structrte__eth__txq__info.html#ae9aa6b521b49487bc94199d1825980bf">rte_eth_txq_info::nb_desc</a></div><div class="ttdeci">uint16_t nb_desc</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01582">rte_ethdev.h:1582</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9caad71a6958aaf72dfce61bac897ad3ad112a448ab357674c4ad99abae1b8c27"><div class="ttname"><a href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3ad112a448ab357674c4ad99abae1b8c27">RTE_FC_TX_PAUSE</a></div><div class="ttdeci">@ RTE_FC_TX_PAUSE</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01181">rte_ethdev.h:1181</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9ac24c5a883555ffe08143ff8e277161"><div class="ttname"><a href="rte__ethdev_8h.html#a9ac24c5a883555ffe08143ff8e277161">rte_eth_dev_callback_unregister</a></div><div class="ttdeci">int rte_eth_dev_callback_unregister(uint16_t port_id, enum rte_eth_event_type event, rte_eth_dev_cb_fn cb_fn, void *cb_arg)</div></div>
<div class="ttc" id="astructrte__eth__dev__portconf_html"><div class="ttname"><a href="structrte__eth__dev__portconf.html">rte_eth_dev_portconf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01452">rte_ethdev.h:1452</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ab1d4a6aa9d3fd68e3021f190ce87c2aa"><div class="ttname"><a href="structrte__eth__dev__info.html#ab1d4a6aa9d3fd68e3021f190ce87c2aa">rte_eth_dev_info::tx_offload_capa</a></div><div class="ttdeci">uint64_t tx_offload_capa</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01526">rte_ethdev.h:1526</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a51d7a0d2bb4202f9ebf9f174ba1f6e5c"><div class="ttname"><a href="rte__ethdev_8h.html#a51d7a0d2bb4202f9ebf9f174ba1f6e5c">rte_eth_dev_set_link_up</a></div><div class="ttdeci">int rte_eth_dev_set_link_up(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__rxq__info_html_ae9aa6b521b49487bc94199d1825980bf"><div class="ttname"><a href="structrte__eth__rxq__info.html#ae9aa6b521b49487bc94199d1825980bf">rte_eth_rxq_info::nb_desc</a></div><div class="ttdeci">uint16_t nb_desc</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01572">rte_ethdev.h:1572</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad1524c8f84330b7ae60fb0ccd91bffd9"><div class="ttname"><a href="rte__ethdev_8h.html#ad1524c8f84330b7ae60fb0ccd91bffd9">rte_eth_dev_tx_queue_start</a></div><div class="ttdeci">int rte_eth_dev_tx_queue_start(uint16_t port_id, uint16_t tx_queue_id)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html"><div class="ttname"><a href="structrte__eth__dev__info.html">rte_eth_dev_info</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01504">rte_ethdev.h:1504</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aae0a3703fe850d186e5fbb4fce5b8626"><div class="ttname"><a href="rte__ethdev_8h.html#aae0a3703fe850d186e5fbb4fce5b8626">rte_eth_dev_owner_delete</a></div><div class="ttdeci">__rte_experimental int rte_eth_dev_owner_delete(const uint64_t owner_id)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a3dc35933233d56e550e5914aad387408"><div class="ttname"><a href="structrte__eth__dev__info.html#a3dc35933233d56e550e5914aad387408">rte_eth_dev_info::nb_tx_queues</a></div><div class="ttdeci">uint16_t nb_tx_queues</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01547">rte_ethdev.h:1547</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__capa_html_a3908d8da00a96d61e991df72d1931f41"><div class="ttname"><a href="structrte__eth__rxseg__capa.html#a3908d8da00a96d61e991df72d1931f41">rte_eth_rxseg_capa::multi_pools</a></div><div class="ttdeci">__extension__ uint32_t multi_pools</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01488">rte_ethdev.h:1488</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_ab8442ca78157e2e4ab788ee7066c4022"><div class="ttname"><a href="structrte__eth__conf.html#ab8442ca78157e2e4ab788ee7066c4022">rte_eth_conf::vmdq_dcb_tx_conf</a></div><div class="ttdeci">struct rte_eth_vmdq_dcb_tx_conf vmdq_dcb_tx_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1318</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_a90c25a10d1e2ab583f03f6c5237563c0"><div class="ttname"><a href="structrte__eth__stats.html#a90c25a10d1e2ab583f03f6c5237563c0">rte_eth_stats::ibytes</a></div><div class="ttdeci">uint64_t ibytes</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00247">rte_ethdev.h:247</a></div></div>
<div class="ttc" id="astructrte__ether__addr_html"><div class="ttname"><a href="structrte__ether__addr.html">rte_ether_addr</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ether_8h_source.html#l00064">rte_ether.h:64</a></div></div>
<div class="ttc" id="astructrte__eth__txconf_html_a2c04854788bca64798ab9c8ff8540db6"><div class="ttname"><a href="structrte__eth__txconf.html#a2c04854788bca64798ab9c8ff8540db6">rte_eth_txconf::tx_deferred_start</a></div><div class="ttdeci">uint8_t tx_deferred_start</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01066">rte_ethdev.h:1066</a></div></div>
<div class="ttc" id="astructrte__eth__txq__info_html_a6a19b4cf9a13bae7fae2f1d1b4af4340"><div class="ttname"><a href="structrte__eth__txq__info.html#a6a19b4cf9a13bae7fae2f1d1b4af4340">rte_eth_txq_info::conf</a></div><div class="ttdeci">struct rte_eth_txconf conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01573">rte_ethdev.h:1581</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html"><div class="ttname"><a href="structrte__eth__conf.html">rte_eth_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01293">rte_ethdev.h:1293</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ad032e25f712e6ffeb0c19eab1ec1fd2e"><div class="ttname"><a href="rte__ethdev_8h.html#ad032e25f712e6ffeb0c19eab1ec1fd2e">rte_eth_dev_socket_id</a></div><div class="ttdeci">int rte_eth_dev_socket_id(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__stats_html_aef4fb99e61e169cf6fc62b61f5bd5035"><div class="ttname"><a href="structrte__eth__stats.html#aef4fb99e61e169cf6fc62b61f5bd5035">rte_eth_stats::oerrors</a></div><div class="ttdeci">uint64_t oerrors</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00254">rte_ethdev.h:254</a></div></div>
<div class="ttc" id="astructrte__device_html"><div class="ttname"><a href="structrte__device.html">rte_device</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__dev_8h_source.html#l00092">rte_dev.h:92</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0e941a74ae1b1b886764bc282458d946"><div class="ttname"><a href="rte__ethdev_8h.html#a0e941a74ae1b1b886764bc282458d946">rte_eth_tx_buffer</a></div><div class="ttdeci">static __rte_always_inline uint16_t rte_eth_tx_buffer(uint16_t port_id, uint16_t queue_id, struct rte_eth_dev_tx_buffer *buffer, struct rte_mbuf *tx_pkt)</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l05337">rte_ethdev.h:5337</a></div></div>
<div class="ttc" id="astructrte__eth__vmdq__rx__conf_html_a541271d53b15080c2cb0aedb4364572c"><div class="ttname"><a href="structrte__eth__vmdq__rx__conf.html#a541271d53b15080c2cb0aedb4364572c">rte_eth_vmdq_rx_conf::pools</a></div><div class="ttdeci">uint64_t pools</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00945">rte_ethdev.h:945</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a012a874434677984af1f026ad585dd0da84c1f9fff8d568cc7718cacfe503ee40"><div class="ttname"><a href="rte__ethdev_8h.html#a012a874434677984af1f026ad585dd0da84c1f9fff8d568cc7718cacfe503ee40">ETH_32_POOLS</a></div><div class="ttdeci">@ ETH_32_POOLS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00867">rte_ethdev.h:867</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html"><div class="ttname"><a href="structrte__eth__stats.html">rte_eth_stats</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00244">rte_ethdev.h:244</a></div></div>
<div class="ttc" id="astructrte__eth__mirror__conf_html"><div class="ttname"><a href="structrte__eth__mirror__conf.html">rte_eth_mirror_conf</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00830">rte_ethdev.h:830</a></div></div>
<div class="ttc" id="astructrte__eth__burst__mode_html_a0461c900ce235099fb525b7fd6d79fb4"><div class="ttname"><a href="structrte__eth__burst__mode.html#a0461c900ce235099fb525b7fd6d79fb4">rte_eth_burst_mode::info</a></div><div class="ttdeci">char info[RTE_ETH_BURST_MODE_INFO_SIZE]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01602">rte_ethdev.h:1602</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aa972958b055560b44a6b2a38972d94c3"><div class="ttname"><a href="rte__ethdev_8h.html#aa972958b055560b44a6b2a38972d94c3">rte_eth_dev_get_port_by_name</a></div><div class="ttdeci">int rte_eth_dev_get_port_by_name(const char *name, uint16_t *port_id)</div></div>
<div class="ttc" id="astructrte__eth__xstat__name_html"><div class="ttname"><a href="structrte__eth__xstat__name.html">rte_eth_xstat_name</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01636">rte_ethdev.h:1636</a></div></div>
<div class="ttc" id="astructrte__eth__xstat_html"><div class="ttname"><a href="structrte__eth__xstat.html">rte_eth_xstat</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01617">rte_ethdev.h:1617</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a6455af7a0ed7d417d443984181045464"><div class="ttname"><a href="rte__ethdev_8h.html#a6455af7a0ed7d417d443984181045464">rte_eth_dev_udp_tunnel_port_add</a></div><div class="ttdeci">int rte_eth_dev_udp_tunnel_port_add(uint16_t port_id, struct rte_eth_udp_tunnel *tunnel_udp)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a9e1ee240ce273f933ba2639bd751509b"><div class="ttname"><a href="structrte__eth__dev__info.html#a9e1ee240ce273f933ba2639bd751509b">rte_eth_dev_info::max_vfs</a></div><div class="ttdeci">uint16_t max_vfs</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01521">rte_ethdev.h:1521</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_ad74ca9961f170bdaed4922309e211f0b"><div class="ttname"><a href="structrte__eth__dev__info.html#ad74ca9961f170bdaed4922309e211f0b">rte_eth_dev_info::rx_seg_capa</a></div><div class="ttdeci">struct rte_eth_rxseg_capa rx_seg_capa</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01522">rte_ethdev.h:1523</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_ad9a5051f6330c0125a3d6d7faf0a01bc"><div class="ttname"><a href="structrte__eth__stats.html#ad9a5051f6330c0125a3d6d7faf0a01bc">rte_eth_stats::q_ipackets</a></div><div class="ttdeci">uint64_t q_ipackets[RTE_ETHDEV_QUEUE_STAT_CNTRS]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00257">rte_ethdev.h:257</a></div></div>
<div class="ttc" id="astructrte__eth__rxseg__split_html"><div class="ttname"><a href="structrte__eth__rxseg__split.html">rte_eth_rxseg_split</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01010">rte_ethdev.h:1010</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a9caad71a6958aaf72dfce61bac897ad3"><div class="ttname"><a href="rte__ethdev_8h.html#a9caad71a6958aaf72dfce61bac897ad3">rte_eth_fc_mode</a></div><div class="ttdeci">rte_eth_fc_mode</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01178">rte_ethdev.h:1178</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ab30a9a81670bd4a24d2251dd39e17e94"><div class="ttname"><a href="rte__ethdev_8h.html#ab30a9a81670bd4a24d2251dd39e17e94">rte_eth_hairpin_get_peer_ports</a></div><div class="ttdeci">__rte_experimental int rte_eth_hairpin_get_peer_ports(uint16_t port_id, uint16_t *peer_ports, size_t len, uint32_t direction)</div></div>
<div class="ttc" id="astructrte__eth__rss__reta__entry64_html_a6f26bbb3e63b096143b8024debecedf9"><div class="ttname"><a href="structrte__eth__rss__reta__entry64.html#a6f26bbb3e63b096143b8024debecedf9">rte_eth_rss_reta_entry64::mask</a></div><div class="ttdeci">uint64_t mask</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00845">rte_ethdev.h:845</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a77fa0fb1bfae6afc833bb38a82186f72"><div class="ttname"><a href="rte__ethdev_8h.html#a77fa0fb1bfae6afc833bb38a82186f72">rte_eth_tunnel_type</a></div><div class="ttdeci">rte_eth_tunnel_type</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01213">rte_ethdev.h:1213</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4346bf07a0d302c9ba4fe06baffd3196"><div class="ttname"><a href="rte__ethdev_8h.html#a4346bf07a0d302c9ba4fe06baffd3196">rte_eth_read_clock</a></div><div class="ttdeci">__rte_experimental int rte_eth_read_clock(uint16_t port_id, uint64_t *clock)</div></div>
<div class="ttc" id="astructrte__eth__rxq__info_html_a704a12f7f894c2dfabb94c932434daf7"><div class="ttname"><a href="structrte__eth__rxq__info.html#a704a12f7f894c2dfabb94c932434daf7">rte_eth_rxq_info::scattered_rx</a></div><div class="ttdeci">uint8_t scattered_rx</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01571">rte_ethdev.h:1571</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3eaa06694239b7ecf1efa3c9243b9e7b4c0"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3eaa06694239b7ecf1efa3c9243b9e7b4c0">ETH_MQ_RX_RSS</a></div><div class="ttdeci">@ ETH_MQ_RX_RSS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00355">rte_ethdev.h:355</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a41f0255ba0a08a74dcb0c1a5133ecaf3"><div class="ttname"><a href="rte__ethdev_8h.html#a41f0255ba0a08a74dcb0c1a5133ecaf3">rte_eth_dev_uc_all_hash_table_set</a></div><div class="ttdeci">int rte_eth_dev_uc_all_hash_table_set(uint16_t port_id, uint8_t on)</div></div>
<div class="ttc" id="arte__common_8h_html_a3293956429b71377491e4c745be6ca2f"><div class="ttname"><a href="rte__common_8h.html#a3293956429b71377491e4c745be6ca2f">__rte_cache_min_aligned</a></div><div class="ttdeci">#define __rte_cache_min_aligned</div><div class="ttdef"><b>Definition:</b> <a href="rte__common_8h_source.html#l00403">rte_common.h:403</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a2777d609b77421d6de8ed70f4f869320"><div class="ttname"><a href="structrte__eth__dev__info.html#a2777d609b77421d6de8ed70f4f869320">rte_eth_dev_info::max_tx_queues</a></div><div class="ttdeci">uint16_t max_tx_queues</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01517">rte_ethdev.h:1517</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_afb320893bc8887d4fa065488519edeeba497a51c3c8a7607c5ad5b6a0e52c0bec"><div class="ttname"><a href="rte__ethdev_8h.html#afb320893bc8887d4fa065488519edeeba497a51c3c8a7607c5ad5b6a0e52c0bec">ETH_8_TCS</a></div><div class="ttdeci">@ ETH_8_TCS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00858">rte_ethdev.h:857</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a7b34faaa974b49846ba99f27f5c7ad5f"><div class="ttname"><a href="structrte__eth__conf.html#a7b34faaa974b49846ba99f27f5c7ad5f">rte_eth_conf::fdir_conf</a></div><div class="ttdeci">struct rte_fdir_conf fdir_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1328</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ae8c05489ea927eb7989108bf94b4f06f"><div class="ttname"><a href="rte__ethdev_8h.html#ae8c05489ea927eb7989108bf94b4f06f">rte_vlan_type</a></div><div class="ttdeci">rte_vlan_type</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00422">rte_ethdev.h:422</a></div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_a54f23ee5a28d183c8d6760f80944f2a2"><div class="ttname"><a href="structrte__eth__rxconf.html#a54f23ee5a28d183c8d6760f80944f2a2">rte_eth_rxconf::rx_thresh</a></div><div class="ttdeci">struct rte_eth_thresh rx_thresh</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01014">rte_ethdev.h:1033</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a4797e1f9ba75064bf0fbc4db8826d2f3"><div class="ttname"><a href="rte__ethdev_8h.html#a4797e1f9ba75064bf0fbc4db8826d2f3">rte_eth_add_first_rx_callback</a></div><div class="ttdeci">const struct rte_eth_rxtx_callback * rte_eth_add_first_rx_callback(uint16_t port_id, uint16_t queue_id, rte_rx_callback_fn fn, void *user_param)</div></div>
<div class="ttc" id="arte__ethdev_8h_html_aa63202d322632467f9cc5fc460e04ea4"><div class="ttname"><a href="rte__ethdev_8h.html#aa63202d322632467f9cc5fc460e04ea4">rte_eth_dev_get_supported_ptypes</a></div><div class="ttdeci">int rte_eth_dev_get_supported_ptypes(uint16_t port_id, uint32_t ptype_mask, uint32_t *ptypes, int num)</div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_a7bf95f041f5d05e220016b91fdae2368"><div class="ttname"><a href="structrte__eth__rxconf.html#a7bf95f041f5d05e220016b91fdae2368">rte_eth_rxconf::reserved_ptrs</a></div><div class="ttdeci">void * reserved_ptrs[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01054">rte_ethdev.h:1054</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1e6788469a92700a583d06bf079d779da811ea894a83a9295eea28602d87fcb0d"><div class="ttname"><a href="rte__ethdev_8h.html#a1e6788469a92700a583d06bf079d779da811ea894a83a9295eea28602d87fcb0d">RTE_ETH_EVENT_INTR_RMV</a></div><div class="ttdeci">@ RTE_ETH_EVENT_INTR_RMV</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03463">rte_ethdev.h:3463</a></div></div>
<div class="ttc" id="astructrte__eth__rxq__info_html_a3893891c9ca6afabdf1c1b54595e9edd"><div class="ttname"><a href="structrte__eth__rxq__info.html#a3893891c9ca6afabdf1c1b54595e9edd">rte_eth_rxq_info::conf</a></div><div class="ttdeci">struct rte_eth_rxconf conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01569">rte_ethdev.h:1570</a></div></div>
<div class="ttc" id="astructrte__eth__hairpin__cap_html"><div class="ttname"><a href="structrte__eth__hairpin__cap.html">rte_eth_hairpin_cap</a></div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01084">rte_ethdev.h:1084</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a5a69960b27a4c949dc85edbeb6966565"><div class="ttname"><a href="rte__ethdev_8h.html#a5a69960b27a4c949dc85edbeb6966565">rte_eth_xstats_get_by_id</a></div><div class="ttdeci">int rte_eth_xstats_get_by_id(uint16_t port_id, const uint64_t *ids, uint64_t *values, unsigned int size)</div></div>
<div class="ttc" id="astructrte__eth__vmdq__dcb__conf_html_afb7cec487000fbd5d4155377277eab3c"><div class="ttname"><a href="structrte__eth__vmdq__dcb__conf.html#afb7cec487000fbd5d4155377277eab3c">rte_eth_vmdq_dcb_conf::dcb_tc</a></div><div class="ttdeci">uint8_t dcb_tc[ETH_DCB_NUM_USER_PRIORITIES]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00914">rte_ethdev.h:914</a></div></div>
<div class="ttc" id="astructrte__eth__rxconf_html_aaccf5b8238b9207f8102d69959ac3391"><div class="ttname"><a href="structrte__eth__rxconf.html#aaccf5b8238b9207f8102d69959ac3391">rte_eth_rxconf::rx_drop_en</a></div><div class="ttdeci">uint8_t rx_drop_en</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01035">rte_ethdev.h:1035</a></div></div>
<div class="ttc" id="astructrte__eth__thresh_html_aae1d4b493bdad178b16dc85edb2ab3ae"><div class="ttname"><a href="structrte__eth__thresh.html#aae1d4b493bdad178b16dc85edb2ab3ae">rte_eth_thresh::wthresh</a></div><div class="ttdeci">uint8_t wthresh</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00336">rte_ethdev.h:336</a></div></div>
<div class="ttc" id="astructrte__eth__mirror__conf_html_aa74cbc3329978599b6eed8e89a7f151b"><div class="ttname"><a href="structrte__eth__mirror__conf.html#aa74cbc3329978599b6eed8e89a7f151b">rte_eth_mirror_conf::vlan</a></div><div class="ttdeci">struct rte_eth_vlan_mirror vlan</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00833">rte_ethdev.h:835</a></div></div>
<div class="ttc" id="arte__errno_8h_html_a66171a00ea02084317df4dc9c2adaccb"><div class="ttname"><a href="rte__errno_8h.html#a66171a00ea02084317df4dc9c2adaccb">rte_errno</a></div><div class="ttdeci">#define rte_errno</div><div class="ttdef"><b>Definition:</b> <a href="rte__errno_8h_source.html#l00029">rte_errno.h:29</a></div></div>
<div class="ttc" id="astructrte__eth__mirror__conf_html_a0133281e4371f5407722d87924bd0059"><div class="ttname"><a href="structrte__eth__mirror__conf.html#a0133281e4371f5407722d87924bd0059">rte_eth_mirror_conf::pool_mask</a></div><div class="ttdeci">uint64_t pool_mask</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00833">rte_ethdev.h:833</a></div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_a6c0d6d5ab7bc5439de3abd195cf26cb9"><div class="ttname"><a href="structrte__eth__rxmode.html#a6c0d6d5ab7bc5439de3abd195cf26cb9">rte_eth_rxmode::max_lro_pkt_size</a></div><div class="ttdeci">uint32_t max_lro_pkt_size</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00405">rte_ethdev.h:405</a></div></div>
<div class="ttc" id="astructrte__eth__txconf_html_ab7d7dbc33adbb1740718c9a841555dce"><div class="ttname"><a href="structrte__eth__txconf.html#ab7d7dbc33adbb1740718c9a841555dce">rte_eth_txconf::tx_rs_thresh</a></div><div class="ttdeci">uint16_t tx_rs_thresh</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01062">rte_ethdev.h:1062</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a5f45aabbfbb08ef986caddc70c48df4c"><div class="ttname"><a href="rte__ethdev_8h.html#a5f45aabbfbb08ef986caddc70c48df4c">rte_eth_timesync_enable</a></div><div class="ttdeci">int rte_eth_timesync_enable(uint16_t port_id)</div></div>
<div class="ttc" id="arte__dev_8h_html"><div class="ttname"><a href="rte__dev_8h.html">rte_dev.h</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a586b8e86131b4ec0ccaf464e847ccf3ea4874831bf9e11694ddcc277a63081525"><div class="ttname"><a href="rte__ethdev_8h.html#a586b8e86131b4ec0ccaf464e847ccf3ea4874831bf9e11694ddcc277a63081525">ETH_MQ_RX_DCB_RSS</a></div><div class="ttdeci">@ ETH_MQ_RX_DCB_RSS</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00359">rte_ethdev.h:359</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_ac2c7507787a5520e8049fff94432169e"><div class="ttname"><a href="rte__ethdev_8h.html#ac2c7507787a5520e8049fff94432169e">rte_eth_dev_close</a></div><div class="ttdeci">int rte_eth_dev_close(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_aeedc5331a92d4a0e1f8d993057274273"><div class="ttname"><a href="structrte__eth__dev__info.html#aeedc5331a92d4a0e1f8d993057274273">rte_eth_dev_info::max_mac_addrs</a></div><div class="ttdeci">uint32_t max_mac_addrs</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01518">rte_ethdev.h:1518</a></div></div>
<div class="ttc" id="astructrte__eth__stats_html_a948a1e3c16353ae1879d7f76307ce41f"><div class="ttname"><a href="structrte__eth__stats.html#a948a1e3c16353ae1879d7f76307ce41f">rte_eth_stats::q_opackets</a></div><div class="ttdeci">uint64_t q_opackets[RTE_ETHDEV_QUEUE_STAT_CNTRS]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00259">rte_ethdev.h:259</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a1447019543857c113d63a0f4ac7dd7c0"><div class="ttname"><a href="rte__ethdev_8h.html#a1447019543857c113d63a0f4ac7dd7c0">rte_eth_dev_set_link_down</a></div><div class="ttdeci">int rte_eth_dev_set_link_down(uint16_t port_id)</div></div>
<div class="ttc" id="astructrte__eth__rxmode_html_a7bf95f041f5d05e220016b91fdae2368"><div class="ttname"><a href="structrte__eth__rxmode.html#a7bf95f041f5d05e220016b91fdae2368">rte_eth_rxmode::reserved_ptrs</a></div><div class="ttdeci">void * reserved_ptrs[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l00415">rte_ethdev.h:415</a></div></div>
<div class="ttc" id="astructrte__eth__conf_html_a17845d02c4ddfdc09982bd899b6df06e"><div class="ttname"><a href="structrte__eth__conf.html#a17845d02c4ddfdc09982bd899b6df06e">rte_eth_conf::vmdq_rx_conf</a></div><div class="ttdeci">struct rte_eth_vmdq_rx_conf vmdq_rx_conf</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01327">rte_ethdev.h:1314</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_a0449571f8fe2d8751f35999a5508f8be"><div class="ttname"><a href="rte__ethdev_8h.html#a0449571f8fe2d8751f35999a5508f8be">rte_eth_event_ipsec_subtype</a></div><div class="ttdeci">rte_eth_event_ipsec_subtype</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l03415">rte_ethdev.h:3415</a></div></div>
<div class="ttc" id="astructrte__eth__txconf_html_a7bf95f041f5d05e220016b91fdae2368"><div class="ttname"><a href="structrte__eth__txconf.html#a7bf95f041f5d05e220016b91fdae2368">rte_eth_txconf::reserved_ptrs</a></div><div class="ttdeci">void * reserved_ptrs[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01075">rte_ethdev.h:1075</a></div></div>
<div class="ttc" id="astructrte__eth__dev__info_html_a7bf95f041f5d05e220016b91fdae2368"><div class="ttname"><a href="structrte__eth__dev__info.html#a7bf95f041f5d05e220016b91fdae2368">rte_eth_dev_info::reserved_ptrs</a></div><div class="ttdeci">void * reserved_ptrs[2]</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01561">rte_ethdev.h:1561</a></div></div>
<div class="ttc" id="arte__ethdev_8h_html_aa0a22596cff13d0c2c777383a9043feb"><div class="ttname"><a href="rte__ethdev_8h.html#aa0a22596cff13d0c2c777383a9043feb">rte_eth_dev_rss_reta_query</a></div><div class="ttdeci">int rte_eth_dev_rss_reta_query(uint16_t port_id, struct rte_eth_rss_reta_entry64 *reta_conf, uint16_t reta_size)</div></div>
<div class="ttc" id="astructrte__eth__pfc__conf_html_a0ad043071ccc7a261d79a759dc9c6f0c"><div class="ttname"><a href="structrte__eth__pfc__conf.html#a0ad043071ccc7a261d79a759dc9c6f0c">rte_eth_pfc_conf::priority</a></div><div class="ttdeci">uint8_t priority</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01207">rte_ethdev.h:1207</a></div></div>
<div class="ttc" id="astructrte__eth__switch__info_html_a8f8f80d37794cde9472343e4487ba3eb"><div class="ttname"><a href="structrte__eth__switch__info.html#a8f8f80d37794cde9472343e4487ba3eb">rte_eth_switch_info::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> <a href="rte__ethdev_8h_source.html#l01468">rte_ethdev.h:1468</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
