00:17:18 INFO  : Registering command handlers for SDK TCF services
00:17:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
00:17:22 INFO  : XSCT server has started successfully.
00:17:23 INFO  : Successfully done setting XSCT server connection channel  
00:17:23 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
00:17:23 INFO  : Successfully done setting SDK workspace  
00:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:51:46 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:52:16 INFO  : 'fpga -state' command is executed.
00:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:17 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:52:17 INFO  : 'jtag frequency' command is executed.
00:52:17 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:17 INFO  : Context for 'APU' is selected.
00:52:17 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:17 INFO  : Context for 'APU' is selected.
00:52:17 INFO  : 'stop' command is executed.
00:52:17 INFO  : 'ps7_init' command is executed.
00:52:17 INFO  : 'ps7_post_config' command is executed.
00:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:18 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:18 INFO  : 'con' command is executed.
00:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:52:18 INFO  : Disconnected from the channel tcfchan#1.
01:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:01:17 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:02:01 INFO  : 'fpga -state' command is executed.
01:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:02 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:02:02 INFO  : 'jtag frequency' command is executed.
01:02:02 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:02:02 INFO  : Context for 'APU' is selected.
01:02:02 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:02 INFO  : Context for 'APU' is selected.
01:02:02 INFO  : 'stop' command is executed.
01:02:03 INFO  : 'ps7_init' command is executed.
01:02:03 INFO  : 'ps7_post_config' command is executed.
01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : 'con' command is executed.
01:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:02:03 INFO  : Disconnected from the channel tcfchan#2.
01:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:32:03 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:32:14 INFO  : 'fpga -state' command is executed.
01:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:32:14 INFO  : 'jtag frequency' command is executed.
01:32:14 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:14 INFO  : Context for 'APU' is selected.
01:32:14 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:14 INFO  : Context for 'APU' is selected.
01:32:15 INFO  : 'stop' command is executed.
01:32:15 INFO  : 'ps7_init' command is executed.
01:32:15 INFO  : 'ps7_post_config' command is executed.
01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : 'con' command is executed.
01:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:32:15 INFO  : Disconnected from the channel tcfchan#3.
13:37:59 INFO  : Registering command handlers for SDK TCF services
13:38:00 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
13:38:05 INFO  : XSCT server has started successfully.
13:38:08 INFO  : Successfully done setting XSCT server connection channel  
13:38:08 INFO  : Successfully done setting SDK workspace  
13:38:08 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
13:38:08 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
13:38:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655465831004,  Project:1655417324731
13:38:14 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
13:38:38 INFO  : Copied contents of D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
13:38:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:38:47 INFO  : 
13:38:48 INFO  : Updating hardware inferred compiler options for lidar_app.
13:38:48 INFO  : Clearing existing target manager status.
13:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:48:42 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
13:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:49:05 INFO  : 'fpga -state' command is executed.
13:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:49:05 INFO  : 'jtag frequency' command is executed.
13:49:05 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:05 INFO  : Context for 'APU' is selected.
13:49:05 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:05 INFO  : Context for 'APU' is selected.
13:49:05 INFO  : 'stop' command is executed.
13:49:06 INFO  : 'ps7_init' command is executed.
13:49:06 INFO  : 'ps7_post_config' command is executed.
13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : 'con' command is executed.
13:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:49:06 INFO  : Disconnected from the channel tcfchan#1.
13:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:49:53 INFO  : 'fpga -state' command is executed.
13:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:49:53 INFO  : 'jtag frequency' command is executed.
13:49:53 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:53 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:55 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : 'stop' command is executed.
13:49:56 INFO  : 'ps7_init' command is executed.
13:49:56 INFO  : 'ps7_post_config' command is executed.
13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : 'con' command is executed.
13:49:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:49:56 INFO  : Disconnected from the channel tcfchan#2.
13:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:50:44 INFO  : 'fpga -state' command is executed.
13:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:44 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:50:44 INFO  : 'jtag frequency' command is executed.
13:50:44 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:44 INFO  : Context for 'APU' is selected.
13:50:44 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:50:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:45 INFO  : Context for 'APU' is selected.
13:50:45 INFO  : 'stop' command is executed.
13:50:45 INFO  : 'ps7_init' command is executed.
13:50:45 INFO  : 'ps7_post_config' command is executed.
13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : 'con' command is executed.
13:50:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:50:45 INFO  : Disconnected from the channel tcfchan#3.
21:27:27 INFO  : Registering command handlers for SDK TCF services
21:27:28 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
21:27:32 INFO  : XSCT server has started successfully.
21:27:35 INFO  : Successfully done setting XSCT server connection channel  
21:27:35 INFO  : Successfully done setting SDK workspace  
21:27:35 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:27:35 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
21:27:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655493970527,  Project:1655465831004
21:27:41 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:27:41 INFO  : Copied contents of D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
21:27:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:27:50 INFO  : 
21:27:51 INFO  : Updating hardware inferred compiler options for lidar_app.
21:27:51 INFO  : Clearing existing target manager status.
21:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:28:41 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
21:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:29:26 INFO  : 'fpga -state' command is executed.
21:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:26 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:29:26 INFO  : 'jtag frequency' command is executed.
21:29:26 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:26 INFO  : Context for 'APU' is selected.
21:29:26 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:26 INFO  : Context for 'APU' is selected.
21:29:26 INFO  : 'stop' command is executed.
21:29:27 INFO  : 'ps7_init' command is executed.
21:29:27 INFO  : 'ps7_post_config' command is executed.
21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : 'con' command is executed.
21:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:29:27 INFO  : Disconnected from the channel tcfchan#1.
21:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:30:34 INFO  : 'fpga -state' command is executed.
21:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:35 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:30:35 INFO  : 'jtag frequency' command is executed.
21:30:35 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:35 INFO  : Context for 'APU' is selected.
21:30:37 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:37 INFO  : Context for 'APU' is selected.
21:30:37 INFO  : 'stop' command is executed.
21:30:37 INFO  : 'ps7_init' command is executed.
21:30:37 INFO  : 'ps7_post_config' command is executed.
21:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:37 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:38 INFO  : 'con' command is executed.
21:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:30:38 INFO  : Disconnected from the channel tcfchan#2.
21:46:09 INFO  : Registering command handlers for SDK TCF services
21:46:10 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
21:46:14 INFO  : XSCT server has started successfully.
21:46:15 INFO  : Successfully done setting XSCT server connection channel  
21:46:15 INFO  : Successfully done setting SDK workspace  
21:46:15 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:46:15 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
