

================================================================
== Vitis HLS Report for 'xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s'
================================================================
* Date:           Sun Feb 25 01:46:23 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2091023|  2091023|  20.910 ms|  20.910 ms|  2091023|  2091023|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_448_1   |        3|        3|         1|          1|          1|     3|       yes|
        |- read_lines         |     5772|     5772|      1924|          -|          -|     3|        no|
        | + VITIS_LOOP_460_2  |     1921|     1921|         2|          1|          1|  1921|       yes|
        |- VITIS_LOOP_471_3   |     1922|     1922|         3|          1|          1|  1921|       yes|
        |- Row_Loop           |  2083320|  2083320|      1929|          -|          -|  1080|        no|
        | + Col_Loop          |     1926|     1926|         7|          1|          1|  1921|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-3 : II = 1, D = 7, States = { 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 8 
5 --> 7 6 
6 --> 5 
7 --> 4 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 13 
20 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%row_ind_V_0_0 = alloca i32 1"   --->   Operation 21 'alloca' 'row_ind_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%row_ind_V_1_0 = alloca i32 1"   --->   Operation 22 'alloca' 'row_ind_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row_ind_V_2_0 = alloca i32 1"   --->   Operation 23 'alloca' 'row_ind_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_41, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_42, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_45, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width"   --->   Operation 27 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height"   --->   Operation 28 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_V_0 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434]   --->   Operation 29 'alloca' 'buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_V_1 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434]   --->   Operation 30 'alloca' 'buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_V_2 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434]   --->   Operation 31 'alloca' 'buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln440 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_0, i8 %buf_V_1, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:440]   --->   Operation 32 'specmemcore' 'specmemcore_ln440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln448 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 33 'br' 'br_ln448' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_ind_V_0_2 = phi i2 0, void %arrayctor.loop2, i2 %init_row_ind, void %.split1420"   --->   Operation 34 'phi' 'row_ind_V_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.56ns)   --->   "%init_row_ind = add i2 %row_ind_V_0_2, i2 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 35 'add' 'init_row_ind' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%row_ind_V_0_0_load = load i13 %row_ind_V_0_0"   --->   Operation 36 'load' 'row_ind_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%row_ind_V_1_0_load = load i13 %row_ind_V_1_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 37 'load' 'row_ind_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%row_ind_V_2_0_load = load i13 %row_ind_V_2_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 38 'load' 'row_ind_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln878 = icmp_eq  i2 %row_ind_V_0_2, i2 3"   --->   Operation 40 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln448 = br i1 %icmp_ln878, void %.split14, void %._crit_edge45.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 41 'br' 'br_ln448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln448' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448]   --->   Operation 43 'specloopname' 'specloopname_ln448' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i2 %row_ind_V_0_2"   --->   Operation 44 'zext' 'zext_ln301' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.13ns)   --->   "%switch_ln452 = switch i2 %row_ind_V_0_2, void %branch5, i2 0, void %.split14..split1420_crit_edge, i2 1, void %branch4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 45 'switch' 'switch_ln452' <Predicate = (!icmp_ln878)> <Delay = 1.13>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln452 = store i13 %zext_ln301, i13 %row_ind_V_1_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 46 'store' 'store_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln452 = br void %.split1420" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 47 'br' 'br_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln452 = store i13 %zext_ln301, i13 %row_ind_V_0_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 48 'store' 'store_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln452 = br void %.split1420" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 49 'br' 'br_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 == 0)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln452 = store i13 %zext_ln301, i13 %row_ind_V_2_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 50 'store' 'store_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 != 0 & row_ind_V_0_2 != 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln452 = br void %.split1420" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:452]   --->   Operation 51 'br' 'br_ln452' <Predicate = (!icmp_ln878 & row_ind_V_0_2 != 0 & row_ind_V_0_2 != 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i13 %row_ind_V_1_0_load"   --->   Operation 53 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1616 = zext i11 %img_width_read"   --->   Operation 54 'zext' 'zext_ln1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln456 = zext i13 %row_ind_V_2_0_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 55 'zext' 'zext_ln456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln456 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 56 'br' 'br_ln456' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%init_buf = phi i64 %add_ln456, void %._crit_edge33.loopexit, i64 %zext_ln534, void %._crit_edge45.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 57 'phi' 'init_buf' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.77ns)   --->   "%icmp_ln878_1 = icmp_slt  i64 %init_buf, i64 %zext_ln456"   --->   Operation 58 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %icmp_ln878_1, void %._crit_edge39.loopexit.preheader, void %.split12" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 59 'br' 'br_ln456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln456 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln456' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln456 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 61 'specloopname' 'specloopname_ln456' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln466 = trunc i64 %init_buf" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 62 'trunc' 'trunc_ln466' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln460 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:460]   --->   Operation 63 'br' 'br_ln460' <Predicate = (icmp_ln878_1)> <Delay = 1.58>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln480 = trunc i13 %row_ind_V_1_0_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 64 'trunc' 'trunc_ln480' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge39.loopexit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln878_1)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%col_V = phi i11 0, void %.split12, i11 %col_V_6, void %.split9120"   --->   Operation 66 'phi' 'col_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.63ns)   --->   "%col_V_6 = add i11 %col_V, i11 1"   --->   Operation 67 'add' 'col_V_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.88ns)   --->   "%icmp_ln460 = icmp_eq  i11 %col_V, i11 %img_width_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:460]   --->   Operation 68 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %icmp_ln460, void %.split9, void %._crit_edge33.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:460]   --->   Operation 69 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.13ns)   --->   "%switch_ln466 = switch i2 %trunc_ln466, void %branch11, i2 0, void %branch9, i2 1, void %branch10" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 70 'switch' 'switch_ln466' <Predicate = (!icmp_ln460)> <Delay = 1.13>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln460)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln417 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 72 'specpipeline' 'specpipeline_ln417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1921, i64 1921, i64 1921" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 74 'specloopname' 'specloopname_ln417' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (3.63ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %gaussian_mat_41" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i11 %col_V"   --->   Operation 76 'zext' 'zext_ln534_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%buf_V_0_addr_3 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 77 'getelementptr' 'buf_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 78 'getelementptr' 'buf_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 79 'getelementptr' 'buf_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln466 = store i8 %tmp_V, i11 %buf_V_1_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 80 'store' 'store_ln466' <Predicate = (trunc_ln466 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln466 = br void %.split9120" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 81 'br' 'br_ln466' <Predicate = (trunc_ln466 == 1)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln466 = store i8 %tmp_V, i11 %buf_V_0_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 82 'store' 'store_ln466' <Predicate = (trunc_ln466 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln466 = br void %.split9120" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 83 'br' 'br_ln466' <Predicate = (trunc_ln466 == 0)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln466 = store i8 %tmp_V, i11 %buf_V_2_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 84 'store' 'store_ln466' <Predicate = (trunc_ln466 != 0 & trunc_ln466 != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln466 = br void %.split9120" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466]   --->   Operation 85 'br' 'br_ln466' <Predicate = (trunc_ln466 != 0 & trunc_ln466 != 1)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.52>
ST_7 : Operation 86 [1/1] (3.52ns)   --->   "%add_ln456 = add i64 %init_buf, i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 86 'add' 'add_ln456' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%col_V_4 = phi i11 %col_V_5, void %.split6, i11 0, void %._crit_edge39.loopexit.preheader"   --->   Operation 88 'phi' 'col_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.63ns)   --->   "%col_V_5 = add i11 %col_V_4, i11 1"   --->   Operation 89 'add' 'col_V_5' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.88ns)   --->   "%icmp_ln471 = icmp_eq  i11 %col_V_4, i11 %img_width_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:471]   --->   Operation 91 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln471 = br i1 %icmp_ln471, void %.split6, void %._crit_edge27.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:471]   --->   Operation 92 'br' 'br_ln471' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%conv_i90 = zext i11 %col_V_4"   --->   Operation 93 'zext' 'conv_i90' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i8 %buf_V_0, i64 0, i64 %conv_i90" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 94 'getelementptr' 'buf_V_0_addr' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 95 'load' 'buf_V_0_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%buf_V_1_addr_4 = getelementptr i8 %buf_V_1, i64 0, i64 %conv_i90" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 96 'getelementptr' 'buf_V_1_addr_4' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 97 'load' 'buf_V_1_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%buf_V_2_addr_3 = getelementptr i8 %buf_V_2, i64 0, i64 %conv_i90" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 98 'getelementptr' 'buf_V_2_addr_3' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 99 'load' 'buf_V_2_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 9 <SV = 5> <Delay = 4.96>
ST_9 : Operation 100 [1/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 100 'load' 'buf_V_0_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 101 [1/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 101 'load' 'buf_V_1_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 102 [1/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 102 'load' 'buf_V_2_load' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 103 [1/1] (1.70ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %trunc_ln480" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 103 'mux' 'tmp' <Predicate = (!icmp_ln471)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1921, i64 1921, i64 1921" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln417' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 105 'specloopname' 'specloopname_ln417' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln480 = store i8 %tmp, i11 %buf_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480]   --->   Operation 106 'store' 'store_ln480' <Predicate = (!icmp_ln471)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge39.loopexit"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln471)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.63>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%img_height_cast = zext i11 %img_height_read"   --->   Operation 108 'zext' 'img_height_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (1.63ns)   --->   "%sub227_i = add i12 %img_height_cast, i12 4095"   --->   Operation 109 'add' 'sub227_i' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln485 = sext i12 %sub227_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 110 'sext' 'sext_ln485' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.63ns)   --->   "%add_ln485 = add i12 %zext_ln1616, i12 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 111 'add' 'add_ln485' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (1.63ns)   --->   "%add_ln485_1 = add i12 %img_height_cast, i12 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 112 'add' 'add_ln485_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (1.58ns)   --->   "%br_ln485 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 113 'br' 'br_ln485' <Predicate = true> <Delay = 1.58>

State 12 <SV = 6> <Delay = 6.06>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%row_ind_V_1_1 = phi i13 %row_ind_V_2_0_load, void %._crit_edge27.loopexit, i13 %row_ind_V_2, void %branch2"   --->   Operation 114 'phi' 'row_ind_V_1_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%row_ind_V_0 = phi i13 %row_ind_V_1_0_load, void %._crit_edge27.loopexit, i13 %row_ind_V_1_1, void %branch2"   --->   Operation 115 'phi' 'row_ind_V_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%row_ind_V_2 = phi i13 %row_ind_V_0_0_load, void %._crit_edge27.loopexit, i13 %row_ind_V_0, void %branch2"   --->   Operation 116 'phi' 'row_ind_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%row_V = phi i12 1, void %._crit_edge27.loopexit, i12 %row_V_2, void %branch2"   --->   Operation 117 'phi' 'row_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i12 %row_V"   --->   Operation 118 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (1.99ns)   --->   "%icmp_ln485 = icmp_eq  i12 %row_V, i12 %add_ln485_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 119 'icmp' 'icmp_ln485' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln485 = br i1 %icmp_ln485, void %.split3, void %._crit_edge.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:485]   --->   Operation 120 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln417' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:417]   --->   Operation 122 'specloopname' 'specloopname_ln417' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (1.99ns)   --->   "%cmp_i_i283_i = icmp_ult  i12 %row_V, i12 %img_height_cast"   --->   Operation 123 'icmp' 'cmp_i_i283_i' <Predicate = (!icmp_ln485)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (1.99ns)   --->   "%cmp_i_i253_i = icmp_sgt  i13 %zext_ln878, i13 %sext_ln485"   --->   Operation 124 'icmp' 'cmp_i_i253_i' <Predicate = (!icmp_ln485)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (1.54ns)   --->   "%sub_i_i227_i = sub i13 %zext_ln878, i13 %sext_ln485"   --->   Operation 125 'sub' 'sub_i_i227_i' <Predicate = (!icmp_ln485)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%empty = trunc i13 %sub_i_i227_i"   --->   Operation 126 'trunc' 'empty' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (1.54ns)   --->   "%sub_i210_i_cast = sub i12 2, i12 %empty"   --->   Operation 127 'sub' 'sub_i210_i_cast' <Predicate = (!icmp_ln485)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%empty_61 = trunc i12 %sub_i210_i_cast"   --->   Operation 128 'trunc' 'empty_61' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sub_i210_i_cast, i32 11"   --->   Operation 129 'bitselect' 'tmp_1' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.97ns)   --->   "%spec_select = and i1 %cmp_i_i253_i, i1 %tmp_1"   --->   Operation 130 'and' 'spec_select' <Predicate = (!icmp_ln485)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (1.99ns)   --->   "%cmp_i_i198_i_1 = icmp_slt  i12 %sub_i210_i_cast, i12 1"   --->   Operation 131 'icmp' 'cmp_i_i198_i_1' <Predicate = (!icmp_ln485)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.97ns)   --->   "%spec_select53 = and i1 %cmp_i_i253_i, i1 %cmp_i_i198_i_1"   --->   Operation 132 'and' 'spec_select53' <Predicate = (!icmp_ln485)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (2.09ns)   --->   "%cmp_i_i198_i_2 = icmp_sgt  i13 %sub_i_i227_i, i13 0"   --->   Operation 133 'icmp' 'cmp_i_i198_i_2' <Predicate = (!icmp_ln485)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.97ns)   --->   "%spec_select54 = and i1 %cmp_i_i253_i, i1 %cmp_i_i198_i_2"   --->   Operation 134 'and' 'spec_select54' <Predicate = (!icmp_ln485)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln343 = trunc i13 %row_ind_V_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 135 'trunc' 'trunc_ln343' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln343_1 = trunc i13 %row_ind_V_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 136 'trunc' 'trunc_ln343_1' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln197 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 137 'br' 'br_ln197' <Predicate = (!icmp_ln485)> <Delay = 1.58>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln508 = ret" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:508]   --->   Operation 138 'ret' 'ret_ln508' <Predicate = (icmp_ln485)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 2.96>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%col_V_7 = phi i12 0, void %.split3, i12 %col_V_8, void"   --->   Operation 139 'phi' 'col_V_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (1.54ns)   --->   "%col_V_8 = add i12 %col_V_7, i12 1"   --->   Operation 140 'add' 'col_V_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.99ns)   --->   "%icmp_ln197 = icmp_eq  i12 %col_V_7, i12 %add_ln485" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 141 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %.split, void %branch2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 142 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 143 'specpipeline' 'specpipeline_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1921, i64 1921, i64 1921" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:197]   --->   Operation 145 'specloopname' 'specloopname_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (1.99ns)   --->   "%icmp_ln878_2 = icmp_ult  i12 %col_V_7, i12 %zext_ln1616"   --->   Operation 146 'icmp' 'icmp_ln878_2' <Predicate = (!icmp_ln197)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.97ns)   --->   "%and_ln203 = and i1 %cmp_i_i283_i, i1 %icmp_ln878_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:203]   --->   Operation 147 'and' 'and_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %and_ln203, void %.split._crit_edge_ifconv, void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:203]   --->   Operation 148 'br' 'br_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln204 = br void %.split._crit_edge_ifconv" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 149 'br' 'br_ln204' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 6.88>
ST_14 : Operation 150 [1/1] (3.63ns)   --->   "%tmp_V_8 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %gaussian_mat_41" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 150 'read' 'tmp_V_8' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln534_4 = zext i12 %col_V_7"   --->   Operation 151 'zext' 'zext_ln534_4' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%buf_V_0_addr_4 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 152 'getelementptr' 'buf_V_0_addr_4' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%buf_V_1_addr_3 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 153 'getelementptr' 'buf_V_1_addr_3' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%buf_V_2_addr_2 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 154 'getelementptr' 'buf_V_2_addr_2' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%empty_62 = trunc i13 %row_ind_V_1_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 155 'trunc' 'empty_62' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.13ns)   --->   "%switch_ln204 = switch i2 %empty_62, void %branch8, i2 0, void %branch6, i2 1, void %branch7" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 156 'switch' 'switch_ln204' <Predicate = (!icmp_ln197 & and_ln203)> <Delay = 1.13>
ST_14 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln204 = store i8 %tmp_V_8, i11 %buf_V_1_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 157 'store' 'store_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln204 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 158 'br' 'br_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 == 1)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln204 = store i8 %tmp_V_8, i11 %buf_V_0_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 159 'store' 'store_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln204 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 160 'br' 'br_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 == 0)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln204 = store i8 %tmp_V_8, i11 %buf_V_2_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 161 'store' 'store_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 != 0 & empty_62 != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln204 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204]   --->   Operation 162 'br' 'br_ln204' <Predicate = (!icmp_ln197 & and_ln203 & empty_62 != 0 & empty_62 != 1)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 3.25>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%conv_i152_i = zext i12 %col_V_7"   --->   Operation 163 'zext' 'conv_i152_i' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%buf_V_0_addr_5 = getelementptr i8 %buf_V_0, i64 0, i64 %conv_i152_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 164 'getelementptr' 'buf_V_0_addr_5' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_15 : Operation 165 [2/2] (3.25ns)   --->   "%buf_V_0_load_1 = load i11 %buf_V_0_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 165 'load' 'buf_V_0_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%buf_V_1_addr_5 = getelementptr i8 %buf_V_1, i64 0, i64 %conv_i152_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 166 'getelementptr' 'buf_V_1_addr_5' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (3.25ns)   --->   "%buf_V_1_load_1 = load i11 %buf_V_1_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 167 'load' 'buf_V_1_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%buf_V_2_addr_4 = getelementptr i8 %buf_V_2, i64 0, i64 %conv_i152_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 168 'getelementptr' 'buf_V_2_addr_4' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_15 : Operation 169 [2/2] (3.25ns)   --->   "%buf_V_2_load_1 = load i11 %buf_V_2_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 169 'load' 'buf_V_2_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 170 [1/1] (1.99ns)   --->   "%icmp_ln882 = icmp_eq  i12 %col_V_7, i12 0"   --->   Operation 170 'icmp' 'icmp_ln882' <Predicate = (!icmp_ln197)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 6.20>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%src_buf_V_2_0 = phi i8 0, void %.split3, i8 %src_buf_V_2_0_2, void"   --->   Operation 171 'phi' 'src_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%src_buf_V_1_2_3 = phi i8 0, void %.split3, i8 %src_buf_V_1_1, void"   --->   Operation 172 'phi' 'src_buf_V_1_2_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%src_buf_V_0_2_3 = phi i8 0, void %.split3, i8 %src_buf_V_0_1, void"   --->   Operation 173 'phi' 'src_buf_V_0_2_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (1.70ns)   --->   "%tmp_3 = mux i13 @_ssdm_op_Mux.ap_auto.3i13.i2, i13 %row_ind_V_2, i13 %row_ind_V_0, i13 %row_ind_V_1_1, i2 %empty_61"   --->   Operation 174 'mux' 'tmp_3' <Predicate = (!icmp_ln197)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i13 %tmp_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 175 'trunc' 'trunc_ln341' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_16 : Operation 176 [1/2] (3.25ns)   --->   "%buf_V_0_load_1 = load i11 %buf_V_0_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 176 'load' 'buf_V_0_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_16 : Operation 177 [1/2] (3.25ns)   --->   "%buf_V_1_load_1 = load i11 %buf_V_1_addr_5" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 177 'load' 'buf_V_1_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_16 : Operation 178 [1/2] (3.25ns)   --->   "%buf_V_2_load_1 = load i11 %buf_V_2_addr_4" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 178 'load' 'buf_V_2_load_1' <Predicate = (!icmp_ln197)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_16 : Operation 179 [1/1] (1.70ns)   --->   "%tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln341" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 179 'mux' 'tmp_4' <Predicate = (!icmp_ln197 & spec_select & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (1.70ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln343_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 180 'mux' 'tmp_5' <Predicate = (!icmp_ln197 & !spec_select & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_0_1)   --->   "%src_buf_V_0_2 = select i1 %spec_select, i8 %tmp_4, i8 %tmp_5"   --->   Operation 181 'select' 'src_buf_V_0_2' <Predicate = (!icmp_ln197 & icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (1.70ns)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln341" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 182 'mux' 'tmp_6' <Predicate = (!icmp_ln197 & spec_select53 & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (1.70ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln343" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 183 'mux' 'tmp_7' <Predicate = (!icmp_ln197 & !spec_select53 & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_1_1)   --->   "%src_buf_V_1_2 = select i1 %spec_select53, i8 %tmp_6, i8 %tmp_7"   --->   Operation 184 'select' 'src_buf_V_1_2' <Predicate = (!icmp_ln197 & icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.70ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %trunc_ln341" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341]   --->   Operation 185 'mux' 'tmp_8' <Predicate = (!icmp_ln197 & spec_select54 & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%empty_63 = trunc i13 %row_ind_V_1_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456]   --->   Operation 186 'trunc' 'empty_63' <Predicate = (!icmp_ln197 & !spec_select54 & icmp_ln878_2)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (1.70ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load_1, i8 %buf_V_1_load_1, i8 %buf_V_2_load_1, i2 %empty_63" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343]   --->   Operation 187 'mux' 'tmp_9' <Predicate = (!icmp_ln197 & !spec_select54 & icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_2_0_2)   --->   "%arrayidx261_i534_load_0_2 = select i1 %spec_select54, i8 %tmp_8, i8 %tmp_9"   --->   Operation 188 'select' 'arrayidx261_i534_load_0_2' <Predicate = (!icmp_ln197 & icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (1.24ns) (out node of the LUT)   --->   "%src_buf_V_1_1 = select i1 %icmp_ln878_2, i8 %src_buf_V_1_2, i8 %src_buf_V_1_2_3"   --->   Operation 189 'select' 'src_buf_V_1_1' <Predicate = (!icmp_ln197)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (1.24ns) (out node of the LUT)   --->   "%src_buf_V_0_1 = select i1 %icmp_ln878_2, i8 %src_buf_V_0_2, i8 %src_buf_V_0_2_3"   --->   Operation 190 'select' 'src_buf_V_0_1' <Predicate = (!icmp_ln197)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (1.24ns) (out node of the LUT)   --->   "%src_buf_V_2_0_2 = select i1 %icmp_ln878_2, i8 %arrayidx261_i534_load_0_2, i8 %src_buf_V_2_0"   --->   Operation 191 'select' 'src_buf_V_2_0_2' <Predicate = (!icmp_ln197)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!icmp_ln197 & !icmp_ln882)> <Delay = 1.58>

State 17 <SV = 11> <Delay = 3.73>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%src_buf_V_2_0_0 = phi i8 0, void %.split3, i8 %storemerge, void"   --->   Operation 193 'phi' 'src_buf_V_2_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%src_buf_V_0_0_0 = phi i8 0, void %.split3, i8 %src_buf_V_0_0_11, void"   --->   Operation 194 'phi' 'src_buf_V_0_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i8 %src_buf_V_0_1"   --->   Operation 195 'zext' 'zext_ln1346' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i8 %src_buf_V_2_0_2"   --->   Operation 196 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (1.91ns)   --->   "%ret = add i9 %zext_ln1346_1, i9 %zext_ln1346"   --->   Operation 197 'add' 'ret' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i8 %src_buf_V_0_0_0"   --->   Operation 198 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1346_3 = zext i8 %src_buf_V_2_0_0"   --->   Operation 199 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (1.91ns)   --->   "%ret_1 = add i9 %zext_ln1346_3, i9 %zext_ln1346_2"   --->   Operation 200 'add' 'ret_1' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (1.91ns)   --->   "%ret_2 = add i9 %zext_ln1346_3, i9 %zext_ln1346_1"   --->   Operation 201 'add' 'ret_2' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (1.91ns)   --->   "%ret_3 = add i9 %zext_ln1346_2, i9 %zext_ln1346"   --->   Operation 202 'add' 'ret_3' <Predicate = (!icmp_ln197)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %ret_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:121]   --->   Operation 203 'zext' 'zext_ln121' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i9 %ret_3"   --->   Operation 204 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (1.82ns)   --->   "%g_y_V_3 = sub i10 %zext_ln121, i10 %zext_ln69_1"   --->   Operation 205 'sub' 'g_y_V_3' <Predicate = (!icmp_ln197)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln365 = br i1 %icmp_ln882, void, void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:365]   --->   Operation 206 'br' 'br_ln365' <Predicate = (!icmp_ln197)> <Delay = 1.58>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%src_buf_V_0_0_11 = phi i8 %src_buf_V_0_2_3, void, i8 %src_buf_V_0_1, void %.split._crit_edge_ifconv"   --->   Operation 207 'phi' 'src_buf_V_0_0_11' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %src_buf_V_2_0, void, i8 %src_buf_V_2_0_2, void %.split._crit_edge_ifconv"   --->   Operation 208 'phi' 'storemerge' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 5.57>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%src_buf_V_1_0_0 = phi i8 0, void %.split3, i8 %src_buf_V_1_0_1, void"   --->   Operation 209 'phi' 'src_buf_V_1_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%r = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_1_0_0, i1 0"   --->   Operation 210 'bitconcatenate' 'r' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i9 %r"   --->   Operation 211 'zext' 'zext_ln1497' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%r_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_1_1, i1 0"   --->   Operation 212 'bitconcatenate' 'r_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i9 %r_1"   --->   Operation 213 'zext' 'zext_ln1497_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i9 %ret" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:100]   --->   Operation 214 'zext' 'zext_ln100' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i9 %ret_1"   --->   Operation 215 'zext' 'zext_ln69' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (1.82ns)   --->   "%g_x_V_3 = sub i10 %zext_ln1497_1, i10 %zext_ln1497"   --->   Operation 216 'sub' 'g_x_V_3' <Predicate = (!icmp_ln197)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i10 %g_x_V_3"   --->   Operation 217 'sext' 'sext_ln69' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%g_x_V_4 = add i11 %sext_ln69, i11 %zext_ln100"   --->   Operation 218 'add' 'g_x_V_4' <Predicate = (!icmp_ln197)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 219 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%g_x_V = sub i11 %g_x_V_4, i11 %zext_ln69"   --->   Operation 219 'sub' 'g_x_V' <Predicate = (!icmp_ln197)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%r_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_0_2_3, i1 0"   --->   Operation 220 'bitconcatenate' 'r_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1497_2 = zext i9 %r_2"   --->   Operation 221 'zext' 'zext_ln1497_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%r_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_2_0, i1 0"   --->   Operation 222 'bitconcatenate' 'r_3' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1497_3 = zext i9 %r_3"   --->   Operation 223 'zext' 'zext_ln1497_3' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i10 %g_y_V_3"   --->   Operation 224 'sext' 'sext_ln69_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%g_y_V_4 = sub i11 %sext_ln69_1, i11 %zext_ln1497_2"   --->   Operation 225 'sub' 'g_y_V_4' <Predicate = (!icmp_ln197)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 226 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%g_y_V = add i11 %g_y_V_4, i11 %zext_ln1497_3"   --->   Operation 226 'add' 'g_y_V' <Predicate = (!icmp_ln197)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%src_buf_V_1_0_1 = phi i8 %src_buf_V_1_2_3, void, i8 %src_buf_V_1_1, void %.split._crit_edge_ifconv"   --->   Operation 227 'phi' 'src_buf_V_1_0_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 3.63>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i11 %g_x_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:100]   --->   Operation 229 'sext' 'sext_ln100' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i11 %g_y_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:121]   --->   Operation 230 'sext' 'sext_ln121' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %gradx_mat_42, i16 %sext_ln100" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (!icmp_ln197 & !icmp_ln882)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_19 : Operation 232 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %grady_mat_45, i16 %sext_ln121" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 232 'write' 'write_ln174' <Predicate = (!icmp_ln197 & !icmp_ln882)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 20 <SV = 13> <Delay = 1.54>
ST_20 : Operation 233 [1/1] (1.54ns)   --->   "%row_V_2 = add i12 %row_V, i12 1"   --->   Operation 233 'add' 'row_V_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('init_row_ind') with incoming values : ('init_row_ind', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448) [20]  (1.59 ns)

 <State 2>: 1.56ns
The critical path consists of the following:
	'phi' operation ('init_row_ind') with incoming values : ('init_row_ind', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448) [20]  (0 ns)
	'add' operation ('init_row_ind', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:448) [21]  (1.56 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('init_buf', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456) with incoming values : ('zext_ln534') ('add_ln456', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456) [50]  (1.59 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'phi' operation ('init_buf', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456) with incoming values : ('zext_ln534') ('add_ln456', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456) [50]  (0 ns)
	'icmp' operation ('icmp_ln878_1') [51]  (2.78 ns)

 <State 5>: 1.88ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [59]  (0 ns)
	'icmp' operation ('icmp_ln460', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:460) [61]  (1.88 ns)

 <State 6>: 6.89ns
The critical path consists of the following:
	fifo read on port 'gaussian_mat_41' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [67]  (3.63 ns)
	'store' operation ('store_ln466', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:466) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434 [74]  (3.25 ns)

 <State 7>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln456', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:456) [85]  (3.52 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [91]  (0 ns)
	'getelementptr' operation ('buf_V_0_addr', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480) [100]  (0 ns)
	'load' operation ('buf_V_0_load', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480) on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434 [101]  (3.25 ns)

 <State 9>: 4.96ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480) on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434 [101]  (3.25 ns)
	'mux' operation ('tmp', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480) [106]  (1.71 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln480', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480) of variable 'tmp', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:480 on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434 [107]  (3.25 ns)

 <State 11>: 1.64ns
The critical path consists of the following:
	'add' operation ('sub227_i') [111]  (1.64 ns)

 <State 12>: 6.06ns
The critical path consists of the following:
	'phi' operation ('row.V') with incoming values : ('row.V') [120]  (0 ns)
	'sub' operation ('sub_i_i227_i') [129]  (1.55 ns)
	'sub' operation ('sub_i210_i_cast') [131]  (1.55 ns)
	'icmp' operation ('cmp_i_i198_i_1') [135]  (1.99 ns)
	'and' operation ('spec_select53') [136]  (0.978 ns)

 <State 13>: 2.97ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [149]  (0 ns)
	'icmp' operation ('icmp_ln878_2') [157]  (1.99 ns)
	'and' operation ('and_ln203', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:203) [158]  (0.978 ns)

 <State 14>: 6.89ns
The critical path consists of the following:
	fifo read on port 'gaussian_mat_41' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [161]  (3.63 ns)
	'store' operation ('store_ln204', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:204) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434 [169]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_V_0_addr_5', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341) [183]  (0 ns)
	'load' operation ('buf_V_0_load_1', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341) on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434 [184]  (3.25 ns)

 <State 16>: 6.21ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load_1', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:341) on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:434 [184]  (3.25 ns)
	'mux' operation ('tmp_7', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_sobel.hpp:343) [193]  (1.71 ns)
	'select' operation ('src_buf.V[1][2]') [194]  (0 ns)
	'select' operation ('src_buf.V[1][1]') [199]  (1.25 ns)

 <State 17>: 3.74ns
The critical path consists of the following:
	'phi' operation ('src_buf_V_2_0_0') with incoming values : ('src_buf.V[2][0]') [144]  (0 ns)
	'add' operation ('ret') [223]  (1.92 ns)
	'sub' operation ('g_y_V_3') [227]  (1.82 ns)

 <State 18>: 5.58ns
The critical path consists of the following:
	'phi' operation ('src_buf_V_1_0_0') with incoming values : ('src_buf.V[1][1]') [146]  (0 ns)
	'sub' operation ('g_x_V_3') [214]  (1.82 ns)
	'add' operation ('g_x_V_4') [216]  (0 ns)
	'sub' operation ('g_x.V') [217]  (3.76 ns)

 <State 19>: 3.63ns
The critical path consists of the following:
	fifo write on port 'gradx_mat_42' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [235]  (3.63 ns)

 <State 20>: 1.55ns
The critical path consists of the following:
	'add' operation ('row.V') [244]  (1.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
