------------------
-- Company: TEIS AB
-- Engineer: Lasse Karagiannis
-- 
-- Create Date: 2015 august 25
-- Design Name: Filename.vhd
-- Target Devices: ALTERA Cyclone IV EP4CE115F29C7
-- Tool versions: Quartus v15.0 and ModelSim 
-- Testbench file: Filename_Testbench.vht
-- Do file: Filename_Do_File.do
-- Description:
-- 	Enter the project description here!
-- 
-- In_signals:
-- CLOCK_50_in 	-- 50MHz input clock
-- KEY_in 			-- 4 button keys
-- 
-- Out_signals:
-- LEDG_out 		-- 8 green leds located at LEDG
--
-- Validated with "ModelSim - Altera" and verified with DE2-115 board
-- by AndrÃ© Norberg
------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Filename is
port (
	CLOCK_50_in		: in std_logic;
	KEY_in			: in std_logic_vector(3 downto 0);
	LEDG_out			: out std_logic_vector(7 downto 0)
	);
end entity Filename;

architecture rtl of Filename is
begin

end rtl;