FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.3.2710
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.40
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C21x23 microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0068) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0069) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0070) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0071) ; bytes on the stack which are otherwise required for the return address. If
                                        (0072) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0073) ; release, the C compiler automatically places an infinite loop at the end
                                        (0074) ; of main, rather than a return instruction.)
                                        (0075) ;
                                        (0076) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0077) 
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ; Interrupt Vector Table
                                        (0081) ;-----------------------------------------------------------------------------
                                        (0082) ;
                                        (0083) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0084) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0085) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0086) ; vector jump targets are modified automatically according to the user
                                        (0087) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0088) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0089) ; configuration files. If you need to hard code a vector, update the
                                        (0090) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0091) ; of this file.
                                        (0092) ;-----------------------------------------------------------------------------
                                        (0093) 
                                        (0094)     AREA TOP (ROM, ABS, CON)
                                        (0095) 
                                        (0096)     org   0                        ;Reset Interrupt Vector
                                        (0097) IF	(TOOLCHAIN & HITECH)
                                        (0098) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0099) ELSE
0000: 80 67    JMP   0x0068             (0100)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0101) ENDIF
                                        (0102)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0103)     ;---------------------------------------------------
                                        (0104)     ; Insert your custom code below this banner
                                        (0105)     ;---------------------------------------------------
                                        (0106) 
                                        (0107)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0108)     halt                           ;Stop execution if power falls too low
                                        (0109) 
                                        (0110)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0111)     // call	void_handler
0008: 7E       RETI                     (0112)     reti
                                        (0113) 
                                        (0114)     org   0Ch                      ;Analog Column 1 Interrupt Vector
000C: 7D 03 E5 LJMP  _ADC10_ADC_ISR     (0115)     ljmp	_ADC10_ADC_ISR
000F: 7E       RETI                     (0116)     reti
                                        (0117) 
                                        (0118)     org   18h                      ;VC3 Interrupt Vector
                                        (0119)     // call	void_handler
0018: 7E       RETI                     (0120)     reti
                                        (0121) 
                                        (0122)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0123)     // call	void_handler
001C: 7E       RETI                     (0124)     reti
                                        (0125) 
                                        (0126)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0127)     // call	void_handler
0020: 7E       RETI                     (0128)     reti
                                        (0129) 
                                        (0130)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
0024: 7D 02 5D LJMP  _PWM16_ISR         (0131)     ljmp	_PWM16_ISR
0027: 7E       RETI                     (0132)     reti
                                        (0133) 
                                        (0134)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
0028: 7D 04 18 LJMP  _ADC10_CNT_ISR     (0135)     ljmp	_ADC10_CNT_ISR
002B: 7E       RETI                     (0136)     reti
                                        (0137) 
                                        (0138)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0139)     // call	void_handler
002C: 7E       RETI                     (0140)     reti
                                        (0141) 
                                        (0142)     org   60h                      ;PSoC I2C Interrupt Vector
0060: 7D 02 B6 LJMP  _EzI2Cs_ISR        (0143)     ljmp	_EzI2Cs_ISR
0063: 7E       RETI                     (0144)     reti
                                        (0145) 
                                        (0146)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0147)     // call	void_handler
0064: 7E       RETI                     (0148)     reti
0068: 71 10    OR    F,0x10             
                                        (0149)     ;---------------------------------------------------
                                        (0150)     ; Insert your custom code above this banner
                                        (0151)     ;---------------------------------------------------
                                        (0152)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0153) 
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;  Start of Execution.
                                        (0156) ;-----------------------------------------------------------------------------
                                        (0157) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0158) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0159) ;
                                        (0160) 
                                        (0161) IF	(TOOLCHAIN & HITECH)
                                        (0162)  	AREA PD_startup(CODE, REL, CON)
                                        (0163) ELSE
                                        (0164)     org 68h
                                        (0165) ENDIF
                                        (0166) __Start:
                                        (0167) 
                                        (0168)     ; initialize SMP values for voltage stabilization, if required,
                                        (0169)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0170)     ; least for now. 
                                        (0171)     ;
                                        (0172)     M8C_SetBank1
006A: 62 E3 87 MOV   REG[0xE3],0x87     (0173)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
006D: 70 EF    AND   F,0xEF             
006F: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0174)     M8C_SetBank0
                                        (0175) 
                                        (0176) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0177) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0178)     M8C_EnableWatchDog
                                        (0179) ENDIF
                                        (0180) 
0072: 41 FE FB AND   REG[0xFE],0xFB     (0181)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0182) 
                                        (0183) IF	(TOOLCHAIN & HITECH)
                                        (0184)     ;---------------------------
                                        (0185)     ; Set up the Temporary stack
                                        (0186)     ;---------------------------
                                        (0187)     ; A temporary stack is set up for the SSC instructions.
                                        (0188)     ; The real stack start will be assigned later.
                                        (0189)     ;
                                        (0190) 	global		__Lstackps
                                        (0191) 	mov     a,low __Lstackps
                                        (0192) 	swap    a,sp
                                        (0193) ELSE
                                        (0194)     ;------------------
                                        (0195)     ; Set up the stack
                                        (0196)     ;------------------
0075: 50 16    MOV   A,0x16             (0197)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
0077: 4E       SWAP  SP,A               (0198)     swap  SP, A                    ; This is only temporary if going to LMM
0078: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0199) ENDIF
                                        (0200) 
                                        (0201)     ;-----------------------------------------------
                                        (0202)     ; Set Power-related Trim.
                                        (0203)     ;-----------------------------------------------
                                        (0204) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0205) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0206)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0207)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0208)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V
                                        (0209)  ENDIF
                                        (0210) ENDIF ; 5.0 V Operation
                                        (0211) 
                                        (0212) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0213)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0214)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0215)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V
                                        (0216)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0217)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V
                                        (0218)  ENDIF
                                        (0219) ENDIF ; 3.3 Volt Operation
                                        (0220) 
                                        (0221) IF ( POWER_SETTING & POWER_SET_2V7_12MHZ)      ; *** 2.7 Volts / 12MHZ operation ***
                                        (0222)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0223)     M8SSC_SetTableTrims  2, SSCTBL2_TRIM_IMO_2V_12MHZ, SSCTBL2_TRIM_BGR_2V
                                        (0224) ENDIF ; *** 2.7 Volts / 12MHZ operation ***
                                        (0225) 
                                        (0226) IF ( POWER_SETTING & POWER_SET_2V7_6MHZ)       ; *** 2.7 Volts /  6MHZ operation ***
                                        (0227)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0228)     M8SSC_SetTableTrims  2, SSCTBL2_TRIM_IMO_2V_6MHZ,  SSCTBL2_TRIM_BGR_2V
                                        (0229) ENDIF ; *** 2.7 Volts /  6MHZ operation ***
                                        (0230) 
007B: 55 F8 00 MOV   [_ramareas_end+226],0x0(0231)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
007E: 55 F9 00 MOV   [_ramareas_end+227],0x0(0232)     mov  [bSSC_KEYSP], 0
0081: 71 10    OR    F,0x10             
                                        (0233) 
                                        (0234)     ;---------------------------------------
                                        (0235)     ; Initialize Crystal Oscillator and PLL
                                        (0236)     ;---------------------------------------
                                        (0237) IF ( POWER_SETTING & POWER_SET_2V7)       ; *** 2.7 Volts  ***
                                        (0238)     M8C_SetBank1
                                        (0239)     mov   reg[OSC_CR0], (SLEEP_TIMER_JUST | OSC_CR0_CPU_3MHz)
                                        (0240)     M8C_SetBank0
                                        (0241)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0242) 
                                        (0243) ELSE 	 ;*** all other voltages OK for 12Mhz ***
                                        (0244)     M8C_SetBank1
0083: 62 E0 02 MOV   REG[0xE0],0x2      (0245)     mov   reg[OSC_CR0], (SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0086: 70 EF    AND   F,0xEF             
0088: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0246)     M8C_SetBank0
                                        (0247)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0248) 
                                        (0249) ENDIF
                                        (0250) 
                                        (0251)     ;-------------------------------------------------------
                                        (0252)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0253)     ;-------------------------------------------------------
                                        (0254) 
                                        (0255)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0256) 
                                        (0257) IF (SYSCLK_SOURCE)
                                        (0258)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0259) ENDIF
                                        (0260)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0261) 
                                        (0262)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0263)     ;---------------------------------------------------
                                        (0264)     ; Insert your custom code below this banner
                                        (0265)     ;---------------------------------------------------
                                        (0266) 
                                        (0267)     ;---------------------------------------------------
                                        (0268)     ; Insert your custom code above this banner
                                        (0269)     ;---------------------------------------------------
                                        (0270)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0271) 
                                        (0272)     ;-------------------------
                                        (0273)     ; Load Base Configuration
                                        (0274)     ;-------------------------
                                        (0275)     ; Load global parameter settings and load the user modules in the
                                        (0276)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0277)     ; to minimize start up time; (2) We may still need to play with the
                                        (0278)     ; Sleep Timer.
                                        (0279)     ;
008B: 7C 01 FF LCALL 0x01FF             (0280)     lcall LoadConfigInit
                                        (0281) 
                                        (0282)     ;-----------------------------------
                                        (0283)     ; Initialize C Run-Time Environment
                                        (0284)     ;-----------------------------------
                                        (0285) IF ( C_LANGUAGE_SUPPORT )
008E: 50 00    MOV   A,0x0              (0286)     mov  A,0                           ; clear the 'bss' segment to zero
0090: 55 00 0F MOV   [__r0],0xF         (0287)     mov  [__r0],<__bss_start
                                        (0288) BssLoop:
0093: 3C 00 16 CMP   [__r0],0x16        (0289)     cmp  [__r0],<__bss_end
0096: A0 05    JZ    0x009C             (0290)     jz   BssDone
0098: 3F 00    MVI   [__r0],A           (0291)     mvi  [__r0],A
009A: 8F F8    JMP   0x0093             (0292)     jmp  BssLoop
                                        (0293) BssDone:
009C: 50 01    MOV   A,0x1              (0294)     mov  A,>__idata_start              ; copy idata to data segment
009E: 57 BA    MOV   X,0xBA             (0295)     mov  X,<__idata_start
00A0: 55 00 00 MOV   [__r0],0x0         (0296)     mov  [__r0],<__data_start
                                        (0297) IDataLoop:
00A3: 3C 00 00 CMP   [__r0],0x0         (0298)     cmp  [__r0],<__data_end
00A6: A0 0B    JZ    0x00B2             (0299)     jz   C_RTE_Done
00A8: 08       PUSH  A                  (0300)     push A
00A9: 28       ROMX                     (0301)     romx
00AA: 3F 00    MVI   [__r0],A           (0302)     mvi  [__r0],A
00AC: 18       POP   A                  (0303)     pop  A
00AD: 75       INC   X                  (0304)     inc  X
00AE: 09 00    ADC   A,0x0              (0305)     adc  A,0
00B0: 8F F2    JMP   0x00A3             (0306)     jmp  IDataLoop
00B2: 71 10    OR    F,0x10             
                                        (0307) 
                                        (0308) C_RTE_Done:
                                        (0309) 
                                        (0310) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0311) 
                                        (0312)     ;-------------------------------
                                        (0313)     ; Voltage Stabilization for SMP
                                        (0314)     ;-------------------------------
                                        (0315) 
                                        (0316) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0317) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0318)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0319)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0320)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0321)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0322)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0323)     M8C_SetBank1
                                        (0324)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0325)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0326)     M8C_SetBank0
                                        (0327)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0328)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0329) .WaitFor2ms:
                                        (0330)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0331)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0332) ENDIF ; SMP is operational
                                        (0333) ENDIF ; 5.0V Operation
                                        (0334) 
                                        (0335)     ;-------------------------------
                                        (0336)     ; Set Power-On Reset (POR) Level
                                        (0337)     ;-------------------------------
                                        (0338)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH,
                                        (0339)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper
                                        (0340)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0341)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0342)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0343) 
                                        (0344)     M8C_SetBank1
                                        (0345) 
                                        (0346) IF (POWER_SETTING & POWER_SET_2V7)             ; 2.7V Operation?
                                        (0347)                                                ;  Yes, lowest trip already set
                                        (0348) ELSE                                           ;   No, must adjust POR...
                                        (0349) IF (POWER_SETTING & POWER_SET_3V3)             ; 3.3V Operation?
                                        (0350)     or   reg[VLT_CR], VLT_CR_POR_MID           ;   Yes, change to midpoint trip
                                        (0351) ELSE
                                        (0352) IF (POWER_SETTING & POWER_SET_5V0)             ; 5.0V Operation?
                                        (0353)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)       ; and Slow Mode?
                                        (0354)     or   reg[VLT_CR], VLT_CR_POR_MID           ;   Yes, set to midpoint trip
                                        (0355)  ELSE                                          ;    No, fast mode
                                        (0356)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz )    ;      As fast as 24MHz?
00B4: 43 E3 10 OR    REG[0xE3],0x10     (0357)     or   reg[VLT_CR], VLT_CR_POR_MID           ;         No, change to midpoint trip
00B7: 70 EF    AND   F,0xEF             
                                        (0358)   ELSE ; 24HMz                                 ;
                                        (0359)     or    reg[VLT_CR], VLT_CR_POR_HIGH         ;        Yes, switch to	highest setting
                                        (0360)   ENDIF ; 24MHz
                                        (0361)  ENDIF ; Slow Mode
                                        (0362) ENDIF ; 5.0V Operation
                                        (0363) ENDIF ; 3.3V Operation
                                        (0364) ENDIF ; 2.7V Operation
                                        (0365) 
                                        (0366)     M8C_SetBank0
                                        (0367) 
                                        (0368)     ;----------------------------
                                        (0369)     ; Wrap up and invoke "main"
                                        (0370)     ;----------------------------
                                        (0371) 
                                        (0372)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0373)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0374)     ;
00B9: 62 E0 00 MOV   REG[0xE0],0x0      (0375)     mov  reg[INT_MSK0],0
00BC: 71 10    OR    F,0x10             
                                        (0376) 
                                        (0377)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0378)     ;
                                        (0379)     M8C_SetBank1
00BE: 62 E0 02 MOV   REG[0xE0],0x2      (0380)     mov  reg[OSC_CR0],(SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
00C1: 70 EF    AND   F,0xEF             
                                        (0381)     M8C_SetBank0
                                        (0382) 
                                        (0383)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0384)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0385)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0386)     ;
00C3: 62 E2 00 MOV   REG[0xE2],0x0      (0387)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0388)                                    ; have been set during the boot process.
                                        (0389) IF	(TOOLCHAIN & HITECH)
                                        (0390) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0391) ELSE
                                        (0392) IF ENABLE_LJMP_TO_MAIN
                                        (0393)     ljmp  _main                    ; goto main (no return)
                                        (0394) ELSE
00C6: 7C 06 80 LCALL __UserModules_end|__text_start|_main|_main(0395)     lcall _main                    ; call main
                                        (0396) .Exit:
00C9: 8F FF    JMP   0x00C9             (0397)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0398) ENDIF
                                        (0399) ENDIF ; TOOLCHAIN
                                        (0400) 
                                        (0401)     ;---------------------------------
                                        (0402)     ; Library Access to Global Parms
                                        (0403)     ;---------------------------------
                                        (0404)     ;
                                        (0405)  bGetPowerSetting:
                                        (0406) _bGetPowerSetting:
                                        (0407)     ; Returns value of POWER_SETTING in the A register.
                                        (0408)     ; No inputs. No Side Effects.
                                        (0409)     ;
                                        (0410) IF (POWER_SETTING & POWER_SET_2V7)
                                        (0411)     mov   A, POWER_SETTING | POWER_SET_SLOW_IMO
                                        (0412) ELSE
00CB: 50 10    MOV   A,0x10             (0413)     mov   A, POWER_SETTING          ; Supply voltage and internal main osc
                                        (0414) ENDIF
00CD: 7F       RET                      (0415)     ret
                                        (0416) 
                                        (0417) IF	(TOOLCHAIN & HITECH)
                                        (0418) ELSE
                                        (0419)     ;---------------------------------
                                        (0420)     ; Order Critical RAM & ROM AREAs
                                        (0421)     ;---------------------------------
                                        (0422)     ;  'TOP' is all that has been defined so far...
                                        (0423) 
                                        (0424)     ;  ROM AREAs for C CONST, static & global items
                                        (0425)     ;
                                        (0426)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0427)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0428) __idata_start:
                                        (0429) 
                                        (0430)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0431) __func_lit_start:
                                        (0432) 
                                        (0433)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0434)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0435) 
                                        (0436)     ; CODE segment for general use
                                        (0437)     ;
                                        (0438)     AREA text (ROM, REL, CON)
                                        (0439) __text_start:
                                        (0440) 
                                        (0441)     ; RAM area usage
                                        (0442)     ;
                                        (0443)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0444) __data_start:
                                        (0445) 
                                        (0446)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0447)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0448)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0449) __bss_start:
                                        (0450) 
                                        (0451) ENDIF ; TOOLCHAIN
                                        (0452) 
                                        (0453) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.3.2710
01BA: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) include "m8c.inc"
                                        (0004) ;  Personalization tables 
                                        (0005) export LoadConfigTBL_psoc_slave_Bank1
                                        (0006) export LoadConfigTBL_psoc_slave_Bank0
                                        (0007) export LoadConfigTBL_psoc_slave_Ordered
                                        (0008) AREA lit(rom, rel)
                                        (0009) LoadConfigTBL_psoc_slave_Bank0:
                                        (0010) ;  Instance name ADC10, User Module ADC10
                                        (0011) ;       Instance name ADC10, Block Name ADC(ACE01)
                                        (0012) 	db		76h, 69h		;ADC10_ACE_CR1(ACE01CR1)
                                        (0013) 	db		77h, 00h		;ADC10_ACE_CR2(ACE01CR2)
                                        (0014) ;       Instance name ADC10, Block Name CNT(DCB02)
                                        (0015) 	db		2bh, 00h		;ADC10_CNT_CR0(DCB02CR0)
                                        (0016) 	db		29h, 00h		;ADC10_CNT_DR1(DCB02DR1)
                                        (0017) 	db		2ah, 00h		;ADC10_CNT_DR2(DCB02DR2)
                                        (0018) ;       Instance name ADC10, Block Name RAMP(ASE11)
                                        (0019) 	db		69h, 24h		;ADC10_ADC_CR(ADC1_CR)
                                        (0020) 	db		84h, 00h		;ADC10_ASE_CR0(ASE11CR0)
                                        (0021) ;  Instance name EzI2Cs, User Module EzI2Cs
                                        (0022) ;  Instance name PWM16, User Module PWM16
                                        (0023) ;       Instance name PWM16, Block Name PWM16_LSB(DBB00)
                                        (0024) 	db		23h, 00h		;PWM16_CONTROL_LSB_REG(DBB00CR0)
                                        (0025) 	db		21h, 00h		;PWM16_PERIOD_LSB_REG(DBB00DR1)
                                        (0026) 	db		22h, 00h		;PWM16_COMPARE_LSB_REG(DBB00DR2)
                                        (0027) ;       Instance name PWM16, Block Name PWM16_MSB(DBB01)
                                        (0028) 	db		27h, 00h		;PWM16_CONTROL_MSB_REG(DBB01CR0)
                                        (0029) 	db		25h, 00h		;PWM16_PERIOD_MSB_REG(DBB01DR1)
                                        (0030) 	db		26h, 00h		;PWM16_COMPARE_MSB_REG(DBB01DR2)
                                        (0031) ;  Global Register values Bank 0
                                        (0032) 	db		60h, 05h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0033) 	db		64h, 00h		; AnalogComparatorControl0 register (CMP_CR0)
                                        (0034) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0035) 	db		e6h, 20h		; DecimatorControl_0 register (DEC_CR0)
                                        (0036) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0037) 	db		d6h, 44h		; I2CConfig register (I2CCFG)
                                        (0038) 	db		62h, 00h		; PWM_Control register (PWM_CR)
                                        (0039) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0040) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0041) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0042) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0043) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0044) 	db		b5h, 20h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0045) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0046) 	db		ffh
                                        (0047) LoadConfigTBL_psoc_slave_Bank1:
                                        (0048) ;  Instance name ADC10, User Module ADC10
                                        (0049) ;       Instance name ADC10, Block Name ADC(ACE01)
                                        (0050) ;       Instance name ADC10, Block Name CNT(DCB02)
                                        (0051) 	db		28h, 21h		;ADC10_CNT_FN(DCB02FN)
                                        (0052) 	db		29h, 55h		;ADC10_CNT_IN(DCB02IN)
                                        (0053) 	db		2ah, 40h		;ADC10_CNT_OUT(DCB02OU)
                                        (0054) ;       Instance name ADC10, Block Name RAMP(ASE11)
                                        (0055) 	db		e6h, 00h		;ADC10_ADC_TR(ADC1_TR)
                                        (0056) 	db		66h, 00h		;ADC10_(AMD_CR1)
                                        (0057) ;  Instance name EzI2Cs, User Module EzI2Cs
                                        (0058) ;  Instance name PWM16, User Module PWM16
                                        (0059) ;       Instance name PWM16, Block Name PWM16_LSB(DBB00)
                                        (0060) 	db		20h, 01h		;PWM16_FUNC_LSB_REG(DBB00FN)
                                        (0061) 	db		21h, 15h		;PWM16_INPUT_LSB_REG(DBB00IN)
                                        (0062) 	db		22h, c0h		;PWM16_OUTPUT_LSB_REG(DBB00OU)
                                        (0063) ;       Instance name PWM16, Block Name PWM16_MSB(DBB01)
                                        (0064) 	db		24h, 21h		;PWM16_FUNC_MSB_REG(DBB01FN)
                                        (0065) 	db		25h, 35h		;PWM16_INPUT_MSB_REG(DBB01IN)
                                        (0066) 	db		26h, c5h		;PWM16_OUTPUT_MSB_REG(DBB01OU)
                                        (0067) ;  Global Register values Bank 1
                                        (0068) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0069) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0070) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0071) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0072) 	db		64h, 00h		; ComparatorGlobalOutEn register (CMP_GO_EN)
                                        (0073) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0074) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0075) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0076) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0077) 	db		e1h, 0fh		; OscillatorControl_1 register (OSC_CR1)
                                        (0078) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0079) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0080) 	db		deh, 01h		; OscillatorControl_4 register (OSC_CR4)
                                        (0081) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0082) 	db		ffh
                                        (0083) AREA psoc_config(rom, rel)
                                        (0084) LoadConfigTBL_psoc_slave_Ordered:
                                        (0085) ;  Ordered Global Register values
                                        (0086) 	M8C_SetBank0
01BC: 62 00 00 MOV   REG[0x0],0x0       (0087) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
01BF: 71 10    OR    F,0x10             
                                        (0088) 	M8C_SetBank1
01C1: 62 00 20 MOV   REG[0x0],0x20      (0089) 	mov	reg[00h], 20h		; Port_0_DriveMode_0 register (PRT0DM0)
01C4: 62 01 1C MOV   REG[0x1],0x1C      (0090) 	mov	reg[01h], 1ch		; Port_0_DriveMode_1 register (PRT0DM1)
01C7: 70 EF    AND   F,0xEF             
                                        (0091) 	M8C_SetBank0
01C9: 62 03 1C MOV   REG[0x3],0x1C      (0092) 	mov	reg[03h], 1ch		; Port_0_DriveMode_2 register (PRT0DM2)
01CC: 62 02 20 MOV   REG[0x2],0x20      (0093) 	mov	reg[02h], 20h		; Port_0_GlobalSelect register (PRT0GS)
01CF: 71 10    OR    F,0x10             
                                        (0094) 	M8C_SetBank1
01D1: 62 02 00 MOV   REG[0x2],0x0       (0095) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
01D4: 62 03 00 MOV   REG[0x3],0x0       (0096) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
01D7: 70 EF    AND   F,0xEF             
                                        (0097) 	M8C_SetBank0
01D9: 62 01 00 MOV   REG[0x1],0x0       (0098) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
01DC: 62 04 03 MOV   REG[0x4],0x3       (0099) 	mov	reg[04h], 03h		; Port_1_Data register (PRT1DR)
01DF: 71 10    OR    F,0x10             
                                        (0100) 	M8C_SetBank1
01E1: 62 04 03 MOV   REG[0x4],0x3       (0101) 	mov	reg[04h], 03h		; Port_1_DriveMode_0 register (PRT1DM0)
01E4: 62 05 03 MOV   REG[0x5],0x3       (0102) 	mov	reg[05h], 03h		; Port_1_DriveMode_1 register (PRT1DM1)
01E7: 70 EF    AND   F,0xEF             
                                        (0103) 	M8C_SetBank0
01E9: 62 07 03 MOV   REG[0x7],0x3       (0104) 	mov	reg[07h], 03h		; Port_1_DriveMode_2 register (PRT1DM2)
01EC: 62 06 00 MOV   REG[0x6],0x0       (0105) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
01EF: 71 10    OR    F,0x10             
                                        (0106) 	M8C_SetBank1
01F1: 62 06 00 MOV   REG[0x6],0x0       (0107) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
01F4: 62 07 00 MOV   REG[0x7],0x0       (0108) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
01F7: 70 EF    AND   F,0xEF             
                                        (0109) 	M8C_SetBank0
01F9: 62 05 00 MOV   REG[0x5],0x0       (0110) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
01FC: 70 EF    AND   F,0xEF             
                                        (0111) 	M8C_SetBank0
01FE: 7F       RET                      (0112) 	ret
                                        (0113) 
                                        (0114) 
                                        (0115) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.3.2710
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_psoc_slave
                                        (0026) export _LoadConfig_psoc_slave
                                        (0027) 
                                        (0028) export NO_SHADOW
                                        (0029) export _NO_SHADOW
                                        (0030) 
                                        (0031) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0032) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0033) 
                                        (0034) AREA psoc_config(rom, rel)
                                        (0035) 
                                        (0036) ;---------------------------------------------------------------------------
                                        (0037) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0038) ;                  parameters handled by boot code, like CPU speed). This
                                        (0039) ;                  function can be called from user code, but typically it
                                        (0040) ;                  is only called from boot.
                                        (0041) ;
                                        (0042) ;       INPUTS: None.
                                        (0043) ;      RETURNS: Nothing.
                                        (0044) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0045) ;               In the large memory model currently only the page
                                        (0046) ;               pointer registers listed below are modified.  This does
                                        (0047) ;               not guarantee that in future implementations of this
                                        (0048) ;               function other page pointer registers will not be
                                        (0049) ;               modified.
                                        (0050) ;          
                                        (0051) ;               Page Pointer Registers Modified: 
                                        (0052) ;               CUR_PP
                                        (0053) ;
                                        (0054) _LoadConfigInit:
                                        (0055)  LoadConfigInit:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0057)     
01FF: 7C 02 06 LCALL 0x0206             (0058) 	lcall	LoadConfig_psoc_slave
0202: 7C 01 BA LCALL 0x01BA             (0059) 	lcall	LoadConfigTBL_psoc_slave_Ordered
                                        (0060) 
                                        (0061) 
                                        (0062)     RAM_EPILOGUE RAM_USE_CLASS_4
0205: 7F       RET                      (0063)     ret
                                        (0064) 
                                        (0065) ;---------------------------------------------------------------------------
                                        (0066) ; Load Configuration psoc_slave
                                        (0067) ;
                                        (0068) ;    Load configuration registers for psoc_slave.
                                        (0069) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0070) ;
                                        (0071) ;       INPUTS: None.
                                        (0072) ;      RETURNS: Nothing.
                                        (0073) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0074) ;               modified as may the Page Pointer registers!
                                        (0075) ;               In the large memory model currently only the page
                                        (0076) ;               pointer registers listed below are modified.  This does
                                        (0077) ;               not guarantee that in future implementations of this
                                        (0078) ;               function other page pointer registers will not be
                                        (0079) ;               modified.
                                        (0080) ;          
                                        (0081) ;               Page Pointer Registers Modified: 
                                        (0082) ;               CUR_PP
                                        (0083) ;
                                        (0084) _LoadConfig_psoc_slave:
                                        (0085)  LoadConfig_psoc_slave:
                                        (0086)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0087) 
0206: 10       PUSH  X                  (0088) 	push	x
0207: 70 EF    AND   F,0xEF             
                                        (0089)     M8C_SetBank0                    ; Force bank 0
0209: 50 00    MOV   A,0x0              (0090)     mov     a, 0                    ; Specify bank 0
020B: 67       ASR   A                  (0091)     asr     a                       ; Store in carry flag
                                        (0092)                                     ; Load bank 0 table:
020C: 50 01    MOV   A,0x1              (0093)     mov     A, >LoadConfigTBL_psoc_slave_Bank0
020E: 57 50    MOV   X,0x50             (0094)     mov     X, <LoadConfigTBL_psoc_slave_Bank0
0210: 7C 02 21 LCALL 0x0221             (0095)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0096) 
0213: 50 01    MOV   A,0x1              (0097)     mov     a, 1                    ; Specify bank 1
0215: 67       ASR   A                  (0098)     asr     a                       ; Store in carry flag
                                        (0099)                                     ; Load bank 1 table:
0216: 50 01    MOV   A,0x1              (0100)     mov     A, >LoadConfigTBL_psoc_slave_Bank1
0218: 57 87    MOV   X,0x87             (0101)     mov     X, <LoadConfigTBL_psoc_slave_Bank1
021A: 7C 02 21 LCALL 0x0221             (0102)     lcall   LoadConfig              ; Load the bank 1 values
021D: 70 EF    AND   F,0xEF             
                                        (0103) 
                                        (0104)     M8C_SetBank0                    ; Force return to bank 0
021F: 20       POP   X                  (0105) 	pop		x
                                        (0106) 
                                        (0107)     RAM_EPILOGUE RAM_USE_CLASS_4
0220: 7F       RET                      (0108)     ret
                                        (0109) 
                                        (0110) 
                                        (0111) 
                                        (0112) 
                                        (0113) ;---------------------------------------------------------------------------
                                        (0114) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0115) ;              pairs. Terminate on address=0xFF.
                                        (0116) ;
                                        (0117) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0118) ;           Flag Register Carry bit encodes the Register Bank
                                        (0119) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0120) ;
                                        (0121) ;  RETURNS: nothing.
                                        (0122) ;
                                        (0123) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0124) ;                X-3 Temporary store for register address
                                        (0125) ;                X-2 LSB of config table address
                                        (0126) ;                X-1 MSB of config table address
                                        (0127) ;
                                        (0128) LoadConfig:
                                        (0129)     RAM_PROLOGUE RAM_USE_CLASS_2
0221: 38 02    ADD   SP,0x2             (0130)     add     SP, 2                   ; Set up local vars
0223: 10       PUSH  X                  (0131)     push    X                       ; Save config table address on stack
0224: 08       PUSH  A                  (0132)     push    A
0225: 4F       MOV   X,SP               (0133)     mov     X, SP
0226: 56 FC 00 MOV   [X-4],0x0          (0134)     mov     [X-4], 0                ; Set default Destination to Bank 0
0229: D0 04    JNC   0x022E             (0135)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
022B: 56 FC 01 MOV   [X-4],0x1          (0136)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0137) .BankSelectSaved:
022E: 18       POP   A                  (0138)     pop     A
022F: 20       POP   X                  (0139)     pop     X
0230: 70 EF    AND   F,0xEF             
0232: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0140) 
                                        (0141) LoadConfigLp:
                                        (0142)     M8C_SetBank0                    ; Switch to bank 0
                                        (0143)     M8C_ClearWDT                    ; Clear the watchdog for long inits
0235: 10       PUSH  X                  (0144)     push    X                       ; Preserve the config table address
0236: 08       PUSH  A                  (0145)     push    A
0237: 28       ROMX                     (0146)     romx                            ; Load register address from table
0238: 39 FF    CMP   A,0xFF             (0147)     cmp     A, END_CONFIG_TABLE     ; End of table?
023A: A0 1F    JZ    0x025A             (0148)     jz      EndLoadConfig           ;   Yes, go wrap it up
023C: 4F       MOV   X,SP               (0149)     mov     X, SP                   ;
023D: 48 FC 01 TST   [X-4],0x1          (0150)     tst     [X-4], 1                ; Loading IO Bank 1?
0240: A0 03    JZ    0x0244             (0151)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
0242: 71 10    OR    F,0x10             
                                        (0152)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0153) .IOBankNowSet:
0244: 54 FD    MOV   [X-3],A            (0154)     mov     [X-3], A                ; Stash the register address
0246: 18       POP   A                  (0155)     pop     A                       ; Retrieve the table address
0247: 20       POP   X                  (0156)     pop     X
0248: 75       INC   X                  (0157)     inc     X                       ; Advance to the data byte
0249: 09 00    ADC   A,0x0              (0158)     adc     A, 0
024B: 10       PUSH  X                  (0159)     push    X                       ; Save the config table address again
024C: 08       PUSH  A                  (0160)     push    A
024D: 28       ROMX                     (0161)     romx                            ; load config data from the table
024E: 4F       MOV   X,SP               (0162)     mov     X, SP                   ; retrieve the register address
024F: 59 FD    MOV   X,[X-3]            (0163)     mov     X, [X-3]
0251: 61 00    MOV   REG[X+0x0],A       (0164)     mov     reg[X], A               ; Configure the register
0253: 18       POP   A                  (0165)     pop     A                       ; retrieve the table address
0254: 20       POP   X                  (0166)     pop     X
0255: 75       INC   X                  (0167)     inc     X                       ; advance to next table entry
0256: 09 00    ADC   A,0x0              (0168)     adc     A, 0
0258: 8F D7    JMP   0x0230             (0169)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0170) EndLoadConfig:
025A: 38 FC    ADD   SP,0xFC            (0171)     add     SP, -4
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_2
025C: 7F       RET                      (0173)     ret
                                        (0174) 
                                        (0175) AREA InterruptRAM(ram, rel)
                                        (0176) 
                                        (0177) NO_SHADOW:
                                        (0178) _NO_SHADOW:
FILE: lib\pwm16int.asm                  (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16INT.asm
                                        (0004) ;;   Version: 2.5, Updated on 2012/9/21 at 11:59:18
                                        (0005) ;;  Generated by PSoC Designer 5.3.2710
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "PWM16.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _PWM16_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _PWM16_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _PWM16_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
025D: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file PWM16INT.asm
FILE: lib\pwm16.asm                     (0001) ;;*****************************************************************************
025E: 43 E1 02 OR    REG[0xE1],0x2      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16.asm
                                        (0004) ;;   Version: 2.5, Updated on 2012/9/21 at 11:59:18
                                        (0005) ;;  Generated by PSoC Designer 5.3.2710
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_EnableInt
                                        (0030) export _PWM16_EnableInt
                                        (0031) export  PWM16_DisableInt
                                        (0032) export _PWM16_DisableInt
                                        (0033) export  PWM16_Start
                                        (0034) export _PWM16_Start
                                        (0035) export  PWM16_Stop
                                        (0036) export _PWM16_Stop
                                        (0037) export  PWM16_WritePeriod
                                        (0038) export _PWM16_WritePeriod
                                        (0039) export  PWM16_WritePulseWidth
                                        (0040) export _PWM16_WritePulseWidth
                                        (0041) export  PWM16_wReadPulseWidth
                                        (0042) export _PWM16_wReadPulseWidth
                                        (0043) export  PWM16_wReadCounter
                                        (0044) export _PWM16_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA psoc_slave_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_EnableInt:
                                        (0091) _PWM16_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
0261: 7F       RET                      (0095)    ret
0262: 41 E1 FD AND   REG[0xE1],0xFD     
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_DisableInt:
                                        (0119) _PWM16_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
0265: 7F       RET                      (0123)    ret
0266: 43 23 01 OR    REG[0x23],0x1      
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_Start:
                                        (0148) _PWM16_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
0269: 7F       RET                      (0152)    ret
026A: 41 23 FE AND   REG[0x23],0xFE     
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_Stop:
                                        (0176) _PWM16_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
026D: 7F       RET                      (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_WritePeriod:
                                        (0206) _PWM16_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
026E: 60 21    MOV   REG[0x21],A        (0208)    mov   reg[PWM16_PERIOD_LSB_REG], A
0270: 5B       MOV   A,X                (0209)    mov   A, X
0271: 60 25    MOV   REG[0x25],A        (0210)    mov   reg[PWM16_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
0273: 7F       RET                      (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_WritePulseWidth:
                                        (0235) _PWM16_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
0274: 60 22    MOV   REG[0x22],A        (0237)    mov   reg[PWM16_COMPARE_LSB_REG], A
0276: 5B       MOV   A,X                (0238)    mov   A, X
0277: 60 26    MOV   REG[0x26],A        (0239)    mov   reg[PWM16_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
0279: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_wReadPulseWidth:
                                        (0264) _PWM16_wReadPulseWidth:
                                        (0265)  wPWM16_ReadPulseWidth:                          ; this name deprecated
                                        (0266) _wPWM16_ReadPulseWidth:                          ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
027A: 5D 26    MOV   A,REG[0x26]        (0268)    mov   A, reg[PWM16_COMPARE_MSB_REG]
027C: 5C       MOV   X,A                (0269)    mov   X, A
027D: 5D 22    MOV   A,REG[0x22]        (0270)    mov   A, reg[PWM16_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
027F: 7F       RET                      (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_wReadCounter:
                                        (0299) _PWM16_wReadCounter:
                                        (0300)  wPWM16_ReadCounter:                             ; this name deprecated
                                        (0301) _wPWM16_ReadCounter:                             ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
0280: 4F       MOV   X,SP               (0309)    mov   X, SP                                      ; X <-  stack frame pointer
0281: 5D 26    MOV   A,REG[0x26]        (0310)    mov   A, reg[PWM16_COMPARE_MSB_REG]           ; Save the Compare register on the stack
0283: 08       PUSH  A                  (0311)    push  A                                          ;
0284: 5D 22    MOV   A,REG[0x22]        (0312)    mov   A, reg[PWM16_COMPARE_LSB_REG]           ;
0286: 08       PUSH  A                  (0313)    push  A                                          ;  -stack frame now 2 bytes-
0287: 41 23 FE AND   REG[0x23],0xFE     
028A: 71 10    OR    F,0x10             
                                        (0314)    PWM16_Stop_M                                  ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
028C: 5D 21    MOV   A,REG[0x21]        (0316)    mov   A, reg[PWM16_INPUT_LSB_REG]             ; save the LSB clock input setting
028E: 08       PUSH  A                  (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
028F: 62 21 00 MOV   REG[0x21],0x0      (0319)    mov   reg[PWM16_INPUT_LSB_REG], INPUT_REG_NULL
0292: 70 EF    AND   F,0xEF             
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
0294: 5D 24    MOV   A,REG[0x24]        (0321)    mov   A, reg[PWM16_COUNTER_MSB_REG]           ; DR2 <- DR0 (in the MSB block)
0296: 5D 26    MOV   A,REG[0x26]        (0322)    mov   A, reg[PWM16_COMPARE_MSB_REG]           ; Stash the Count MSB on the stack
0298: 08       PUSH  A                  (0323)    push  A                                          ;  -stack frame is now 4 bytes
0299: 5D 20    MOV   A,REG[0x20]        (0324)    mov   A, reg[PWM16_COUNTER_LSB_REG]           ; DR2 <- DR0 (in the LSB block)
029B: 5D 22    MOV   A,REG[0x22]        (0325)    mov   A, reg[PWM16_COMPARE_LSB_REG]           ; Stash the Count LSB on the stack
029D: 08       PUSH  A                  (0326)    push  A                                          ;   -stack frame is now 5 bytes-
029E: 52 00    MOV   A,[X+0]            (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
02A0: 60 26    MOV   REG[0x26],A        (0328)    mov   reg[PWM16_COMPARE_MSB_REG], A           ;
02A2: 52 01    MOV   A,[X+1]            (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
02A4: 60 22    MOV   REG[0x22],A        (0330)    mov   reg[PWM16_COMPARE_LSB_REG], A           ;
02A6: 71 10    OR    F,0x10             
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
02A8: 52 02    MOV   A,[X+2]            (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
02AA: 60 21    MOV   REG[0x21],A        (0333)    mov   reg[PWM16_INPUT_LSB_REG], A             ;    and restore it
02AC: 70 EF    AND   F,0xEF             
02AE: 43 23 01 OR    REG[0x23],0x1      
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_Start_M                                 ; Now re-enable the PWM function
02B1: 18       POP   A                  (0336)    pop   A                                          ; Setup the return value
02B2: 20       POP   X                  (0337)    pop   X                                          ;
02B3: 38 FD    ADD   SP,0xFD            (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
02B5: 7F       RET                      (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16.asm
FILE: lib\ezi2csint.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: EzI2CsINT.asm
                                        (0004) ;;  Version: 1.30, Updated on 2012/9/21 at 11:59:1
                                        (0005) ;;  Generated by PSoC Designer 5.3.2710
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CFXM (Slave) Interrupt Service Routine
                                        (0008) ;;  
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) include "EzI2Cs.inc"
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) 
                                        (0019) 
                                        (0020) ;-----------------------------------------------
                                        (0021) ;  Global Symbols
                                        (0022) ;-----------------------------------------------
                                        (0023) 
                                        (0024) export    EzI2Cs_varPage      
                                        (0025) export   _EzI2Cs_varPage      
                                        (0026) 
                                        (0027) export    EzI2Cs_bState  
                                        (0028) export   _EzI2Cs_bState
                                        (0029) 
                                        (0030) export    EzI2Cs_bRAM_RWoffset
                                        (0031) export   _EzI2Cs_bRAM_RWoffset
                                        (0032) 
                                        (0033) export    EzI2Cs_bRAM_RWcntr
                                        (0034) export   _EzI2Cs_bRAM_RWcntr
                                        (0035) 
                                        (0036) export   _EzI2Cs_pRAM_Buf_Addr_LSB
                                        (0037) export    EzI2Cs_pRAM_Buf_Addr_LSB
                                        (0038) 
                                        (0039) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0040) export   _EzI2Cs_pRAM_Buf_Addr_MSB
                                        (0041) export    EzI2Cs_pRAM_Buf_Addr_MSB
                                        (0042) ENDIF
                                        (0043) 
                                        (0044) export   _EzI2Cs_bRAM_Buf_Size                                
                                        (0045) export    EzI2Cs_bRAM_Buf_Size    
                                        (0046) 
                                        (0047) export   _EzI2Cs_bRAM_Buf_WSize               
                                        (0048) export    EzI2Cs_bRAM_Buf_WSize  
                                        (0049) 
                                        (0050) IF (EzI2Cs_ROM_ENABLE)
                                        (0051) export    EzI2Cs_bROM_RWoffset
                                        (0052) export   _EzI2Cs_bROM_RWoffset
                                        (0053) 
                                        (0054) export    EzI2Cs_bROM_RWcntr   
                                        (0055) export   _EzI2Cs_bROM_RWcntr   
                                        (0056) 
                                        (0057) export   _EzI2Cs_pROM_Buf_Addr_LSB
                                        (0058) export    EzI2Cs_pROM_Buf_Addr_LSB
                                        (0059) export   _EzI2Cs_pROM_Buf_Addr_MSB
                                        (0060) export    EzI2Cs_pROM_Buf_Addr_MSB
                                        (0061) 
                                        (0062) export   _EzI2Cs_bROM_Buf_Size                           
                                        (0063) export    EzI2Cs_bROM_Buf_Size
                                        (0064) 
                                        (0065) ENDIF
                                        (0066) 
                                        (0067) export    EzI2Cs_bBusy_Flag  
                                        (0068) export   _EzI2Cs_bBusy_Flag
                                        (0069) 
                                        (0070) AREA InterruptRAM (RAM, REL, CON)
                                        (0071) 
                                        (0072) ;-----------------------------------------------
                                        (0073) ; Variable Allocation
                                        (0074) ;-----------------------------------------------
                                        (0075) 
                                        (0076) 
                                        (0077) ;; Exported variables
                                        (0078)  _EzI2Cs_varPage:                                  ; This points to the variable page
                                        (0079)   EzI2Cs_varPage:          
                                        (0080) 
                                        (0081)  _EzI2Cs_bState:
                                        (0082)   EzI2Cs_bState:                             blk 1
                                        (0083) 
                                        (0084) ;; RAM space variables
                                        (0085)  _EzI2Cs_bRAM_RWoffset:                            ; RAM address counter.  This is reset each time
                                        (0086)   EzI2Cs_bRAM_RWoffset:                      blk 1 ; a read or write is initiated.
                                        (0087) 
                                        (0088)  _EzI2Cs_bRAM_RWcntr:                              ; RAM Read/Write counter.  Keeps track of offset 
                                        (0089)   EzI2Cs_bRAM_RWcntr:                        blk 1 ; during a read or write operation.  Reset to
                                        (0090)                                                       ; _bRAM_RWoffset at start of R/W command.
                                        (0091) 
                                        (0092) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0093)  _EzI2Cs_pRAM_Buf_Addr_MSB:                        ; Base address (MSB) to RAM buffer.  
                                        (0094)   EzI2Cs_pRAM_Buf_Addr_MSB:                  blk 1 ; 
                                        (0095) ENDIF
                                        (0096) 
                                        (0097)  _EzI2Cs_pRAM_Buf_Addr_LSB:                        ; Base address (LSB) to RAM buffer.  
                                        (0098)   EzI2Cs_pRAM_Buf_Addr_LSB:                  blk 1 ; 
                                        (0099) 
                                        (0100)  _EzI2Cs_bRAM_Buf_Size:                            ; Size of RAM buffer.   
                                        (0101)   EzI2Cs_bRAM_Buf_Size:                      blk 1 ; 
                                        (0102) 
                                        (0103)  _EzI2Cs_bRAM_Buf_WSize:                           ; Portion of the RAM buffer size that is writable.
                                        (0104)   EzI2Cs_bRAM_Buf_WSize:                     blk 1 ; 
                                        (0105) 
                                        (0106) ;; ROM space variables
                                        (0107) IF (EzI2Cs_ROM_ENABLE)
                                        (0108)  _EzI2Cs_bROM_RWoffset:                            ; ROM address counter.  This is reset each time
                                        (0109)   EzI2Cs_bROM_RWoffset:                      blk 1 ; a read is initiated
                                        (0110) 
                                        (0111)  _EzI2Cs_bROM_RWcntr:                              ; ROM read counter. Keeps track of offset 
                                        (0112)   EzI2Cs_bROM_RWcntr:                        blk 1 ; during a read operation.  Reset to
                                        (0113)                                                       ; _bRAM_RWoffset at start of command.
                                        (0114) 
                                        (0115)  _EzI2Cs_pROM_Buf_Addr_MSB:                        ; ROM address (MSB) counter. (Relative to buffer)  This
                                        (0116)   EzI2Cs_pROM_Buf_Addr_MSB:                  blk 1 ; counter is reset each time a read is initiated.
                                        (0117) 
                                        (0118)  _EzI2Cs_pROM_Buf_Addr_LSB:                        ; ROM address (MSB) counter. (Relative to buffer)  This
                                        (0119)   EzI2Cs_pROM_Buf_Addr_LSB:                  blk 1 ; counter is reset each time a read is initiated.
                                        (0120) 
                                        (0121)  _EzI2Cs_bROM_Buf_Size:                            ; Size of RAM buffer.                            
                                        (0122)   EzI2Cs_bROM_Buf_Size:                      blk 1 ; 
                                        (0123) 
                                        (0124) ENDIF
                                        (0125) 
                                        (0126) IF (EzI2Cs_AUTO_ADDR_CHECK^1)
                                        (0127) IF (EzI2Cs_DYNAMIC_ADDR) 
                                        (0128) 
                                        (0129) export    EzI2Cs_bAddr
                                        (0130) export   _EzI2Cs_bAddr 
                                        (0131) 
                                        (0132)  _EzI2Cs_bAddr:
                                        (0133)   EzI2Cs_bAddr:                              blk 1
                                        (0134) ENDIF
                                        (0135) ENDIF
                                        (0136) 
                                        (0137)  _EzI2Cs_bBusy_Flag:
                                        (0138)   EzI2Cs_bBusy_Flag:                         blk 1
                                        (0139) 
                                        (0140) ;-----------------------------------------------
                                        (0141) ;  EQUATES and TABLES
                                        (0142) ;-----------------------------------------------
                                        (0143) 
                                        (0144) ;; Bit definitions for EzI2Cs_bState
                                        (0145) STATE_IDLE:         equ  0x00      ; Wait for Correct Address
                                        (0146) STATE_WR_RAM_ADDR:  equ  0x02      ; Wait for Secondary address on write
                                        (0147) STATE_WR_RAM:       equ  0x04      ; Write RAM Data
                                        (0148) STATE_RD_RAM:       equ  0x06      ; Read RAM Data
                                        (0149) 
                                        (0150) STATE_WR_ROM_ADDR:  equ  0x08      ; Wait for Secondary address on write
                                        (0151) STATE_RD_ROM:       equ  0x0A      ; Read ROM Data
                                        (0152) 
                                        (0153) STATE_WR_ROM:       equ  0x0C      ; Write ROM (Not supported at this time)
                                        (0154) STATE_RESET:        equ  0x0E      ; Reset state machine
                                        (0155) 
                                        (0156) STATE_MASK:         equ  0x0E
                                        (0157) STATE_MASK2:        equ  0x0F      ; State Mask
                                        (0158) 
                                        (0159) ALT_MODE_FLAG:      equ  0x40      ; Reserved
                                        (0160) 
                                        (0161) 
                                        (0162) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0163) ;---------------------------------------------------
                                        (0164) ; Insert your custom declarations below this banner
                                        (0165) ;---------------------------------------------------
                                        (0166) 
                                        (0167) ;------------------------
                                        (0168) ;  Constant Definitions
                                        (0169) ;------------------------
                                        (0170) 
                                        (0171) 
                                        (0172) ;------------------------
                                        (0173) ; Variable Allocation
                                        (0174) ;------------------------
                                        (0175) 
                                        (0176) 
                                        (0177) ;---------------------------------------------------
                                        (0178) ; Insert your custom declarations above this banner
                                        (0179) ;---------------------------------------------------
                                        (0180) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0181) 
                                        (0182) 
                                        (0183) 
                                        (0184) 
                                        (0185) AREA UserModules (ROM, REL, CON)
                                        (0186) 
                                        (0187) export _EzI2Cs_ISR
                                        (0188) ;;****************************************************
                                        (0189) ;; I2C_ISR  main entry point from vector 60h
                                        (0190) ;;
                                        (0191) ;;****************************************************
                                        (0192) 
                                        (0193)  EzI2Cs_ISR:
                                        (0194) _EzI2Cs_ISR:
                                        (0195) 
02B6: 08       PUSH  A                  (0196)     push A
02B7: 10       PUSH  X                  (0197)     push X
                                        (0198)     
                                        (0199)     ;@PSoC_UserCode_ISR_START@ (Do not change this line.)
                                        (0200)     ;---------------------------------------------------
                                        (0201)     ; Insert your custom code below this banner
                                        (0202)     ;---------------------------------------------------
                                        (0203) 
                                        (0204)     ;---------------------------------------------------
                                        (0205)     ; Insert your custom code above this banner
                                        (0206)     ;---------------------------------------------------
                                        (0207)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0208) 
                                        (0209) ;; The folling conditional code is only valid when using the
                                        (0210) ;; large memory model.
                                        (0211) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0212)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_2              ; Set Page Mode
                                        (0213)    REG_PRESERVE IDX_PP                             ; Save Index Page Pointer
                                        (0214)    REG_PRESERVE CUR_PP                             ; Save Current Page Pointer
                                        (0215)    RAM_SETPAGE_CUR  >EzI2Cs_varPage      ; Set the current page mode Pointer
                                        (0216)    mov   A, [EzI2Cs_pRAM_Buf_Addr_MSB]   ; Set Index page mode pointer
                                        (0217)    RAM_SETPAGE_IDX A
                                        (0218) ENDIF
                                        (0219) 
02B8: 2E 01 80 OR    [0x1],0x80         (0220)     or   [EzI2Cs_bState],EzI2Cs_ANY_ACTIVITY                         ; Set Activity flag
02BB: 49 D7 08 TST   REG[0xD7],0x8      (0221)     tst  reg[EzI2Cs_SCR_REG],EzI2Cs_SCR_ADDRESS                      ; Check for address
02BE: A0 09    JZ    0x02C8             (0222)     jz   .I2C_CHECK_STOP                                             ; Go to check for Stop condition if no Address
02C0: 26 01 F0 AND   [0x1],0xF0         (0223)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bits.                       
02C3: 2E 01 00 OR    [0x1],0x0          (0224)     or   [EzI2Cs_bState],STATE_IDLE                                  ; Address flag set, change to IDLE state
02C6: 80 08    JMP   0x02CF             (0225)     jmp  .I2C_DO_STATE_MACHINE
                                        (0226) .I2C_CHECK_STOP:
                                        (0227)     ; Check for Stop condition here.  If a stop condition
                                        (0228)     ; exists, reset state machine to idle.
02C8: 49 D7 20 TST   REG[0xD7],0x20     (0229)     tst reg[EzI2Cs_SCR_REG],EzI2Cs_SCR_STOP_STATUS                   ; Check for Stop condition
02CB: A0 03    JZ    0x02CF             (0230)     jz .I2C_DO_STATE_MACHINE                                            ; No Stop condition - do I2C state mashine
                                        (0231)     ; Following line was commented due to CDT#60202.
                                        (0232)     ; The stop bit is cleared by SetEzI2Cs_SCR macro, so the functionality related to EzI2Cs_bBusy_Flag is preserved.
                                        (0233)     ; and reg[EzI2Cs_SCR_REG],~EzI2Cs_SCR_STOP_STATUS                ; Clear Stop bit
02CD: 80 A8    JMP   0x0376             (0234)     jmp  I2C_STATE_RESET
                                        (0235) .I2C_DO_STATE_MACHINE:
02CF: 51 01    MOV   A,[0x1]            (0236)     mov  A,[EzI2Cs_bState]    ; Get State
02D1: 21 0E    AND   A,0xE              (0237)     and  A,STATE_MASK                   ; Mask off invalid states
02D3: E0 01    JACC  0x02D5             (0238)     jacc I2C_STATE_JUMP_TABLE
                                        (0239) 
                                        (0240) I2C_STATE_JUMP_TABLE:
02D5: 80 11    JMP   0x02E7             (0241)     jmp  I2C_STATE_IDLE                 ; Idle state
02D7: 80 67    JMP   0x033F             (0242)     jmp  I2C_STATE_WR_RAM_ADDR              ; Wait for Address write state
02D9: 80 79    JMP   0x0353             (0243)     jmp  I2C_STATE_WR_RAM               ; 
02DB: 80 47    JMP   0x0323             (0244)     jmp  I2C_STATE_RD_RAM
                                        (0245) IF (EzI2Cs_ROM_ENABLE)        ; Only valid if ROM enabled
                                        (0246)     jmp  I2C_STATE_WR_ROM_ADDR
                                        (0247)     jmp  I2C_STATE_RD_ROM
                                        (0248)     jmp  I2C_STATE_WR_ROM
                                        (0249) ELSE
02DD: 80 98    JMP   0x0376             (0250)     jmp  I2C_STATE_RESET
02DF: 80 96    JMP   0x0376             (0251)     jmp  I2C_STATE_RESET
02E1: 80 94    JMP   0x0376             (0252)     jmp  I2C_STATE_RESET
                                        (0253) ENDIF
02E3: 80 92    JMP   0x0376             (0254)     jmp  I2C_STATE_RESET
                                        (0255) 
02E5: 80 99    JMP   0x037F             (0256)     jmp  EzI2Cs_ISR_END
                                        (0257) 
                                        (0258) 
                                        (0259)     ;            *** I2C Idle state ***
                                        (0260)     ;
                                        (0261)     ;   Sit idle until a start with address is issued.
                                        (0262)     ;   Check to see if there is an address match
                                        (0263)     ;     If address match, ACK the bus and determine next state
                                        (0264)     ;     Else NAK the transfer and return to idle state.
                                        (0265)     ;   Also check stop for condition.IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0266)     ;
                                        (0267) I2C_STATE_IDLE:                 ; Idle state
                                        (0268) 
                                        (0269) IF (EzI2Cs_AUTO_ADDR_CHECK^1)   ;; for CY8C28X45 chip: skip address comparison and NACK sending stage-hardware will do this for us  if AutoAddressCompare feature is enabled.
                                        (0270)                                           ;; The code in this pre-compiler directive will be executed for all chips except CY8C28X45.
                                        (0271) IF (EzI2Cs_DYNAMIC_ADDR)  ;; DYNAMIC ADDRESS
                                        (0272)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Get transmitted address
                                        (0273)     and  A,EzI2Cs_ADDR_MASK                                          ; Mask off alt address bit and R/W bit
                                        (0274)     cmp  A,[EzI2Cs_bAddr]                                            ; Check for proper Address
                                        (0275)     jz   .CHK_ADDR_MODE 
                                        (0276)     SetEzI2Cs_SCR ( EzI2Cs_SCR_NAK )                                 ; NAK Address 
                                        (0277)     jmp  EzI2Cs_ISR_END                                              ; Not valid Address, leave
                                        (0278) 
                                        (0279) ELSE    ;; STATIC ADDRESS
02E7: 5D D8    MOV   A,REG[0xD8]        (0280)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Get transmitted address
02E9: 21 FE    AND   A,0xFE             (0281)     and  A,EzI2Cs_ADDR_MASK                                          ; Mask off alt address bit and R/W bit
02EB: 39 78    CMP   A,0x78             (0282)     cmp  A,EzI2Cs_SLAVE_ADDR                                         ; Check for proper Address
02ED: A0 06    JZ    0x02F4             (0283)     jz   .CHK_ADDR_MODE 
02EF: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0284)     SetEzI2Cs_SCR ( EzI2Cs_SCR_NAK )                                 ; NAK Address 
02F2: 80 8C    JMP   0x037F             (0285)     jmp  EzI2Cs_ISR_END                                              ; Not valid Address, leave
                                        (0286) ENDIF
                                        (0287) ENDIF
                                        (0288) 
                                        (0289) .CHK_ADDR_MODE:   ; A proper address has been detected, now determine what mode, R/W alt_addr?? 
                                        (0290) IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0291)     tst  reg[EzI2Cs_DR_REG],EzI2Cs_ALT_ADDR_BIT                      ; Check for Alt address
                                        (0292)     jnz  SERVICE_ROM_ADDR
                                        (0293) ENDIF
                                        (0294) 
                                        (0295) .STANDARD_ADDR:
02F4: 49 D8 01 TST   REG[0xD8],0x1      (0296)     tst  reg[EzI2Cs_DR_REG],EzI2Cs_RD_FLAG                           ; Check for a Read operation
02F7: B0 0F    JNZ   0x0307             (0297)     jnz  .PREPARE_FOR_RAM_READ
                                        (0298) 
02F9: 55 07 02 MOV   [0x7],0x2          (0299)     mov [EzI2Cs_bBusy_Flag], EzI2Cs_I2C_BUSY_RAM_WRITE               ; Write transaction in process - set Busy flag to WRITE
                                        (0300) 
                                        (0301)     ; Prepare for RAM Write Address operation
02FC: 26 01 F0 AND   [0x1],0xF0         (0302)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
02FF: 2E 01 02 OR    [0x1],0x2          (0303)     or   [EzI2Cs_bState],STATE_WR_RAM_ADDR                           ; Set state machine to do RAM Write
0302: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0304)     SetEzI2Cs_SCR ( EzI2Cs_SCR_ACK )                                 ; ACK Address 
0305: 80 79    JMP   0x037F             (0305)     jmp  EzI2Cs_ISR_END                                     ; Base address to RAM buffer.  
                                        (0306) 
                                        (0307) .PREPARE_FOR_RAM_READ:
0307: 55 07 01 MOV   [0x7],0x1          (0308)     mov [EzI2Cs_bBusy_Flag], EzI2Cs_I2C_BUSY_RAM_READ                ; Possible read transaction in process - set Busy flag to READ
                                        (0309) 
030A: 26 01 F0 AND   [0x1],0xF0         (0310)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
030D: 2E 01 06 OR    [0x1],0x6          (0311)     or   [EzI2Cs_bState],STATE_RD_RAM                                ; Set state machine to do RAM Read 
0310: 5F 03 02 MOV   [0x3],[0x2]        (0312)     mov  [EzI2Cs_bRAM_RWcntr],[EzI2Cs_bRAM_RWoffset]                 ; Reset address counter to start of Offset
0313: 51 04    MOV   A,[0x4]            (0313)     mov  A,[EzI2Cs_pRAM_Buf_Addr_LSB]                                ; Get base address
0315: 02 03    ADD   A,[0x3]            (0314)     add  A,[EzI2Cs_bRAM_RWcntr]                                      ; Set Offset and add to base address      
0317: 5C       MOV   X,A                (0315)     mov  X,A                                                         ; Put offset in X
0318: 52 00    MOV   A,[X+0]            (0316)     mov  A,[X]                                                       ; Get first byte to transmit
031A: 60 D8    MOV   REG[0xD8],A        (0317)     mov  reg[EzI2Cs_DR_REG],A                               ; Base address to RAM buffer.  
031C: 76 03    INC   [0x3]              (0318)     inc  [EzI2Cs_bRAM_RWcntr]                                        ; Increment RAM buffer counter to next location.
031E: 62 D7 14 MOV   REG[0xD7],0x14     
                                        (0319) 
                                        (0320)                                                                      ; ACK command and transmit first byte.
                                        (0321)     SetEzI2Cs_SCR (EzI2Cs_SCR_ACK|EzI2Cs_SCR_TRANSMIT)   
0321: 80 5D    JMP   0x037F             (0322)     jmp  EzI2Cs_ISR_END
                                        (0323) 
                                        (0324)     ;            *** I2C Read RAM state ***
                                        (0325)     ;
                                        (0326) I2C_STATE_RD_RAM:
                                        (0327)     ;@PSoC_UserCode_RAM_RD@ (Do not change this line.)
                                        (0328)     ;---------------------------------------------------
                                        (0329)     ; Insert your custom code below this banner
                                        (0330)     ;---------------------------------------------------
                                        (0331)     
                                        (0332)     ;---------------------------------------------------
                                        (0333)     ; Insert your custom code above this banner
                                        (0334)     ;---------------------------------------------------
                                        (0335)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0336)     
0323: 51 05    MOV   A,[0x5]            (0337)     mov  A,[EzI2Cs_bRAM_Buf_Size]
0325: 78       DEC   A                  (0338)     dec  A
0326: 3A 03    CMP   A,[0x3]            (0339)     cmp  A,[EzI2Cs_bRAM_RWcntr]                                      ; Check to see if out of range.
0328: C0 0F    JC    0x0338             (0340)     jc   .I2C_TRANSMIT_DATA  ; WARNING!! Bogas data will be transmitted if out of range.   
                                        (0341) 
032A: 51 04    MOV   A,[0x4]            (0342)     mov  A,[EzI2Cs_pRAM_Buf_Addr_LSB]                                ; Get base address
032C: 02 03    ADD   A,[0x3]            (0343)     add  A,[EzI2Cs_bRAM_RWcntr]                                      ; Set Offset and add to base address      
032E: 5C       MOV   X,A                (0344)     mov  X,A                                                         ; Put offset in X
032F: 52 00    MOV   A,[X+0]            (0345)     mov  A,[X]                                                       ; Get first byte to transmit
0331: 60 D8    MOV   REG[0xD8],A        (0346)     mov  reg[EzI2Cs_DR_REG],A                                        ; Write data to transmit register
0333: 76 03    INC   [0x3]              (0347)     inc  [EzI2Cs_bRAM_RWcntr]                                        ; Increment RAM buffer counter to next location.
0335: 2E 01 20 OR    [0x1],0x20         (0348)     or   [EzI2Cs_bState],EzI2Cs_READ_ACTIVITY                        ; Set Read Activity flag
                                        (0349) 
                                        (0350) 
                                        (0351) .I2C_TRANSMIT_DATA:     
0338: 60 D8    MOV   REG[0xD8],A        (0352)     mov  reg[EzI2Cs_DR_REG],A                                        ; Write data to transmit register
033A: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0353)     SetEzI2Cs_SCR ( EzI2Cs_SCR_TRANSMIT )                            ; ACK command and transmit first byte. 
033D: 80 41    JMP   0x037F             (0354)     jmp  EzI2Cs_ISR_END
                                        (0355) 
                                        (0356) 
                                        (0357)     ;            *** I2C Write RAM Address state ***
                                        (0358)     ;
                                        (0359)     ;  During this state, the RAM address offset is set.
                                        (0360) I2C_STATE_WR_RAM_ADDR:              ; Wait for Address write state
033F: 5D D8    MOV   A,REG[0xD8]        (0361)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Get transmitted Address offset
0341: 3A 05    CMP   A,[0x5]            (0362)     cmp  A,[EzI2Cs_bRAM_Buf_Size]                                    ; Check if out of range.
0343: D0 2D    JNC   0x0371             (0363)     jnc  I2C_NAK_DATA                                                ; If out of range NAK address
0345: A0 2B    JZ    0x0371             (0364)     jz   I2C_NAK_DATA
                                        (0365) 
                                        (0366)     ; Address in range
0347: 53 03    MOV   [0x3],A            (0367)     mov  [EzI2Cs_bRAM_RWcntr],A                                      ; Reset address counter with new value
0349: 53 02    MOV   [0x2],A            (0368)     mov  [EzI2Cs_bRAM_RWoffset],A                                    ; Set offset with new value.
034B: 26 01 F0 AND   [0x1],0xF0         (0369)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
034E: 2E 01 04 OR    [0x1],0x4          (0370)     or   [EzI2Cs_bState],STATE_WR_RAM                                ; Set state machine to do RAM Write
0351: 80 1A    JMP   0x036C             (0371)     jmp  I2C_ACK_DATA                         ; ACK the data
                                        (0372) 
                                        (0373) 
                                        (0374)     ;            *** I2C Write RAM state
                                        (0375) I2C_STATE_WR_RAM:  
                                        (0376)     ;@PSoC_UserCode_RAM_WR@ (Do not change this line.)
                                        (0377)     ;---------------------------------------------------
                                        (0378)     ; Insert your custom code below this banner
                                        (0379)     ;---------------------------------------------------
                                        (0380)     
                                        (0381)     ;---------------------------------------------------
                                        (0382)     ; Insert your custom code above this banner
                                        (0383)     ;---------------------------------------------------
                                        (0384)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0385)     
0353: 51 06    MOV   A,[0x6]            (0386)     mov  A,[EzI2Cs_bRAM_Buf_WSize]                                   ; Get buffer size to make sure we
0355: A0 1B    JZ    0x0371             (0387)     jz   I2C_NAK_DATA                                                ; If RAM WSize is zero, do not allow write.
0357: 78       DEC   A                  (0388)     dec  A                                                           ; are in a valid area.
0358: 3A 03    CMP   A,[0x3]            (0389)     cmp  A,[EzI2Cs_bRAM_RWcntr]                                      ; Check to see if out of range.
035A: C0 16    JC    0x0371             (0390)     jc   I2C_NAK_DATA                                                ; If out of range NAK address
                                        (0391) 
035C: 51 04    MOV   A,[0x4]            (0392)     mov  A,[EzI2Cs_pRAM_Buf_Addr_LSB]                                ; Get base address
035E: 02 03    ADD   A,[0x3]            (0393)     add  A,[EzI2Cs_bRAM_RWcntr]                                      ; Set Offset and add to base address      
0360: 5C       MOV   X,A                (0394)     mov  X,A                                                         ; Put offset in X
                                        (0395) 
0361: 5D D8    MOV   A,REG[0xD8]        (0396)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Read data to be written
0363: 54 00    MOV   [X+0],A            (0397)     mov  [X],A                                                       ; Store data in Buffer
0365: 2E 01 10 OR    [0x1],0x10         (0398)     or   [EzI2Cs_bState],EzI2Cs_WRITE_ACTIVITY                       ; Set Write Activity flag
0368: 76 03    INC   [0x3]              (0399)     inc  [EzI2Cs_bRAM_RWcntr]                                        ; Advance pointer to next location
036A: 80 01    JMP   0x036C             (0400)     jmp  I2C_ACK_DATA                         ; ACK the data
036C: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0401) 
                                        (0402)     
                                        (0403)     
                                        (0404) IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0405) 
                                        (0406) SERVICE_ROM_ADDR:  ; At this time only ROM Read is supported.  
                                        (0407)     tst  reg[EzI2Cs_DR_REG],EzI2Cs_RD_FLAG                           ; Check for a Read operation
                                        (0408)     jnz  PREPARE_FOR_ROM_READ
                                        (0409) 
                                        (0410)     mov [EzI2Cs_bBusy_Flag], EzI2Cs_I2C_BUSY_ROM_WRITE               ; Write transaction in process - set Busy flag to WRITE
                                        (0411)     
                                        (0412)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
                                        (0413)     or   [EzI2Cs_bState],STATE_WR_ROM_ADDR                           ; Set state machine to do ROM ADDR Write
                                        (0414)     SetEzI2Cs_SCR ( EzI2Cs_SCR_ACK )                                 ; ACK Address 
                                        (0415)     jmp  EzI2Cs_ISR_END                                    ; Base address to RAM buffer.  
                                        (0416) 
                                        (0417)     ; Prepare for Write ROM Address.              
                                        (0418) I2C_STATE_WR_ROM_ADDR:
                                        (0419)     mov  A,reg[EzI2Cs_DR_REG]                                        ; Get transmitted Address offset
                                        (0420)     cmp  A,[EzI2Cs_bROM_Buf_Size]                                    ; Check if out of range.
                                        (0421)     jnc  I2C_NAK_DATA                                                ; If out of range NAK address
                                        (0422)     jz   I2C_NAK_DATA
                                        (0423) 
                                        (0424)     mov  [EzI2Cs_bROM_RWcntr],A                                      ; Reset address counter with new value
                                        (0425)     mov  [EzI2Cs_bROM_RWoffset],A                                    ; Set offset with new value.
                                        (0426)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
                                        (0427)     or   [EzI2Cs_bState],STATE_WR_ROM                                ; Set state machine to do ROM Write
                                        (0428)     jmp  I2C_ACK_DATA
                                        (0429) 
                                        (0430) I2C_STATE_WR_ROM:  // Flash command interpreter
                                        (0431)    ;@PSoC_UserCode_ROM_WR@ (Do not change this line.)
                                        (0432)    ;---------------------------------------------------
                                        (0433)    ; Insert your custom code below this banner
                                        (0434)    ;---------------------------------------------------
                                        (0435) 
                                        (0436)    ;---------------------------------------------------
                                        (0437)    ; Insert your custom code above this banner
                                        (0438)    ;---------------------------------------------------
                                        (0439)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0440) 
                                        (0441)     jnc  I2C_NAK_DATA                                                ; Write to ROM not supported.
                                        (0442) 
                                        (0443) PREPARE_FOR_ROM_READ:
                                        (0444)     mov [EzI2Cs_bBusy_Flag], EzI2Cs_I2C_BUSY_ROM_READ                ; Possible read transaction in process - set Busy flag to READ
                                        (0445)     
                                        (0446)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
                                        (0447)     or   [EzI2Cs_bState],STATE_RD_ROM                                ; Set state machine to do ROM Read 
                                        (0448)     mov  [EzI2Cs_bROM_RWcntr],[EzI2Cs_bROM_RWoffset]                 ; Reset address counter to start of Offset
                                        (0449)     mov  X,[EzI2Cs_pROM_Buf_Addr_MSB]                                ; Get MSB of ROM address in X
                                        (0450)     mov  A,[EzI2Cs_pROM_Buf_Addr_LSB]                                ; Get LSB of ROM base address
                                        (0451)     add  A,[EzI2Cs_bROM_RWcntr]                                      ; Set Offset and add to base address      
                                        (0452)     jnc  .GET_ROM_VALUE
                                        (0453)     inc  X    ; Inc the MSB
                                        (0454) .GET_ROM_VALUE:
                                        (0455)     swap A,X  ; Place MSB of ROM address in A, and LSB in X for ROMX
                                        (0456)     romx      ; Get Rom value in A
                                        (0457) 
                                        (0458)     mov  reg[EzI2Cs_DR_REG],A                              ; Base address to RAM buffer.  
                                        (0459)     inc  [EzI2Cs_bROM_RWcntr]                                        ; Increment RAM buffer counter to next location.
                                        (0460) 
                                        (0461)                                                                      ; ACK command and transmit first byte.
                                        (0462)     SetEzI2Cs_SCR  (EzI2Cs_SCR_ACK|EzI2Cs_SCR_TRANSMIT)   
                                        (0463)     jmp  EzI2Cs_ISR_END
                                        (0464) 
                                        (0465) 
                                        (0466) I2C_STATE_RD_ROM:
                                        (0467)     ;@PSoC_UserCode_ROM_RD@ (Do not change this line.)
                                        (0468)     ;---------------------------------------------------
                                        (0469)     ; Insert your custom code below this banner
                                        (0470)     ;---------------------------------------------------
                                        (0471) 
                                        (0472)     ;---------------------------------------------------
                                        (0473)     ; Insert your custom code above this banner
                                        (0474)     ;---------------------------------------------------
                                        (0475)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0476) 
                                        (0477)     mov  A,[EzI2Cs_bROM_Buf_Size]
                                        (0478)     dec  A
                                        (0479)     cmp  A,[EzI2Cs_bROM_RWcntr]                                      ; Check to see if out of range.
                                        (0480)     jc   .I2C_TRANSMIT_ROM_DATA  ; WARNING!! Bogas data will be transmitted if out of range.   
                                        (0481) 
                                        (0482)     mov  X,[EzI2Cs_pROM_Buf_Addr_MSB]                                ; Get MSB of ROM address in X
                                        (0483)     mov  A,[EzI2Cs_pROM_Buf_Addr_LSB]                                ; Get LSB of ROM base address
                                        (0484)     add  A,[EzI2Cs_bROM_RWcntr]                                      ; Set Offset and add to base address      
                                        (0485)     jnc  .GET_ROM_VALUE
                                        (0486)     inc  X    ; Inc the MSB
                                        (0487) .GET_ROM_VALUE:
                                        (0488)     swap A,X  ; Place MSB of ROM address in A, and LSB in X for ROMX
                                        (0489)     romx      ; Get Rom value in A
                                        (0490)     mov  reg[EzI2Cs_DR_REG],A                              ; Base address to RAM buffer.  
                                        (0491)     inc  [EzI2Cs_bROM_RWcntr]                                        ; Increment RAM buffer counter to next location.
                                        (0492) 
                                        (0493) .I2C_TRANSMIT_ROM_DATA:     
                                        (0494)     mov  reg[EzI2Cs_DR_REG],A                                        ; Write data to transmit register
                                        (0495)     SetEzI2Cs_SCR  (EzI2Cs_SCR_TRANSMIT)                             ; ACK command and transmit first byte. 
                                        (0496)     jmp  EzI2Cs_ISR_END
                                        (0497) 
                                        (0498) ENDIF
                                        (0499) 
                                        (0500) ;; Generic handlers
                                        (0501) 
                                        (0502) I2C_ACK_DATA:
                                        (0503)     SetEzI2Cs_SCR ( EzI2Cs_SCR_ACK )                                 ; ACK Data
036F: 80 0F    JMP   0x037F             (0504)     jmp  EzI2Cs_ISR_END
0371: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0505) 
                                        (0506) I2C_NAK_DATA:   ;; NAK data and return  !!WARNING, NOT SURE IF THIS WILL WORK
                                        (0507)     SetEzI2Cs_SCR ( EzI2Cs_SCR_NAK )                                 ;  NAK Data
0374: 80 0A    JMP   0x037F             (0508)     jmp  EzI2Cs_ISR_END
                                        (0509) 
                                        (0510) I2C_STATE_RESET:
                                        (0511)     ;@PSoC_UserCode_I2C_RST_Start@ (Do not change this line.)
                                        (0512)     ;---------------------------------------------------
                                        (0513)     ; Insert your custom code below this banner
                                        (0514)     ;---------------------------------------------------
                                        (0515) 
                                        (0516)     ;---------------------------------------------------
                                        (0517)     ; Insert your custom code above this banner
                                        (0518)     ;---------------------------------------------------
                                        (0519)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0520) 
0376: 26 01 F0 AND   [0x1],0xF0         (0521)     and  [EzI2Cs_bState],~STATE_MASK2                                ; Clear State bit.                       
0379: 2E 01 00 OR    [0x1],0x0          (0522)     or   [EzI2Cs_bState], STATE_IDLE    ; Reset State
037C: 55 07 00 MOV   [0x7],0x0          (0523)     mov [EzI2Cs_bBusy_Flag],EzI2Cs_I2C_FREE                          ; Clear Busy flag
                                        (0524)     ; Reset pointer buffers as well
                                        (0525)     ;@PSoC_UserCode_I2C_RST_End@ (Do not change this line.)
                                        (0526)     ;---------------------------------------------------
                                        (0527)     ; Insert your custom code below this banner
                                        (0528)     ;---------------------------------------------------
                                        (0529) 
                                        (0530)     ;---------------------------------------------------
                                        (0531)     ; Insert your custom code above this banner
                                        (0532)     ;---------------------------------------------------
                                        (0533)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0534) 
                                        (0535) EzI2Cs_ISR_END:
                                        (0536) 
                                        (0537) ; This conditional code is only used when using the large memory model.
                                        (0538) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0539)    REG_RESTORE CUR_PP           ; Restore Current Page Pointer
                                        (0540)    REG_RESTORE IDX_PP           ; Restore Index Page Pointer
                                        (0541) ENDIF
037F: 20       POP   X                  (0542)     pop  X
0380: 18       POP   A                  (0543)     pop  A
                                        (0544) 
0381: 7E       RETI                     (0545)     reti
FILE: lib\ezi2cs.asm                    (0001) ;;*****************************************************************************
0382: 71 10    OR    F,0x10             (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: EzI2Cs.asm
                                        (0004) ;;  Version: 1.30, Updated on 2012/9/21 at 11:59:1
                                        (0005) ;;  Generated by PSoC Designer 5.3.2710
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: EzI2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "EzI2Cs.inc"
                                        (0025) include "PSoCGPIOINT.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ; include instance specific register definitions
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) ;-----------------------------------------------
                                        (0032) ;  Global Symbols
                                        (0033) ;-----------------------------------------------
                                        (0034) ;-------------------------------------------------------------------
                                        (0035) ;  Declare the functions global for both assembler and C compiler.
                                        (0036) ;
                                        (0037) ;  Note that there are two names for each API. First name is
                                        (0038) ;  assembler reference. Name with underscore is name refence for
                                        (0039) ;  C compiler.  Calling function in C source code does not require
                                        (0040) ;  the underscore.
                                        (0041) ;-------------------------------------------------------------------
                                        (0042) 
                                        (0043) export    EzI2Cs_EnableInt
                                        (0044) export   _EzI2Cs_EnableInt
                                        (0045) export    EzI2Cs_ResumeInt
                                        (0046) export   _EzI2Cs_ResumeInt
                                        (0047) export    EzI2Cs_Start
                                        (0048) export   _EzI2Cs_Start
                                        (0049) 
                                        (0050) export    EzI2Cs_DisableInt
                                        (0051) export   _EzI2Cs_DisableInt
                                        (0052) export    EzI2Cs_Stop
                                        (0053) export   _EzI2Cs_Stop
                                        (0054) export    EzI2Cs_DisableSlave
                                        (0055) export   _EzI2Cs_DisableSlave
                                        (0056) export    EzI2Cs_SetRamBuffer
                                        (0057) export   _EzI2Cs_SetRamBuffer
                                        (0058) export    EzI2Cs_GetAddr
                                        (0059) export   _EzI2Cs_GetAddr
                                        (0060) export    EzI2Cs_GetActivity
                                        (0061) export   _EzI2Cs_GetActivity
                                        (0062) 
                                        (0063) 
                                        (0064) IF (EzI2Cs_DYNAMIC_ADDR | EzI2Cs_AUTO_ADDR_CHECK) ;; Enable this function if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0065) export    EzI2Cs_SetAddr
                                        (0066) export   _EzI2Cs_SetAddr
                                        (0067) ENDIF
                                        (0068) 
                                        (0069) IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0070) export    EzI2Cs_SetRomBuffer
                                        (0071) export   _EzI2Cs_SetRomBuffer
                                        (0072) ENDIF
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL, CON)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: EzI2Cs_Start
                                        (0081) ;
                                        (0082) ;  DESCRIPTION:
                                        (0083) ;   Initialize the EzI2Cs I2C bus interface.
                                        (0084) ;
                                        (0085) ;-----------------------------------------------------------------------------
                                        (0086) ;
                                        (0087) ;  ARGUMENTS:
                                        (0088) ;
                                        (0089) ;  RETURNS: none
                                        (0090) ;
                                        (0091) ;  SIDE EFFECTS:
                                        (0092) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0093) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0094) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0095) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0096) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0097) ;          
                                        (0098) ;    Page Pointer Registers Modified: 
                                        (0099) ;          CUR_PP
                                        (0100) ;
                                        (0101) ;  THEORY of OPERATION or PROCEDURE:
                                        (0102) ;
                                        (0103) 
                                        (0104)  EzI2Cs_Start:
                                        (0105) _EzI2Cs_Start:
                                        (0106) 
                                        (0107)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0108)    RAM_SETPAGE_CUR >EzI2Cs_varPage
                                        (0109)    
                                        (0110) IF (EzI2Cs_DYNAMIC_ADDR)  ;; DYNAMIC ADDRESS
                                        (0111) IF (EzI2Cs_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0112)    mov  [EzI2Cs_bAddr],EzI2Cs_SLAVE_ADDR
                                        (0113) ENDIF   
                                        (0114) ENDIF
                                        (0115) 
                                        (0116)    M8C_SetBank1 ;The SDA and SCL pins are setting to Hi-z drive mode
0384: 41 04 FC AND   REG[0x4],0xFC      (0117)    and reg[EzI2CsSDA_DriveMode_0_ADDR],~(EzI2CsSDA_MASK|EzI2CsSCL_MASK)
0387: 43 05 03 OR    REG[0x5],0x3       (0118)    or  reg[EzI2CsSDA_DriveMode_1_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
038A: 70 EF    AND   F,0xEF             
                                        (0119)    M8C_SetBank0
038C: 43 07 03 OR    REG[0x7],0x3       (0120)    or  reg[EzI2CsSDA_DriveMode_2_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
                                        (0121) 
038F: 55 01 00 MOV   [0x1],0x0          (0122)    mov  [EzI2Cs_bState],0x00    ;; Make sure state machine is initialized
0392: 55 07 00 MOV   [0x7],0x0          (0123)    mov [EzI2Cs_bBusy_Flag],EzI2Cs_I2C_FREE ;; Clear Busy flag
                                        (0124) 
0395: 90 26    CALL  _EzI2Cs_EnableInt  (0125)    call EzI2Cs_EnableInt
0397: 90 2B    CALL  0x03C4             (0126)    call EzI2Cs_EnableSlave
                                        (0127) 
0399: 40       NOP                      (0128)    nop
039A: 40       NOP                      (0129)    nop
039B: 40       NOP                      (0130)    nop
039C: 40       NOP                      (0131)    nop
039D: 40       NOP                      (0132)    nop
                                        (0133)    
039E: 50 00    MOV   A,0x0              (0134)    mov A, 0
03A0: 53 02    MOV   [0x2],A            (0135)    mov [EzI2Cs_bRAM_RWoffset], A
03A2: 71 10    OR    F,0x10             
                                        (0136) IF (EzI2Cs_ROM_ENABLE)
                                        (0137)    mov [EzI2Cs_bROM_RWoffset], A
                                        (0138) ENDIF
                                        (0139)    
                                        (0140)    M8C_SetBank1 ;The SDA and SCL pins are restored to Open Drain Low drive mode
03A4: 43 04 03 OR    REG[0x4],0x3       (0141)    or reg[EzI2CsSDA_DriveMode_0_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
03A7: 43 05 03 OR    REG[0x5],0x3       (0142)    or reg[EzI2CsSDA_DriveMode_1_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
03AA: 70 EF    AND   F,0xEF             
                                        (0143)    M8C_SetBank0
03AC: 43 07 03 OR    REG[0x7],0x3       (0144)    or reg[EzI2CsSDA_DriveMode_2_ADDR], (EzI2CsSDA_MASK|EzI2CsSCL_MASK)
                                        (0145) 
                                        (0146)    RAM_EPILOGUE RAM_USE_CLASS_4
03AF: 7F       RET                      (0147)    ret
                                        (0148) 
                                        (0149) .ENDSECTION
                                        (0150) 
                                        (0151) IF (EzI2Cs_DYNAMIC_ADDR | EzI2Cs_AUTO_ADDR_CHECK) ;; Enable this function if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0152) .SECTION
                                        (0153) ;-----------------------------------------------------------------------------
                                        (0154) ;  FUNCTION NAME: EzI2Cs_SetAddr(BYTE bAddr)
                                        (0155) ;
                                        (0156) ;  DESCRIPTION:
                                        (0157) ;   Set the I2C slave address for the EzI2Cs I2C bus interface.
                                        (0158) ;
                                        (0159) ;-----------------------------------------------------------------------------
                                        (0160) ;
                                        (0161) ;  ARGUMENTS:
                                        (0162) ;      A =>  Slave address
                                        (0163) ;
                                        (0164) ;  RETURNS: none
                                        (0165) ;
                                        (0166) ;  SIDE EFFECTS;    
                                        (0167) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0168) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0169) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0170) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0171) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0172) ;          
                                        (0173) ;    Page Pointer Registers Modified: 
                                        (0174) ;          CUR_PP
                                        (0175) ;
                                        (0176) ;  THEORY of OPERATION or PROCEDURE:
                                        (0177) ;
                                        (0178) 
                                        (0179)  EzI2Cs_SetAddr:
                                        (0180) _EzI2Cs_SetAddr:
                                        (0181)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0182) IF (EzI2Cs_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0183)    RAM_SETPAGE_CUR >EzI2Cs_bAddr
                                        (0184)    asl   A
                                        (0185)    mov   [EzI2Cs_bAddr],A
                                        (0186) ELSE                          ;; write to the ADDR register instead
                                        (0187)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0188)    and  A, ~EzI2Cs_HW_ADDR_MASK	; verify address value
                                        (0189)    mov  X, SP
                                        (0190)    push A                                   ; store address value
                                        (0191)    M8C_SetBank1               ;; Set Bank 1
                                        (0192)    mov  A, reg[EzI2Cs_ADDR_REG]   ; get value from address register
                                        (0193)    and  A, EzI2Cs_HW_ADDR_MASK    ; define highest bit
                                        (0194)    or   A, [X]                              ; form address value 	
                                        (0195)    mov  reg[EzI2Cs_ADDR_REG], A   ; set new address value to register
                                        (0196)    M8C_SetBank0               ;; Set Bank 0
                                        (0197)    pop  A
                                        (0198)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0199) ENDIF
                                        (0200)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0201)    ret
                                        (0202) 
                                        (0203) .ENDSECTION
                                        (0204) ENDIF
                                        (0205) 
                                        (0206) .SECTION
                                        (0207) ;-----------------------------------------------------------------------------
                                        (0208) ;  FUNCTION NAME:BYTE EzI2Cs_GetActivity(void)
                                        (0209) ;
                                        (0210) ;  DESCRIPTION:
                                        (0211) ;    Return a non-zero value if the I2C hardware has seen activity on the bus.
                                        (0212) ;    The activity flag will be cleared if set when calling this function.
                                        (0213) ;
                                        (0214) ;-----------------------------------------------------------------------------
                                        (0215) ;
                                        (0216) ;  ARGUMENTS:  none
                                        (0217) ;
                                        (0218) ;  RETURNS: 
                                        (0219) ;    BYTE  non-zero = Activity
                                        (0220) ;          zero     = No Activity
                                        (0221) ;
                                        (0222) ;  SIDE EFFECTS;    
                                        (0223) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0224) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0225) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0226) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0227) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0228) ;          
                                        (0229) ;    Page Pointer Registers Modified: 
                                        (0230) ;          CUR_PP
                                        (0231) ;
                                        (0232) ;  THEORY of OPERATION or PROCEDURE:
                                        (0233) ;
                                        (0234) 
                                        (0235)  EzI2Cs_GetActivity:
                                        (0236) _EzI2Cs_GetActivity:
                                        (0237)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0238)    RAM_SETPAGE_CUR >EzI2Cs_bState
03B0: 51 01    MOV   A,[0x1]            (0239)    mov   A,[EzI2Cs_bState]
03B2: 21 B0    AND   A,0xB0             (0240)    and   A,EzI2Cs_ACTIVITY_MASK         ; Mask off activity bits
03B4: 26 01 4F AND   [0x1],0x4F         (0241)    and   [EzI2Cs_bState],~EzI2Cs_ACTIVITY_MASK ; Clear system activity bits
                                        (0242) 
                                        (0243) EzI2Cs_GetActivity_End:
                                        (0244)    RAM_EPILOGUE RAM_USE_CLASS_4
03B7: 7F       RET                      (0245)    ret
                                        (0246) 
                                        (0247) .ENDSECTION
                                        (0248) 
                                        (0249) .SECTION
                                        (0250) ;-----------------------------------------------------------------------------
                                        (0251) ;  FUNCTION NAME: BYTE EzI2Cs_GetAddr(Void)
                                        (0252) ;
                                        (0253) ;  DESCRIPTION:
                                        (0254) ;   Get the I2C slave address for the EzI2Cs I2C bus interface.
                                        (0255) ;
                                        (0256) ;-----------------------------------------------------------------------------
                                        (0257) ;
                                        (0258) ;  ARGUMENTS: none
                                        (0259) ;
                                        (0260) ;  RETURNS: none
                                        (0261) ;
                                        (0262) ;  SIDE EFFECTS;    
                                        (0263) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0264) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0265) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0266) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0267) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0268) ;          
                                        (0269) ;    Page Pointer Registers Modified: 
                                        (0270) ;          CUR_PP
                                        (0271) ;
                                        (0272) ;
                                        (0273) ;  THEORY of OPERATION or PROCEDURE:
                                        (0274) ;
                                        (0275) 
                                        (0276)  EzI2Cs_GetAddr:
                                        (0277) _EzI2Cs_GetAddr:
                                        (0278) 
                                        (0279) IF (EzI2Cs_DYNAMIC_ADDR | EzI2Cs_AUTO_ADDR_CHECK) ;; if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0280)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0281) IF (EzI2Cs_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0282)    RAM_SETPAGE_CUR >EzI2Cs_bAddr
                                        (0283)    mov   A,[EzI2Cs_bAddr]
                                        (0284)    asr   A                          ; Shift Addr to right to drop RW bit.
                                        (0285) ELSE                          ;; read the address from ADDR register instead
                                        (0286)    M8C_SetBank1               ;; Set Bank 1 
                                        (0287)    mov A, reg[EzI2Cs_ADDR_REG]
                                        (0288)    M8C_SetBank0               ;; Set Bank 0
                                        (0289) ENDIF
                                        (0290)    and   A, 0x7f              ; Mask off bogus MSb
                                        (0291)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0292) ELSE
03B8: 50 3C    MOV   A,0x3C             (0293)    mov   A,0x3c            
                                        (0294) ENDIF
03BA: 7F       RET                      (0295)    ret
                                        (0296) 
                                        (0297) .ENDSECTION
                                        (0298) 
                                        (0299) 
                                        (0300) 
                                        (0301) .SECTION
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;  FUNCTION NAME: EzI2Cs_EnableInt
                                        (0304) ;  FUNCTION NAME: EzI2Cs_ResumeInt
                                        (0305) ;  DESCRIPTION:
                                        (0306) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0307) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0308) ;	  EzI2Cs_ResumeInt performs the enable int function without fist clearing
                                        (0309) ;     pending interrupts.
                                        (0310) ;-----------------------------------------------------------------------------
                                        (0311) ;
                                        (0312) ;  ARGUMENTS: none
                                        (0313) ;
                                        (0314) ;  RETURNS: none
                                        (0315) ;
                                        (0316) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0317) ;
                                        (0318) ;  THEORY of OPERATION or PROCEDURE:
                                        (0319) ;
                                        (0320)  EzI2Cs_ResumeInt:
                                        (0321) _EzI2Cs_ResumeInt:
                                        (0322)    RAM_PROLOGUE RAM_USE_CLASS_1
03BB: 80 04    JMP   0x03C0             (0323)    jmp   ResumeEntry
                                        (0324) 
                                        (0325)  EzI2Cs_EnableInt:
                                        (0326) _EzI2Cs_EnableInt:
                                        (0327)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0328)    ;first clear any pending interrupts
03BD: 41 DD FE AND   REG[0xDD],0xFE     (0329)    and   reg[INT_CLR3], ~EzI2Cs_INT_MASK   
03C0: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0330) ResumeEntry:
                                        (0331)    M8C_EnableIntMask EzI2Cs_INT_REG, EzI2Cs_INT_MASK
                                        (0332)    RAM_EPILOGUE RAM_USE_CLASS_1
03C3: 7F       RET                      (0333)    ret
                                        (0334) 
                                        (0335) .ENDSECTION
                                        (0336) 
                                        (0337) .SECTION
                                        (0338) ;-----------------------------------------------------------------------------
                                        (0339) ;  FUNCTION NAME: EzI2Cs_EnableSlave
                                        (0340) ;
                                        (0341) ;  DESCRIPTION:
                                        (0342) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0343) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0344) ;
                                        (0345) ;-----------------------------------------------------------------------------
                                        (0346) ;
                                        (0347) ;  ARGUMENTS: none
                                        (0348) ;
                                        (0349) ;  RETURNS: none
                                        (0350) ;
                                        (0351) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0352) ;
                                        (0353) ;  THEORY of OPERATION or PROCEDURE:
                                        (0354) ;
                                        (0355) 
                                        (0356)  EzI2Cs_EnableSlave:
                                        (0357) _EzI2Cs_EnableSlave:
                                        (0358) 
                                        (0359)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0360)     
                                        (0361)     IF (EzI2Cs_CY8C27XXXA_ID) ;; Enable this code if we have CY8C27XXXA chip ID
                                        (0362)     ; Save original CPU clock speed
                                        (0363)     M8C_SetBank1          ; Set Bank 1 
                                        (0364)     mov  A,reg[OSC_CR0]   ; Get current configuration of OSC_CR0 (Bank 1)
                                        (0365)     push A                ; Save OSC_CR0 configuration
                                        (0366)     and  A,0xF8           ; Mask off CPU speed
                                        (0367)     or   A,0x05           ; Set clock to 750KHz
                                        (0368)     mov  reg[OSC_CR0],A   ; Write new value to OSC_CR0 (Bank 1)
                                        (0369)     M8C_SetBank0          ; Back to Bank 0
                                        (0370)     ENDIF 
                                        (0371)     ; Enable I2C Slave
                                        (0372)     IF(EzI2Cs_USED_I2C_BLOCK)
                                        (0373)     M8C_SetBank1
                                        (0374)     or   reg[EzI2Cs_CFG_REG],(EzI2Cs_CFG_Slave_EN | EzI2Cs_CFG_BUS_ERROR_IE | EzI2Cs_CFG_STOP_IE)
                                        (0375)     M8C_SetBank0
                                        (0376)     ELSE
03C4: 43 D6 31 OR    REG[0xD6],0x31     (0377)     or   reg[EzI2Cs_CFG_REG],(EzI2Cs_CFG_Slave_EN | EzI2Cs_CFG_BUS_ERROR_IE | EzI2Cs_CFG_STOP_IE)
                                        (0378)     ENDIF
                                        (0379)     IF (EzI2Cs_CY8C27XXXA_ID) ;; Enable this code if we have CY8C27XXXA chip ID    
                                        (0380)     ; Restore original CPU clock speed
                                        (0381)     pop  A
                                        (0382)     M8C_SetBank1          ; Set Bank 1
                                        (0383)     mov  reg[OSC_CR0],A   ; Restore
                                        (0384)     M8C_SetBank0          ; Back to Bank 0
                                        (0385)     ENDIF    
                                        (0386)     RAM_EPILOGUE RAM_USE_CLASS_1
03C7: 7F       RET                      (0387)     ret
03C8: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0388) 
                                        (0389) .ENDSECTION
                                        (0390) 
                                        (0391) .SECTION
                                        (0392) ;-----------------------------------------------------------------------------
                                        (0393) ;  FUNCTION NAME: EzI2Cs_DisableInt
                                        (0394) ;  FUNCTION NAME: EzI2Cs_Stop
                                        (0395) ;
                                        (0396) ;  DESCRIPTION:
                                        (0397) ;     Disables EzI2Cs slave by disabling SDA interrupt
                                        (0398) ;
                                        (0399) ;-----------------------------------------------------------------------------
                                        (0400) ;
                                        (0401) ;  ARGUMENTS: none
                                        (0402) ;
                                        (0403) ;  RETURNS: none
                                        (0404) ;
                                        (0405) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0406) ;
                                        (0407) ;  THEORY of OPERATION or PROCEDURE:
                                        (0408) ;
                                        (0409) 
                                        (0410)  EzI2Cs_Stop:
                                        (0411) _EzI2Cs_Stop:
                                        (0412)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0413) 
                                        (0414)    M8C_DisableIntMask EzI2Cs_INT_REG, EzI2Cs_INT_MASK
                                        (0415)    IF(EzI2Cs_USED_I2C_BLOCK)
                                        (0416)    M8C_SetBank1
                                        (0417)    and  reg[EzI2Cs_CFG_REG],~EzI2Cs_CFG_Slave_EN
                                        (0418)    M8C_SetBank0
                                        (0419)    ELSE
03CB: 41 D6 FE AND   REG[0xD6],0xFE     (0420)    and  reg[EzI2Cs_CFG_REG],~EzI2Cs_CFG_Slave_EN
                                        (0421)    ENDIF
                                        (0422)    RAM_EPILOGUE RAM_USE_CLASS_1
03CE: 7F       RET                      (0423)    ret
03CF: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0424) 
                                        (0425) .ENDSECTION
                                        (0426) 
                                        (0427) 
                                        (0428) 
                                        (0429) .SECTION
                                        (0430) ;-----------------------------------------------------------------------------
                                        (0431) ;  FUNCTION NAME: EzI2Cs_DisableInt
                                        (0432) ;  FUNCTION NAME: EzI2Cs_Stop
                                        (0433) ;
                                        (0434) ;  DESCRIPTION:
                                        (0435) ;     Disables EzI2Cs slave by disabling SDA interrupt
                                        (0436) ;
                                        (0437) ;-----------------------------------------------------------------------------
                                        (0438) ;
                                        (0439) ;  ARGUMENTS: none
                                        (0440) ;
                                        (0441) ;  RETURNS: none
                                        (0442) ;
                                        (0443) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0444) ;
                                        (0445) ;  THEORY of OPERATION or PROCEDURE:
                                        (0446) ;
                                        (0447) 
                                        (0448)  EzI2Cs_DisableInt:
                                        (0449) _EzI2Cs_DisableInt:
                                        (0450)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0451)    M8C_DisableIntMask EzI2Cs_INT_REG, EzI2Cs_INT_MASK
                                        (0452)    RAM_EPILOGUE RAM_USE_CLASS_1
03D2: 7F       RET                      (0453)    ret
                                        (0454) 
                                        (0455) .ENDSECTION
                                        (0456) 
                                        (0457) .SECTION
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;  FUNCTION NAME: EzI2Cs_DisableSlave
                                        (0460) ;
                                        (0461) ;  DESCRIPTION:
                                        (0462) ;     Disables EzI2Cs slave by disabling SDA interrupt
                                        (0463) ;
                                        (0464) ;-----------------------------------------------------------------------------
                                        (0465) ;
                                        (0466) ;  ARGUMENTS: none
                                        (0467) ;
                                        (0468) ;  RETURNS: none
                                        (0469) ;
                                        (0470) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0471) ;
                                        (0472) ;  THEORY of OPERATION or PROCEDURE:
                                        (0473) ;
                                        (0474) 
                                        (0475)  EzI2Cs_DisableSlave:
                                        (0476) _EzI2Cs_DisableSlave:
                                        (0477)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0478)    IF(EzI2Cs_USED_I2C_BLOCK)
                                        (0479)    M8C_SetBank1
                                        (0480)    and  reg[EzI2Cs_CFG_REG],~EzI2Cs_CFG_Slave_EN
                                        (0481)    M8C_SetBank0
                                        (0482)    ELSE
03D3: 41 D6 FE AND   REG[0xD6],0xFE     (0483)    and  reg[EzI2Cs_CFG_REG],~EzI2Cs_CFG_Slave_EN
                                        (0484)    ENDIF
                                        (0485)    RAM_EPILOGUE RAM_USE_CLASS_1
03D6: 7F       RET                      (0486)    ret
                                        (0487) 
                                        (0488) .ENDSECTION
                                        (0489) 
                                        (0490) .SECTION
                                        (0491) ;-----------------------------------------------------------------------------
                                        (0492) ;  FUNCTION NAME: 
                                        (0493) ;          void EzI2Cs_SetRamBuffer(BYTE bSize, BYTE bRWboundry, BYTE * pAddr)
                                        (0494) ;
                                        (0495) ;  DESCRIPTION:
                                        (0496) ;     Sets the location and size of the I2C RAM buffer.          
                                        (0497) ;
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;
                                        (0500) ;  ARGUMENTS: 
                                        (0501) ;     [SP-3] =>  Size of data structure
                                        (0502) ;     [SP-4] =>  R/W boundary of (Must be less than or equal to size.)
                                        (0503) ;     [SP-5] =>  LSB of data pointer
                                        (0504) ;     [SP-6] =>  MSB of data pointer (Only used for large memory model)
                                        (0505) ;
                                        (0506) ;  RETURNS: none
                                        (0507) ;
                                        (0508) ;  SIDE EFFECTS;    
                                        (0509) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0510) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0511) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0512) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0513) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0514) ;          
                                        (0515) ;    Page Pointer Registers Modified: 
                                        (0516) ;          CUR_PP
                                        (0517) ;
                                        (0518) ;  THEORY of OPERATION or PROCEDURE:
                                        (0519) ;
                                        (0520) 
                                        (0521) ; Stack offset constants
                                        (0522) RAMBUF_SIZE:   equ  -3   ; Stack position for data structure size.
                                        (0523) RW_SIZE:       equ  -4   ; Stack position for R/W area size.       
                                        (0524) RAMPTR_LSB:    equ  -5   ; Stack position for RAM pointer LSB.   
                                        (0525) RAMPTR_MSB:    equ  -6   ; Stack position for RAM pointer MSB.   
                                        (0526) 
                                        (0527)  EzI2Cs_SetRamBuffer:
                                        (0528) _EzI2Cs_SetRamBuffer:
                                        (0529) 
                                        (0530)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0531)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0532)     RAM_SETPAGE_CUR >EzI2Cs_bRAM_Buf_Size    ; Set page to global var page.
                                        (0533)                                                         ; All these globals should be
                                        (0534)                                                         ; on the same page.          
03D7: 4F       MOV   X,SP               (0535)     mov   X,SP
03D8: 52 FD    MOV   A,[X-3]            (0536)     mov   A,[X+RAMBUF_SIZE]
03DA: 53 05    MOV   [0x5],A            (0537)     mov   [EzI2Cs_bRAM_Buf_Size],A           ; Store the buffer size
                                        (0538) 
03DC: 52 FC    MOV   A,[X-4]            (0539)     mov   A,[X+RW_SIZE]                            ; Store R/W boundary             
03DE: 53 06    MOV   [0x6],A            (0540)     mov   [EzI2Cs_bRAM_Buf_WSize],A          ; 
                                        (0541)     
03E0: 52 FB    MOV   A,[X-5]            (0542)     mov   A,[X+RAMPTR_LSB]                         ; Store only LSB of data pointer
03E2: 53 04    MOV   [0x4],A            (0543)     mov   [EzI2Cs_pRAM_Buf_Addr_LSB],A       ; 
                                        (0544) 
                                        (0545) IF (SYSTEM_LARGE_MEMORY_MODEL)                             ; Only worry about the address MSB
                                        (0546)                                                            ; if in the large memory Model
                                        (0547)     mov   A,[X+RAMPTR_MSB]                         ; Store only MSB of data pointer
                                        (0548)     mov   [EzI2Cs_pRAM_Buf_Addr_MSB],A       ; 
                                        (0549) ENDIF
                                        (0550) 
                                        (0551)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0552)     RAM_EPILOGUE RAM_USE_CLASS_4
03E4: 7F       RET                      (0553)     ret
                                        (0554) 
                                        (0555) .ENDSECTION
                                        (0556) 
                                        (0557) IF (EzI2Cs_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0558) .SECTION
                                        (0559) ;-----------------------------------------------------------------------------
                                        (0560) ;  FUNCTION NAME: 
                                        (0561) ;          void EzI2Cs_SetRomBuffer(BYTE bSize, BYTE * pAddr)
                                        (0562) ;
                                        (0563) ;  DESCRIPTION:
                                        (0564) ;     Sets the location and size of the I2C ROM buffer.          
                                        (0565) ;
                                        (0566) ;-----------------------------------------------------------------------------
                                        (0567) ;
                                        (0568) ;  ARGUMENTS: 
                                        (0569) ;     [SP-3] =>  Size of data const data structure
                                        (0570) ;     [SP-4] =>  LSB of data pointer
                                        (0571) ;     [SP-5] =>  MSB of data pointer (Only used for large memory model)
                                        (0572) ;
                                        (0573) ;  RETURNS: none
                                        (0574) ;
                                        (0575) ;  SIDE EFFECTS;    
                                        (0576) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0577) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0578) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0579) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0580) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0581) ;          
                                        (0582) ;    Page Pointer Registers Modified: 
                                        (0583) ;          CUR_PP
                                        (0584) ;
                                        (0585) ;  THEORY of OPERATION or PROCEDURE:
                                        (0586) ;
                                        (0587) 
                                        (0588) ; Stack offset constants
                                        (0589) ROMBUF_SIZE:   equ  -3   ; Stack position for data structure size.
                                        (0590) ROMPTR_LSB:    equ  -4   ; Stack position for ROM pointer LSB.   
                                        (0591) ROMPTR_MSB:    equ  -5   ; Stack position for ROM pointer MSB.   
                                        (0592) 
                                        (0593)  EzI2Cs_SetRomBuffer:
                                        (0594) _EzI2Cs_SetRomBuffer:
                                        (0595) 
                                        (0596)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0597)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0598)     RAM_SETPAGE_CUR >EzI2Cs_bROM_Buf_Size    ; Set page to global var page.
                                        (0599)                                                         ; All these globals should be
                                        (0600)                                                         ; on the same page.          
                                        (0601)     mov   X,SP
                                        (0602)     mov   A,[X+ROMBUF_SIZE]
                                        (0603)     mov   [EzI2Cs_bROM_Buf_Size],A           ; Store the buffer size
                                        (0604) 
                                        (0605)     mov   A,[X+ROMPTR_LSB]                         ; Store LSB of data pointer
                                        (0606)     mov   [EzI2Cs_pROM_Buf_Addr_LSB],A       ; 
                                        (0607)     mov   A,[X+ROMPTR_MSB]                         ; Store MSB of data pointer
                                        (0608)     mov   [EzI2Cs_pROM_Buf_Addr_MSB],A       ; 
                                        (0609)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0610)     RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0611)     ret
                                        (0612) 
                                        (0613) .ENDSECTION
                                        (0614) ENDIF
                                        (0615) 
                                        (0616) ; End of File EzI2Cs.asm
FILE: lib\adc10int.asm                  (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  ADC10INT.asm
                                        (0004) ;;  Version: 1.20, Updated on 2012/9/21 at 11:56:45
                                        (0005) ;;  Generated by PSoC Designer 5.3.2710
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: ADC10 User Module ISR implementation file.
                                        (0008) ;;*****************************************************************************
                                        (0009) ;;*****************************************************************************
                                        (0010) 
                                        (0011) include "m8c.inc"
                                        (0012) include "memory.inc"
                                        (0013) include "ADC10.inc"
                                        (0014) 
                                        (0015) export _ADC10_ADC_ISR
                                        (0016) export _ADC10_CNT_ISR
                                        (0017) 
                                        (0018) export  ADC10_bTempMSB
                                        (0019) export _ADC10_iResult
                                        (0020) export  ADC10_iResult
                                        (0021) export _ADC10_bfStatus
                                        (0022) export  ADC10_bfStatus
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM, REL)
                                        (0025)    ADC10_bTempMSB:      BLK   1
                                        (0026)   _ADC10_iResult:
                                        (0027)    ADC10_iResult:       BLK   2  ;A/D value
                                        (0028)   _ADC10_bfStatus:
                                        (0029)    ADC10_bfStatus:      BLK   1  ;Data Valid Flag
                                        (0030) AREA UserModules (ROM, REL)
                                        (0031) 
                                        (0032) _ADC10_ADC_ISR:
                                        (0033) ; ISR ,including jmptable takes 156 cpu cycles.)
03E5: 49 DB 04 TST   REG[0xDB],0x4      (0034)    tst  reg[ADC10_CNTClrIntReg],ADC10_CNTMask
03E8: A0 06    JZ    0x03EF             (0035)    jz NoPendingInterrupt;  Make sure counter has been serviced
03EA: 76 08    INC   [0x8]              (0036)    inc  [ADC10_bTempMSB]
03EC: 41 DB FB AND   REG[0xDB],0xFB     (0037)    and  reg[ADC10_CNTClrIntReg],~(ADC10_CNTMask)
                                        (0038) NoPendingInterrupt:
03EF: 08       PUSH  A                  (0039)    push A
03F0: 49 69 80 TST   REG[0x69],0x80     (0040)    tst  reg[ADC10_ADC_CR],80h
03F3: A0 09    JZ    0x03FD             (0041)    jz   .InRange
                                        (0042) 
                                        (0043) ; Read Counter
                                        (0044) .OverRange:
03F5: 55 09 FF MOV   [0x9],0xFF         (0045)    mov  [ADC10_iResult],ffh
03F8: 55 0A FF MOV   [0xA],0xFF         (0046)    mov  [ADC10_iResult + 1],ffh
03FB: 80 0B    JMP   0x0407             (0047)    jmp  .Done
                                        (0048) 
                                        (0049) .InRange:
03FD: 5F 09 08 MOV   [0x9],[0x8]        (0050)    mov  [ADC10_iResult],[ADC10_bTempMSB]
0400: 5D 28    MOV   A,REG[0x28]        (0051)    mov  A,reg[ADC10_CNT_DR0]
0402: 5D 2A    MOV   A,REG[0x2A]        (0052)    mov  A,reg[ADC10_CNT_DR2]   ;A contains next prev value
0404: 73       CPL   A                  (0053)    cpl  A
0405: 53 0A    MOV   [0xA],A            (0054)    mov  [ADC10_iResult+1],A
                                        (0055) .Done:
0407: 41 2B FE AND   REG[0x2B],0xFE     (0056)    and  reg[ADC10_CNT_CR0], ~ADC10_ON 
040A: 62 29 FF MOV   REG[0x29],0xFF     (0057)    mov  reg[ADC10_CNT_DR1], 0xFF
040D: 43 2B 01 OR    REG[0x2B],0x1      (0058)    or   reg[ADC10_CNT_CR0], ADC10_ON
                                        (0059) 
0410: 55 0B 01 MOV   [0xB],0x1          (0060)    mov  [ADC10_bfStatus],01h
0413: 55 08 00 MOV   [0x8],0x0          (0061)    mov  [ADC10_bTempMSB], 00h
                                        (0062) 
                                        (0063)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                        (0064)    ;---------------------------------------------------
                                        (0065)    ; Insert your custom assembly code below this banner
                                        (0066)    ;---------------------------------------------------
                                        (0067)    ;   NOTE: interrupt service routines must preserve
                                        (0068)    ;   the values of the A and X CPU registers.
                                        (0069)    
                                        (0070)    ;---------------------------------------------------
                                        (0071)    ; Insert your custom assembly code above this banner
                                        (0072)    ;---------------------------------------------------
                                        (0073)    
                                        (0074)    ;---------------------------------------------------
                                        (0075)    ; Insert a lcall to a C function below this banner
                                        (0076)    ; and un-comment the lines between these banners
                                        (0077)    ;---------------------------------------------------
                                        (0078)    
                                        (0079)    ;PRESERVE_CPU_CONTEXT
                                        (0080)    ;lcall _My_C_Function
                                        (0081)    ;RESTORE_CPU_CONTEXT
                                        (0082)    
                                        (0083)    ;---------------------------------------------------
                                        (0084)    ; Insert a lcall to a C function above this banner
                                        (0085)    ; and un-comment the lines between these banners
                                        (0086)    ;---------------------------------------------------
                                        (0087)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0088) 
0416: 18       POP   A                  (0089)    pop A
0417: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) _ADC10_CNT_ISR:
0418: 76 08    INC   [0x8]              (0093)    inc [ADC10_bTempMSB]
                                        (0094) 
                                        (0095)    ;@PSoC_UserCode_BODY_2@ (Do not change this line.)
                                        (0096)    ;---------------------------------------------------
                                        (0097)    ; Insert your custom assembly code below this banner
                                        (0098)    ;---------------------------------------------------
                                        (0099)    ;   NOTE: interrupt service routines must preserve
                                        (0100)    ;   the values of the A and X CPU registers.
                                        (0101)    
                                        (0102)    ;---------------------------------------------------
                                        (0103)    ; Insert your custom assembly code above this banner
                                        (0104)    ;---------------------------------------------------
                                        (0105)    
                                        (0106)    ;---------------------------------------------------
                                        (0107)    ; Insert a lcall to a C function below this banner
                                        (0108)    ; and un-comment the lines between these banners
                                        (0109)    ;---------------------------------------------------
                                        (0110)    
                                        (0111)    ;PRESERVE_CPU_CONTEXT
                                        (0112)    ;lcall _My_C_Function
                                        (0113)    ;RESTORE_CPU_CONTEXT
                                        (0114)    
                                        (0115)    ;---------------------------------------------------
                                        (0116)    ; Insert a lcall to a C function above this banner
                                        (0117)    ; and un-comment the lines between these banners
                                        (0118)    ;---------------------------------------------------
                                        (0119)    ;@PSoC_UserCode_END@ (Do not change this line.)
041A: 7E       RETI                     (0120)    reti
FILE: lib\adc10.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  ADC10.asm
                                        (0004) ;;  Version: 1.20, Updated on 2012/9/21 at 11:56:45
                                        (0005) ;;  Generated by PSoC Designer 5.3.2710
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: ADC10 User Module software implementation file.
                                        (0008) ;;*****************************************************************************
                                        (0009) ;;*****************************************************************************
                                        (0010) 
                                        (0011) include "m8c.inc"
                                        (0012) include "memory.inc"
                                        (0013) include "ADC10.inc"
                                        (0014) ;-----------------------------------------------
                                        (0015) ;  Global Symbols
                                        (0016) ;-----------------------------------------------
                                        (0017) 
                                        (0018) export _ADC10_Start
                                        (0019) export  ADC10_Start
                                        (0020) export _ADC10_Stop
                                        (0021) export  ADC10_Stop
                                        (0022) export _ADC10_StartADC
                                        (0023) export  ADC10_StartADC
                                        (0024) export _ADC10_StopADC
                                        (0025) export  ADC10_StopADC
                                        (0026) export _ADC10_fIsDataAvailable
                                        (0027) export  ADC10_fIsDataAvailable
                                        (0028) export _ADC10_iGetData
                                        (0029) export  ADC10_iGetData
                                        (0030) export _ADC10_ClearFlag
                                        (0031) export  ADC10_ClearFlag
                                        (0032) export _ADC10_iGetDataClearFlag
                                        (0033) export  ADC10_iGetDataClearFlag
                                        (0034) export _ADC10_iCal
                                        (0035) export  ADC10_iCal
                                        (0036) 
                                        (0037) IF ADC10_DIE_TEMP_ENABLED
                                        (0038) export  ADC10_StartTempMeasurement
                                        (0039) export _ADC10_StartTempMeasurement
                                        (0040) export  ADC10_GetTemperature
                                        (0041) export _ADC10_GetTemperature
                                        (0042) 
                                        (0043) AREA InterruptRAM (RAM, REL)
                                        (0044)   ADC10_wCalibrationCount:  BLK   2  ;CalibrationCount value
                                        (0045)   ADC10_bADCInput:          BLK   1  ; ADC Input
                                        (0046) ENDIF   
                                        (0047) 
                                        (0048) AREA UserModules (ROM, REL)
                                        (0049) 
                                        (0050) LSB:  equ  1
                                        (0051) MSB:  equ  0
                                        (0052) 
                                        (0053) .SECTION
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: ADC10_Start
                                        (0056) ;
                                        (0057) ;  DESCRIPTION:
                                        (0058) ;  Applies power setting to the module's analog blocks
                                        (0059) ;
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;
                                        (0062) ;  ARGUMENTS:  A:= Range Informatio
                                        (0063) ;
                                        (0064) ;  RETURNS:    Nothing
                                        (0065) ;
                                        (0066) ;-----------------------------------------------------------------------------
                                        (0067)  ADC10_Start:
                                        (0068) _ADC10_Start:
                                        (0069)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0070) //Turn on Power to analog block
041B: 60 77    MOV   REG[0x77],A        (0071)    mov   reg[ADC10_ACE_CR2],A
041D: 71 10    OR    F,0x10             
                                        (0072) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0073) ; This code check to see if the Column clock should be set to SysClk Direct
                                        (0074)    M8C_SetBank1
041F: 49 2A 80 TST   REG[0x2A],0x80     (0075)       tst  reg[ADC10_CNT_OUT],80h
0422: A0 04    JZ    0x0427             (0076)       jz   SkipSetClock
0424: 43 6B 40 OR    REG[0x6B],0x40     (0077)       or   reg[6Bh], ((ADC10_ACE_CR1 - 72h)* 0fh)+ 04h
0427: 70 EF    AND   F,0xEF             
                                        (0078)    SkipSetClock:
                                        (0079)    M8C_SetBank0
0429: 62 64 22 MOV   REG[0x64],0x22     (0080)    mov   reg[CMP_CR0],(((ADC10_ACE_CR1 -72h)/4)*11h)+11h;specify column interrupt
042C: 62 E6 22 MOV   REG[0xE6],0x22     (0081)    mov   reg[DEC_CR0],(((ADC10_ACE_CR1 -72h)/4)*11h)+11h;gate the comp1
                                        (0082) 
042F: 62 62 28 MOV   REG[0x62],0x28     (0083)    mov   reg[PWM_CR], (PWM_High+PWM_Low)
                                        (0084) //Turn on Power to ADC Control
0432: 43 69 01 OR    REG[0x69],0x1      (0085)    or    reg[ADC10_ADC_CR], ADC10_ON
                                        (0086) 
                                        (0087)    RAM_EPILOGUE RAM_USE_CLASS_1
0435: 7F       RET                      (0088)    ret
                                        (0089) .ENDSECTION
                                        (0090) 
                                        (0091) .SECTION
                                        (0092) ;-----------------------------------------------------------------------------
                                        (0093) ;  FUNCTION NAME: ADC10_Stop
                                        (0094) ;
                                        (0095) ;  DESCRIPTION:
                                        (0096) ;  Removes power setting to the module's analog blocks.
                                        (0097) ;
                                        (0098) ;-----------------------------------------------------------------------------
                                        (0099) ;
                                        (0100) ;  ARGUMENTS: None
                                        (0101) ;
                                        (0102) ;  RETURNS:   Nothing
                                        (0103) ;
                                        (0104) ;-----------------------------------------------------------------------------
                                        (0105)  ADC10_Stop:
                                        (0106) _ADC10_Stop:
                                        (0107)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0108) //Turn off Power to analog block
0436: 41 77 FE AND   REG[0x77],0xFE     (0109)    and   reg[ADC10_ACE_CR2],~ADC10_ON
                                        (0110) //Turn off Power to ADC Control
0439: 41 69 FE AND   REG[0x69],0xFE     (0111)    and   reg[ADC10_ADC_CR], ~ADC10_ON
043C: 71 10    OR    F,0x10             
                                        (0112) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0113)    M8C_SetBank1
043E: 49 2A 80 TST   REG[0x2A],0x80     (0114)       tst  reg[ADC10_CNT_OUT],80h
0441: A0 04    JZ    0x0446             (0115)       jz   SkipClearClock
0443: 41 6B BF AND   REG[0x6B],0xBF     (0116)       and  reg[6Bh], ~(((ADC10_ACE_CR1 - 72h)* 0fh)+ 04h)
0446: 70 EF    AND   F,0xEF             
                                        (0117)    SkipClearClock:
                                        (0118)    M8C_SetBank0
                                        (0119) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0120)    RAM_EPILOGUE RAM_USE_CLASS_1
0448: 7F       RET                      (0121)    ret
                                        (0122) .ENDSECTION
                                        (0123) 
                                        (0124) .SECTION
                                        (0125) ;-----------------------------------------------------------------------------
                                        (0126) ;  FUNCTION NAME: ADC10_StartADC
                                        (0127) ;
                                        (0128) ;  DESCRIPTION:
                                        (0129) ;  Starts the A/D convertor
                                        (0130) ;
                                        (0131) ;-----------------------------------------------------------------------------
                                        (0132) ;
                                        (0133) ;  ARGUMENTS: None
                                        (0134) ;
                                        (0135) ;  RETURNS:   Nothing
                                        (0136) ;
                                        (0137) ;-----------------------------------------------------------------------------
                                        (0138)  ADC10_StartADC:
                                        (0139) _ADC10_StartADC:
                                        (0140)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0141)    RAM_SETPAGE_CUR >(ADC10_iResult)
0449: 90 1C    CALL  _ADC10_StopADC     (0142)    call ADC10_StopADC
044B: 62 29 FF MOV   REG[0x29],0xFF     (0143)    mov  reg[ADC10_CNT_DR1],ffh ;reload Counter
044E: 55 08 00 MOV   [0x8],0x0          (0144)    mov  [ADC10_bTempMSB],00h
                                        (0145) ; enable interupt
                                        (0146) 
0451: 41 DA FB AND   REG[0xDA],0xFB     (0147)    and   reg[ADC10_ADCClrIntReg],~ADC10_ADCMask ;Clear ACol1 interrupt
0454: 43 E0 04 OR    REG[0xE0],0x4      (0148)    or    reg[ADC10_ADCIntReg],ADC10_ADCMask     ;Enable ACol1 interrupt
                                        (0149) 
0457: 41 DB FB AND   REG[0xDB],0xFB     (0150)    and   reg[ADC10_CNTClrIntReg],~ADC10_CNTMask ;Clear Counter interrupt
045A: 43 E1 04 OR    REG[0xE1],0x4      (0151)    or    reg[ADC10_CNTIntReg],ADC10_CNTMask     ;Enable Counter interrupt
045D: 55 0B 00 MOV   [0xB],0x0          (0152)    mov   [ADC10_bfStatus],0
0460: 43 2B 01 OR    REG[0x2B],0x1      (0153)    or   reg[ADC10_CNT_CR0],01h ;start counter
                                        (0154) 
                                        (0155) ; Start PWM
0463: 43 62 01 OR    REG[0x62],0x1      (0156)    or    reg[PWM_CR],01h
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_4
0466: 7F       RET                      (0158)    ret
                                        (0159) .ENDSECTION
                                        (0160) 
                                        (0161) .SECTION
                                        (0162) ;-----------------------------------------------------------------------------
                                        (0163) ;  FUNCTION NAME: ADC10_StopAD
                                        (0164) ;
                                        (0165) ;  DESCRIPTION:
                                        (0166) ;  Completely shuts down the A/D is an orderly manner.
                                        (0167) ;
                                        (0168) ;-----------------------------------------------------------------------------
                                        (0169) ;
                                        (0170) ;  ARGUMENTS:  None
                                        (0171) ;
                                        (0172) ;  RETURNS:    Nothing
                                        (0173) ;-----------------------------------------------------------------------------
                                        (0174)  ADC10_StopADC:
                                        (0175) _ADC10_StopADC:
                                        (0176)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0177) ; turn off pwm
0467: 41 62 FE AND   REG[0x62],0xFE     (0178)    and   reg[PWM_CR],~01h
                                        (0179) ; disable interupt
046A: 41 E0 FB AND   REG[0xE0],0xFB     (0180)    and   reg[ADC10_ADCIntReg],~ADC10_ADCMask  ;enable ACol1 interrupt
                                        (0181) 
                                        (0182) ; clr interrupt
046D: 41 DA FB AND   REG[0xDA],0xFB     (0183)    and   reg[INT_CLR0],~ADC10_ADCMask  ;clear residue ACol1 interrupt
                                        (0184) 
                                        (0185) ; stop counter
0470: 41 2B FE AND   REG[0x2B],0xFE     (0186)    and  reg[ADC10_CNT_CR0],~ADC10_ON      ;stop counter
                                        (0187)    RAM_EPILOGUE RAM_USE_CLASS_1
0473: 7F       RET                      (0188)    ret
                                        (0189) .ENDSECTION
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: ADC10_fIsDataAvailable
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;  Returns the status of the Data Available flag
                                        (0197) ;
                                        (0198) ;-----------------------------------------------------------------------------
                                        (0199) ;
                                        (0200) ;  ARGUMENTS: None
                                        (0201) ;
                                        (0202) ;  RETURNS:
                                        (0203) ;  A  Returns data status  A == 0 no data available
                                        (0204) ;                          A != 0 data available
                                        (0205) ;
                                        (0206) ;-----------------------------------------------------------------------------
                                        (0207)  ADC10_fIsDataAvailable:
                                        (0208) _ADC10_fIsDataAvailable:
                                        (0209)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0210)    RAM_SETPAGE_CUR >(ADC10_iResult)
0474: 51 0B    MOV   A,[0xB]            (0211)    mov   A,[ADC10_bfStatus]                     ; Get status byte
                                        (0212)    RAM_EPILOGUE RAM_USE_CLASS_4
0476: 7F       RET                      (0213)    ret
                                        (0214) .ENDSECTION
                                        (0215) 
                                        (0216) .SECTION
                                        (0217) ;-----------------------------------------------------------------------------
                                        (0218) ;  FUNCTION NAME: ADC10_iGetDataClearFlag
                                        (0219) ;  FUNCTION NAME: ADC10_iGetData
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;  Returns the data from the A/D.  Does not check if data is available.
                                        (0223) ;  bGetDataClearFlag clears the result ready flag as well.
                                        (0224) ;
                                        (0225) ;-----------------------------------------------------------------------------
                                        (0226) ;
                                        (0227) ;  ARGUMENTS: None
                                        (0228) ;
                                        (0229) ;  RETURNS:  X,A The ADC result.
                                        (0230) ;
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232)  ADC10_iGetDataClearFlag:
                                        (0233) _ADC10_iGetDataClearFlag:
                                        (0234)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0235)    RAM_SETPAGE_CUR >(ADC10_iResult)
0477: 55 0B 00 MOV   [0xB],0x0          (0236)    mov   [ADC10_bfStatus],0
                                        (0237)  ADC10_iGetData:
                                        (0238) _ADC10_iGetData:
                                        (0239)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0240)    RAM_SETPAGE_CUR >(ADC10_iResult)
047A: 41 E0 FB AND   REG[0xE0],0xFB     (0241)    and   reg[ADC10_ADCIntReg],~ADC10_ADCMask ; Prevent Result modification during reading
047D: 58 09    MOV   X,[0x9]            (0242)    mov   X,[ADC10_iResult]
047F: 51 0A    MOV   A,[0xA]            (0243)    mov   A,[ADC10_iResult+1]
0481: 43 E0 04 OR    REG[0xE0],0x4      (0244)    or    reg[ADC10_ADCIntReg],ADC10_ADCMask
                                        (0245)    RAM_EPILOGUE RAM_USE_CLASS_4
0484: 7F       RET                      (0246)    ret
                                        (0247) .ENDSECTION
                                        (0248) 
                                        (0249) 
                                        (0250) .SECTION
                                        (0251) ;-----------------------------------------------------------------------------
                                        (0252) ;  FUNCTION NAME: ADC10_ClearFlag
                                        (0253) ;
                                        (0254) ;  DESCRIPTION:
                                        (0255) ;  Clears the data ready flag.
                                        (0256) ;
                                        (0257) ;-----------------------------------------------------------------------------
                                        (0258) ;
                                        (0259) ;  ARGUMENTS: None
                                        (0260) ;
                                        (0261) ;  RETURNS:   Nothing
                                        (0262) ;
                                        (0263) ;------------------------------------------------------------------------
                                        (0264)  ADC10_ClearFlag:
                                        (0265) _ADC10_ClearFlag:
                                        (0266)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0267)    RAM_SETPAGE_CUR >(ADC10_iResult)
0485: 55 0B 00 MOV   [0xB],0x0          (0268)    mov   [_ADC10_bfStatus],0
                                        (0269)    RAM_EPILOGUE RAM_USE_CLASS_4
0488: 7F       RET                      (0270)    ret
                                        (0271) .ENDSECTION
                                        (0272) 
                                        (0273) .SECTION
                                        (0274) ;-----------------------------------------------------------------------------
                                        (0275) ;  FUNCTION NAME: ADC10_iCal
                                        (0276) ;
                                        (0277) ;  DESCRIPTION:
                                        (0278) ;  Adjusts the trim till the ADC value matchs the argument value.
                                        (0279) ;
                                        (0280) ;-----------------------------------------------------------------------------
                                        (0281) ;
                                        (0282) ;  ARGUMENTS: Desired Cal Value (int) , Reference Selection (BYTE)
                                        (0283) ;
                                        (0284) ;  RETURNS: X,A  Closest Value to Desired Value
                                        (0285) ;
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) 
                                        (0288) RefSelect:        equ -5
                                        (0289) Toggle:           equ -5
                                        (0290) Desired_MSB:      equ -4
                                        (0291) Desired_LSB:      equ -3
                                        (0292) ;2 reserved for PC
                                        (0293) ClosestMSB:       equ 0
                                        (0294) ClosestLSB:       equ 1
                                        (0295) 
                                        (0296) PMux_Save:        equ  2
                                        (0297) AMux_Save:        equ  3
                                        (0298) ABF_Save:         equ  4
                                        (0299) 
                                        (0300) ADC10_iCal:
                                        (0301) _ADC10_iCal:
                                        (0302)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0303)    RAM_SETPAGE_CUR >(ADC10_iResult)
                                        (0304)    RAM_PROLOGUE RAM_USE_CLASS_2
0489: 4F       MOV   X,SP               (0305)    mov   X,SP
                                        (0306) 
                                        (0307) IF ADC10_DIE_TEMP_ENABLED
048A: 52 FC    MOV   A,[X-4]            (0308)   mov A, [X + Desired_MSB]
048C: 53 0C    MOV   [0xC],A            (0309)   mov [ADC10_wCalibrationCount+MSB],A
048E: 52 FD    MOV   A,[X-3]            (0310)   mov A, [X + Desired_LSB]
0490: 53 0D    MOV   [0xD],A            (0311)   mov [ADC10_wCalibrationCount+LSB],A
                                        (0312) ENDIF
                                        (0313) 
0492: 50 00    MOV   A,0x0              (0314)    mov   A,0
0494: 08       PUSH  A                  (0315)    push  A                                ;Place Closest MSB on Stack
0495: 08       PUSH  A                  (0316)    push  A                                ;Place ClosestLSB  on Stack
                                        (0317) 
0496: 5D 76    MOV   A,REG[0x76]        (0318)    mov  A, reg[ADC10_ACE_CR1]
0498: 08       PUSH  A                  (0319)    push A                                 ;Place PMux_Save on stack
                                        (0320) 
0499: 5D 60    MOV   A,REG[0x60]        (0321)    mov  A, reg[AMX_IN]                    ;Place orginal AMX_IN on Stack
049B: 08       PUSH  A                  (0322)    push A
049C: 71 10    OR    F,0x10             
                                        (0323) 
                                        (0324)    M8C_SetBank1
049E: 5D 62    MOV   A,REG[0x62]        (0325)       mov  A, reg[ABF_CR0]                ;Place Orginal ABF_CR on Stack
04A0: 70 EF    AND   F,0xEF             
                                        (0326)    M8C_SetBank0
04A2: 08       PUSH  A                  (0327)    push A
                                        (0328) 
04A3: 90 61    CALL  0x0506             (0329)    call SetInput                          ;Set the input to desired reference source
04A5: 71 10    OR    F,0x10             
                                        (0330) 
                                        (0331)    M8C_SetBank1
04A7: 62 E6 00 MOV   REG[0xE6],0x0      (0332)    mov  reg[ADC10_ADC_TR],00h  ;Set Cap for Largest Value
04AA: 70 EF    AND   F,0xEF             
                                        (0333)    M8C_SetBank0
                                        (0334) 
04AC: 56 FB 80 MOV   [X-5],0x80         (0335)    mov  [X + Toggle],80h
04AF: 71 10    OR    F,0x10             
                                        (0336) 
                                        (0337) .Repeat: ;repeat
                                        (0338)    M8C_SetBank1
04B1: 5D E6    MOV   A,REG[0xE6]        (0339)    mov  A,reg[ADC10_ADC_TR]
04B3: 33 FB    XOR   A,[X-5]            (0340)    xor  A,[X + Toggle] ; toggle trim
04B5: 60 E6    MOV   REG[0xE6],A        (0341)    mov  reg[ADC10_ADC_TR],A
04B7: 70 EF    AND   F,0xEF             
                                        (0342)    M8C_SetBank0
                                        (0343) 
04B9: 9F 8E    CALL  _ADC10_StartADC    (0344)    call ADC10_StartADC ; readADC
                                        (0345) 
                                        (0346) .GetData:
04BB: 47 0B FF TST   [0xB],0xFF         (0347)    tst  [ADC10_bfStatus],ffh
04BE: AF FC    JZ    0x04BB             (0348)    jz   .GetData
                                        (0349) 
04C0: 51 09    MOV   A,[0x9]            (0350)    mov  A,[ADC10_iResult]
04C2: 3B FC    CMP   A,[X-4]            (0351)    cmp  A,[X + Desired_MSB]
04C4: C0 15    JC    0x04DA             (0352)    jc   .LessThan
04C6: B0 1F    JNZ   0x04E6             (0353)    jnz  .MoreThan
                                        (0354) 
04C8: 51 0A    MOV   A,[0xA]            (0355)    mov  A,[ADC10_iResult+1]
04CA: 3B FD    CMP   A,[X-3]            (0356)    cmp  A,[X + Desired_LSB]
04CC: C0 0D    JC    0x04DA             (0357)    jc   .LessThan
04CE: B0 17    JNZ   0x04E6             (0358)    jnz  .MoreThan
                                        (0359) 
                                        (0360) .IsEqual: ; ADC = Desired
04D0: 51 0A    MOV   A,[0xA]            (0361)    mov   A, [ADC10_iResult+1]
04D2: 54 01    MOV   [X+1],A            (0362)    mov   [X +ClosestLSB],A
04D4: 51 09    MOV   A,[0x9]            (0363)    mov   A, [ADC10_iResult]
04D6: 54 00    MOV   [X+0],A            (0364)    mov   [X + ClosestMSB],A
04D8: 80 1B    JMP   0x04F4             (0365)    jmp   .Done
04DA: 71 10    OR    F,0x10             
                                        (0366) .LessThan: ; else ADC < Desired (Cap is too small)
                                        (0367)    M8C_SetBank1
04DC: 5D E6    MOV   A,REG[0xE6]        (0368)       mov  A,reg[ADC10_ADC_TR]
04DE: 33 FB    XOR   A,[X-5]            (0369)       xor  A,[X + Toggle] ; toggle trim
04E0: 60 E6    MOV   REG[0xE6],A        (0370)       mov  reg[ADC10_ADC_TR],A
04E2: 70 EF    AND   F,0xEF             
                                        (0371)    M8C_SetBank0
04E4: 80 09    JMP   0x04EE             (0372)    jmp  .AllDone
                                        (0373) .MoreThan: ; ADC > Desired:
04E6: 51 0A    MOV   A,[0xA]            (0374)    mov   A, [ADC10_iResult+1]
04E8: 54 01    MOV   [X+1],A            (0375)    mov   [X +ClosestLSB],A
04EA: 51 09    MOV   A,[0x9]            (0376)    mov   A, [ADC10_iResult]
04EC: 54 00    MOV   [X+0],A            (0377)    mov   [X + ClosestMSB],A
                                        (0378) 
                                        (0379) .AllDone:
04EE: 01 00    ADD   A,0x0              (0380)    add  A,0 ; toggle = toggle/2
04F0: 6F FB    RRC   [X-5]              (0381)    rrc  [X+ Toggle]
                                        (0382) .Until:
04F2: BF BC    JNZ   0x04AF             (0383)    jnz  .Repeat ;until toggle is done
                                        (0384) 
                                        (0385) .Done:
04F4: 9F 71    CALL  _ADC10_StopADC     (0386)    call ADC10_StopADC ;return( Closest)
04F6: 18       POP   A                  (0387)    pop  A
04F7: 71 10    OR    F,0x10             
                                        (0388)       M8C_SetBank1
04F9: 60 62    MOV   REG[0x62],A        (0389)    mov  reg[ABF_CR0], A                               ;restore original  ABF_CR0
04FB: 70 EF    AND   F,0xEF             
                                        (0390)    M8C_SetBank0
                                        (0391) 
04FD: 18       POP   A                  (0392)    pop  A
04FE: 60 60    MOV   REG[0x60],A        (0393)    mov  reg[AMX_IN],A                                 ;restore orginal   AMX_IN
                                        (0394) 
0500: 18       POP   A                  (0395)    pop  A
0501: 60 76    MOV   REG[0x76],A        (0396)    mov  reg[ADC10_ACE_CR1], A			;restore original value of ACE_CR1
                                        (0397) 
0503: 18       POP   A                  (0398)    pop  A                                             ;return(ClosestLSB)
0504: 20       POP   X                  (0399)    pop  X                                             ;return(ClosestMSB)
                                        (0400)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0401)    RAM_EPILOGUE RAM_USE_CLASS_4
0505: 7F       RET                      (0402)    ret
                                        (0403) 
                                        (0404) SetInput:
0506: 5D 76    MOV   A,REG[0x76]        (0405)    mov   A, reg[ADC10_ACE_CR1]
0508: 21 F8    AND   A,0xF8             (0406)    and   A,~07h
050A: 48 FB 10 TST   [X-5],0x10         (0407)    tst   [X + RefSelect],10h
050D: B0 06    JNZ   0x0514             (0408)    jnz   .PortInput
                                        (0409) 
                                        (0410) .PMuxConnection:
050F: 2B FB    OR    A,[X-5]            (0411)    or    A, [X + RefSelect]
0511: 60 76    MOV   REG[0x76],A        (0412)    mov   reg[ADC10_ACE_CR1], A           ;Connect to Vbg or AMux
0513: 7F       RET                      (0413)    ret
                                        (0414) 
                                        (0415) .PortInput:
0514: 29 01    OR    A,0x1              (0416)    or   A,01h
0516: 60 76    MOV   REG[0x76],A        (0417)    mov   reg[ADC10_ACE_CR1], A           ;set for input mux
                                        (0418) 
0518: 50 76    MOV   A,0x76             (0419)    mov   A,ADC10_ACE_CR1
051A: 21 04    AND   A,0x4              (0420)    and   A , 04h
051C: A0 19    JZ    0x0536             (0421)    jz    .Column0
                                        (0422) .Column1:
051E: 48 FB 00 TST   [X-5],0x0          (0423)    tst   [X + RefSelect],0h                           ;check if even or odd pin
0521: B0 0D    JNZ   0x052F             (0424)    jnz   .OddPin
                                        (0425) .EvenPin:
0523: 27 FB 0C AND   [X-5],0xC          (0426)    and   [X + RefSelect],0ch
0526: 5D 60    MOV   A,REG[0x60]        (0427)    mov   A,reg[AMX_IN]
0528: 21 F3    AND   A,0xF3             (0428)    and   A,~0ch
052A: 2B FB    OR    A,[X-5]            (0429)    or    A,[X + RefSelect]
052C: 60 60    MOV   REG[0x60],A        (0430)    mov   reg[AMX_IN],A
052E: 7F       RET                      (0431)    ret
052F: 71 10    OR    F,0x10             
                                        (0432) .OddPin:
                                        (0433)    M8C_SetBank1
0531: 43 62 80 OR    REG[0x62],0x80     (0434)       or  reg[ABF_CR0],80h                          ;set for columnzero mux
0534: 70 EF    AND   F,0xEF             
                                        (0435)    M8C_SetBank0
                                        (0436) .Column0:
0536: 27 FB 03 AND   [X-5],0x3          (0437)    and   [X + RefSelect],03h
0539: 5D 60    MOV   A,REG[0x60]        (0438)    mov   A,reg[AMX_IN]
053B: 21 FC    AND   A,0xFC             (0439)    and   A,~03h
053D: 2B FB    OR    A,[X-5]            (0440)    or    A,[X + RefSelect]
053F: 60 60    MOV   REG[0x60],A        (0441)    mov   reg[AMX_IN],A
0541: 7F       RET                      (0442)    ret
0542: 70 EF    AND   F,0xEF             
                                        (0443) .ENDSECTION
                                        (0444) 
                                        (0445) IF ADC10_DIE_TEMP_ENABLED
                                        (0446) .SECTION
                                        (0447) ;-----------------------------------------------------------------------------
                                        (0448) ;  FUNCTION NAME: ADC10_StartTempMeasurement
                                        (0449) ;
                                        (0450) ;  DESCRIPTION: Sets VTemp as ADC input and starts ADC meaurement
                                        (0451) ;
                                        (0452) ;
                                        (0453) ;-----------------------------------------------------------------------------
                                        (0454) ;
                                        (0455) ;  ARGUMENTS: None
                                        (0456) ;
                                        (0457) ;  RETURNS:   Nothing
                                        (0458) ;
                                        (0459) ;-----------------------------------------------------------------------------
                                        (0460)  ADC10_StartTempMeasurement:
                                        (0461) _ADC10_StartTempMeasurement:
                                        (0462)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0463)    RAM_SETPAGE_CUR >(ADC10_bADCInput) 
                                        (0464)     M8C_SetBank0
                                        (0465)     
0544: 5D 76    MOV   A,REG[0x76]        (0466)     mov A, reg[ADC10_ACE_CR1]
0546: 21 07    AND   A,0x7              (0467)     and A, ADC10_VTEMP_INPUT   ; Mask VTemp input bits
0548: 53 0E    MOV   [0xE],A            (0468)     mov [ADC10_bADCInput], A ; Store the ADC Input
                                        (0469)     
054A: 41 76 F8 AND   REG[0x76],0xF8     (0470)     and  reg[ADC10_ACE_CR1], ~ADC10_VTEMP_INPUT ; Set VTemp as ADC Input
054D: 9E FA    CALL  _ADC10_StartADC    (0471)     call ADC10_StartADC
                                        (0472)    RAM_EPILOGUE RAM_USE_CLASS_4
054F: 7F       RET                      (0473)    ret
0550: 70 EF    AND   F,0xEF             
                                        (0474) .ENDSECTION
                                        (0475) 
                                        (0476) 
                                        (0477) .SECTION
                                        (0478) ;-----------------------------------------------------------------------------
                                        (0479) ;  FUNCTION NAME: ADC10_GetTemperature
                                        (0480) ;
                                        (0481) ;  DESCRIPTION: Read voltage on the internal VTemp sensor and calculate Temperature 
                                        (0482) ;   by using the following equations:
                                        (0483) ;   V[mV] = wADC_Result * wCalibrationVoltage[mV] / wCalibrationCount;
                                        (0484) ;   T = (COEFFICIENT_M*V[mV])/1000 - COEFFICIENT_B.
                                        (0485) ;   wADC_Result  result of the ADC VTemp voltage measurement
                                        (0486) ;   wCalibrationVoltage  Input parameter;
                                        (0487) ;   wCalibrationCount  stored value of the wVal parameter of the ADC10_ wCal(WORD wVal) API function.
                                        (0488) ;
                                        (0489) ;-----------------------------------------------------------------------------
                                        (0490) ;
                                        (0491) ;  ARGUMENTS: A,X  Calibration Voltage (in the mV units) that was used for the ADC calibration
                                        (0492) ;
                                        (0493) ;  RETURNS:   A    Die Temperature in the Celsius degrees
                                        (0494) ;
                                        (0495) ;-----------------------------------------------------------------------------
                                        (0496) 
                                        (0497) TEMP_0:   equ 0           ; MSB of a temporary data
                                        (0498) TEMP_1:   equ 1          
                                        (0499) TEMP_2:   equ 2          
                                        (0500) TEMP_3:   equ 3           ; LSB of a temporary data
                                        (0501)  
                                        (0502)  ADC10_GetTemperature:
                                        (0503) _ADC10_GetTemperature:
                                        (0504)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0505)    M8C_SetBank0
                                        (0506)    RAM_SETPAGE_CUR >(ADC10_bfStatus) 
                                        (0507) 
0552: 10       PUSH  X                  (0508)    push X       ; Save MSB of the ADC10_wCalibrationVoltage
0553: 08       PUSH  A                  (0509)    push A       ; Save LSB of the ADC10_wCalibrationVoltage   
                                        (0510)    
0554: 9F 11    CALL  _ADC10_StopADC     (0511)    call ADC10_StopADC         ; Temp Measurement is one-shot operation
                                        (0512)    
0556: 4F       MOV   X,SP               (0513)    mov  X, SP   ; Save the SP in the X
0557: 79       DEC   X                  (0514)    dec X 
0558: 79       DEC   X                  (0515)    dec X
                                        (0516) 
0559: 38 02    ADD   SP,0x2             (0517)    add SP, 2    ; Reserve the four bytes Temp Buffer in the Stack
055B: 70 EF    AND   F,0xEF             
                                        (0518)     
                                        (0519)    M8C_SetBank0 
                                        (0520)    ;
                                        (0521)    ;  Convert ADC Counts into Voltage
                                        (0522)    ;
                                        (0523)    ;calculate : Var = ADC10_iGetData * ADC10_iCalibrationVoltage
                                        (0524)    
                                        (0525) IF SYSTEM_LARGE_MEMORY_MODEL         ; Get the MSB of the pointer
                                        (0526)    mov  A, reg[STK_PP]             
                                        (0527) ELSE    
055D: 50 00    MOV   A,0x0              (0528)    mov  A, 0
                                        (0529) ENDIF   
055F: 08       PUSH  A                  (0530)    push A
0560: 10       PUSH  X                  (0531)    push X                            ; Get the LSB of the pointer
0561: 52 00    MOV   A,[X+0]            (0532)    mov  A, [X+TEMP_0]                ; MSB of the ADC10_iCalibrationVoltage
0563: 08       PUSH  A                  (0533)    push A
0564: 52 01    MOV   A,[X+1]            (0534)    mov  A, [X+TEMP_1]                ; LSB of the ADC10_iCalibrationVoltage
0566: 08       PUSH  A                  (0535)    push A
                                        (0536) 
0567: 51 09    MOV   A,[0x9]            (0537)    mov   A,[ADC10_iResult+MSB]   ; MSB of the ADC10_iGetData
0569: 08       PUSH  A                  (0538)    push  A
056A: 51 0A    MOV   A,[0xA]            (0539)    mov   A,[ADC10_iResult+LSB] ; LSB of the ADC10_iGetData
056C: 08       PUSH  A                  (0540)    push  A
056D: 7C 05 E2 LCALL 0x05E2             (0541)    lcall ADC10_mulu_16x16_32 ; do the converting   
0570: 38 FA    ADD   SP,0xFA            (0542)    add SP, 250 ; pop the stack
                                        (0543)    
0572: 4F       MOV   X,SP               (0544)    mov  X, SP
0573: 4B       SWAP  A,X                (0545)    swap A, X
0574: 11 04    SUB   A,0x4              (0546)    sub  A, 4
0576: 4B       SWAP  A,X                (0547)    swap A, X    ; Save the SP in the X
0577: 10       PUSH  X                  (0548)    push X       ; Save the SP in the Stack
                                        (0549)    
                                        (0550)    ;calculate : Var = Var / ADC10_wCalibrationCount
                                        (0551) 
                                        (0552) IF SYSTEM_LARGE_MEMORY_MODEL         ; Get the MSB of the pointer
                                        (0553)    mov  A, reg[STK_PP]             
                                        (0554) ELSE    
0578: 50 00    MOV   A,0x0              (0555)    mov  A, 0
                                        (0556) ENDIF   
057A: 08       PUSH  A                  (0557)    push A
057B: 10       PUSH  X                  (0558)    push X                            ; Get the LSB of the pointer
057C: 50 00    MOV   A,0x0              (0559)    mov  A, 0                 ; push the ADC10_wCalibrationCount
057E: 08       PUSH  A                  (0560)    push A
057F: 08       PUSH  A                  (0561)    push A
0580: 51 0C    MOV   A,[0xC]            (0562)    mov  A, [ADC10_wCalibrationCount+MSB]
0582: 08       PUSH  A                  (0563)    push A
0583: 51 0D    MOV   A,[0xD]            (0564)    mov  A, [ADC10_wCalibrationCount+LSB]
0585: 08       PUSH  A                  (0565)    push A
0586: 52 00    MOV   A,[X+0]            (0566)    mov  A, [X+TEMP_0] ; push the Var
0588: 08       PUSH  A                  (0567)    push A
0589: 52 01    MOV   A,[X+1]            (0568)    mov  A, [X+TEMP_1] 
058B: 08       PUSH  A                  (0569)    push A
058C: 52 02    MOV   A,[X+2]            (0570)    mov  A, [X+TEMP_2]
058E: 08       PUSH  A                  (0571)    push A
058F: 52 03    MOV   A,[X+3]            (0572)    mov  A, [X+TEMP_3] 
0591: 08       PUSH  A                  (0573)    push A   
0592: 7C 06 21 LCALL 0x0621             (0574)    lcall ADC10_divu_32x32_32 ; do the application   
0595: 38 F6    ADD   SP,0xF6            (0575)    add SP, 246 ; pop the stack
                                        (0576)    
0597: 20       POP   X                  (0577)    pop X 
0598: 10       PUSH  X                  (0578)    push X
                                        (0579)    ;
                                        (0580)    ;  Convert Voltage into Temperature;
                                        (0581)    ;  T = ADC10_COEFFICIENT_M*V/1000 - ADC10_COEFFICIENT_B
                                        (0582)    ;   
                                        (0583)    ;   multiplication
                                        (0584) IF SYSTEM_LARGE_MEMORY_MODEL         ; Get the MSB of the pointer
                                        (0585)    mov  A, reg[STK_PP]             
                                        (0586) ELSE    
0599: 50 00    MOV   A,0x0              (0587)    mov  A, 0
                                        (0588) ENDIF   
059B: 08       PUSH  A                  (0589)    push A
059C: 10       PUSH  X                  (0590)    push X                            ; Get the LSB of the pointer
059D: 52 02    MOV   A,[X+2]            (0591)    mov  A, [X+TEMP_2] ; push the Var
059F: 08       PUSH  A                  (0592)    push A
05A0: 52 03    MOV   A,[X+3]            (0593)    mov  A, [X+TEMP_3]
05A2: 08       PUSH  A                  (0594)    push A
05A3: 50 01    MOV   A,0x1              (0595)    mov  A, >ADC10_COEFFICIENT_M ; push the COEFFICIENT_M
05A5: 08       PUSH  A                  (0596)    push A
05A6: 50 25    MOV   A,0x25             (0597)    mov  A, <ADC10_COEFFICIENT_M
05A8: 08       PUSH  A                  (0598)    push A
05A9: 7C 05 E2 LCALL 0x05E2             (0599)    lcall ADC10_mulu_16x16_32 ; do the converting 
05AC: 38 FA    ADD   SP,0xFA            (0600)    add SP, 250 ; pop the stack
                                        (0601)    
05AE: 20       POP   X                  (0602)    pop  X
05AF: 10       PUSH  X                  (0603)    push X
                                        (0604)    
                                        (0605)    ; division
                                        (0606) IF SYSTEM_LARGE_MEMORY_MODEL         ; Get the MSB of the pointer
                                        (0607)    mov  A, reg[STK_PP]             
                                        (0608) ELSE    
05B0: 50 00    MOV   A,0x0              (0609)    mov  A, 0
                                        (0610) ENDIF   
05B2: 08       PUSH  A                  (0611)    push A
05B3: 10       PUSH  X                  (0612)    push X                            ; Get the LSB of the pointer
05B4: 50 00    MOV   A,0x0              (0613)    mov  A, 0                 ; push the 1000
05B6: 08       PUSH  A                  (0614)    push A
05B7: 08       PUSH  A                  (0615)    push A
05B8: 50 03    MOV   A,0x3              (0616)    mov  A, >1000
05BA: 08       PUSH  A                  (0617)    push A
05BB: 50 E8    MOV   A,0xE8             (0618)    mov  A, <1000
05BD: 08       PUSH  A                  (0619)    push A
05BE: 52 00    MOV   A,[X+0]            (0620)    mov  A, [X+TEMP_0] ; push the Var
05C0: 08       PUSH  A                  (0621)    push A
05C1: 52 01    MOV   A,[X+1]            (0622)    mov  A, [X+TEMP_1] 
05C3: 08       PUSH  A                  (0623)    push A
05C4: 52 02    MOV   A,[X+2]            (0624)    mov  A, [X+TEMP_2]
05C6: 08       PUSH  A                  (0625)    push A
05C7: 52 03    MOV   A,[X+3]            (0626)    mov  A, [X+TEMP_3] 
05C9: 08       PUSH  A                  (0627)    push A    
05CA: 7C 06 21 LCALL 0x0621             (0628)    lcall ADC10_divu_32x32_32 ; do the application                 // DD
05CD: 38 F6    ADD   SP,0xF6            (0629)    add SP, 246 ; pop the stack   
                                        (0630) 
05CF: 20       POP   X                  (0631)    pop  X
                                        (0632)    
                                        (0633)    ; restore the ADC input
05D0: 5D 76    MOV   A,REG[0x76]        (0634)    mov A, reg[ADC10_ACE_CR1]
05D2: 21 F8    AND   A,0xF8             (0635)    and A, ~ADC10_VTEMP_INPUT
05D4: 2A 0E    OR    A,[0xE]            (0636)    or  A, [ADC10_bADCInput] ; Restore the ADC Input   
05D6: 60 76    MOV   REG[0x76],A        (0637)    mov reg[ADC10_ACE_CR1], A 
                                        (0638)    
                                        (0639)    ;subtraction
05D8: 52 03    MOV   A,[X+3]            (0640)    mov  A, [X+TEMP_3] 
05DA: 11 E2    SUB   A,0xE2             (0641)    sub  A, <ADC10_COEFFICIENT_B
                                        (0642)    
05DC: 38 FC    ADD   SP,0xFC            (0643)    add  SP, 252
05DE: 55 0B 00 MOV   [0xB],0x0          (0644)    mov   [ADC10_bfStatus], 0  ; Clear the DataReady Flag
                                        (0645)    
                                        (0646)    RAM_EPILOGUE RAM_USE_CLASS_2
05E1: 7F       RET                      (0647)    ret
05E2: 70 EF    AND   F,0xEF             
                                        (0648) .ENDSECTION
                                        (0649) 
                                        (0650) .SECTION
                                        (0651) ;-----------------------------------------------------------------------------
                                        (0652) ;  FUNCTION NAME: ADC10_mulu_16x16_32
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:  Applies 32-bit unsigned multiple result of two 16-bit unsigned operands
                                        (0655) ;
                                        (0656) ;-----------------------------------------------------------------------------
                                        (0657) ;
                                        (0658) ;  ARGUMENTS:
                                        (0659) ;           wOpr1 (WORD) - first operand in  (MSB)[SP-4][SP-3](LSB)
                                        (0660) ;           wOpr2 (WORD) - second operand in (MSB)[SP-6][SP-5](LSB)
                                        (0661) ;
                                        (0662) ;  RETURNS: 32-bit unsigned result of multiplication by his pointer
                                        (0663) ;          *dRes (DWORD*) - pointer to result of wOpr1 and wOpr2 multiplication
                                        (0664) ;                          (MSB)[SP-8][SP-7](LSB)
                                        (0665) ;
                                        (0666) TEMP0:     equ -1           ; temporary data
                                        (0667) TEMP1:     equ -2           ; temporary data
                                        (0668) COUNTER:   equ -3           ; loop counter
                                        (0669) OPR1_LSB:  equ -6           ; first operand LSB
                                        (0670) OPR1_MSB:  equ -7           ; first operand MSB
                                        (0671) OPR2_LSB:  equ -8           ; second operand LSB
                                        (0672) OPR2_MSB:  equ -9           ; second operand LSB
                                        (0673) DEST_LSB:  equ -10          ; destination buffer pointer LSB
                                        (0674) DEST_MSB:  equ -11          ; destination buffer pointer MSB
                                        (0675) 
                                        (0676) 
                                        (0677)  ADC10_mulu_16x16_32:
                                        (0678)     ; We do not need to set IDX pointer because ADC10_GetTemperature 
                                        (0679)     ; and ADC10_mul_16x16_32 are in the same ram area 
                                        (0680)     M8C_SetBank0
                                        (0681)     RAM_SETPAGE_CUR >ADC10_bTempMSB
05E4: 38 03    ADD   SP,0x3             (0682)     add   SP, 3               ; create temporary buffer in the Stack         
05E6: 4F       MOV   X,SP               (0683)     mov   X, SP               ; Store SP  
                                        (0684)     
                                        (0685)     ;beginning multiplication
                                        (0686) ;      [X+OPR1_MSB][X+OPR1_LSB] - 16-bit unsigned multiplier (first operand)
                                        (0687) ;      [X+OPR2_MSB][X+OPR2_LSB] - 16-bit unsigned multiplicand (second operand)
05E7: 50 00    MOV   A,0x0              (0688)     mov   A, 0x00
05E9: 54 FF    MOV   [X-1],A            (0689)     mov   [X+TEMP0], A                 ;clear LSB of result
05EB: 54 FE    MOV   [X-2],A            (0690)     mov   [X+TEMP1], A                 ;clear MSB of result
05ED: 01 10    ADD   A,0x10             (0691)     add   A, 0x10                      ;clear CARRY-bit
05EF: 54 FD    MOV   [X-3],A            (0692)     mov   [X+COUNTER], A               ;init loop counter
                                        (0693) .loop:
05F1: 48 F8 01 TST   [X-8],0x1          (0694)     tst   [X+OPR2_LSB], 0x01
05F4: A0 09    JZ    0x05FE             (0695)     jz    .cont
05F6: 52 FA    MOV   A,[X-6]            (0696)     mov   A,[X+OPR1_LSB]               ;if [X+OPR1_LSB].0=1 thet result+=first operand
05F8: 05 FE    ADD   [X-2],A            (0697)     add   [X+TEMP1], A
05FA: 52 F9    MOV   A,[X-7]            (0698)     mov   A,[X+OPR1_MSB]
05FC: 0D FF    ADC   [X-1],A            (0699)     adc   [X+TEMP0], A
                                        (0700) .cont:
05FE: 6F FF    RRC   [X-1]              (0701)     rrc   [X+TEMP0]                    ;1-bit right shift of second operand
0600: 6F FE    RRC   [X-2]              (0702)     rrc   [X+TEMP1]
0602: 6F F7    RRC   [X-9]              (0703)     rrc   [X+OPR2_MSB]                 ;1-bit left shift of first operand
0604: 6F F8    RRC   [X-8]              (0704)     rrc   [X+OPR2_LSB]
0606: 7B FD    DEC   [X-3]              (0705)     dec   [X+COUNTER]                  ;decrement loop counter
0608: BF E8    JNZ   0x05F1             (0706)     jnz   .loop    
                                        (0707)     
                                        (0708) ; Multiplication is complete;
                                        (0709) ; 32-bit unsigned multiplication result is located here:   
                                        (0710) ;        (MSB)[X+TEMP0][X+TEMP1][X+OPR2_MSB][X+OPR2_LSB](LSB)
                                        (0711)     
                                        (0712) ; copy result to variable pointed by pointer [X+DEST_MSB][X+DEST_LSB]
                                        (0713) IF   (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0714)     mov   A, [X+DEST_MSB]
                                        (0715)     RAM_SETPAGE_MVW A
                                        (0716) ENDIF                           ;SYSTEM_LARGE_MEMORY_MODEL
060A: 52 F6    MOV   A,[X-10]           (0717)     mov   A, [X+DEST_LSB]
060C: 53 0B    MOV   [0xB],A            (0718)     mov   [ADC10_bfStatus], A
060E: 52 FF    MOV   A,[X-1]            (0719)     mov   A, [X+TEMP0]
0610: 3F 0B    MVI   [0xB],A            (0720)     mvi   [ADC10_bfStatus], A
0612: 52 FE    MOV   A,[X-2]            (0721)     mov   A, [X+TEMP1]
0614: 3F 0B    MVI   [0xB],A            (0722)     mvi   [ADC10_bfStatus], A
0616: 52 F7    MOV   A,[X-9]            (0723)     mov   A, [X+OPR2_MSB]
0618: 3F 0B    MVI   [0xB],A            (0724)     mvi   [ADC10_bfStatus], A
061A: 52 F8    MOV   A,[X-8]            (0725)     mov   A, [X+OPR2_LSB]
061C: 3F 0B    MVI   [0xB],A            (0726)     mvi   [ADC10_bfStatus], A
                                        (0727)     
061E: 38 FD    ADD   SP,0xFD            (0728)     add   SP, 253                ;restore Stack pointer
0620: 7F       RET                      (0729)  ret
0621: 70 EF    AND   F,0xEF             
                                        (0730) .ENDSECTION
                                        (0731) 
                                        (0732) 
                                        (0733) 
                                        (0734) .SECTION
                                        (0735) ;-----------------------------------------------------------------------------
                                        (0736) ;  FUNCTION NAME: ADC10_divu_32x32_32
                                        (0737) ;
                                        (0738) ;  DESCRIPTION:
                                        (0739) ;  Applies 32-bit unsigned result of two 32-bit unsigned operands division
                                        (0740) ;
                                        (0741) ;-----------------------------------------------------------------------------
                                        (0742) ;
                                        (0743) ;  ARGUMENTS:
                                        (0744) ;     dOpr1 (DWORD) - first operand in (MSB)[SP-6][SP-5][SP-4][SP-3](LSB)
                                        (0745) ;     dOpr2 (DWORD) - second operand in (MSB)[SP-10][SP-9][SP-8][SP-7](LSB)
                                        (0746) ;
                                        (0747) ;  RETURNS: 32-bit unsigned result of division dOpr1/dOpr2 by his pointer
                                        (0748) ;          *dRes (DWORD*) - pointer to result of dOpr1 and dOpr2 division
                                        (0749) ;                           (MSB)[SP-12][SP-11](LSB)
                                        (0750) 
                                        (0751) TEMP0:     equ -1           ; temporary data
                                        (0752) TEMP1:     equ -2           ; temporary data
                                        (0753) TEMP2:     equ -3           ; temporary data
                                        (0754) TEMP3:     equ -4           ; temporary data
                                        (0755) COUNTER:   equ -5           ; loop counter
                                        (0756) OPR1_0:    equ -8           ; first operand LSB
                                        (0757) OPR1_1:    equ -9           ; first operand LSB+1
                                        (0758) OPR1_2:    equ -10          ; first operand MSB-1
                                        (0759) OPR1_3:    equ -11          ; first operand MSB
                                        (0760) OPR2_0:    equ -12          ; second operand LSB
                                        (0761) OPR2_1:    equ -13          ; second operand LSB+1
                                        (0762) OPR2_2:    equ -14          ; second operand MSB-1
                                        (0763) OPR2_3:    equ -15          ; second operand MSB
                                        (0764) DEST_LSB:  equ -16          ; destination buffer pointer LSB
                                        (0765) DEST_MSB:  equ -17          ; destination buffer pointer MSB
                                        (0766) 
                                        (0767)  ADC10_divu_32x32_32:
                                        (0768)     ; We do not need to set IDX pointer because ADC10_GetTemperature 
                                        (0769)     ; and ADC10_divu_32x32_32 are in the same ram area 
                                        (0770)     M8C_SetBank0
                                        (0771)     RAM_SETPAGE_CUR >ADC10_bTempMSB
0623: 38 05    ADD   SP,0x5             (0772)     add   SP, 5               ; create temporary buffer in the Stack         
0625: 4F       MOV   X,SP               (0773)     mov   X, SP               ; Store SP      
                                        (0774) 
                                        (0775) ;  ARGUMENTS:
                                        (0776) ;   (MSB)[X+OPR1_3][X+OPR1_2][X+OPR1_1][X+OPR1_0](LSB) -  first 32-bit unsigned operand of division
                                        (0777) ;                                                        (dividend)
                                        (0778) ;   (MSB)[X+OPR2_3][X+OPR2_2][X+OPR2_1][X+OPR2_0](LSB) - second 32-bit unsigned operand of 
                                        (0779) ;                                                         division (divisor)
                                        (0780) 
0626: 50 00    MOV   A,0x0              (0781)     mov   A, 0x00
0628: 54 FF    MOV   [X-1],A            (0782)     mov   [X+TEMP0], A
062A: 54 FE    MOV   [X-2],A            (0783)     mov   [X+TEMP1], A    
062C: 54 FD    MOV   [X-3],A            (0784)     mov   [X+TEMP2], A
062E: 54 FC    MOV   [X-4],A            (0785)     mov   [X+TEMP3], A
0630: 56 FB 20 MOV   [X-5],0x20         (0786)     mov   [X+COUNTER], 0x20     ;amount of cycles divider procedure
                                        (0787)     
                                        (0788)     ;Begin of divider procedure                               
                                        (0789) .loop:
0633: 66 F8    ASL   [X-8]              (0790)     asl   [X+OPR1_0]
0635: 6C F7    RLC   [X-9]              (0791)     rlc   [X+OPR1_1]
0637: 6C F6    RLC   [X-10]             (0792)     rlc   [X+OPR1_2]    
0639: 6C F5    RLC   [X-11]             (0793)     rlc   [X+OPR1_3] 
063B: 6C FC    RLC   [X-4]              (0794)     rlc   [X+TEMP3]       
063D: 6C FD    RLC   [X-3]              (0795)     rlc   [X+TEMP2]
063F: 6C FE    RLC   [X-2]              (0796)     rlc   [X+TEMP1]
0641: 6C FF    RLC   [X-1]              (0797)     rlc   [X+TEMP0]    
0643: 52 FC    MOV   A,[X-4]            (0798)     mov   A, [X+TEMP3]
0645: 1B F4    SBB   A,[X-12]           (0799)     sbb   A, [X+OPR2_0]
0647: 52 FD    MOV   A,[X-3]            (0800)     mov   A, [X+TEMP2]
0649: 1B F3    SBB   A,[X-13]           (0801)     sbb   A, [X+OPR2_1]
064B: 52 FE    MOV   A,[X-2]            (0802)     mov   A, [X+TEMP1]
064D: 1B F2    SBB   A,[X-14]           (0803)     sbb   A, [X+OPR2_2]
064F: 52 FF    MOV   A,[X-1]            (0804)     mov   A, [X+TEMP0]
0651: 1B F1    SBB   A,[X-15]           (0805)     sbb   A, [X+OPR2_3]
0653: C0 11    JC    0x0665             (0806)     jc    .cont
0655: 54 FF    MOV   [X-1],A            (0807)     mov   [X+TEMP0], A
0657: 52 F4    MOV   A,[X-12]           (0808)     mov   A, [X+OPR2_0]
0659: 15 FC    SUB   [X-4],A            (0809)     sub   [X+TEMP3], A
065B: 52 F3    MOV   A,[X-13]           (0810)     mov   A, [X+OPR2_1]
065D: 1D FD    SBB   [X-3],A            (0811)     sbb   [X+TEMP2], A
065F: 52 F2    MOV   A,[X-14]           (0812)     mov   A, [X+OPR2_2]
0661: 1D FE    SBB   [X-2],A            (0813)     sbb   [X+TEMP1], A
0663: 77 F8    INC   [X-8]              (0814)     inc   [X+OPR1_0]
                                        (0815) .cont:
0665: 7B FB    DEC   [X-5]              (0816)     dec   [X+COUNTER]
0667: BF CB    JNZ   0x0633             (0817)     jnz   .loop
                                        (0818)  
                                        (0819)     ;End of divider procedure   
                                        (0820) ; 32-bit unsigned divider result is located here:   
                                        (0821) ;        (MSB)[X+OPR1_3][X+OPR1_2][X+OPR1_1][X+OPR1_0](LSB)
                                        (0822) 
                                        (0823) ; copy result to variable pointed by pointer [X+DEST_MSB][X+DEST_LSB]
                                        (0824) 
                                        (0825) IF   (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0826)     mov   A,[X+DEST_MSB]
                                        (0827)     RAM_SETPAGE_MVW A
                                        (0828) ENDIF                           ;SYSTEM_LARGE_MEMORY_MODEL
0669: 52 F0    MOV   A,[X-16]           (0829)     mov   A,[X+DEST_LSB]
066B: 53 0B    MOV   [0xB],A            (0830)     mov   [ADC10_bfStatus],A
066D: 52 F5    MOV   A,[X-11]           (0831)     mov   A,[X+OPR1_3]
066F: 3F 0B    MVI   [0xB],A            (0832)     mvi   [ADC10_bfStatus],A
0671: 52 F6    MOV   A,[X-10]           (0833)     mov   A,[X+OPR1_2]
0673: 3F 0B    MVI   [0xB],A            (0834)     mvi   [ADC10_bfStatus],A
0675: 52 F7    MOV   A,[X-9]            (0835)     mov   A,[X+OPR1_1]
0677: 3F 0B    MVI   [0xB],A            (0836)     mvi   [ADC10_bfStatus],A
0679: 52 F8    MOV   A,[X-8]            (0837)     mov   A,[X+OPR1_0]
067B: 3F 0B    MVI   [0xB],A            (0838)     mvi   [ADC10_bfStatus],A
                                        (0839) 
067D: 38 FB    ADD   SP,0xFB            (0840)     add   SP, 251                ;restore Stack pointer    
                                        (0841)     
067F: 7F       RET                      (0842)     ret
                                        (0843) .ENDSECTION
                                        (0844) ENDIF; End DieTemp feature
FILE: G:\Dropbox\Hobby\PROGRA~1\PSOCPR~1\PSOC_S~1\PSOC_S~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>       
(0006) #include "PSoCAPI.h"
(0007) 
(0008) // Struct fr den IC-Buffer
(0009) struct I2C_Regs 
(0010) {
(0011) 	int ADC;     
(0012) 	int PWM_Freq;
(0013) 	int PWM_Pulse;
(0014) 	char Temperatur;
(0015) }I2C;
(0016) 
(0017) void main(void)
(0018) {
(0019) 	EzI2Cs_SetRamBuffer(10, 10, (char *)&I2C);										// IC Buffer setzen
__UserModules_end|__text_start|_main|_main:
    0680: 10       PUSH  X
    0681: 50 00    MOV   A,0x0
    0683: 08       PUSH  A
    0684: 50 0F    MOV   A,0xF
    0686: 08       PUSH  A
    0687: 50 0A    MOV   A,0xA
    0689: 08       PUSH  A
    068A: 08       PUSH  A
    068B: 7C 03 D7 LCALL _EzI2Cs_SetRamBuffer
    068E: 38 FC    ADD   SP,0xFC
    0690: 20       POP   X
(0020) 
(0021) 	M8C_EnableGInt;
    0691: 71 01    OR    F,0x1
(0022) 	
(0023) 	EzI2Cs_Start();																	// IC Modul starten
    0693: 10       PUSH  X
    0694: 7C 03 82 LCALL _EzI2Cs_Start
(0024) 	EzI2Cs_EnableInt();																// IC Interrupts aktivieren
    0697: 7C 03 BD LCALL _EzI2Cs_EnableInt
(0025) 	PWM16_Start();																	// PWM Modul aktivieren
    069A: 7C 02 66 LCALL _PWM16_Start
(0026) 	
(0027) 	ADC10_Start(ADC10_FULLRANGE);      												// ADC Modul aktivieren 
    069D: 50 03    MOV   A,0x3
    069F: 7C 04 1B LCALL _ADC10_Start
(0028) 	ADC10_iCal(119, ADC10_CAL_VBG);  // 1.3V = 333 counts 
    06A2: 50 03    MOV   A,0x3
    06A4: 08       PUSH  A
    06A5: 50 00    MOV   A,0x0
    06A7: 08       PUSH  A
    06A8: 50 77    MOV   A,0x77
    06AA: 08       PUSH  A
    06AB: 7C 04 89 LCALL _ADC10_iCal
    06AE: 38 FD    ADD   SP,0xFD
(0029) 	ADC10_StartADC();																// Sampling starten
    06B0: 7C 04 49 LCALL _ADC10_StartADC
    06B3: 20       POP   X
(0030) 	
(0031) 	// Startwerte setzen
(0032) 	I2C.PWM_Freq = 32767;												
    06B4: 55 12 FF MOV   [I2C+3],0xFF
    06B7: 55 11 7F MOV   [I2C+2],0x7F
(0033) 	I2C.PWM_Pulse = 16383;
    06BA: 55 14 FF MOV   [I2C+5],0xFF
    06BD: 55 13 3F MOV   [I2C+4],0x3F
    06C0: 80 26    JMP   0x06E7
(0034) 	
(0035) 	while(1)
(0036) 	{
(0037) 		PWM16_WritePeriod(I2C.PWM_Freq);
    06C2: 10       PUSH  X
    06C3: 58 11    MOV   X,[I2C+2]
    06C5: 51 12    MOV   A,[I2C+3]
    06C7: 7C 02 6E LCALL _PWM16_WritePeriod
(0038)     	PWM16_WritePulseWidth(I2C.PWM_Pulse);
    06CA: 58 13    MOV   X,[I2C+4]
    06CC: 51 14    MOV   A,[I2C+5]
    06CE: 7C 02 74 LCALL _PWM16_WritePulseWidth
    06D1: 20       POP   X
(0039) 		
(0040) 		while(0 == ADC10_fIsDataAvailable());  
    06D2: 10       PUSH  X
    06D3: 7C 04 74 LCALL _ADC10_fIsDataAvailable
    06D6: 20       POP   X
    06D7: 39 00    CMP   A,0x0
    06D9: AF F8    JZ    0x06D2
(0041)    		I2C.ADC = ADC10_iGetDataClearFlag(); 
    06DB: 10       PUSH  X
    06DC: 7C 04 77 LCALL _ADC10_iGetDataClearFlag
    06DF: 5A 00    MOV   [__r0],X
    06E1: 20       POP   X
    06E2: 53 10    MOV   [I2C+1],A
    06E4: 5F 0F 00 MOV   [I2C],[__r0]
(0042) 	}
    06E7: 8F DA    JMP   0x06C2
(0043) }    06E9: 8F FF    JMP   0x06E9
