m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vAAC2M3P1_tb
Z0 !s110 1594318981
!i10b 1
!s100 `_?0lU:A_VSW7]Z0h<_Ea3
I[JQfS7X8L6WYFY5kQ6Hik1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/coursera-Verilog/Verilog/comparator
w1573385804
8E:/coursera-Verilog/Verilog/comparator/AAC2M3P1_tb.vp
FE:/coursera-Verilog/Verilog/comparator/AAC2M3P1_tb.vp
L0 61
Z3 OP;L;10.4a;61
r1
!s85 0
31
!s108 1594318981.000000
!s107 E:/coursera-Verilog/Verilog/comparator/AAC2M3P1_tb.vp|
!s90 -reportprogress|300|-work|work|-stats=none|E:/coursera-Verilog/Verilog/comparator/AAC2M3P1_tb.vp|
!s101 -O0
!i113 1
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@a@a@c2@m3@p1_tb
vComparator2
R0
!i10b 1
!s100 >1[m80@LlFJ4JR25mkWMY2
Ih=AalKNiMlKURANJ`zKE63
R1
R2
w1594318805
8E:/coursera-Verilog/Verilog/comparator/AAC2M3P1.v
FE:/coursera-Verilog/Verilog/comparator/AAC2M3P1.v
L0 38
R3
r1
!s85 0
31
!s108 1594318980.000000
!s107 E:/coursera-Verilog/Verilog/comparator/AAC2M3P1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/coursera-Verilog/Verilog/comparator/AAC2M3P1.v|
!s101 -O0
!i113 1
R4
n@comparator2
