# -*- Makefile -*-

NAME = school
CC = gcc
SRC = school.c main.c
OBJ = main.o school.o

all: $(NAME)

school: main.o school.o
	$(CC) $(OBJ) -o $(NAME)

school.o: school.c
	$(CC) -c $(SRC)

main.o: main.c
	$(CC) -c $(SRC)

