// Seed: 3870904240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_8;
  logic id_9;
  generate
    for (id_10 = id_4; 1'd0; id_2 = 1) begin : id_11
      always @(1'd0 - id_11 or posedge 1)
        if (id_4) id_4 <= &id_3;
        else id_4 = 1;
    end
  endgenerate
endmodule
