# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do wys_1780_6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_a6 {E:/Quartusexperiment/wys_a6/wys_1780_6_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:48 on May 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_a6" E:/Quartusexperiment/wys_a6/wys_1780_6_5.v 
# -- Compiling module wys_1780_6_5
# 
# Top level modules:
# 	wys_1780_6_5
# End time: 19:18:48 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_a6 {E:/Quartusexperiment/wys_a6/wys_1780_6_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:48 on May 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_a6" E:/Quartusexperiment/wys_a6/wys_1780_6_4.v 
# -- Compiling module wys_1780_6_4
# 
# Top level modules:
# 	wys_1780_6_4
# End time: 19:18:48 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_a6 {E:/Quartusexperiment/wys_a6/wys_1780_6_3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:48 on May 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_a6" E:/Quartusexperiment/wys_a6/wys_1780_6_3.v 
# -- Compiling module wys_1780_6_3
# 
# Top level modules:
# 	wys_1780_6_3
# End time: 19:18:48 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_a6 {E:/Quartusexperiment/wys_a6/wys_1780_6_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:49 on May 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_a6" E:/Quartusexperiment/wys_a6/wys_1780_6_2.v 
# -- Compiling module wys_1780_6_2
# 
# Top level modules:
# 	wys_1780_6_2
# End time: 19:18:49 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_a6 {E:/Quartusexperiment/wys_a6/wys_1780_6_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:49 on May 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_a6" E:/Quartusexperiment/wys_a6/wys_1780_6_1.v 
# -- Compiling module wys_1780_6_1
# 
# Top level modules:
# 	wys_1780_6_1
# End time: 19:18:49 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_a6 {E:/Quartusexperiment/wys_a6/wys_1780_6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:49 on May 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_a6" E:/Quartusexperiment/wys_a6/wys_1780_6.v 
# -- Compiling module wys_1780_6
# 
# Top level modules:
# 	wys_1780_6
# End time: 19:18:49 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_a6/simulation/modelsim {E:/Quartusexperiment/wys_a6/simulation/modelsim/wys_1780_6.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:49 on May 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_a6/simulation/modelsim" E:/Quartusexperiment/wys_a6/simulation/modelsim/wys_1780_6.vt 
# -- Compiling module wys_1780_6_vlg_tst
# 
# Top level modules:
# 	wys_1780_6_vlg_tst
# End time: 19:18:49 on May 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  wys_1780_6_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" wys_1780_6_vlg_tst 
# Start time: 19:18:49 on May 11,2024
# Loading work.wys_1780_6_vlg_tst
# Loading work.wys_1780_6
# Loading work.wys_1780_6_1
# Loading work.wys_1780_6_2
# Loading work.wys_1780_6_3
# Loading work.wys_1780_6_4
# Loading work.wys_1780_6_5
# ** Warning: (vsim-3015) E:/Quartusexperiment/wys_a6/simulation/modelsim/wys_1780_6.vt(21): [PCDPC] - Port size (8) does not match connection size (3) for port 'seg'. The port definition is at: E:/Quartusexperiment/wys_a6/wys_1780_6.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /wys_1780_6_vlg_tst/test_6_init File: E:/Quartusexperiment/wys_a6/wys_1780_6.v
# ** Warning: (vsim-3015) E:/Quartusexperiment/wys_a6/wys_1780_6.v(12): [PCDPC] - Port size (3) does not match connection size (8) for port 'seg'. The port definition is at: E:/Quartusexperiment/wys_a6/wys_1780_6_5.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /wys_1780_6_vlg_tst/test_6_init/u5 File: E:/Quartusexperiment/wys_a6/wys_1780_6_5.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module wys_1780_6_vlg_tst at E:/Quartusexperiment/wys_a6/simulation/modelsim/wys_1780_6.vt line 19
# End time: 19:33:16 on May 11,2024, Elapsed time: 0:14:27
# Errors: 0, Warnings: 2
