// Seed: 1809506213
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input logic id_9
);
  assign id_5 = 1'b0;
  type_16(
      1, 1, id_6
  );
endmodule
