# LoSyTe
## [Logic Synthesis Tools Testing via Configuration Diversification with Combinatorial Multi-Armed Bandit]

**üì¢ This work has just been accepted for publication in the _IEEE Transactions on Instrumentation and Measurement_ journal.**

### üìÑ Project Overview
This project focuses on testing logic synthesis tools using configuration diversification and the combinatorial multi-armed bandit approach.

### üõ†Ô∏è Tools Tested
The logic synthesis tools we tested include:
1. **Commercial Logic Synthesis Tool Vivado (latest versions 2023.1 and 2023.2)**
2. **Open Source Logic Synthesis Tool Yosys (latest version 0.30 + 48)**

---



**Env dependencies:**
1. **Vivado 2023.1 and 2023.2**
2. **Yosys 0.30 + 48**
3. **Icarus Verilog 13.0**
4. **Verismith 1.0.0.2**
5. **python 3.8**
6. **GHC 8.6.5**
7. **Cabal 3.6.0**
8. **Stack 2.9.3**
9. **HLS 2.0.0.1**
***

### Our Works
The complexity of circuit design continues to increase. It becomes particularly crucial to ensure the accuracy and reliability of logic synthesis tools. These tools efficiently convert hardware description languages into optimized gate-level netlists. However, inherent faults may cause failures in the synthesis process, which affects the accuracy of the generated netlists. In traditional approaches, the testing of logic synthesis tools has predominantly depended on code generators for test-program generation. However, the success of these methods is significantly influenced by the suitability of generator configurations. For an effective test configuration, it must produce test programs that are both bug-revealing (i.e., capable of triggering bugs) and diverse (i.e., ensuring the detection of various bug types). To achieve this goal, we propose LoSyTe: Logic Synthesis Tools Testing via Configuration Diversification with Combinatorial Multi-Armed Bandit. LoSyTe conducts comprehensive testing of logic synthesis tools through dynamic optimization of test-program generator configurations. It consists of three main components. Configuration selection component applies a multi-armed bandit algorithm to select and optimize configuration combinations based on test feedback. Test-program vectorization component turns test-programs into feature vectors to quantify test diversity. Equivalence checking component checks the consistency of synthesized netlists with Verilog tests, to identify synthesis faults and guide strategy adjustments. We assess LoSyTe on both proprietary commercial logic synthesis tools (i.e., Vivado)  and open-source logic synthesis tools (i.e., Yosys). The results show that LoSyTe successfully discovered 20 bugs of 4 types; all the reported bugs have been confirmed or fixed by developers.

***
### Main File
Our methodology is located in the 'method' directory:

The **"LoSyTe_method"** directory features our proposed LoSyTe algorithm's implementation, which includes:

1. **LoSyTe.py**: The main function and the first component (Configuration selection component) for dynamic parameter configuration acquisition.
2. **get_reward.py**: Evaluates each round's parameter configuration, incorporating the second (Test-program vectorization component) and third components (Equivalence checking component).
3. **get_feature.py**: Calculates feature vectors for each test program. We have constructed the following five categories of features:
    - Data processing and operations
    - Data flow control and representation
    - Structuring and modularization
    - Control flow and logic
    - Abstraction and reuse
4. **get_faults_number.py**: Counts the number of faults discovered in the test programs generated each round.
5. **config.toml** and **config_update.py**: `config.toml` is the parameter configuration file, while `config_update.py` updates this file with the latest parameter configuration combinations after each round.


2.The "Baseline" folder:

Contains the implementation of the five comparison algorithms used in this study: Default, Swarm, HIS, RECORD, and MCS.

3.The "Faults" folder:

Includes the defects discovered in the Vivado and Yosys logic synthesis tools. Each error file comes with a fault_description.pdf detailing the conditions that trigger the fault and an explanation of the error.
***

### Here are the details of these bugs
These errors in the error file can be reproduced using Vivado 2023.1, 2023.2 and Yosys 0.30+48.

You can find all bug files in path `method/optimization bugs`.

Fault1Ôºövivado	7BrmgwSAB	 HARTHOptPost::optimize() function triggers a crash during Vivado synthesis.

Fault2Ôºövivado	7jBos5SAC  Synthesis failure due to an unexpected fault in the HARTGLAddGen() function.

Fault3Ôºövivado	7jBooqSAC	 Error invoking Tcl\_Panic function, triggering synthesis termination.

Fault4Ôºövivado	7mhiM4SAI	 Synthesis failure is encountered as a consequence of a crash initiated by the NBaseModC::realModule()function.

Fault5Ôºövivado	7hvpQPSAY	 The HARTOptMux::findEnc() function triggers a Vivado crash, resulting in synthesis failure.

Fault6Ôºövivado	7HkoVvSAJ	 The HARTNDb::elaborate function triggered a Vivado crash, causing the synthesis to fail.

Fault7Ôºövivado	7k0SoLSAU	 Vivado synthesis failure is attributed to a crash triggered by the ConstProp::evaluate() function.

Fault8Ôºövivado	7k0StYSAU	 The NPinC::parentModule() function is causing Vivado to crash.

Fault9Ôºövivado	7lpEt6SAE	 Vivado synthesis is hitting a roadblock with a crash initiated by the HARTHOptPost::prepDsps() function.

Fault10Ôºövivado	7rbE4ISAU	 Vivado Synthesis Crashes and Unable to Locate Problematic Function in Log Files.

Fault11Ôºövivado	7lRrQrSAK	 The HARTNDb::constProp() function is provoking a Vivado crash.

Fault12Ôºövivado	7yJmiPSAS	 Vivado Synthesis Crashes and Unable to Locate Problematic Function in Log Files.

Fault13Ôºövivado	7p4vsSSAQ	 Synthesis is failing due to an fault within the DFNode::findDFPin() function.

Fault14Ôºövivado	7iVNTSSA4	 When synthesizing, an fault occurs in the SPinArray::createBus() function.

Fault15Ôºövivado	7lRrQrSAK	 The exception in the HRTInvoker::inProcessLaunch() function results in synthesis failure.

Fault16Ôºövivado	7ZIdXVSA1	 Inconsistent Simulation Results Due to Logic Synthesis Optimization Issue.

Fault17Ôºöyosys	   4079	   Issue in Yosys Synthesis: 'std::length\_fault' Leads to Termination.

Fault18Ôºöyosys	   4056	   Long runtime and high memory usage for synth.

Fault19Ôºöyosys	   4071	   Assertion Failure in AST Processing during Verilog Synthesi.

Fault20Ôºöyosys	   4077	   Yosys Verilog Parsing fault: Issue in AST Generation.
***
**We've had so much help from Vivado and Yosys staff in finding and confirming bugs. I would like to express my gratitude here.**
