Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Logiciels/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6fe7195d99ce471a93cb896e940f3f41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sha256_compression_tb_behav xil_defaultlib.sha256_compression_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture compression1 of entity xil_defaultlib.compression [compression_default]
Compiling architecture sha256_compression_tb of entity xil_defaultlib.sha256_compression_tb
Built simulation snapshot sha256_compression_tb_behav
