
/**************************************************************************
*                                                                         *
*   (C) Copyright 2008                                                    *
*   Texas Instruments, Inc.  <www.ti.com>                                 * 
*                                                                         *
*   See file CREDITS for list of people who contributed to this project.  *
*                                                                         *
**************************************************************************/


/**************************************************************************
*                                                                         *
*   This file is part of the DaVinci Flash and Boot Utilities.            *
*                                                                         *
*   This program is free software: you can redistribute it and/or modify  *
*   it under the terms of the GNU General Public License as published by  *
*   the Free Software Foundation, either version 2 of the License, or     *
*   (at your option) any later version.                                   *
*                                                                         *
*   This program is distributed in the hope that it will be useful, but   *
*   WITHOUT ANY WARRANTY; without even the implied warranty of            *
*   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU     *
*   General Public License for more details.                              *
*                                                                         *
*   You should have received a copy of the GNU General Public License     *
*   along with this program.  if not, write to the Free Software          *
*   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307   *
*   USA                                                                   *
*                                                                         *
**************************************************************************/

/* --------------------------------------------------------------------------
    FILE        : device_nand.c 				                             	 	        
    PROJECT     : TI Booting and Flashing Utilities
    AUTHOR      : Daniel Allred
    DESC        : This file descibes and implements various device-specific NAND
                  functionality.
-------------------------------------------------------------------------- */ 

// General type include
#include "tistdtypes.h"

// Device specific CSL
#include "device.h"

// Device specific NAND details
#include "device_nand.h"

// Generic NAND header file
#include "nand.h"


/************************************************************
* Explicit External Declarations                            *
************************************************************/


/************************************************************
* Local Macro Declarations                                  *
************************************************************/

// ECC offset defines
#define DEVICE_NAND_ECC_START_OFFSET_LARGEPAGE (8)
#define DEVICE_NAND_ECC_START_OFFSET_SMALLPAGE (0)


/************************************************************
* Local Function Declarations                               *
************************************************************/

// Required implementation for NAND_ECC structure
static void DEVICE_NAND_ECC_calculate(NAND_InfoHandle hNandInfo, Uint8 *data, Uint8 *calcECC);
static void DEVICE_NAND_ECC_store(NAND_InfoHandle hNandInfo, Uint8 *spareBytes, Uint8 opNum, Uint8 *calcECC);
static void DEVICE_NAND_ECC_enable(NAND_InfoHandle hNandInfo);
static void DEVICE_NAND_ECC_disable(NAND_InfoHandle hNandInfo);
static void DEVICE_NAND_ECC_read(NAND_InfoHandle hNandInfo, Uint8 *spareBytes, Uint8 opNum, Uint8 *readECC);
static Uint32 DEVICE_NAND_ECC_correct(NAND_InfoHandle hNandInfo, Uint8 *data, Uint8 *readECC);

// Required implementation for NAND_BB_Info struct
static void DEVICE_NAND_BB_markSpareBytes(NAND_InfoHandle hNandInfo, Uint8 *spareBytes);
static Uint32 DEVICE_NAND_BB_checkSpareBytes(NAND_InfoHandle hNandInfo, Uint8 *spareBytes);


/************************************************************
* Local Variable Definitions                                *
************************************************************/


/************************************************************
* Global Variable Definitions                               *
************************************************************/

// Specfic ECC info to support ROM of device
const NAND_ECC_InfoObj DEVICE_NAND_ECC_info = 
{
  TRUE,         // ECCEnable
  4,            // calcECCByteCnt
  4,            // storedECCByteCnt
  &(DEVICE_NAND_ECC_calculate),
  &(DEVICE_NAND_ECC_store),
  &(DEVICE_NAND_ECC_enable),
  &(DEVICE_NAND_ECC_disable),
  &(DEVICE_NAND_ECC_read),
  &(DEVICE_NAND_ECC_correct)
};

const NAND_BB_InfoObj DEVICE_NAND_BB_info = 
{
  TRUE,
  TRUE,
  &(DEVICE_NAND_BB_markSpareBytes),
  &(DEVICE_NAND_BB_checkSpareBytes)
};

// Specific Page layout to support ROM of device
const NAND_PAGE_LayoutObj DEVICE_NAND_PAGE_layout = 
{
  // Data region definition
  {
    NAND_REGION_DATA,                         // Region Type
    NAND_OFFSETS_RELTODATA,                   // Offsets relative type
    DEVICE_NAND_MAX_BYTES_PER_OP,      // bytesPerOp
    { 0*(512) ,1*(512) ,2*(512) ,3*(512) ,    // dataOffsets
      4*(512) ,5*(512) ,6*(512) ,7*(512) ,
      8*(512) ,9*(512) ,10*(512),11*(512),
      12*(512),13*(512),14*(512),15*(512) }
  },
  
  // Spare region definition
  {
    NAND_REGION_SPARE,                  // Region Type
    NAND_OFFSETS_RELTOSPARE,            // Offsets relative type
    DEVICE_NAND_MAX_SPAREBYTES_PER_OP,  // bytesPerOp  
    { 0*16  ,1*16  ,2*16  ,3*16  ,      // spareOffsets
      4*16  ,5*16  ,6*16  ,7*16  ,
      8*16  ,9*16  ,10*16 ,11*16 ,
      12*16 ,13*16 ,14*16 ,15*16 }
  }
};

// Table of ROM supported NAND devices
const NAND_CHIP_InfoObj DEVICE_NAND_CHIP_infoTable[] = 
{// devID,  numBlocks,  pagesPerBlock,  bytesPerPage
  { 0x39,   1024,       16,             512+16},	// 8 MB
  { 0x6B,   1024,       16,             512+16},	// 8 MB  
  { 0xE3,   512,        16,             512+16},	// 4 MB
  { 0xE5,   512,        16,             512+16},	// 4 MB
  { 0xE6,   1024,       16,             512+16},	// 8 MB
  { 0x33,   1024,       32,             512+16},	// 16 MB
  { 0x35,   2048,       32,             512+16},	// 32 MB
  { 0x73,   1024,       32,             512+16},	// 16 MB
  { 0x75,   2048,       32,             512+16},	// 32 MB
  { 0x36,   4096,       32,             512+16},	// 64 MB
  { 0x46,   4096,       32,             512+16},  // 64 MB 0x1346  
  { 0x56,   4096,       32,             512+16},  // 64 MB 0x1356
  { 0x71,   16384,      32,             512+16},	// 256 MB
  { 0x74,   8192,       32,             512+16},  // 128 MB 0x1374 
  { 0x76,   4096,       32,             512+16},	// 64 MB
  { 0x79,   8192,       32,             512+16},	// 128 MB
  { 0xA1,   1024,       64,             2048+64},	// 128 MB - Big Block
  { 0xB1,   1024,       64,             2048+64}, // 128 MB - Big Block 0x22B1
  { 0xC1,   1024,       64,             2048+64}, // 128 MB - Big Block 0x22C1  
  { 0xF1,   1024,       64,             2048+64}, // 128 MB - Big Block
  { 0xAA,   2048,       64,             2048+64},	// 256 MB - Big Block
  { 0xAC,   4096,       64,             2048+64}, // 512 MB - Big Block  
  { 0xDA,   2048,       64,             2048+64},	// 256 MB - Big Block
  { 0xDC,   4096,       64,             2048+64},	// 512 MB - Big Block
  { 0x00,   0,          0,              0}	      // Dummy null entry to indicate end of table
};


/************************************************************
* Global Function Definitions                               *
************************************************************/

static void DEVICE_NAND_ECC_calculate(NAND_InfoHandle hNandInfo, Uint8 *data, Uint8 *calcECC)
{
  Uint32 *eccValue = (Uint32 *) calcECC;
  eccValue[0] = ((Uint32*)(&(AEMIF->NANDF1ECC)))[hNandInfo->CSOffset] & 0x0FFF0FFF;
}

// Do conversion from 8 10-bit ECC values from HW (in 16 byte input) to 10 8-bit continguous values for storage in spare bytes
static void DEVICE_NAND_ECC_store(NAND_InfoHandle hNandInfo, Uint8 *spareBytes, Uint8 opNum, Uint8 *calcECC)
{
  Uint8 i,*eccBytes;
  
  eccBytes = (hNandInfo->isLargePage)?(spareBytes+DEVICE_NAND_ECC_START_OFFSET_LARGEPAGE):(spareBytes+DEVICE_NAND_ECC_START_OFFSET_SMALLPAGE);
  eccBytes += hNandInfo->hPageLayout->spareRegion.bytesPerOp * opNum;
  
  // Swap ECC byte order for storing to NAND
  for (i=0; i<DEVICE_NAND_ECC_info.calcECCByteCnt; i++)
  {
    eccBytes[i] = calcECC[DEVICE_NAND_ECC_info.calcECCByteCnt - 1 - i];
  }
} 

static void DEVICE_NAND_ECC_enable(NAND_InfoHandle hNandInfo)
{
  VUint32 temp;
  
  // Write appropriate bit to start ECC calcualtions
  AEMIF->NANDFCR |= (1<<(8 + (hNandInfo->CSOffset)));
  
  // Flush NANDFCR write (by reading another CFG register)
  temp = AEMIF->ERCSR;
}

static void DEVICE_NAND_ECC_disable(NAND_InfoHandle hNandInfo)
{
  VUint32 temp;

  // Flush data accesses (by reading CS3 data region)
  temp = *((VUint32*)(((VUint8*)hNandInfo->flashBase) + DEVICE_EMIF_INTER_CE_REGION_SIZE));
  
  // Read the ECC register to end the calculation and clear the ECC start bit
  temp = AEMIF->NANDF1ECC;
}

// Read bytes from the spare bytes region and convert to register format
static void DEVICE_NAND_ECC_read(NAND_InfoHandle hNandInfo, Uint8 *spareBytes, Uint8 opNum, Uint8 *readECC)
{
  Uint8 i,*eccBytes;
  
  eccBytes = (hNandInfo->isLargePage)?(spareBytes+DEVICE_NAND_ECC_START_OFFSET_LARGEPAGE):(spareBytes+DEVICE_NAND_ECC_START_OFFSET_SMALLPAGE);
  eccBytes += hNandInfo->hPageLayout->spareRegion.bytesPerOp * opNum;
  
  for (i=0; i<DEVICE_NAND_ECC_info.storedECCByteCnt; i++)
  {
    readECC[i] = eccBytes[DEVICE_NAND_ECC_info.calcECCByteCnt - 1 - i];
  }
}

static Uint32 DEVICE_NAND_ECC_correct(NAND_InfoHandle hNandInfo, Uint8 *data, Uint8 *readECC)
{
  Uint16 ECCxorVal, byteAddr, bitAddr;
  Uint32 *ECCold, *ECCnew, calcECC = 0;

  ECCold = (Uint32 *) readECC;
  ECCnew = (Uint32 *) &calcECC;
  DEVICE_NAND_ECC_calculate(hNandInfo, data, (Uint8 *)ECCnew);

  if (!DEVICE_NAND_ECC_info.ECCEnable)
    return E_PASS;

  if ((*ECCold) == (*ECCnew))
    return E_PASS;

  ECCxorVal = (Uint16)  ((ECCold[0] & 0xFFFF0000) >> 16) ^  // write ECCo
                        ((ECCold[0] & 0x0000FFFF) >> 0 ) ^  // write ECCe
                        ((ECCnew[0] & 0xFFFF0000) >> 16) ^  // read ECCo 
                        ((ECCnew[0] & 0x0000FFFF) >> 0 );   // read ECCe

  if ( ECCxorVal == 0x000003FF )
  {
    // Single Bit error - can be corrected
    ECCxorVal = (Uint16) ((ECCold[0] & 0xFFFF0000) >> 16) ^ ((ECCnew[0] & 0xFFFF0000) >> 16);
    byteAddr = (ECCxorVal >> 3);
    bitAddr = (ECCxorVal & 0x7);
    data[byteAddr] ^= (0x1 << bitAddr);
    return E_PASS;
  }
  else
  {
    // Multiple Bit error - nothing we can do
    return E_FAIL;
  }
}

// Function to manipulate the spare bytes to mark as a bad block
static void DEVICE_NAND_BB_markSpareBytes(NAND_InfoHandle hNandInfo, Uint8 *spareBytes)
{
  Uint32 i,j,offset;

  offset = (hNandInfo->isLargePage)?DEVICE_NAND_ECC_START_OFFSET_LARGEPAGE:DEVICE_NAND_ECC_START_OFFSET_SMALLPAGE;

  // Mark all the free bytes (non-ECC bytes) as 0x00
  for (j = 0; j< hNandInfo->numOpsPerPage; j++)
  {
    for (i=0; i<offset; i++)
    {
      spareBytes[i+hNandInfo->spareBytesPerOp*j] = 0x00;
    }
    for (i=(offset+DEVICE_NAND_ECC_info.storedECCByteCnt); i<hNandInfo->spareBytesPerOp; i++)
    {
      spareBytes[i+hNandInfo->spareBytesPerOp*j] = 0x00;
    }
  }
}

// Function to determine if the spare bytes indicate a bad block
static Uint32 DEVICE_NAND_BB_checkSpareBytes(NAND_InfoHandle hNandInfo, Uint8 *spareBytes)
{
  Uint32 i,j,offset;

  offset = (hNandInfo->isLargePage)?DEVICE_NAND_ECC_START_OFFSET_LARGEPAGE:DEVICE_NAND_ECC_START_OFFSET_SMALLPAGE;

  // Check all the free bytes (non-ECC bytes) for 0xFF
  for (j = 0; j< hNandInfo->numOpsPerPage; j++)
  {
    for (i=0; i<offset; i++)
    {
      if (spareBytes[i+hNandInfo->spareBytesPerOp*j] != 0xFF)
        return E_FAIL;
    }
    for (i=(offset+DEVICE_NAND_ECC_info.storedECCByteCnt); i<hNandInfo->spareBytesPerOp; i++)
    {
      if (spareBytes[i+hNandInfo->spareBytesPerOp*j] != 0xFF)
        return E_FAIL;
    }
  }

  return E_PASS;
}

/***********************************************************
* End file                                                 *
***********************************************************/


