C:/test/test_impulse/test_interconnect/vivado/stream_upsize/stream_upsize.srcs/sim_1/new/stream_upsize_tb.sv {1 {vlog -work work -sv -stats=none C:/test/test_impulse/test_interconnect/vivado/stream_upsize/stream_upsize.srcs/sim_1/new/stream_upsize_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module stream_upsize_tb

Top level modules:
	stream_upsize_tb

} {} {}}
