# Welcome to My GitHub!👋


## About Me 🙋‍♂️  
Hi, I'm Manoj, a passionate **Hardware Design and Verification Engineer** with hands-on experience in designing and verifying digital systems. I enjoy tackling complex problems and building innovative solutions in the semiconductor domain.  

- 🌱 **Currently Exploring**: UVM methodologies, FPGA-based prototyping. 
- 🔭 I’m currently working on Design and Verification Projects.
- 👯 I’m looking to collaborate on FPGA Design, Verification Frameworks, and VLSI Projects
- 📫 **Reach Me**: [manojdasm200@gmail.com]


## 🔧 Skills  
### Design  
- **Languages**: Verilog 
- **EDA Tools**: Xilinx Vivado,ModelSim, Questa, Cadance Orcad, Magic.  

### Verification  
- **Languages**: SystemVerilog (Assertions, Coverage)  
- **Methodologies**: UVM, Functional and Gate-level Verification  
- **Simulation Tools**: ModelSim, Questa.

### General  
- **Programming**: Python, C++ , OOPs 
- **Version Control**: Git, GitHub

## 📂 Featured Projects  
🗳️ Smart EVM Machine
The Smart EVM (Electronic Voting Machine) is an innovative solution designed to enhance the transparency, efficiency, and security of the voting process. It combines modern technology with a user-friendly interface to provide a seamless experience for both voters and election administrators.

