--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -s -5 -xml
tri_level_module_preroute tri_level_module_map.ncd -o
tri_level_module_preroute.twr tri_level_module.pcf


Design file:              tri_level_module_map.ncd
Physical constraint file: tri_level_module.pcf
Device,speed:             xc3s200,-5 (ADVANCED 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "f1485_i_IBUFG" PERIOD =  6 nS   HIGH 50.000000 % ;

 17423 items analyzed, 88 timing errors detected. (88 setup errors, 0 hold errors)
 Minimum period is  11.653ns.
--------------------------------------------------------------------------------
Slack:                  -5.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync30_generation_sync_cnt_21 (FF)
  Destination:          sync30_generation_sync_cnt_22 (FF)
  Requirement:          6.000ns
  Data Path Delay:      11.653ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         f1485 rising at 0.000ns
  Destination Clock:    f1485 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: sync30_generation_sync_cnt_21 to sync30_generation_sync_cnt_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.626   sync30_generation_sync_cnt<21>
                                                       sync30_generation_sync_cnt_21
    SLICE_X17Y15.G3      net (fanout=2)     e  0.869   sync30_generation_sync_cnt<21>
    SLICE_X17Y15.Y       Tilo                  0.479   CHOICE784
                                                       sync30_generation__n000481
    SLICE_X17Y15.F1      net (fanout=2)     e  0.100   CHOICE776
    SLICE_X17Y15.X       Tilo                  0.479   CHOICE784
                                                       sync30_generation__n000495
    SLICE_X16Y10.F4      net (fanout=10)    e  0.940   CHOICE784
    SLICE_X16Y10.COUT    Topcyf                0.944   sync30_generation_sync_cnt<0>
                                                       sync30_generation__n00051
                                                       sync30_generation_sync_cnt_inst_cy_0
                                                       sync30_generation_sync_cnt_inst_cy_1
    SLICE_X16Y11.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_1
    SLICE_X16Y11.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<1>
                                                       sync30_generation_sync_cnt_inst_cy_2
                                                       sync30_generation_sync_cnt_inst_cy_3
    SLICE_X16Y12.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_3
    SLICE_X16Y12.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<3>
                                                       sync30_generation_sync_cnt_inst_cy_4
                                                       sync30_generation_sync_cnt_inst_cy_5
    SLICE_X16Y13.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_5
    SLICE_X16Y13.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<5>
                                                       sync30_generation_sync_cnt_inst_cy_6
                                                       sync30_generation_sync_cnt_inst_cy_7
    SLICE_X16Y14.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_7
    SLICE_X16Y14.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<7>
                                                       sync30_generation_sync_cnt_inst_cy_8
                                                       sync30_generation_sync_cnt_inst_cy_9
    SLICE_X16Y15.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_9
    SLICE_X16Y15.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<9>
                                                       sync30_generation_sync_cnt_inst_cy_10
                                                       sync30_generation_sync_cnt_inst_cy_11
    SLICE_X16Y16.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_11
    SLICE_X16Y16.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<11>
                                                       sync30_generation_sync_cnt_inst_cy_12
                                                       sync30_generation_sync_cnt_inst_cy_13
    SLICE_X16Y17.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_13
    SLICE_X16Y17.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<13>
                                                       sync30_generation_sync_cnt_inst_cy_14
                                                       sync30_generation_sync_cnt_inst_cy_15
    SLICE_X16Y18.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_15
    SLICE_X16Y18.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<15>
                                                       sync30_generation_sync_cnt_inst_cy_16
                                                       sync30_generation_sync_cnt_inst_cy_17
    SLICE_X16Y19.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_17
    SLICE_X16Y19.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<17>
                                                       sync30_generation_sync_cnt_inst_cy_18
                                                       sync30_generation_sync_cnt_inst_cy_19
    SLICE_X16Y20.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_19
    SLICE_X16Y20.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<19>
                                                       sync30_generation_sync_cnt_inst_cy_20
                                                       sync30_generation_sync_cnt_inst_cy_21
    SLICE_X16Y21.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_21
    SLICE_X16Y21.CLK     Tcinck                0.874   sync30_generation_sync_cnt<21>
                                                       sync30_generation_sync_cnt_inst_cy_22
                                                       sync30_generation_sync_cnt_inst_sum_22
                                                       sync30_generation_sync_cnt_22
    -------------------------------------------------  ---------------------------
    Total                                     11.653ns (4.442ns logic, 7.211ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  -5.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync30_generation_sync_cnt_21 (FF)
  Destination:          sync30_generation_sync_cnt_21 (FF)
  Requirement:          6.000ns
  Data Path Delay:      11.636ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         f1485 rising at 0.000ns
  Destination Clock:    f1485 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: sync30_generation_sync_cnt_21 to sync30_generation_sync_cnt_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.XQ      Tcko                  0.626   sync30_generation_sync_cnt<21>
                                                       sync30_generation_sync_cnt_21
    SLICE_X17Y15.G3      net (fanout=2)     e  0.869   sync30_generation_sync_cnt<21>
    SLICE_X17Y15.Y       Tilo                  0.479   CHOICE784
                                                       sync30_generation__n000481
    SLICE_X17Y15.F1      net (fanout=2)     e  0.100   CHOICE776
    SLICE_X17Y15.X       Tilo                  0.479   CHOICE784
                                                       sync30_generation__n000495
    SLICE_X16Y10.F4      net (fanout=10)    e  0.940   CHOICE784
    SLICE_X16Y10.COUT    Topcyf                0.944   sync30_generation_sync_cnt<0>
                                                       sync30_generation__n00051
                                                       sync30_generation_sync_cnt_inst_cy_0
                                                       sync30_generation_sync_cnt_inst_cy_1
    SLICE_X16Y11.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_1
    SLICE_X16Y11.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<1>
                                                       sync30_generation_sync_cnt_inst_cy_2
                                                       sync30_generation_sync_cnt_inst_cy_3
    SLICE_X16Y12.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_3
    SLICE_X16Y12.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<3>
                                                       sync30_generation_sync_cnt_inst_cy_4
                                                       sync30_generation_sync_cnt_inst_cy_5
    SLICE_X16Y13.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_5
    SLICE_X16Y13.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<5>
                                                       sync30_generation_sync_cnt_inst_cy_6
                                                       sync30_generation_sync_cnt_inst_cy_7
    SLICE_X16Y14.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_7
    SLICE_X16Y14.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<7>
                                                       sync30_generation_sync_cnt_inst_cy_8
                                                       sync30_generation_sync_cnt_inst_cy_9
    SLICE_X16Y15.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_9
    SLICE_X16Y15.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<9>
                                                       sync30_generation_sync_cnt_inst_cy_10
                                                       sync30_generation_sync_cnt_inst_cy_11
    SLICE_X16Y16.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_11
    SLICE_X16Y16.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<11>
                                                       sync30_generation_sync_cnt_inst_cy_12
                                                       sync30_generation_sync_cnt_inst_cy_13
    SLICE_X16Y17.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_13
    SLICE_X16Y17.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<13>
                                                       sync30_generation_sync_cnt_inst_cy_14
                                                       sync30_generation_sync_cnt_inst_cy_15
    SLICE_X16Y18.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_15
    SLICE_X16Y18.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<15>
                                                       sync30_generation_sync_cnt_inst_cy_16
                                                       sync30_generation_sync_cnt_inst_cy_17
    SLICE_X16Y19.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_17
    SLICE_X16Y19.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<17>
                                                       sync30_generation_sync_cnt_inst_cy_18
                                                       sync30_generation_sync_cnt_inst_cy_19
    SLICE_X16Y20.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_19
    SLICE_X16Y20.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<19>
                                                       sync30_generation_sync_cnt_inst_cy_20
                                                       sync30_generation_sync_cnt_inst_cy_21
    SLICE_X16Y21.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_21
    SLICE_X16Y21.CLK     Tcinck                0.857   sync30_generation_sync_cnt<21>
                                                       sync30_generation_sync_cnt_inst_sum_21
                                                       sync30_generation_sync_cnt_21
    -------------------------------------------------  ---------------------------
    Total                                     11.636ns (4.425ns logic, 7.211ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  -5.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync30_generation_sync_cnt_19 (FF)
  Destination:          sync30_generation_sync_cnt_22 (FF)
  Requirement:          6.000ns
  Data Path Delay:      11.608ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         f1485 rising at 0.000ns
  Destination Clock:    f1485 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: sync30_generation_sync_cnt_19 to sync30_generation_sync_cnt_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.XQ      Tcko                  0.626   sync30_generation_sync_cnt<19>
                                                       sync30_generation_sync_cnt_19
    SLICE_X17Y15.G1      net (fanout=2)     e  0.824   sync30_generation_sync_cnt<19>
    SLICE_X17Y15.Y       Tilo                  0.479   CHOICE784
                                                       sync30_generation__n000481
    SLICE_X17Y15.F1      net (fanout=2)     e  0.100   CHOICE776
    SLICE_X17Y15.X       Tilo                  0.479   CHOICE784
                                                       sync30_generation__n000495
    SLICE_X16Y10.F4      net (fanout=10)    e  0.940   CHOICE784
    SLICE_X16Y10.COUT    Topcyf                0.944   sync30_generation_sync_cnt<0>
                                                       sync30_generation__n00051
                                                       sync30_generation_sync_cnt_inst_cy_0
                                                       sync30_generation_sync_cnt_inst_cy_1
    SLICE_X16Y11.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_1
    SLICE_X16Y11.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<1>
                                                       sync30_generation_sync_cnt_inst_cy_2
                                                       sync30_generation_sync_cnt_inst_cy_3
    SLICE_X16Y12.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_3
    SLICE_X16Y12.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<3>
                                                       sync30_generation_sync_cnt_inst_cy_4
                                                       sync30_generation_sync_cnt_inst_cy_5
    SLICE_X16Y13.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_5
    SLICE_X16Y13.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<5>
                                                       sync30_generation_sync_cnt_inst_cy_6
                                                       sync30_generation_sync_cnt_inst_cy_7
    SLICE_X16Y14.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_7
    SLICE_X16Y14.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<7>
                                                       sync30_generation_sync_cnt_inst_cy_8
                                                       sync30_generation_sync_cnt_inst_cy_9
    SLICE_X16Y15.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_9
    SLICE_X16Y15.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<9>
                                                       sync30_generation_sync_cnt_inst_cy_10
                                                       sync30_generation_sync_cnt_inst_cy_11
    SLICE_X16Y16.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_11
    SLICE_X16Y16.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<11>
                                                       sync30_generation_sync_cnt_inst_cy_12
                                                       sync30_generation_sync_cnt_inst_cy_13
    SLICE_X16Y17.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_13
    SLICE_X16Y17.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<13>
                                                       sync30_generation_sync_cnt_inst_cy_14
                                                       sync30_generation_sync_cnt_inst_cy_15
    SLICE_X16Y18.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_15
    SLICE_X16Y18.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<15>
                                                       sync30_generation_sync_cnt_inst_cy_16
                                                       sync30_generation_sync_cnt_inst_cy_17
    SLICE_X16Y19.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_17
    SLICE_X16Y19.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<17>
                                                       sync30_generation_sync_cnt_inst_cy_18
                                                       sync30_generation_sync_cnt_inst_cy_19
    SLICE_X16Y20.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_19
    SLICE_X16Y20.COUT    Tbyp                  0.104   sync30_generation_sync_cnt<19>
                                                       sync30_generation_sync_cnt_inst_cy_20
                                                       sync30_generation_sync_cnt_inst_cy_21
    SLICE_X16Y21.CIN     net (fanout=1)     e  0.482   sync30_generation_sync_cnt_inst_cy_21
    SLICE_X16Y21.CLK     Tcinck                0.874   sync30_generation_sync_cnt<21>
                                                       sync30_generation_sync_cnt_inst_cy_22
                                                       sync30_generation_sync_cnt_inst_sum_22
                                                       sync30_generation_sync_cnt_22
    -------------------------------------------------  ---------------------------
    Total                                     11.608ns (4.442ns logic, 7.166ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "f1484_i_IBUFG" PERIOD =  6 nS   HIGH 50.000000 % ;

 19196 items analyzed, 80 timing errors detected. (80 setup errors, 0 hold errors)
 Minimum period is  12.320ns.
--------------------------------------------------------------------------------
Slack:                  -6.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tri_Level_Channel_1_frame_sync_delaying_delay_count_30 (FF)
  Destination:          Tri_Level_Channel_1_frame_sync_delaying_delay_count_46 (FF)
  Requirement:          6.000ns
  Data Path Delay:      12.320ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         Tri_Level_Channel_1_clk rising at 0.000ns
  Destination Clock:    Tri_Level_Channel_1_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: Tri_Level_Channel_1_frame_sync_delaying_delay_count_30 to Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y32.XQ      Tcko                  0.626   Tri_Level_Channel_1_frame_sync_delaying_delay_count_30
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_30
    SLICE_X31Y31.F4      net (fanout=2)     e  0.302   Tri_Level_Channel_1_frame_sync_delaying_delay_count_30
    SLICE_X31Y31.X       Tilo                  0.479   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n002199
    SLICE_X31Y38.F1      net (fanout=2)     e  0.763   CHOICE830
    SLICE_X31Y38.X       Tilo                  0.479   N28999
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401_SW17
    SLICE_X30Y28.F4      net (fanout=1)     e  0.942   N28999
    SLICE_X30Y28.COUT    Topcyf                0.944   Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_24
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_25
    SLICE_X30Y29.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_25
    SLICE_X30Y29.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_24
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_26
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_27
    SLICE_X30Y30.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_27
    SLICE_X30Y30.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_26
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_28
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_29
    SLICE_X30Y31.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_29
    SLICE_X30Y31.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_28
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_30
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_31
    SLICE_X30Y32.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_31
    SLICE_X30Y32.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_30
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_32
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_33
    SLICE_X30Y33.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_33
    SLICE_X30Y33.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_32
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_34
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_35
    SLICE_X30Y34.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_35
    SLICE_X30Y34.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_34
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_36
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_37
    SLICE_X30Y35.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_37
    SLICE_X30Y35.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_36
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_38
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_39
    SLICE_X30Y36.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_39
    SLICE_X30Y36.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_38
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_40
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_41
    SLICE_X30Y37.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_41
    SLICE_X30Y37.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_40
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_42
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_43
    SLICE_X30Y38.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_43
    SLICE_X30Y38.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_42
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_44
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_45
    SLICE_X30Y39.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_45
    SLICE_X30Y39.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_44
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_47
    SLICE_X30Y40.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_47
    SLICE_X30Y40.CLK     Tcinck                0.857   Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_sum_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (4.529ns logic, 7.791ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  -6.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tri_Level_Channel_1_frame_sync_delaying_delay_count_29 (FF)
  Destination:          Tri_Level_Channel_1_frame_sync_delaying_delay_count_46 (FF)
  Requirement:          6.000ns
  Data Path Delay:      12.118ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         Tri_Level_Channel_1_clk rising at 0.000ns
  Destination Clock:    Tri_Level_Channel_1_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: Tri_Level_Channel_1_frame_sync_delaying_delay_count_29 to Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.YQ      Tcko                  0.626   Tri_Level_Channel_1_frame_sync_delaying_delay_count_28
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_29
    SLICE_X31Y31.F3      net (fanout=2)     e  0.100   Tri_Level_Channel_1_frame_sync_delaying_delay_count_29
    SLICE_X31Y31.X       Tilo                  0.479   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n002199
    SLICE_X31Y38.F1      net (fanout=2)     e  0.763   CHOICE830
    SLICE_X31Y38.X       Tilo                  0.479   N28999
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401_SW17
    SLICE_X30Y28.F4      net (fanout=1)     e  0.942   N28999
    SLICE_X30Y28.COUT    Topcyf                0.944   Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_24
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_25
    SLICE_X30Y29.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_25
    SLICE_X30Y29.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_24
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_26
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_27
    SLICE_X30Y30.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_27
    SLICE_X30Y30.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_26
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_28
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_29
    SLICE_X30Y31.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_29
    SLICE_X30Y31.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_28
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_30
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_31
    SLICE_X30Y32.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_31
    SLICE_X30Y32.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_30
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_32
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_33
    SLICE_X30Y33.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_33
    SLICE_X30Y33.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_32
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_34
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_35
    SLICE_X30Y34.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_35
    SLICE_X30Y34.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_34
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_36
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_37
    SLICE_X30Y35.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_37
    SLICE_X30Y35.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_36
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_38
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_39
    SLICE_X30Y36.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_39
    SLICE_X30Y36.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_38
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_40
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_41
    SLICE_X30Y37.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_41
    SLICE_X30Y37.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_40
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_42
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_43
    SLICE_X30Y38.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_43
    SLICE_X30Y38.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_42
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_44
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_45
    SLICE_X30Y39.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_45
    SLICE_X30Y39.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_44
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_47
    SLICE_X30Y40.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_47
    SLICE_X30Y40.CLK     Tcinck                0.857   Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_sum_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
    -------------------------------------------------  ---------------------------
    Total                                     12.118ns (4.529ns logic, 7.589ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  -6.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Tri_Level_Channel_1_frame_sync_delaying_delay_count_27 (FF)
  Destination:          Tri_Level_Channel_1_frame_sync_delaying_delay_count_46 (FF)
  Requirement:          6.000ns
  Data Path Delay:      12.118ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         Tri_Level_Channel_1_clk rising at 0.000ns
  Destination Clock:    Tri_Level_Channel_1_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Data Path: Tri_Level_Channel_1_frame_sync_delaying_delay_count_27 to Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.YQ      Tcko                  0.626   Tri_Level_Channel_1_frame_sync_delaying_delay_count_26
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_27
    SLICE_X31Y31.F1      net (fanout=2)     e  0.100   Tri_Level_Channel_1_frame_sync_delaying_delay_count_27
    SLICE_X31Y31.X       Tilo                  0.479   Tri_Level_Channel_1_serial_interfacing_phasedelay_o<4>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n002199
    SLICE_X31Y38.F1      net (fanout=2)     e  0.763   CHOICE830
    SLICE_X31Y38.X       Tilo                  0.479   N28999
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401_SW17
    SLICE_X30Y28.F4      net (fanout=1)     e  0.942   N28999
    SLICE_X30Y28.COUT    Topcyf                0.944   Tri_Level_Channel_1_frame_sync_delaying_delay_count<23>
                                                       Tri_Level_Channel_1_frame_sync_delaying__n00401
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_24
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_25
    SLICE_X30Y29.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_25
    SLICE_X30Y29.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_24
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_26
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_27
    SLICE_X30Y30.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_27
    SLICE_X30Y30.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_26
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_28
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_29
    SLICE_X30Y31.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_29
    SLICE_X30Y31.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_28
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_30
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_31
    SLICE_X30Y32.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_31
    SLICE_X30Y32.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_30
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_32
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_33
    SLICE_X30Y33.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_33
    SLICE_X30Y33.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_32
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_34
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_35
    SLICE_X30Y34.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_35
    SLICE_X30Y34.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_34
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_36
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_37
    SLICE_X30Y35.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_37
    SLICE_X30Y35.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_36
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_38
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_39
    SLICE_X30Y36.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_39
    SLICE_X30Y36.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_38
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_40
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_41
    SLICE_X30Y37.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_41
    SLICE_X30Y37.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_40
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_42
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_43
    SLICE_X30Y38.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_43
    SLICE_X30Y38.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_42
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_44
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_45
    SLICE_X30Y39.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_45
    SLICE_X30Y39.COUT    Tbyp                  0.104   Tri_Level_Channel_1_frame_sync_delaying_delay_count_44
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_47
    SLICE_X30Y40.CIN     net (fanout=1)     e  0.482   Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_47
    SLICE_X30Y40.CLK     Tcinck                0.857   Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_sum_46
                                                       Tri_Level_Channel_1_frame_sync_delaying_delay_count_46
    -------------------------------------------------  ---------------------------
    Total                                     12.118ns (4.529ns logic, 7.589ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |   12.658|         |         |         |
f1485_i        |   12.658|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |   12.658|         |         |         |
f1485_i        |   12.658|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 168  Score: 341205

Constraints cover 36619 paths, 0 nets, and 1956 connections

Design statistics:
   Minimum period:  12.320ns (Maximum frequency:  81.169MHz)


Analysis completed Tue Jul 05 15:43:54 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 57 MB
