WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2501914 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5001914 heartbeat IPC: 4 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6251915 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6251915 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9306426 heartbeat IPC: 2.323 cumulative IPC: 1.637 (Simulation time: 00 hr 01 min 00 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_112.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 15689855 heartbeat IPC: 1.567 cumulative IPC: 1.589 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 21695973 heartbeat IPC: 1.665 cumulative IPC: 1.619 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 28239446 heartbeat IPC: 1.528 cumulative IPC: 1.592 (Simulation time: 00 hr 02 min 35 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_112.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 34463117 heartbeat IPC: 1.607 cumulative IPC: 1.595 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 40643034 heartbeat IPC: 1.618 cumulative IPC: 1.599 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 46966209 heartbeat IPC: 1.581 cumulative IPC: 1.596 (Simulation time: 00 hr 04 min 10 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_112.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 53423097 heartbeat IPC: 1.549 cumulative IPC: 1.59 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 59229395 heartbeat IPC: 1.722 cumulative IPC: 1.604 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 65590264 heartbeat IPC: 1.572 cumulative IPC: 1.601 (Simulation time: 00 hr 05 min 44 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 62697390 cumulative IPC: 1.595 (Simulation time: 00 hr 06 min 00 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 62697390 cumulative IPC: 1.595 (Simulation time: 00 hr 06 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_112.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.595 instructions: 100000000 cycles: 62697390
CPU 0 Branch Prediction Accuracy: 89.56% MPKI: 22.03 Average ROB Occupancy at Mispredict: 22.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 10.3
BRANCH_CONDITIONAL: 11.8
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00034
BRANCH_RETURN: 6e-05

LLC TOTAL        ACCESS:     566421 HIT:     254099 MISS:     312322
LLC LOAD         ACCESS:     134554 HIT:      39290 MISS:      95264
LLC RFO          ACCESS:     217311 HIT:        360 MISS:     216951
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     214419 HIT:     214416 MISS:          3
LLC TRANSLATION  ACCESS:        137 HIT:         33 MISS:        104
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 330.1 cycles
cpu0_DTLB TOTAL        ACCESS:   17305483 HIT:   17278408 MISS:      27075
cpu0_DTLB LOAD         ACCESS:   17305483 HIT:   17278408 MISS:      27075
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.084 cycles
cpu0_ITLB TOTAL        ACCESS:       9075 HIT:       8491 MISS:        584
cpu0_ITLB LOAD         ACCESS:       9075 HIT:       8491 MISS:        584
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 11.61 cycles
cpu0_L1D TOTAL        ACCESS:   20807707 HIT:   15670549 MISS:    5137158
cpu0_L1D LOAD         ACCESS:   11604475 HIT:   11117995 MISS:     486480
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9199776 HIT:    4549329 MISS:    4650447
cpu0_L1D TRANSLATION  ACCESS:       3456 HIT:       3225 MISS:        231
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.18 cycles
cpu0_L1I TOTAL        ACCESS:      10294 HIT:       9549 MISS:        745
cpu0_L1I LOAD         ACCESS:      10294 HIT:       9549 MISS:        745
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 96.38 cycles
cpu0_L2C TOTAL        ACCESS:     622730 HIT:     270728 MISS:     352002
cpu0_L2C LOAD         ACCESS:     189688 HIT:      55134 MISS:     134554
cpu0_L2C RFO          ACCESS:     218089 HIT:        778 MISS:     217311
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     214722 HIT:     214722 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        231 HIT:         94 MISS:        137
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 313.8 cycles
cpu0_STLB TOTAL        ACCESS:       7227 HIT:       3776 MISS:       3451
cpu0_STLB LOAD         ACCESS:       7227 HIT:       3776 MISS:       3451
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 84.32 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     111578
  ROW_BUFFER_MISS:     200741
 AVG DBUS CONGESTED CYCLE: 3.956
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      62263
  FULL:     150765
