{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608201478649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608201478650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 11:37:58 2020 " "Processing started: Thu Dec 17 11:37:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608201478650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1608201478650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finale -c finale --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off finale -c finale --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1608201478650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1608201479469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1608201479469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/uart/uart_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/uart/uart_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tb-behav " "Found design unit 1: UART_tb-behav" {  } { { "../UART/UART_tb.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/UART/UART_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493204 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tb " "Found entity 1: UART_tb" {  } { { "../UART/UART_tb.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/UART/UART_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-behav " "Found design unit 1: UART-behav" {  } { { "../UART/UART.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/UART/UART.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493207 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../UART/UART.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/tx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/tx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_TB-behav " "Found design unit 1: tx_TB-behav" {  } { { "../TX/tx_TB.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/tx_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493209 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_TB " "Found entity 1: tx_TB" {  } { { "../TX/tx_TB.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/tx_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-behav " "Found design unit 1: tx-behav" {  } { { "../TX/tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/tx.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493212 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../TX/tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/shift_register_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/shift_register_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_tx-behav " "Found design unit 1: shift_register_tx-behav" {  } { { "../TX/shift_register_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/shift_register_tx.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493215 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_tx " "Found entity 1: shift_register_tx" {  } { { "../TX/shift_register_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/shift_register_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/fsm_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/fsm_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_tx-behav " "Found design unit 1: FSM_tx-behav" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493217 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_tx " "Found entity 1: FSM_tx" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-behav " "Found design unit 1: FlipFlop-behav" {  } { { "../TX/FlipFlop.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FlipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493220 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "../TX/FlipFlop.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FlipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/counter_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/tx/counter_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_tx-behav " "Found design unit 1: Counter_tx-behav" {  } { { "../TX/Counter_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/Counter_tx.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493222 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_tx " "Found entity 1: Counter_tx" {  } { { "../TX/Counter_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/Counter_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/voter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/voter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VOTER-behav " "Found design unit 1: VOTER-behav" {  } { { "../RX/VOTER.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/VOTER.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493225 ""} { "Info" "ISGN_ENTITY_NAME" "1 VOTER " "Found entity 1: VOTER" {  } { { "../RX/VOTER.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/VOTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/start_g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/start_g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_g-behav " "Found design unit 1: start_g-behav" {  } { { "../RX/start_g.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/start_g.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493227 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_g " "Found entity 1: start_g" {  } { { "../RX/start_g.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/start_g.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-behav " "Found design unit 1: shift_register-behav" {  } { { "../RX/SHIFT_REGISTER.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/SHIFT_REGISTER.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493230 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../RX/SHIFT_REGISTER.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/SHIFT_REGISTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-behav " "Found design unit 1: RX-behav" {  } { { "../RX/RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493233 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "../RX/RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-behav " "Found design unit 1: REG-behav" {  } { { "../RX/REG.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/REG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493235 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../RX/REG.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/fsm_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/fsm_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_RX-behav " "Found design unit 1: FSM_RX-behav" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493238 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_RX " "Found entity 1: FSM_RX" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/cnt_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/cnt_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt_c-behav " "Found design unit 1: Cnt_c-behav" {  } { { "../RX/Cnt_c.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/Cnt_c.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493241 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt_c " "Found entity 1: Cnt_c" {  } { { "../RX/Cnt_c.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/Cnt_c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/cnt_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/rx/cnt_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt_0-behav " "Found design unit 1: Cnt_0-behav" {  } { { "../RX/Cnt_0.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/Cnt_0.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493243 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt_0 " "Found entity 1: Cnt_0" {  } { { "../RX/Cnt_0.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/Cnt_0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_TX-behav " "Found design unit 1: REG_TX-behav" {  } { { "../BUS/REG_TX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_TX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493246 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_TX " "Found entity 1: REG_TX" {  } { { "../BUS/REG_TX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_status.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_STATUS-behav " "Found design unit 1: REG_STATUS-behav" {  } { { "../BUS/REG_STATUS.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_STATUS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493248 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_STATUS " "Found entity 1: REG_STATUS" {  } { { "../BUS/REG_STATUS.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_STATUS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_RX-behav " "Found design unit 1: REG_RX-behav" {  } { { "../BUS/REG_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_RX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493253 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_RX " "Found entity 1: REG_RX" {  } { { "../BUS/REG_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gate-behav " "Found design unit 1: reg_gate-behav" {  } { { "../BUS/REG_GATE.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_GATE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493257 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_GATE " "Found entity 1: REG_GATE" {  } { { "../BUS/REG_GATE.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_GATE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/reg_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_CONTROL-behav " "Found design unit 1: REG_CONTROL-behav" {  } { { "../BUS/REG_CONTROL.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_CONTROL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493260 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_CONTROL " "Found entity 1: REG_CONTROL" {  } { { "../BUS/REG_CONTROL.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/REG_CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/mux_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/mux_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_OUT-behav " "Found design unit 1: MUX_OUT-behav" {  } { { "../BUS/MUX_OUT.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/MUX_OUT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493263 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_OUT " "Found entity 1: MUX_OUT" {  } { { "../BUS/MUX_OUT.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/MUX_OUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/fsm_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/fsm_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_BUS-behav " "Found design unit 1: FSM_BUS-behav" {  } { { "../BUS/FSM_bus.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/FSM_bus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493266 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_BUS " "Found entity 1: FSM_BUS" {  } { { "../BUS/FSM_bus.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/FSM_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/bus_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/bus_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUS_INT-behav " "Found design unit 1: BUS_INT-behav" {  } { { "../BUS/BUS_INT.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493269 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUS_INT " "Found entity 1: BUS_INT" {  } { { "../BUS/BUS_INT.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/bus/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-behav " "Found design unit 1: ADD-behav" {  } { { "../BUS/ADD.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/ADD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../BUS/ADD.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/ADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/reg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/reg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG7-behav " "Found design unit 1: REG7-behav" {  } { { "../ATN/REG7.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/REG7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493274 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG7 " "Found entity 1: REG7" {  } { { "../ATN/REG7.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/REG7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/reg3_atn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/reg3_atn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG3_ATN-behav " "Found design unit 1: REG3_ATN-behav" {  } { { "../ATN/REG3_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/REG3_ATN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493277 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG3_ATN " "Found entity 1: REG3_ATN" {  } { { "../ATN/REG3_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/REG3_ATN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-behav " "Found design unit 1: OR_GATE-behav" {  } { { "../ATN/OR_GATE.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/OR_GATE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493279 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "../ATN/OR_GATE.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/OR_GATE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/fsm_atn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/fsm_atn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_ATN-behav " "Found design unit 1: FSM_ATN-behav" {  } { { "../ATN/FSM_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/FSM_ATN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493282 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_ATN " "Found entity 1: FSM_ATN" {  } { { "../ATN/FSM_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/FSM_ATN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/atn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/desktop/magistrale/sistemi digitali integrati/progetto ruo roch/vhdl/atn/atn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ATN-BEHAV " "Found design unit 1: ATN-BEHAV" {  } { { "../ATN/ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/ATN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493285 ""} { "Info" "ISGN_ENTITY_NAME" "1 ATN " "Found entity 1: ATN" {  } { { "../ATN/ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/ATN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608201493285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608201493285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1608201493401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:trasm " "Elaborating entity \"tx\" for hierarchy \"tx:trasm\"" {  } { { "../UART/UART.vhd" "trasm" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/UART/UART.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_tx tx:trasm\|shift_register_tx:S_REG " "Elaborating entity \"shift_register_tx\" for hierarchy \"tx:trasm\|shift_register_tx:S_REG\"" {  } { { "../TX/tx.vhd" "S_REG" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/tx.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop tx:trasm\|FlipFlop:FF " "Elaborating entity \"FlipFlop\" for hierarchy \"tx:trasm\|FlipFlop:FF\"" {  } { { "../TX/tx.vhd" "FF" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/tx.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_tx tx:trasm\|Counter_tx:CNT " "Elaborating entity \"Counter_tx\" for hierarchy \"tx:trasm\|Counter_tx:CNT\"" {  } { { "../TX/tx.vhd" "CNT" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/tx.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_tx tx:trasm\|FSM_tx:CU " "Elaborating entity \"FSM_tx\" for hierarchy \"tx:trasm\|FSM_tx:CU\"" {  } { { "../TX/tx.vhd" "CU" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/tx.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM_tx.vhd(20) " "VHDL Process Statement warning at FSM_tx.vhd(20): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1608201493496 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.DONE_STATE FSM_tx.vhd(20) " "Inferred latch for \"NS.DONE_STATE\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493498 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D7 FSM_tx.vhd(20) " "Inferred latch for \"NS.D7\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493498 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D6 FSM_tx.vhd(20) " "Inferred latch for \"NS.D6\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493498 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D5 FSM_tx.vhd(20) " "Inferred latch for \"NS.D5\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D4 FSM_tx.vhd(20) " "Inferred latch for \"NS.D4\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D3 FSM_tx.vhd(20) " "Inferred latch for \"NS.D3\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D2 FSM_tx.vhd(20) " "Inferred latch for \"NS.D2\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D1 FSM_tx.vhd(20) " "Inferred latch for \"NS.D1\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D0 FSM_tx.vhd(20) " "Inferred latch for \"NS.D0\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.STOP FSM_tx.vhd(20) " "Inferred latch for \"NS.STOP\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_STOP FSM_tx.vhd(20) " "Inferred latch for \"NS.SH_STOP\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH7 FSM_tx.vhd(20) " "Inferred latch for \"NS.SH7\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493499 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH6 FSM_tx.vhd(20) " "Inferred latch for \"NS.SH6\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493500 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH5 FSM_tx.vhd(20) " "Inferred latch for \"NS.SH5\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493500 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH4 FSM_tx.vhd(20) " "Inferred latch for \"NS.SH4\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493500 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH3 FSM_tx.vhd(20) " "Inferred latch for \"NS.SH3\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493500 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH2 FSM_tx.vhd(20) " "Inferred latch for \"NS.SH2\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493500 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH1 FSM_tx.vhd(20) " "Inferred latch for \"NS.SH1\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493500 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH0 FSM_tx.vhd(20) " "Inferred latch for \"NS.SH0\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493500 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.START FSM_tx.vhd(20) " "Inferred latch for \"NS.START\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493500 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.LOAD FSM_tx.vhd(20) " "Inferred latch for \"NS.LOAD\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493501 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.IDLE FSM_tx.vhd(20) " "Inferred latch for \"NS.IDLE\" at FSM_tx.vhd(20)" {  } { { "../TX/FSM_tx.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/TX/FSM_tx.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493501 "|UART|tx:trasm|FSM_tx:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:rix " "Elaborating entity \"RX\" for hierarchy \"RX:rix\"" {  } { { "../UART/UART.vhd" "rix" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/UART/UART.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_RX RX:rix\|FSM_RX:CU " "Elaborating entity \"FSM_RX\" for hierarchy \"RX:rix\|FSM_RX:CU\"" {  } { { "../RX/RX.vhd" "CU" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493546 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM_RX.vhd(19) " "VHDL Process Statement warning at FSM_RX.vhd(19): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1608201493547 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.DONE_ST FSM_RX.vhd(19) " "Inferred latch for \"NS.DONE_ST\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493550 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.WAIT_ST FSM_RX.vhd(19) " "Inferred latch for \"NS.WAIT_ST\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493550 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.LP FSM_RX.vhd(19) " "Inferred latch for \"NS.LP\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493550 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.VOTE FSM_RX.vhd(19) " "Inferred latch for \"NS.VOTE\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493550 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.REG_A FSM_RX.vhd(19) " "Inferred latch for \"NS.REG_A\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493551 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_C7 FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_C7\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493551 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C6 FSM_RX.vhd(19) " "Inferred latch for \"NS.C6\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493551 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_C6 FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_C6\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493551 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C5 FSM_RX.vhd(19) " "Inferred latch for \"NS.C5\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493551 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_C5 FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_C5\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493551 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C4 FSM_RX.vhd(19) " "Inferred latch for \"NS.C4\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493551 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_C4 FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_C4\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493552 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C3 FSM_RX.vhd(19) " "Inferred latch for \"NS.C3\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493552 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_C3 FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_C3\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493552 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C2 FSM_RX.vhd(19) " "Inferred latch for \"NS.C2\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493552 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_C2 FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_C2\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493552 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C1 FSM_RX.vhd(19) " "Inferred latch for \"NS.C1\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493552 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_C1 FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_C1\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493552 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.C0 FSM_RX.vhd(19) " "Inferred latch for \"NS.C0\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493552 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_C0 FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_C0\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493553 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.START_ST FSM_RX.vhd(19) " "Inferred latch for \"NS.START_ST\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493553 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.NC FSM_RX.vhd(19) " "Inferred latch for \"NS.NC\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493553 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SH_X FSM_RX.vhd(19) " "Inferred latch for \"NS.SH_X\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493553 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.IDLE FSM_RX.vhd(19) " "Inferred latch for \"NS.IDLE\" at FSM_RX.vhd(19)" {  } { { "../RX/FSM_RX.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/FSM_RX.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493553 "|UART|RX:rix|FSM_RX:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register RX:rix\|shift_register:SHC " "Elaborating entity \"shift_register\" for hierarchy \"RX:rix\|shift_register:SHC\"" {  } { { "../RX/RX.vhd" "SHC" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_g RX:rix\|start_g:strt " "Elaborating entity \"start_g\" for hierarchy \"RX:rix\|start_g:strt\"" {  } { { "../RX/RX.vhd" "strt" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG RX:rix\|REG:regA0 " "Elaborating entity \"REG\" for hierarchy \"RX:rix\|REG:regA0\"" {  } { { "../RX/RX.vhd" "regA0" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VOTER RX:rix\|VOTER:vot " "Elaborating entity \"VOTER\" for hierarchy \"RX:rix\|VOTER:vot\"" {  } { { "../RX/RX.vhd" "vot" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt_c RX:rix\|Cnt_c:counter_c " "Elaborating entity \"Cnt_c\" for hierarchy \"RX:rix\|Cnt_c:counter_c\"" {  } { { "../RX/RX.vhd" "counter_c" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt_0 RX:rix\|Cnt_0:counter_0 " "Elaborating entity \"Cnt_0\" for hierarchy \"RX:rix\|Cnt_0:counter_0\"" {  } { { "../RX/RX.vhd" "counter_0" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/RX/RX.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_INT BUS_INT:bus_i " "Elaborating entity \"BUS_INT\" for hierarchy \"BUS_INT:bus_i\"" {  } { { "../UART/UART.vhd" "bus_i" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/UART/UART.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_GATE BUS_INT:bus_i\|REG_GATE:gate " "Elaborating entity \"REG_GATE\" for hierarchy \"BUS_INT:bus_i\|REG_GATE:gate\"" {  } { { "../BUS/BUS_INT.vhd" "gate" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_TX BUS_INT:bus_i\|REG_TX:R_TX " "Elaborating entity \"REG_TX\" for hierarchy \"BUS_INT:bus_i\|REG_TX:R_TX\"" {  } { { "../BUS/BUS_INT.vhd" "R_TX" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_RX BUS_INT:bus_i\|REG_RX:R_RX " "Elaborating entity \"REG_RX\" for hierarchy \"BUS_INT:bus_i\|REG_RX:R_RX\"" {  } { { "../BUS/BUS_INT.vhd" "R_RX" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_CONTROL BUS_INT:bus_i\|REG_CONTROL:R_C " "Elaborating entity \"REG_CONTROL\" for hierarchy \"BUS_INT:bus_i\|REG_CONTROL:R_C\"" {  } { { "../BUS/BUS_INT.vhd" "R_C" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_STATUS BUS_INT:bus_i\|REG_STATUS:R_S " "Elaborating entity \"REG_STATUS\" for hierarchy \"BUS_INT:bus_i\|REG_STATUS:R_S\"" {  } { { "../BUS/BUS_INT.vhd" "R_S" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD BUS_INT:bus_i\|ADD:address_mux " "Elaborating entity \"ADD\" for hierarchy \"BUS_INT:bus_i\|ADD:address_mux\"" {  } { { "../BUS/BUS_INT.vhd" "address_mux" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_OUT BUS_INT:bus_i\|MUX_OUT:MUX " "Elaborating entity \"MUX_OUT\" for hierarchy \"BUS_INT:bus_i\|MUX_OUT:MUX\"" {  } { { "../BUS/BUS_INT.vhd" "MUX" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_BUS BUS_INT:bus_i\|FSM_BUS:CU " "Elaborating entity \"FSM_BUS\" for hierarchy \"BUS_INT:bus_i\|FSM_BUS:CU\"" {  } { { "../BUS/BUS_INT.vhd" "CU" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/BUS_INT.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493937 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM_bus.vhd(19) " "VHDL Process Statement warning at FSM_bus.vhd(19): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "../BUS/FSM_bus.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/FSM_bus.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1608201493938 "|UART|BUS_INT:bus_i|FSM_BUS:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.MUX_ST FSM_bus.vhd(19) " "Inferred latch for \"NS.MUX_ST\" at FSM_bus.vhd(19)" {  } { { "../BUS/FSM_bus.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/FSM_bus.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493939 "|UART|BUS_INT:bus_i|FSM_BUS:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.WRITE_ST FSM_bus.vhd(19) " "Inferred latch for \"NS.WRITE_ST\" at FSM_bus.vhd(19)" {  } { { "../BUS/FSM_bus.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/FSM_bus.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493939 "|UART|BUS_INT:bus_i|FSM_BUS:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.READ_ST FSM_bus.vhd(19) " "Inferred latch for \"NS.READ_ST\" at FSM_bus.vhd(19)" {  } { { "../BUS/FSM_bus.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/FSM_bus.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493939 "|UART|BUS_INT:bus_i|FSM_BUS:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.WAIT_ST FSM_bus.vhd(19) " "Inferred latch for \"NS.WAIT_ST\" at FSM_bus.vhd(19)" {  } { { "../BUS/FSM_bus.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/BUS/FSM_bus.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201493939 "|UART|BUS_INT:bus_i|FSM_BUS:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ATN ATN:ATN_B " "Elaborating entity \"ATN\" for hierarchy \"ATN:ATN_B\"" {  } { { "../UART/UART.vhd" "ATN_B" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/UART/UART.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG7 ATN:ATN_B\|REG7:reg_7 " "Elaborating entity \"REG7\" for hierarchy \"ATN:ATN_B\|REG7:reg_7\"" {  } { { "../ATN/ATN.vhd" "reg_7" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/ATN.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201493976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE ATN:ATN_B\|OR_GATE:OR_PORT " "Elaborating entity \"OR_GATE\" for hierarchy \"ATN:ATN_B\|OR_GATE:OR_PORT\"" {  } { { "../ATN/ATN.vhd" "OR_PORT" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/ATN.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201494001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_ATN ATN:ATN_B\|FSM_ATN:CU " "Elaborating entity \"FSM_ATN\" for hierarchy \"ATN:ATN_B\|FSM_ATN:CU\"" {  } { { "../ATN/ATN.vhd" "CU" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/ATN.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608201494019 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS FSM_ATN.vhd(19) " "VHDL Process Statement warning at FSM_ATN.vhd(19): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "../ATN/FSM_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/FSM_ATN.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1608201494019 "|UART|ATN:ATN_B|FSM_ATN:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ATN FSM_ATN.vhd(42) " "VHDL Process Statement warning at FSM_ATN.vhd(42): inferring latch(es) for signal or variable \"ATN\", which holds its previous value in one or more paths through the process" {  } { { "../ATN/FSM_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/FSM_ATN.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1608201494020 "|UART|ATN:ATN_B|FSM_ATN:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ATN FSM_ATN.vhd(42) " "Inferred latch for \"ATN\" at FSM_ATN.vhd(42)" {  } { { "../ATN/FSM_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/FSM_ATN.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201494020 "|UART|ATN:ATN_B|FSM_ATN:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ATNCK_ST FSM_ATN.vhd(19) " "Inferred latch for \"NS.ATNCK_ST\" at FSM_ATN.vhd(19)" {  } { { "../ATN/FSM_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/FSM_ATN.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201494020 "|UART|ATN:ATN_B|FSM_ATN:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ATN_ST FSM_ATN.vhd(19) " "Inferred latch for \"NS.ATN_ST\" at FSM_ATN.vhd(19)" {  } { { "../ATN/FSM_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/FSM_ATN.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201494020 "|UART|ATN:ATN_B|FSM_ATN:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.POLLING FSM_ATN.vhd(19) " "Inferred latch for \"NS.POLLING\" at FSM_ATN.vhd(19)" {  } { { "../ATN/FSM_ATN.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/MAGISTRALE/Sistemi digitali integrati/PROGETTO RUO ROCH/VHDL/ATN/FSM_ATN.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1608201494020 "|UART|ATN:ATN_B|FSM_ATN:CU"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608201494383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 11:38:14 2020 " "Processing ended: Thu Dec 17 11:38:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608201494383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608201494383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608201494383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1608201494383 ""}
