<!DOCTYPE html>
<html>
    <head>
        <title>Xianwei</title>
        <link href="css/main.css" rel="stylesheet" />
    </head>
    <body class='container'>
        <!-- <header>
            <h1>This is page heading</h1>
        </header> -->
        <div id='header'>
            &nbsp; Xianwei ZHANG (<img src="imgs/namehanw.png" class='name'></img>)
        </div>
        <table id='BIO'>
            <tr>
                <td class='fleft middle'>
                    Associate Professor
		    <span><br>School of Computer Science & Engineering</span>
		    <span><br>Sun Yat-sen University </span>
		    <span><br>Guangzhou, China </span>
		    <span><br>51005 </span>
                </td>
                <td class='fmiddle middle'>
                    <!--<img src="imgs/wordle.png" class='profile' style="width:200px;height=160px"></img>-->
                </td>
                <td class='fright middle'>
		    <img src="imgs/wordle.png" class='profile' style="width:200px;height=160px"></img>
		    <!--<span><br>Email: xianwei AT outlook.com</span>
		    <span><br></span>
		    <span><br></span>
		    <span><br>Notes: <a class="link-body" href="pages/notes.html#NOTE">messy but useful</a></span>
		    <span><br></span>-->
                </td>
            </tr>
        </table>

<br>
<!-- <font color="Red">[<b>NEWS</b>]</font>
<br>
- 10/2020: Joined Sun Yat-sen University
<br>
- 08/2020: One paper got accepted into MEMSYS'2020 -->
        
         <h2 id='section_title'> <span class='highlight'> > About</span></h2>
         <p>Xianwei is an Associate Professor at <a class="link-body" href="http://sysu.edu.cn/en/index.htm">Sun Yat-sen University</a>. During 2017-2020, he worked in <a class="link-body" href="https://www.amd.com/en/corporate/research">AMD Inc.</a> (Research, RTG) on hardware and software designs for compute-optimized GPUs. He completed his Ph.D in the <a class="link-body" href="http://www.cs.pitt.edu/">Computer Science Department</a> at <a class="link-body" href="http://www.pitt.edu/">University of Pittsburgh</a>, and
		 <!-- . During 2013-2017, he was working on computer architecture and systems under the supervision of Prof. <a class="link-body" href="https://people.cs.pitt.edu/~zhangyt/">Youtao Zhang</a>, Prof. <a class="link-body" href="https://people.cs.pitt.edu/~childers/">Bruce Childers</a> and Prof. <a class="link-body" href="http://www.pitt.edu/~juy9">Jun Yang</a>. -->
         <!-- <br>Before joining Pitt, Xianwei--> obtained his Bachelor's degree <!--on Software Engineering--> from <a class="link-body" href="http://en.nwpu.edu.cn/">Northwestern Polytechnical University</a>. <!--He had been research intern and development intern in <a class="link-body" href="https://research.nvidia.com/">Nvidia</a> and <a class="link-body" href="https://intl.alipay.com/">Alibaba</a>, respectively.-->
		 More info can be found in <!-- <a class="link-other" href="doc/cv/xianwei_zhang-cv.pdf">cv</a> and --> <a class="link-body" href="https://www.linkedin.com/in/xianweizhang">LinkedIn</a>.
         </p>

         <h2 id='section_title'> <span class='highlight'> > Research</span></h2>
         <p><u>Topics</u>: GPU, Memory System, Compiling, HPC, Intelligent Computing, Simulation/Modeling/Profiling
         <br>
         Xianwei's research interests lie broadly in hardware and software co-designs to improve the performance and efficiency of computing systems.
	 A particular emphasis is on GPU computing and memory system design around the critical aspects of latency, energy and bandwidth, etc.
	 <!--for future <a class="link-body" href="https://www.exascaleproject.org/activity/pathforward/">Exascale supercomputing</a> and <a class="link-body" href="https://www.amd.com/en/technologies/deep-machine-learning">Intelligent computing</a>. -->
         <!--<br>In addition, Xianwei also has broad interests on other system areas/topics, e.g. operating system  and compilation, and he is maintaining a tech <a class="link-body" href="http://iarchsys.com">blog</a> to share things, with some being summarized in <a class="link-body" href="pages/notes.html#NOTE">tech notes</a>. -->
         <br>
	 <br> Welcome to join <b>arcSYSu</b> (<a class="link-body" href="https://github.com/arcsysu">ARChitecture and SYStem Upscaling @ SYSU</a>)
	 <br> <img src="imgs/lab.png" style="width:70px;height=40px"></img>
	  <!-- <br> <u>a</u>rcSYSu <u>r</u>efines <u>c</u>omputing <u>sys</u>tem <u>u</u>ses -->
         <br> [people @ <b><font color="#000066">a</font></b>rcSYSu, <b><font color="#000066">r</font></b>efining <b><font color="#000066">c</font></b>omputing <b><font color="#000066">sys</font></b>tem <b><font color="#339900">u</font></b>ses]
         <br> - Class of 2022:
		Zejia Lin,
		Chun-yu Chen,
		<a class="link-body" href="https://gty111.github.io/">Tianyu Guo</a>,
		Tianyi Zhang,
		<a class="link-body" href="https://zwshan.github.io/">Zhaowen Shan</a>,
		Yuhao Gu (co-advise),
 	 <br> - Class of 2021: <a class="link-body" href="https://github.com/wu-kan">Kan Wu</a>,
		Yinchuan Guo,
		Lianghong Huang
         <br> - Class of 2020: <a class="link-body" href="https://www.linkedin.com/in/%E8%B7%83-%E7%BF%81-b56005234/">Yue Weng</a> (co-advise)
	 <br> - Alumni: <a class="link-body" href="https://getianao.github.io/">Tianao Ge</a> (ms2022, HKUST-GZ),
		<a class="link-body" href="https://github.com/MoZeWei">Zewei Mo</a> (ms2022, Intel)
         </p>

         <h2 id='section_title'> <span class='highlight'> > Teaching</span></h2>
         <p>
	 - <b>Undergraduate</b>
		  <br>&sect; <a class="link-other" href="teach/dcs3013/f2022.html">DCS3013 - Computer Architecture</a>, [2022f].
		 <br>&sect; DCS290 - Compilation Principle, [<a class="link-other" href="teach/dcs290/s2022.html">2022s</a>, <a class="link-other" href="teach/dcs290/s2021.html">2021s</a>].
	 <br>
	 - <b>Graduate</b>
	 <br>&sect; <a class="link-other" href="teach/dcs5637/f2022.html">DCS5637 - Advanced Computer Architecture</a>, [<a class="link-other" href="teach/dcs5637/f2021.html">2021f</a>, <a class="link-other" href="teach/dcs5637/f2022.html">2022f</a>].
         </p>

         <h2 id='section_title'> <span class='highlight'> > Publications</span></h2>
         <p>
         [ see <a class="link-other" href="pages/pub.html">full publication list</a> ]
		 <br> - <b>Conference/Journal</b>
        <br>
	 &sect; [MEMSYS'20]. <span class='me'>X. Zhang</span> and E. Shcherbakov, <a class="link-body" href="doc/papers/delta_memsys20.pdf">DELTA: Validate GPU Memory Profiling with Microbenchmarks</a>
	<br>
	 &sect; [IISWC'19]. T. Ta, <span class='me'>X. Zhang</span>, A. Gutierrez and B. Beckmann, <a class="link-body" href="doc/papers/tester_iiswc19.pdf">Autonomous Data-Race-Free GPU Testing</a>
	<br>
	&sect; [HPCA'18]. A. Gutierrez, B. Beckmann, A. Dutu, J. Gross, M. LeBeane, J. Kalamatianos, O. Kayiran, M. Poremba, B. Potter, S. Puthoor, M. Sinclair, M. Wyse, J. Yin, <span class='me'>X. Zhang</span>, A. Jain, and T. Rogers. <a class="link-body" href="https://ieeexplore.ieee.org/document/8327041">Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level</a>.
        <br>
         &sect; [PACT'17]. <span class='me'>X. Zhang</span>, Y. Zhang, B. Childers and J. Yang, <a class="link-body" href="doc/papers/drmp_pact17.pdf">DrMP: Mixed Precision-aware DRAM for High Performance Approximate and Precise Computing</a><!--, The 26th International Conference on Parallel Architectures and Compilation Techniques (PACT), Portland, Oregon, USA, September 2017.-->
         <!-- &sect; [J1]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce R. Childers and Jun Yang, <a class="link-body" href="doc/papers/dram_todaes17.pdf">On the Restore Time Variations of Future DRAM Memory</a>, ACM Trans. on Design Automation of Electronic Systems (TODAES), 22(2), February 2017. -->
        <br>
        &sect; [HPCA'16]. <span class='me'>X. Zhang</span>, Y. Zhang, B. Childers and J. Yang, <a class="link-body" href="doc/papers/restore_hpca16.pdf">Restore Truncation for Performance Improvement in Future DRAM Systems</a> <!-- , The 22nd IEEE Symposium on High Performance Computer Architecture (HPCA), Barcelona, Spain, March 2016. -->
         <br>
         &sect; [DATE'15]. <span class='me'>X. Zhang</span>, Y. Zhang, B. Childers and J. Yang, <a class="link-body" href="doc/papers/twr_date15.pdf"> Exploiting DRAM Restore Time Variations in Deep Sub-micron Scaling</a><!--, The IEEE conference on Design, Automation and Test in Europe (DATE), Grenoble, France, March 2015. -->
         <br>
         &sect; [ISLPED'13]. <span class='me'>X. Zhang</span>, L. Jiang, Y. Zhang, C. Zhang and J. Yang, <a class="link-body" href="doc/papers/wom_islped13.pdf"> WoM-SET: Lowering Write Power of Proactive-SET based PCM Write Strategy Using WoM Code</a><!--, The International Symposium on Low Power Electronics and Design (ISLPED), Beijing, China, September 2013. --> (<u>Best Paper Award</u>)
         <!-- <br>
         &sect; <a class="link-other" href="pages/pub.html">more</a> ... -->
		  <br> - <b>Thesis</b>
         <br>
        &sect; [PhD'17]. <a class="link-body" href="http://d-scholarship.pitt.edu/32882/1/xianwei_thesis_dram.pdf">Addressing Prolonged Restore Challenges in Further Scaling DRAMs</a> [<a class="link-body" href="doc/thesis/xianwei-phd_slides-dram.pdf">slides (pdf)</a>, <a class="link-body" href="doc/thesis/xianwei-phd_slides-dram.pptx">pptx</a>]
	<!--	 <br> - <b>Tutorial</b>
	 <br>
         &sect; [ISCA'18]. Anthony Gutierrez, Brad Beckmann, Sooraj Puthoor, Tuan Ta, Matt Sinclair and <span class='me'>Xianwei Zhang</span>, <a class="link-body" href="http://gem5.org/GPU_Models"> AMD gem5 APU Simulator: Modeling GPUs Using the Machine ISA.</a>
		 <br> - <b>Patent</b>
	 <br>
         &sect; [Filed'19]. GPU Cache Management based on Lightweight Locality Type Detection. 16/446119
	 <br>
	 &sect; [Filed'18]. Selecting a Precision Level for Executing a Workload in an Electronic Device. 15/948795 -->
         </p>
	<h2 id='section_title'> <span class='highlight'> > Miscellaneous</span></h2>
         <p>
	   - <b>Honors/Awards</b>
	    <br> &sect; [2019] AMD<sup>®</sup> Spotlight Award
	    <br> &sect; [2016] Andrew Mellon Fellowship
            <br> &sect; [2013] Best Paper Award of ISLPED
            <br> &sect; [2009] Tencent<sup>®</sup> Technology Excellence Scholarship
	   <br> - <b>Services</b>
	    <br> &sect; [ERC] MICRO (IEEE/ACM Int'l Sym. on Microarchitecture) - 2020
	    <br> &sect; [TPC] ICCD (IEEE Int’l Conf. on Computer Design) - 2020, 2019, 2018
  	 </p>
         
        <footer id='banner'>
            <nav>
                <ul>
                    <!-- <li><a class="link-other" href="http://iarchsys.com">Blog</a></li>
                    <li><a class="link-other" href="doc/cv/xianwei_zhang-resume.pdf">Resume</a></li>
                    <li><a class="link-other" href="pages/conflist.html">Conferences</a></li>
                    <li><a class="link-other" href="https://www.linkedin.com/in/xianweizhang">LinkedIn</a></li>
                    <li><a class="link-other" href="https://github.com/xianweiz">Github</a></li> -->
                    <!-- <li><a href="https://www.quora.com/Xianwei-Zhang-3">Quora</a></li> -->
                </ul>
            </nav>
        </footer>
        
    </body>
</html>
