/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 */

//! Exporter state and kernel bookkeeping.

use pliron::{basic_block::BasicBlock, context::Ptr, value::Value};
use rustc_hash::FxHashMap;
use std::path::PathBuf;

use crate::ops::{DebugLocalTypeKind, DebugLocalVariableInfo, DebugSourceScopeMap};

use super::config::DebugKind;

/// Map from block to its predecessors with the values passed to each predecessor.
/// Used for PHI node generation when exporting to LLVM IR.
pub(super) type PredecessorMap = FxHashMap<Ptr<BasicBlock>, Vec<(Ptr<BasicBlock>, Vec<Value>)>>;

/// Cluster dimensions for a kernel (from `#[cluster(x,y,z)]` attribute).
pub(super) struct KernelClusterConfig {
    pub(super) name: String,
    pub(super) dim_x: u32,
    pub(super) dim_y: u32,
    pub(super) dim_z: u32,
}

/// Launch bounds for a kernel (from `#[launch_bounds(max, min)]` attribute).
pub(super) struct KernelLaunchBounds {
    pub(super) name: String,
    pub(super) max_threads: u32,
    pub(super) min_blocks: Option<u32>, // None if not specified (0 in attribute)
}

/// Basic kernel info (for backends that need annotations for all kernels).
pub(super) struct KernelInfo {
    pub(super) name: String,
}

pub(super) struct ModuleExportState<'a> {
    pub(super) ctx: &'a pliron::context::Context,
    /// Track if any convergent operations were used (for emitting attributes section)
    pub(super) convergent_used: bool,
    /// Track kernels with cluster configurations for nvvm.annotations metadata
    pub(super) cluster_kernels: Vec<KernelClusterConfig>,
    /// Track kernels with launch bounds for nvvm.annotations metadata
    pub(super) launch_bounds_kernels: Vec<KernelLaunchBounds>,
    /// Track ALL kernels (for backends that require annotations for every kernel)
    pub(super) all_kernels: Vec<KernelInfo>,
    /// Whether to track all kernels (set by backend config)
    pub(super) track_all_kernels: bool,
    /// Whether to print `ptx_kernel` on kernel definitions.
    pub(super) emit_ptx_kernel_keyword: bool,
    /// Track device function names for @llvm.used (standalone device fn compilation)
    pub(super) device_functions: Vec<String>,
    /// Next `!N` metadata ID in this module.
    ///
    /// LLVM has one flat numbered metadata namespace per module. Today this is
    /// used for NVVM annotations/version nodes; debug-info nodes will use the
    /// same counter so the exporter never has to guess which IDs are free.
    next_metadata_id: usize,
    /// Which debug metadata tier this export should emit.
    pub(super) debug_kind: DebugKind,
    /// The single compile unit used for Stage 2 line-table debug info.
    pub(super) debug_compile_unit: Option<usize>,
    /// `DIFile` nodes keyed by the source path they describe.
    pub(super) debug_files: FxHashMap<PathBuf, usize>,
    /// Shared empty function type used by all line-table-only subprograms.
    pub(super) debug_subroutine_type: Option<usize>,
    /// `DISubprogram` file paths, used to create file-correct nested scopes.
    pub(super) debug_subprogram_files: FxHashMap<usize, PathBuf>,
    /// Fallback line/column for calls that LLVM requires to have a location.
    pub(super) debug_subprogram_fallbacks: FxHashMap<usize, (i32, i32)>,
    /// `DILexicalBlockFile` nodes keyed by `(parent scope, file path)`.
    pub(super) debug_file_scopes: FxHashMap<(usize, PathBuf), usize>,
    /// `DILexicalBlock` nodes keyed by `(parent scope, file, line, column)`.
    pub(super) debug_lexical_blocks: FxHashMap<(usize, PathBuf, i32, i32), usize>,
    /// Inlined callee `DISubprogram` nodes keyed by `(name, file, line)`.
    pub(super) debug_inlined_subprograms: FxHashMap<(String, PathBuf, i32), usize>,
    /// MIR source-scope tables keyed by the owning function `DISubprogram`.
    pub(super) debug_source_scope_maps: FxHashMap<usize, DebugSourceScopeMap>,
    /// Resolved MIR source scopes keyed by `(function DISubprogram, source scope id)`.
    pub(super) debug_resolved_source_scopes: FxHashMap<(usize, u32), ResolvedDebugScope>,
    /// `DILocation` nodes keyed by `(scope, line, column, inlined-at location)`.
    pub(super) debug_locations: FxHashMap<(usize, i32, i32, Option<usize>), usize>,
    /// `DIType` nodes keyed by the simple debug type they describe.
    pub(super) debug_types: FxHashMap<DebugLocalTypeKind, usize>,
    /// `DILocalVariable` nodes keyed by scope, source line, and local identity.
    pub(super) debug_local_variables:
        FxHashMap<(usize, PathBuf, i32, DebugLocalVariableInfo), usize>,
    /// Numbered debug metadata definitions, in allocation order.
    pub(super) debug_nodes: Vec<(usize, String)>,
    /// Whether any function emitted `llvm.dbg.declare`.
    pub(super) debug_declare_used: bool,
    /// Whether any function emitted `llvm.dbg.value`.
    pub(super) debug_value_used: bool,
}

#[derive(Clone, Copy, Debug)]
pub(super) struct ResolvedDebugScope {
    pub(super) scope: usize,
    pub(super) inlined_at: Option<usize>,
}

impl<'a> ModuleExportState<'a> {
    pub(super) fn new(
        ctx: &'a pliron::context::Context,
        track_all_kernels: bool,
        emit_ptx_kernel_keyword: bool,
        debug_kind: DebugKind,
    ) -> Self {
        Self {
            ctx,
            convergent_used: false,
            cluster_kernels: Vec::new(),
            launch_bounds_kernels: Vec::new(),
            all_kernels: Vec::new(),
            track_all_kernels,
            emit_ptx_kernel_keyword,
            device_functions: Vec::new(),
            next_metadata_id: 0,
            debug_kind,
            debug_compile_unit: None,
            debug_files: FxHashMap::default(),
            debug_subroutine_type: None,
            debug_subprogram_files: FxHashMap::default(),
            debug_subprogram_fallbacks: FxHashMap::default(),
            debug_file_scopes: FxHashMap::default(),
            debug_lexical_blocks: FxHashMap::default(),
            debug_inlined_subprograms: FxHashMap::default(),
            debug_source_scope_maps: FxHashMap::default(),
            debug_resolved_source_scopes: FxHashMap::default(),
            debug_locations: FxHashMap::default(),
            debug_types: FxHashMap::default(),
            debug_local_variables: FxHashMap::default(),
            debug_nodes: Vec::new(),
            debug_declare_used: false,
            debug_value_used: false,
        }
    }

    pub(super) fn alloc_metadata_id(&mut self) -> usize {
        let id = self.next_metadata_id;
        self.next_metadata_id += 1;
        id
    }

    #[cfg(test)]
    pub(super) fn next_metadata_id(&self) -> usize {
        self.next_metadata_id
    }

    /// Check if a function name is a known convergent intrinsic.
    ///
    /// These intrinsics require warp-synchronous execution semantics and must
    /// be marked convergent to prevent LLVM from applying optimizations that
    /// would break GPU synchronization (like duplicating them into divergent branches).
    pub(super) fn is_convergent_intrinsic(name: &str) -> bool {
        // Block-level barriers
        name == "llvm.nvvm.barrier0"
            || name.starts_with("llvm.nvvm.barrier")
            // mbarrier operations
            || name.starts_with("llvm.nvvm.mbarrier")
            // Warp shuffles (though LLVM usually handles these)
            || name.starts_with("llvm.nvvm.shfl")
            // Warp votes
            || name.starts_with("llvm.nvvm.vote")
            // Warp match collectives (match.{any,all}.sync.*)
            || name.starts_with("llvm.nvvm.match")
            // Warp-level barrier (bar.warp.sync). Note the block-level
            // `barrier` prefix above does not match the `bar.` spelling.
            || name == "llvm.nvvm.bar.warp.sync"
            // Active-lane mask query; its result depends on warp convergence.
            || name == "llvm.nvvm.activemask"
            // Warp reductions (redux.sync.*)
            || name.starts_with("llvm.nvvm.redux")
            // Async bulk operations (TMA)
            || name.starts_with("llvm.nvvm.cp.async.bulk")
    }
}

#[cfg(test)]
mod tests {
    use super::ModuleExportState;

    #[test]
    fn warp_match_collectives_are_convergent() {
        // `match.{any,all}.sync.*` are warp collectives: every participating
        // lane must execute together, so the exported declaration must carry
        // the `convergent` attribute. These are the exact dotted names produced
        // when lowering the `match_*_sync_*` ops (underscores -> dots on export).
        for name in [
            "llvm.nvvm.match.any.sync.i32",
            "llvm.nvvm.match.any.sync.i64",
            "llvm.nvvm.match.all.sync.i32p",
            "llvm.nvvm.match.all.sync.i64p",
        ] {
            assert!(
                ModuleExportState::is_convergent_intrinsic(name),
                "{name} should be flagged convergent"
            );
        }
    }

    #[test]
    fn bar_warp_sync_is_convergent() {
        // `bar.warp.sync` is a warp-level barrier; the `barrier` prefix used
        // for block-level barriers does not match the `bar.` spelling, so it
        // needs its own coverage.
        assert!(ModuleExportState::is_convergent_intrinsic(
            "llvm.nvvm.bar.warp.sync"
        ));
    }

    #[test]
    fn activemask_is_convergent() {
        // `activemask` returns the set of currently converged lanes, so its
        // result depends on the convergence state and must not be moved.
        assert!(ModuleExportState::is_convergent_intrinsic(
            "llvm.nvvm.activemask"
        ));
    }

    #[test]
    fn non_collective_intrinsics_are_not_convergent() {
        // Plain ALU/special-register intrinsics must NOT be flagged convergent.
        for name in [
            "llvm.nvvm.read.ptx.sreg.tid.x",
            "llvm.nvvm.read.ptx.sreg.laneid",
        ] {
            assert!(
                !ModuleExportState::is_convergent_intrinsic(name),
                "{name} should not be flagged convergent"
            );
        }
    }

    #[test]
    fn redux_sync_intrinsics_are_convergent() {
        // The exact name produced when lowering `redux_sync_add`
        // (`llvm_nvvm_redux_sync_add` -> dotted form on export).
        assert!(ModuleExportState::is_convergent_intrinsic(
            "llvm.nvvm.redux.sync.add"
        ));
        // The whole redux.sync integer family is a warp collective and must be
        // flagged convergent (the `llvm.nvvm.redux` prefix covers every name
        // lowered by the redux ops).
        for name in [
            "llvm.nvvm.redux.sync.umin",
            "llvm.nvvm.redux.sync.min",
            "llvm.nvvm.redux.sync.umax",
            "llvm.nvvm.redux.sync.max",
            "llvm.nvvm.redux.sync.and",
            "llvm.nvvm.redux.sync.or",
            "llvm.nvvm.redux.sync.xor",
        ] {
            assert!(
                ModuleExportState::is_convergent_intrinsic(name),
                "{name} should be convergent"
            );
        }
        // A plain ALU/sreg intrinsic must NOT be flagged convergent.
        assert!(!ModuleExportState::is_convergent_intrinsic(
            "llvm.nvvm.read.ptx.sreg.tid.x"
        ));
    }
}
