INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/sv_projects/lab06/project_06/project_06.srcs/sources_1/new/Fixed_Point_Addition.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fixed_Point_Addition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/sv_projects/lab06/project_06/project_06.srcs/sim_1/new/tb_Fixed_Point_Addition.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Fixed_Point_Addition
