#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Dec  7 13:07:36 2025
# Process ID         : 2184
# Current directory  : A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1
# Command line       : vivado.exe -log ov5640_hdmi.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ov5640_hdmi.tcl -notrace
# Log file           : A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1/ov5640_hdmi.vdi
# Journal file       : A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1\vivado.jou
# Running On         : Fahu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 19327 MB
# Total Virtual      : 36218 MB
# Available Virtual  : 6872 MB
#-----------------------------------------------------------
source ov5640_hdmi.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 655.633 ; gain = 205.109
Command: link_design -top ov5640_hdmi -part xc7a50tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50tfgg484-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 890.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1582.805 ; gain = 574.844
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz_0/inst'
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0'
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0'
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0'
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0'
Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/pin.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/pin.xdc:1]
Finished Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/pin.xdc]
Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc]
WARNING: [Vivado 12-584] No ports matched 'sdram_data[31]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[30]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[29]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[28]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[27]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[26]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[25]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[24]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[23]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[22]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[21]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[20]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[19]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[18]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[17]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[16]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[16]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[17]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[18]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[19]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[20]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[21]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[22]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[23]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[24]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[25]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[26]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[27]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[28]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[29]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[30]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[31]'. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.srcs/constrs_1/new/sdram.xdc]
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_4' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0'
Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_4' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [a:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0'
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1583.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

12 Infos, 129 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1583.793 ; gain = 914.734
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1583.793 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1122c84e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1583.793 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1122c84e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1986.805 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1122c84e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1986.805 ; gain = 0.000
Phase 1 Initialization | Checksum: 1122c84e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1986.805 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1122c84e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1986.805 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1122c84e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1986.805 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1122c84e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1986.805 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2628efc14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1986.805 ; gain = 0.000
Retarget | Checksum: 2628efc14
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2628efc14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1986.805 ; gain = 0.000
Constant propagation | Checksum: 2628efc14
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1986.805 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1986.805 ; gain = 0.000
Phase 5 Sweep | Checksum: 1b927c51a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.571 . Memory (MB): peak = 1986.805 ; gain = 0.000
Sweep | Checksum: 1b927c51a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Sweep, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b927c51a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1986.805 ; gain = 0.000
BUFG optimization | Checksum: 1b927c51a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b927c51a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1986.805 ; gain = 0.000
Shift Register Optimization | Checksum: 1b927c51a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b927c51a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1986.805 ; gain = 0.000
Post Processing Netlist | Checksum: 1b927c51a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: ca5343fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.750 . Memory (MB): peak = 1986.805 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1986.805 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: ca5343fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.770 . Memory (MB): peak = 1986.805 ; gain = 0.000
Phase 9 Finalization | Checksum: ca5343fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.772 . Memory (MB): peak = 1986.805 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              11  |                                             13  |
|  Constant propagation         |               0  |               0  |                                             12  |
|  Sweep                        |               0  |               8  |                                             28  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ca5343fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1986.805 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ca5343fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1986.805 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ca5343fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1986.805 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1986.805 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ca5343fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1986.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 129 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.805 ; gain = 403.012
INFO: [Vivado 12-24828] Executing command : report_drc -file ov5640_hdmi_drc_opted.rpt -pb ov5640_hdmi_drc_opted.pb -rpx ov5640_hdmi_drc_opted.rpx
Command: report_drc -file ov5640_hdmi_drc_opted.rpt -pb ov5640_hdmi_drc_opted.pb -rpx ov5640_hdmi_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1/ov5640_hdmi_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1994.848 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2003.922 ; gain = 9.074
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2009.328 ; gain = 2.996
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2009.328 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2009.328 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2009.328 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.157 . Memory (MB): peak = 2009.328 ; gain = 14.480
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1/ov5640_hdmi_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2009.344 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 92b5d5ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2009.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2009.344 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cam_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y51
	cam_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ab6a66a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.948 . Memory (MB): peak = 2009.344 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14787192f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14787192f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2014.238 ; gain = 4.895
Phase 1 Placer Initialization | Checksum: 14787192f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15b058320

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18750cb5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 110e478b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 18580cb0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 115dd9ae6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 23 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 0, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 14 nets or LUTs. Breaked 3 LUTs, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2014.238 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |             11  |                    14  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |             11  |                    14  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: aa1bd5b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.238 ; gain = 4.895
Phase 2.5 Global Place Phase2 | Checksum: 861cc88f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2014.238 ; gain = 4.895
Phase 2 Global Placement | Checksum: 861cc88f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1530d6cc2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a3c9acb7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a4917dfb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b863f662

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10f04986a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14ab98128

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10fa53982

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14b77b31b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b1afa96a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.238 ; gain = 4.895
Phase 3 Detail Placement | Checksum: 1b1afa96a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.238 ; gain = 4.895

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f2cb3dfa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.081 | TNS=-51.963 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b67a7047

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2030.344 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1301b7546

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2030.344 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f2cb3dfa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2030.344 ; gain = 21.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.834. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1721ed9cf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000
Phase 4.1 Post Commit Optimization | Checksum: 1721ed9cf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1721ed9cf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1721ed9cf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000
Phase 4.3 Placer Reporting | Checksum: 1721ed9cf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2030.344 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18a0ea4e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000
Ending Placer Task | Checksum: dfb53688

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2030.344 ; gain = 21.000
80 Infos, 130 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2030.344 ; gain = 21.016
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ov5640_hdmi_utilization_placed.rpt -pb ov5640_hdmi_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file ov5640_hdmi_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2030.344 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file ov5640_hdmi_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 2030.344 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2043.953 ; gain = 8.883
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2049.383 ; gain = 5.430
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.383 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2049.383 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2049.383 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2049.383 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.459 . Memory (MB): peak = 2049.383 ; gain = 5.430
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1/ov5640_hdmi_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 2049.516 ; gain = 0.133
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.59s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2049.516 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.834 | TNS=-44.849 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b4699ae6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 2049.562 ; gain = 0.047
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.834 | TNS=-44.849 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1b4699ae6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 2049.562 ; gain = 0.047

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.834 | TNS=-44.849 |
INFO: [Physopt 32-663] Processed net u_hdmi_top/u_video_driver/cnt_v_reg_n_0_[9].  Re-placed instance u_hdmi_top/u_video_driver/cnt_v_reg[9]
INFO: [Physopt 32-735] Processed net u_hdmi_top/u_video_driver/cnt_v_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.825 | TNS=-44.716 |
INFO: [Physopt 32-663] Processed net u_hdmi_top/u_video_driver/cnt_h[10].  Re-placed instance u_hdmi_top/u_video_driver/cnt_h_reg[10]
INFO: [Physopt 32-735] Processed net u_hdmi_top/u_video_driver/cnt_h[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.825 | TNS=-44.578 |
INFO: [Physopt 32-663] Processed net u_hdmi_top/u_video_driver/cnt_h[2].  Re-placed instance u_hdmi_top/u_video_driver/cnt_h_reg[2]
INFO: [Physopt 32-735] Processed net u_hdmi_top/u_video_driver/cnt_h[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.825 | TNS=-44.440 |
INFO: [Physopt 32-663] Processed net u_hdmi_top/u_video_driver/cnt_h[3].  Re-placed instance u_hdmi_top/u_video_driver/cnt_h_reg[3]
INFO: [Physopt 32-735] Processed net u_hdmi_top/u_video_driver/cnt_h[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.824 | TNS=-44.302 |
INFO: [Physopt 32-663] Processed net u_hdmi_top/u_video_driver/cnt_v_reg_n_0_[5].  Re-placed instance u_hdmi_top/u_video_driver/cnt_v_reg[5]
INFO: [Physopt 32-735] Processed net u_hdmi_top/u_video_driver/cnt_v_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.824 | TNS=-44.179 |
INFO: [Physopt 32-702] Processed net u_hdmi_top/u_video_driver/cnt_v_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.738 | TNS=-42.029 |
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0].  Re-placed instance u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[0]
INFO: [Physopt 32-735] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.634 | TNS=-39.429 |
INFO: [Physopt 32-81] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-38.779 |
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out5_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req1_carry_i_3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_data_count[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[1].  Re-placed instance u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[1]
INFO: [Physopt 32-735] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-37.704 |
INFO: [Physopt 32-663] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]_repN.  Re-placed instance u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[0]_replica
INFO: [Physopt 32-735] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-36.629 |
INFO: [Physopt 32-663] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[2].  Re-placed instance u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]
INFO: [Physopt 32-735] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-34.004 |
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out5_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req1_carry_i_3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_data_count[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_top/u_video_driver/cnt_v_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-34.004 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2049.562 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1b4699ae6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2049.562 ; gain = 0.047

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-34.004 |
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out5_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req1_carry_i_3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_data_count[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_top/u_video_driver/cnt_v_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out5_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req1_carry_i_3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_req1_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_data_count[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_hdmi_top/u_video_driver/cnt_v_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_sequential_init_state_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_sdram_top/u_sdram_controller/u_sdram_ctrl/init_state[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.613 | TNS=-34.004 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2049.562 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1b4699ae6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.562 ; gain = 0.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2049.562 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.613 | TNS=-34.004 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.221  |         10.845  |            1  |              0  |                    11  |           0  |           2  |  00:00:04  |
|  Total          |          0.221  |         10.845  |            1  |              0  |                    11  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2049.562 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1b1bdad28

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.562 ; gain = 0.047
INFO: [Common 17-83] Releasing license: Implementation
172 Infos, 130 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2076.391 ; gain = 8.895
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 2081.820 ; gain = 5.430
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.820 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2081.820 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2081.820 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2081.820 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.444 . Memory (MB): peak = 2081.820 ; gain = 11.355
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1/ov5640_hdmi_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8e441561 ConstDB: 0 ShapeSum: d90764d0 RouteDB: 6d8e6c8
Post Restoration Checksum: NetGraph: d97dba9e | NumContArr: 83f36b1c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e2c31af4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2145.570 ; gain = 63.750

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e2c31af4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2145.570 ; gain = 63.750

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e2c31af4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2145.570 ; gain = 63.750
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28d1ac7b4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2180.016 ; gain = 98.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.598 | TNS=-31.721| WHS=-1.493 | THS=-148.452|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1bcd7f968

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.016 ; gain = 98.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.598 | TNS=-33.882| WHS=-3.189 | THS=-97.137|

Phase 2.4 Update Timing for Bus Skew | Checksum: 20e61723e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2180.016 ; gain = 98.195

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 20e61723e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2204.879 ; gain = 123.059

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000398629 %
  Global Horizontal Routing Utilization  = 0.00221239 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1888
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1888
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 256478f09

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.879 ; gain = 123.059

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 256478f09

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.879 ; gain = 123.059

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1ea848fc1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2204.879 ; gain = 123.059
Phase 4 Initial Routing | Checksum: 1ea848fc1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2204.879 ; gain = 123.059

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.140 | TNS=-79.702| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 3270a0c2a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2219.688 ; gain = 137.867

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.828 | TNS=-69.471| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 21e1a849e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2224.762 ; gain = 142.941
Phase 5 Rip-up And Reroute | Checksum: 21e1a849e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e0fe089e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2224.762 ; gain = 142.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.828 | TNS=-69.471| WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 295939dca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 295939dca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2224.762 ; gain = 142.941
Phase 6 Delay and Skew Optimization | Checksum: 295939dca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.828 | TNS=-69.479| WHS=-3.109 | THS=-90.376|

Phase 7.1 Hold Fix Iter | Checksum: 30f853e76

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 2de4d8f21

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941
WARNING: [Route 35-468] The router encountered 4 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_req_i_1/I5
	u_sdram_top/u_sdram_controller/u_sdram_ctrl/cam_vsync_d0_i_1/I0
	u_sdram_top/u_sdram_controller/u_sdram_ctrl/cam_vsync_d0_i_1/I2
	u_sdram_top/u_sdram_controller/u_sdram_ctrl/cam_vsync_d0_i_1/I1

Phase 7 Post Hold Fix | Checksum: 2de4d8f21

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04815 %
  Global Horizontal Routing Utilization  = 1.06481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2de4d8f21

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2de4d8f21

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29b3f466c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29b3f466c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 29b3f466c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.256 | TNS=-340.597| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 29b3f466c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941
Total Elapsed time in route_design: 43.13 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 19432929d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19432929d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2224.762 ; gain = 142.941

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 132 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 2224.762 ; gain = 142.941
INFO: [Vivado 12-24828] Executing command : report_drc -file ov5640_hdmi_drc_routed.rpt -pb ov5640_hdmi_drc_routed.pb -rpx ov5640_hdmi_drc_routed.rpx
Command: report_drc -file ov5640_hdmi_drc_routed.rpt -pb ov5640_hdmi_drc_routed.pb -rpx ov5640_hdmi_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1/ov5640_hdmi_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2224.762 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file ov5640_hdmi_methodology_drc_routed.rpt -pb ov5640_hdmi_methodology_drc_routed.pb -rpx ov5640_hdmi_methodology_drc_routed.rpx
Command: report_methodology -file ov5640_hdmi_methodology_drc_routed.rpt -pb ov5640_hdmi_methodology_drc_routed.pb -rpx ov5640_hdmi_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1/ov5640_hdmi_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2238.301 ; gain = 13.539
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file ov5640_hdmi_timing_summary_routed.rpt -pb ov5640_hdmi_timing_summary_routed.pb -rpx ov5640_hdmi_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file ov5640_hdmi_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file ov5640_hdmi_route_status.rpt -pb ov5640_hdmi_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file ov5640_hdmi_power_routed.rpt -pb ov5640_hdmi_power_summary_routed.pb -rpx ov5640_hdmi_power_routed.rpx
Command: report_power -file ov5640_hdmi_power_routed.rpt -pb ov5640_hdmi_power_summary_routed.pb -rpx ov5640_hdmi_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
205 Infos, 133 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file ov5640_hdmi_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file ov5640_hdmi_bus_skew_routed.rpt -pb ov5640_hdmi_bus_skew_routed.pb -rpx ov5640_hdmi_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2246.254 ; gain = 21.492
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2255.273 ; gain = 8.941
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 2260.672 ; gain = 11.352
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2260.672 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2260.672 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2260.672 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2260.672 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 2260.672 ; gain = 14.336
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/Vivado/A7/K9_F407/example/40_ov5640_hdmi/prj/ov5640_hdmi.runs/impl_1/ov5640_hdmi_routed.dcp' has been generated.
Command: write_bitstream -force ov5640_hdmi.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13349312 bits.
Writing bitstream ./ov5640_hdmi.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
220 Infos, 133 Warnings, 33 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2747.305 ; gain = 486.633
INFO: [Common 17-206] Exiting Vivado at Sun Dec  7 13:10:09 2025...
