#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jun 24 10:56:26 2022
# Process ID: 29898
# Current directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/impl_1
# Command line: vivado -log xilinx_zc706_base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_zc706_base_wrapper.tcl -notrace
# Log file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/impl_1/xilinx_zc706_base_wrapper.vdi
# Journal file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/impl_1/vivado.jou
# Running On: mdu-virtual-machine, OS: Linux, CPU Frequency: 2000.000 MHz, CPU Physical cores: 8, Host memory: 33672 MB
#-----------------------------------------------------------
source xilinx_zc706_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36737
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2755.090 ; gain = 7.953 ; free physical = 13869 ; free virtual = 26745
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top xilinx_zc706_base_wrapper -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0.dcp' for cell 'xilinx_zc706_base_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0.dcp' for cell 'xilinx_zc706_base_i/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.dcp' for cell 'xilinx_zc706_base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0.dcp' for cell 'xilinx_zc706_base_i/matmul_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0.dcp' for cell 'xilinx_zc706_base_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_2.dcp' for cell 'xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1.dcp' for cell 'xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2755.188 ; gain = 0.000 ; free physical = 13400 ; free virtual = 26287
INFO: [Netlist 29-17] Analyzing 523 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. xilinx_zc706_base_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xilinx_zc706_base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0_board.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0_board.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3136.156 ; gain = 325.039 ; free physical = 12790 ; free virtual = 25709
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0.xdc] for cell 'xilinx_zc706_base_i/ps7/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0.xdc] for cell 'xilinx_zc706_base_i/ps7/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0_clocks.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0_clocks.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst'
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3400.285 ; gain = 0.000 ; free physical = 12801 ; free virtual = 25726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 83 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 60 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16 instances

37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3400.285 ; gain = 645.195 ; free physical = 12801 ; free virtual = 25726
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 3855
   registers : 6340
   brams     : 7.5
   dsps      : 64
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3400.285 ; gain = 0.000 ; free physical = 12791 ; free virtual = 25718

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ab2107e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3400.285 ; gain = 0.000 ; free physical = 12771 ; free virtual = 25700

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_1 into driver instance xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_i_1 into driver instance xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__3, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1 into driver instance xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/matmul_1/inst/gmem1_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_i_1__0 into driver instance xilinx_zc706_base_i/matmul_1/inst/gmem1_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/flow_control_loop_pipe_sequential_init_U/empty_31_reg_5307[5]_i_1 into driver instance xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_440[12]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 66 inverter(s) to 135 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 130f845ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12550 ; free virtual = 25483
INFO: [Opt 31-389] Phase Retarget created 143 cells and removed 298 cells
INFO: [Opt 31-1021] In phase Retarget, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 78698646

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12549 ; free virtual = 25483
INFO: [Opt 31-389] Phase Constant propagation created 374 cells and removed 1772 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e8785ec0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12549 ; free virtual = 25484
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1193 cells
INFO: [Opt 31-1021] In phase Sweep, 380 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e8785ec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12548 ; free virtual = 25483
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e8785ec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12548 ; free virtual = 25483
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_14 into driver instance xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_22, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[48]_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[48]_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_14 into driver instance xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_22, which resulted in an inversion of 9 pins
Phase 6 Post Processing Netlist | Checksum: ea12f872

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12548 ; free virtual = 25483
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             143  |             298  |                                             77  |
|  Constant propagation         |             374  |            1772  |                                             81  |
|  Sweep                        |               0  |            1193  |                                            380  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                            107  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12547 ; free virtual = 25483
Ending Logic Optimization Task | Checksum: d7f38a09

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12547 ; free virtual = 25483

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 4 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: da43d369

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12503 ; free virtual = 25448
Ending Power Optimization Task | Checksum: da43d369

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.016 ; gain = 338.922 ; free physical = 12515 ; free virtual = 25460

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12c3a1b88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12518 ; free virtual = 25468
Ending Final Cleanup Task | Checksum: 12c3a1b88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12516 ; free virtual = 25467

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12516 ; free virtual = 25467
Ending Netlist Obfuscation Task | Checksum: 12c3a1b88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12516 ; free virtual = 25467
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3763.016 ; gain = 362.730 ; free physical = 12516 ; free virtual = 25466
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12442 ; free virtual = 25398
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7e6a0e81

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12442 ; free virtual = 25398
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12442 ; free virtual = 25398

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1206b1a66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12461 ; free virtual = 25420

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f7d010b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12441 ; free virtual = 25404

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f7d010b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12441 ; free virtual = 25404
Phase 1 Placer Initialization | Checksum: 1f7d010b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12436 ; free virtual = 25400

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 102070754

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12413 ; free virtual = 25378

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1563cd78d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12411 ; free virtual = 25377

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1563cd78d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12411 ; free virtual = 25377

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 520 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 229 nets or LUTs. Breaked 0 LUT, combined 229 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12313 ; free virtual = 25296

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            229  |                   229  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            229  |                   229  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10b1d6c33

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12312 ; free virtual = 25297
Phase 2.4 Global Placement Core | Checksum: 137f02a11

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12304 ; free virtual = 25292
Phase 2 Global Placement | Checksum: 137f02a11

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12311 ; free virtual = 25299

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a2f6df5c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12311 ; free virtual = 25301

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 105dd8349

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12306 ; free virtual = 25298

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d5253604

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12305 ; free virtual = 25297

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10a2b76a8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12305 ; free virtual = 25297

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19dbd79ee

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12281 ; free virtual = 25280

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ea84992a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12281 ; free virtual = 25281

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 191f5e943

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12281 ; free virtual = 25281
Phase 3 Detail Placement | Checksum: 191f5e943

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12281 ; free virtual = 25281

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 207d65480

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.926 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2781db12f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12266 ; free virtual = 25270
INFO: [Place 46-33] Processed net xilinx_zc706_base_i/matmul_1/inst/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b8e755e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12265 ; free virtual = 25270
Phase 4.1.1.1 BUFG Insertion | Checksum: 207d65480

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12264 ; free virtual = 25270

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.926. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12901b298

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12264 ; free virtual = 25270

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12264 ; free virtual = 25270
Phase 4.1 Post Commit Optimization | Checksum: 12901b298

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12264 ; free virtual = 25270

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12901b298

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12272 ; free virtual = 25277

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12901b298

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277
Phase 4.3 Placer Reporting | Checksum: 12901b298

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f951691e

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277
Ending Placer Task | Checksum: db66ff62

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:56 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12367 ; free virtual = 25373
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
INFO: System Diagram: Run step: placed

Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3d88b058 ConstDB: 0 ShapeSum: 9dde4f0a RouteDB: 0
Post Restoration Checksum: NetGraph: 8939e40c NumContArr: 144ce93d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 9d86cd49

Time (s): cpu = 00:01:47 ; elapsed = 00:01:28 . Memory (MB): peak = 3787.934 ; gain = 24.918 ; free physical = 11992 ; free virtual = 25084

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9d86cd49

Time (s): cpu = 00:01:47 ; elapsed = 00:01:28 . Memory (MB): peak = 3787.934 ; gain = 24.918 ; free physical = 11995 ; free virtual = 25087

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9d86cd49

Time (s): cpu = 00:01:47 ; elapsed = 00:01:29 . Memory (MB): peak = 3823.930 ; gain = 60.914 ; free physical = 11945 ; free virtual = 25038

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9d86cd49

Time (s): cpu = 00:01:47 ; elapsed = 00:01:29 . Memory (MB): peak = 3823.930 ; gain = 60.914 ; free physical = 11945 ; free virtual = 25038
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23489557e

Time (s): cpu = 00:02:02 ; elapsed = 00:01:37 . Memory (MB): peak = 3886.992 ; gain = 123.977 ; free physical = 11922 ; free virtual = 25022
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.173  | TNS=0.000  | WHS=-0.365 | THS=-1309.096|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16312
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16312
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f59df197

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3889.992 ; gain = 126.977 ; free physical = 11911 ; free virtual = 25015

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f59df197

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3889.992 ; gain = 126.977 ; free physical = 11911 ; free virtual = 25015
Phase 3 Initial Routing | Checksum: c0317b36

Time (s): cpu = 00:02:18 ; elapsed = 00:01:44 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11886 ; free virtual = 24993

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 874
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989
Phase 4 Rip-up And Reroute | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989
Phase 5 Delay and Skew Optimization | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e45891f

Time (s): cpu = 00:02:35 ; elapsed = 00:01:54 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11873 ; free virtual = 24989
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.409  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b13d65ae

Time (s): cpu = 00:02:35 ; elapsed = 00:01:55 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11873 ; free virtual = 24989
Phase 6 Post Hold Fix | Checksum: 1b13d65ae

Time (s): cpu = 00:02:35 ; elapsed = 00:01:55 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11873 ; free virtual = 24989

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.805205 %
  Global Horizontal Routing Utilization  = 1.06341 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b1778917

Time (s): cpu = 00:02:36 ; elapsed = 00:01:55 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11871 ; free virtual = 24987

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b1778917

Time (s): cpu = 00:02:36 ; elapsed = 00:01:55 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11871 ; free virtual = 24987

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1375d024b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:57 . Memory (MB): peak = 3970.031 ; gain = 207.016 ; free physical = 11868 ; free virtual = 24986

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.409  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1375d024b

Time (s): cpu = 00:02:40 ; elapsed = 00:01:58 . Memory (MB): peak = 3970.031 ; gain = 207.016 ; free physical = 11870 ; free virtual = 24989
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:41 ; elapsed = 00:01:58 . Memory (MB): peak = 3970.031 ; gain = 207.016 ; free physical = 11950 ; free virtual = 25069

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:02:02 . Memory (MB): peak = 3970.031 ; gain = 207.016 ; free physical = 11950 ; free virtual = 25069
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
INFO: System Diagram: Run step: routed

WARNING: Unable to find metadata file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/debug_ip_layout.rtd
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3970.031 ; gain = 0.000 ; free physical = 11883 ; free virtual = 25045
INFO: [Common 17-1381] The checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/impl_1/xilinx_zc706_base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3970.031 ; gain = 0.000 ; free physical = 11924 ; free virtual = 25063
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_zc706_base_wrapper_timing_summary_routed.rpt -pb xilinx_zc706_base_wrapper_timing_summary_routed.pb -rpx xilinx_zc706_base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Command: write_bitstream -force xilinx_zc706_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A1)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 107 net(s) have no routable loads. The problem bus(es) and/or net(s) are xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 79 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./xilinx_zc706_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 4297.820 ; gain = 327.789 ; free physical = 11829 ; free virtual = 25020
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 11:01:38 2022...
