Classic Timing Analyzer report for lcd-driver
Wed Jun 26 11:36:18 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLOCK_50'
  6. Clock Hold: 'CLOCK_50'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                          ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.519 ns                         ; SW[1]                                         ; LCD_Display:u1|CHAR_COUNT[2]                  ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.458 ns                        ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; LCD_DATA[4]                                   ; CLOCK_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.135 ns                        ; SW[6]                                         ; LEDR[6]                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.319 ns                         ; SW[2]                                         ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 53.49 MHz ( period = 18.694 ns ) ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Reset_Delay:r0|oRESET                         ; LCD_Display:u1|next_command.FUNC_SET          ; CLOCK_50   ; CLOCK_50 ; 20           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                               ;                                               ;            ;          ; 20           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                          ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 53.49 MHz ( period = 18.694 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 53.49 MHz ( period = 18.694 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 53.50 MHz ( period = 18.692 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 53.52 MHz ( period = 18.684 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 53.56 MHz ( period = 18.670 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 54.15 MHz ( period = 18.466 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 54.15 MHz ( period = 18.466 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 54.16 MHz ( period = 18.464 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 54.18 MHz ( period = 18.456 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.255 ns                ;
; N/A                                     ; 54.22 MHz ( period = 18.442 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 54.31 MHz ( period = 18.414 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.224 ns                ;
; N/A                                     ; 54.31 MHz ( period = 18.414 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.224 ns                ;
; N/A                                     ; 54.31 MHz ( period = 18.412 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.223 ns                ;
; N/A                                     ; 54.34 MHz ( period = 18.404 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 54.35 MHz ( period = 18.398 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 54.35 MHz ( period = 18.398 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 54.36 MHz ( period = 18.396 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 54.38 MHz ( period = 18.390 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 54.38 MHz ( period = 18.388 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 54.42 MHz ( period = 18.374 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 54.92 MHz ( period = 18.208 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.131 ns                ;
; N/A                                     ; 54.92 MHz ( period = 18.208 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.131 ns                ;
; N/A                                     ; 54.93 MHz ( period = 18.206 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 54.95 MHz ( period = 18.198 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 54.99 MHz ( period = 18.184 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; 55.15 MHz ( period = 18.134 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 55.15 MHz ( period = 18.134 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 55.15 MHz ( period = 18.132 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 55.18 MHz ( period = 18.124 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 55.22 MHz ( period = 18.110 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 57.43 MHz ( period = 17.414 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.740 ns                ;
; N/A                                     ; 57.43 MHz ( period = 17.414 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.740 ns                ;
; N/A                                     ; 57.43 MHz ( period = 17.412 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.739 ns                ;
; N/A                                     ; 57.46 MHz ( period = 17.404 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; 57.50 MHz ( period = 17.390 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; 58.30 MHz ( period = 17.152 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.609 ns                ;
; N/A                                     ; 58.30 MHz ( period = 17.152 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.609 ns                ;
; N/A                                     ; 58.31 MHz ( period = 17.150 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.608 ns                ;
; N/A                                     ; 58.34 MHz ( period = 17.142 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.604 ns                ;
; N/A                                     ; 58.38 MHz ( period = 17.128 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.597 ns                ;
; N/A                                     ; 60.80 MHz ( period = 16.448 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 60.87 MHz ( period = 16.428 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 61.14 MHz ( period = 16.356 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 61.38 MHz ( period = 16.292 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.721 ns                ;
; N/A                                     ; 61.46 MHz ( period = 16.272 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 61.62 MHz ( period = 16.228 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 61.73 MHz ( period = 16.200 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.667 ns                ;
; N/A                                     ; 61.74 MHz ( period = 16.196 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 61.77 MHz ( period = 16.190 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 61.84 MHz ( period = 16.170 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.667 ns                ;
; N/A                                     ; 62.12 MHz ( period = 16.098 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.623 ns                ;
; N/A                                     ; 62.22 MHz ( period = 16.072 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 62.27 MHz ( period = 16.058 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 62.31 MHz ( period = 16.050 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.599 ns                ;
; N/A                                     ; 62.32 MHz ( period = 16.046 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 62.35 MHz ( period = 16.038 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.591 ns                ;
; N/A                                     ; 62.39 MHz ( period = 16.028 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 62.62 MHz ( period = 15.970 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.966 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; 62.83 MHz ( period = 15.916 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 63.26 MHz ( period = 15.808 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 63.35 MHz ( period = 15.786 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.468 ns                ;
; N/A                                     ; 63.36 MHz ( period = 15.782 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 63.38 MHz ( period = 15.778 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 63.46 MHz ( period = 15.758 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 63.65 MHz ( period = 15.712 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 63.75 MHz ( period = 15.686 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.407 ns                ;
; N/A                                     ; 64.28 MHz ( period = 15.556 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 64.71 MHz ( period = 15.454 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.308 ns                ;
; N/A                                     ; 65.27 MHz ( period = 15.322 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 65.39 MHz ( period = 15.292 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 66.30 MHz ( period = 15.084 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 66.37 MHz ( period = 15.066 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 66.48 MHz ( period = 15.042 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 66.77 MHz ( period = 14.976 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|DATA_BUS_VALUE[4]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.069 ns                ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|DATA_BUS_VALUE[5]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 67.47 MHz ( period = 14.822 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 67.48 MHz ( period = 14.820 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|DATA_BUS_VALUE[4]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.818 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; LCD_Display:u1|DATA_BUS_VALUE[5]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.983 ns                ;
; N/A                                     ; 67.55 MHz ( period = 14.804 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 67.56 MHz ( period = 14.802 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.987 ns                ;
; N/A                                     ; 67.58 MHz ( period = 14.798 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 67.94 MHz ( period = 14.718 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|DATA_BUS_VALUE[4]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|DATA_BUS_VALUE[5]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 68.16 MHz ( period = 14.672 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.916 ns                ;
; N/A                                     ; 68.52 MHz ( period = 14.594 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 68.54 MHz ( period = 14.590 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.866 ns                ;
; N/A                                     ; 68.56 MHz ( period = 14.586 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|DATA_BUS_VALUE[4]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 68.57 MHz ( period = 14.584 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; LCD_Display:u1|DATA_BUS_VALUE[5]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.863 ns                ;
; N/A                                     ; 68.70 MHz ( period = 14.556 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|DATA_BUS_VALUE[4]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 68.71 MHz ( period = 14.554 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; LCD_Display:u1|DATA_BUS_VALUE[5]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.852 ns                ;
; N/A                                     ; 68.76 MHz ( period = 14.544 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; 68.78 MHz ( period = 14.540 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.851 ns                ;
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.785 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.340 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; 69.74 MHz ( period = 14.338 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; 69.86 MHz ( period = 14.314 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; 69.88 MHz ( period = 14.310 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.726 ns                ;
; N/A                                     ; 69.90 MHz ( period = 14.306 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|DATA_BUS_VALUE[4]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.724 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.304 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; LCD_Display:u1|DATA_BUS_VALUE[5]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.723 ns                ;
; N/A                                     ; 71.03 MHz ( period = 14.078 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.627 ns                ;
; N/A                                     ; 71.04 MHz ( period = 14.076 ns )                    ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.626 ns                ;
; N/A                                     ; 210.75 MHz ( period = 4.745 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 210.75 MHz ( period = 4.745 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 210.79 MHz ( period = 4.744 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.530 ns                ;
; N/A                                     ; 210.97 MHz ( period = 4.740 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.526 ns                ;
; N/A                                     ; 211.28 MHz ( period = 4.733 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.519 ns                ;
; N/A                                     ; 213.22 MHz ( period = 4.690 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 213.22 MHz ( period = 4.690 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 213.27 MHz ( period = 4.689 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.475 ns                ;
; N/A                                     ; 213.45 MHz ( period = 4.685 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 219.11 MHz ( period = 4.564 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 219.11 MHz ( period = 4.564 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 219.35 MHz ( period = 4.559 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.345 ns                ;
; N/A                                     ; 219.68 MHz ( period = 4.552 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.338 ns                ;
; N/A                                     ; 222.17 MHz ( period = 4.501 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; 222.17 MHz ( period = 4.501 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; 222.22 MHz ( period = 4.500 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.286 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.77 MHz ( period = 4.489 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; 224.01 MHz ( period = 4.464 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; 224.01 MHz ( period = 4.464 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; 224.27 MHz ( period = 4.459 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.245 ns                ;
; N/A                                     ; 224.62 MHz ( period = 4.452 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.238 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.669 ns                ;
; N/A                                     ; 232.94 MHz ( period = 4.293 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.634 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 239.52 MHz ( period = 4.175 ns )                    ; LCD_Display:u1|state.Print_String             ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; 239.58 MHz ( period = 4.174 ns )                    ; LCD_Display:u1|state.Print_String             ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; LCD_Display:u1|state.Print_String             ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.411 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; LCD_Display:u1|state.Print_String             ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.411 ns                ;
; N/A                                     ; 239.81 MHz ( period = 4.170 ns )                    ; LCD_Display:u1|state.Print_String             ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; 240.50 MHz ( period = 4.158 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.499 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.399 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 254.13 MHz ( period = 3.935 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.254 ns                ;
; N/A                                     ; 257.67 MHz ( period = 3.881 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; LCD_Display:u1|state.DISPLAY_ON               ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.140 ns                ;
; N/A                                     ; 264.48 MHz ( period = 3.781 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 264.69 MHz ( period = 3.778 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.119 ns                ;
; N/A                                     ; 268.67 MHz ( period = 3.722 ns )                    ; LCD_Display:u1|state.DISPLAY_OFF              ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.516 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.033 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.019 ns                ;
; N/A                                     ; 271.52 MHz ( period = 3.683 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 271.59 MHz ( period = 3.682 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|DATA_BUS_VALUE[1]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; LCD_Display:u1|DATA_BUS_VALUE[2]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 272.63 MHz ( period = 3.668 ns )                    ; LCD_Display:u1|CHAR_COUNT[3]                  ; LCD_Display:u1|DATA_BUS_VALUE[4]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.008 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|DATA_BUS_VALUE[0]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 279.17 MHz ( period = 3.582 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.911 ns                ;
; N/A                                     ; 280.19 MHz ( period = 3.569 ns )                    ; LCD_Display:u1|CHAR_COUNT[1]                  ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|DATA_BUS_VALUE[4]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 283.85 MHz ( period = 3.523 ns )                    ; LCD_Display:u1|CHAR_COUNT[4]                  ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.863 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; LCD_Display:u1|CHAR_COUNT[2]                  ; LCD_Display:u1|DATA_BUS_VALUE[6]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|next_command.Print_String ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; LCD_Display:u1|CHAR_COUNT[0]                  ; LCD_Display:u1|next_command.RETURN_HOME  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.854 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; LCD_Display:u1|state.RESET2                   ; LCD_Display:u1|DATA_BUS_VALUE[3]         ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; LCD_Display:u1|state.RESET1                   ; LCD_Display:u1|CHAR_COUNT[4]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.731 ns                ;
; N/A                                     ; 286.04 MHz ( period = 3.496 ns )                    ; LCD_Display:u1|state.RESET1                   ; LCD_Display:u1|CHAR_COUNT[0]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; 286.29 MHz ( period = 3.493 ns )                    ; LCD_Display:u1|state.RESET1                   ; LCD_Display:u1|CHAR_COUNT[2]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 286.29 MHz ( period = 3.493 ns )                    ; LCD_Display:u1|state.RESET1                   ; LCD_Display:u1|CHAR_COUNT[1]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[18]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[19]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; Reset_Delay:r0|Cont[13]                       ; Reset_Delay:r0|Cont[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; LCD_Display:u1|state.RESET1                   ; LCD_Display:u1|CHAR_COUNT[3]             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[13]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[14]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[12]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[15]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[18]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[19]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Reset_Delay:r0|Cont[18]                       ; Reset_Delay:r0|Cont[11]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; Reset_Delay:r0|Cont[14]                       ; Reset_Delay:r0|Cont[18]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; Reset_Delay:r0|Cont[14]                       ; Reset_Delay:r0|Cont[16]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; Reset_Delay:r0|Cont[14]                       ; Reset_Delay:r0|Cont[19]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; Reset_Delay:r0|Cont[14]                       ; Reset_Delay:r0|Cont[17]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; Reset_Delay:r0|Cont[14]                       ; Reset_Delay:r0|Cont[10]                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.246 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                               ;                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                    ;
+------------------------------------------+-----------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.FUNC_SET      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RESET3        ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_E                      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_CLEAR ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.MODE_SET      ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_ON    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.DISPLAY_OFF   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[0]          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.Print_String  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.LINE2         ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RETURN_HOME   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|LCD_RS                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[6]          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[7]          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|next_command.RESET2        ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[1]          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[2]          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[3]          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[4]          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Reset_Delay:r0|oRESET ; LCD_Display:u1|DATA_BUS_VALUE[5]          ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.615 ns                 ;
+------------------------------------------+-----------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                            ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; N/A   ; None         ; 6.519 ns   ; SW[1] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.519 ns   ; SW[1] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.518 ns   ; SW[1] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.514 ns   ; SW[1] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.507 ns   ; SW[1] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.464 ns   ; SW[4] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.464 ns   ; SW[4] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.463 ns   ; SW[4] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.459 ns   ; SW[4] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.452 ns   ; SW[4] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.401 ns   ; SW[7] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.401 ns   ; SW[7] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.400 ns   ; SW[7] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.396 ns   ; SW[7] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.389 ns   ; SW[7] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.365 ns   ; SW[3] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.365 ns   ; SW[3] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.364 ns   ; SW[3] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.360 ns   ; SW[3] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.359 ns   ; SW[0] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.359 ns   ; SW[0] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.358 ns   ; SW[0] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.354 ns   ; SW[0] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.353 ns   ; SW[3] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.347 ns   ; SW[0] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.239 ns   ; SW[6] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.239 ns   ; SW[6] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.238 ns   ; SW[6] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.234 ns   ; SW[6] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.227 ns   ; SW[6] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.081 ns   ; SW[5] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.081 ns   ; SW[5] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.080 ns   ; SW[5] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.076 ns   ; SW[5] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A   ; None         ; 6.069 ns   ; SW[5] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A   ; None         ; 5.653 ns   ; SW[2] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A   ; None         ; 5.653 ns   ; SW[2] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A   ; None         ; 5.652 ns   ; SW[2] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A   ; None         ; 5.648 ns   ; SW[2] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A   ; None         ; 5.641 ns   ; SW[2] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A   ; None         ; 5.496 ns   ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A   ; None         ; 5.461 ns   ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A   ; None         ; 5.361 ns   ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A   ; None         ; 5.348 ns   ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A   ; None         ; 5.338 ns   ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A   ; None         ; 5.312 ns   ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A   ; None         ; 5.302 ns   ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A   ; None         ; 5.302 ns   ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A   ; None         ; 5.299 ns   ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A   ; None         ; 5.290 ns   ; SW[4] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A   ; None         ; 5.288 ns   ; SW[4] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A   ; None         ; 5.270 ns   ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A   ; None         ; 5.266 ns   ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A   ; None         ; 5.266 ns   ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A   ; None         ; 5.238 ns   ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A   ; None         ; 5.230 ns   ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A   ; None         ; 5.227 ns   ; SW[7] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A   ; None         ; 5.225 ns   ; SW[7] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A   ; None         ; 5.220 ns   ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A   ; None         ; 5.202 ns   ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A   ; None         ; 5.201 ns   ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A   ; None         ; 5.194 ns   ; SW[0] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A   ; None         ; 5.191 ns   ; SW[3] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A   ; None         ; 5.191 ns   ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A   ; None         ; 5.189 ns   ; SW[3] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A   ; None         ; 5.185 ns   ; SW[0] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A   ; None         ; 5.184 ns   ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A   ; None         ; 5.183 ns   ; SW[0] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A   ; None         ; 5.155 ns   ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A   ; None         ; 5.120 ns   ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A   ; None         ; 5.103 ns   ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A   ; None         ; 5.093 ns   ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A   ; None         ; 4.988 ns   ; SW[0] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A   ; None         ; 4.980 ns   ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A   ; None         ; 4.944 ns   ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A   ; None         ; 4.927 ns   ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A   ; None         ; 4.926 ns   ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A   ; None         ; 4.907 ns   ; SW[5] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A   ; None         ; 4.905 ns   ; SW[5] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A   ; None         ; 4.862 ns   ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A   ; None         ; 4.836 ns   ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A   ; None         ; 4.833 ns   ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A   ; None         ; 4.822 ns   ; SW[0] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A   ; None         ; 4.821 ns   ; SW[0] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A   ; None         ; 4.644 ns   ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A   ; None         ; 4.634 ns   ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A   ; None         ; 4.612 ns   ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A   ; None         ; 4.611 ns   ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A   ; None         ; 4.598 ns   ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A   ; None         ; 4.576 ns   ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A   ; None         ; 4.575 ns   ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A   ; None         ; 4.534 ns   ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A   ; None         ; 4.494 ns   ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A   ; None         ; 4.493 ns   ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A   ; None         ; 4.469 ns   ; SW[1] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A   ; None         ; 4.467 ns   ; SW[1] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A   ; None         ; 4.465 ns   ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A   ; None         ; 4.464 ns   ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A   ; None         ; 4.407 ns   ; SW[6] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A   ; None         ; 4.405 ns   ; SW[6] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A   ; None         ; 4.365 ns   ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A   ; None         ; 4.276 ns   ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A   ; None         ; 4.167 ns   ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A   ; None         ; 3.908 ns   ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A   ; None         ; 3.907 ns   ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A   ; None         ; 3.900 ns   ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A   ; None         ; 3.821 ns   ; SW[2] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A   ; None         ; 3.819 ns   ; SW[2] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A   ; None         ; 3.429 ns   ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A   ; None         ; 2.786 ns   ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[7]              ; CLOCK_50 ;
; N/A   ; None         ; 0.047 ns   ; SW[7] ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; CLOCK_50 ;
; N/A   ; None         ; 0.026 ns   ; SW[1] ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; CLOCK_50 ;
; N/A   ; None         ; -0.287 ns  ; SW[4] ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; CLOCK_50 ;
; N/A   ; None         ; -0.349 ns  ; SW[6] ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; CLOCK_50 ;
; N/A   ; None         ; -0.381 ns  ; SW[3] ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; CLOCK_50 ;
; N/A   ; None         ; -0.433 ns  ; SW[0] ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; CLOCK_50 ;
; N/A   ; None         ; -0.462 ns  ; SW[5] ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; CLOCK_50 ;
; N/A   ; None         ; -0.824 ns  ; SW[2] ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; CLOCK_50 ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+----------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                             ; To          ; From Clock ;
+-------+--------------+------------+----------------------------------+-------------+------------+
; N/A   ; None         ; 14.458 ns  ; LCD_Display:u1|DATA_BUS_VALUE[4] ; LCD_DATA[4] ; CLOCK_50   ;
; N/A   ; None         ; 14.432 ns  ; LCD_Display:u1|DATA_BUS_VALUE[7] ; LCD_DATA[7] ; CLOCK_50   ;
; N/A   ; None         ; 13.655 ns  ; LCD_Display:u1|DATA_BUS_VALUE[3] ; LCD_DATA[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.173 ns  ; LCD_Display:u1|LCD_E             ; LCD_EN      ; CLOCK_50   ;
; N/A   ; None         ; 13.040 ns  ; LCD_Display:u1|DATA_BUS_VALUE[0] ; LCD_DATA[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.949 ns  ; LCD_Display:u1|LCD_RS            ; LCD_RS      ; CLOCK_50   ;
; N/A   ; None         ; 12.939 ns  ; LCD_Display:u1|DATA_BUS_VALUE[5] ; LCD_DATA[5] ; CLOCK_50   ;
; N/A   ; None         ; 12.771 ns  ; LCD_Display:u1|DATA_BUS_VALUE[1] ; LCD_DATA[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.750 ns  ; LCD_Display:u1|DATA_BUS_VALUE[2] ; LCD_DATA[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.629 ns  ; LCD_Display:u1|DATA_BUS_VALUE[6] ; LCD_DATA[6] ; CLOCK_50   ;
+-------+--------------+------------+----------------------------------+-------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 10.135 ns       ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 9.900 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 9.382 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 8.916 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 8.881 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 8.862 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 8.821 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 8.788 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 8.645 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 8.296 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 8.274 ns        ; SW[2]  ; LEDR[2]  ;
; N/A   ; None              ; 8.210 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 8.190 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 8.046 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 8.030 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 7.976 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 7.970 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 7.926 ns        ; SW[17] ; LEDR[17] ;
+-------+-------------------+-----------------+--------+----------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                            ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; N/A           ; None        ; 3.319 ns  ; SW[2] ; LCD_Display:u1|LCD_display_string:u1|chang[2] ; CLOCK_50 ;
; N/A           ; None        ; 2.937 ns  ; SW[0] ; LCD_Display:u1|LCD_display_string:u1|chang[0] ; CLOCK_50 ;
; N/A           ; None        ; 2.880 ns  ; SW[3] ; LCD_Display:u1|LCD_display_string:u1|chang[3] ; CLOCK_50 ;
; N/A           ; None        ; 2.873 ns  ; SW[6] ; LCD_Display:u1|LCD_display_string:u1|chang[6] ; CLOCK_50 ;
; N/A           ; None        ; 2.819 ns  ; SW[5] ; LCD_Display:u1|LCD_display_string:u1|chang[5] ; CLOCK_50 ;
; N/A           ; None        ; 2.791 ns  ; SW[4] ; LCD_Display:u1|LCD_display_string:u1|chang[4] ; CLOCK_50 ;
; N/A           ; None        ; 2.513 ns  ; SW[1] ; LCD_Display:u1|LCD_display_string:u1|chang[1] ; CLOCK_50 ;
; N/A           ; None        ; 2.306 ns  ; SW[7] ; LCD_Display:u1|LCD_display_string:u1|chang[7] ; CLOCK_50 ;
; N/A           ; None        ; -2.556 ns ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[7]              ; CLOCK_50 ;
; N/A           ; None        ; -2.579 ns ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A           ; None        ; -2.603 ns ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A           ; None        ; -2.795 ns ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A           ; None        ; -3.022 ns ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A           ; None        ; -3.177 ns ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A           ; None        ; -3.178 ns ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A           ; None        ; -3.180 ns ; SW[5] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A           ; None        ; -3.182 ns ; SW[5] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A           ; None        ; -3.199 ns ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A           ; None        ; -3.232 ns ; SW[2] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A           ; None        ; -3.234 ns ; SW[2] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A           ; None        ; -3.239 ns ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A           ; None        ; -3.320 ns ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A           ; None        ; -3.321 ns ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A           ; None        ; -3.387 ns ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A           ; None        ; -3.404 ns ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A           ; None        ; -3.422 ns ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A           ; None        ; -3.503 ns ; SW[0] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A           ; None        ; -3.503 ns ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A           ; None        ; -3.504 ns ; SW[0] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A           ; None        ; -3.513 ns ; SW[6] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A           ; None        ; -3.515 ns ; SW[6] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A           ; None        ; -3.546 ns ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A           ; None        ; -3.549 ns ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A           ; None        ; -3.670 ns ; SW[0] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A           ; None        ; -3.689 ns ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A           ; None        ; -3.690 ns ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A           ; None        ; -3.704 ns ; SW[7] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A           ; None        ; -3.706 ns ; SW[7] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A           ; None        ; -3.710 ns ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A           ; None        ; -3.776 ns ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A           ; None        ; -3.795 ns ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A           ; None        ; -3.822 ns ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A           ; None        ; -3.835 ns ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A           ; None        ; -3.862 ns ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A           ; None        ; -3.865 ns ; SW[0] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A           ; None        ; -3.867 ns ; SW[0] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A           ; None        ; -3.868 ns ; SW[5] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A           ; None        ; -3.876 ns ; SW[0] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A           ; None        ; -3.893 ns ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A           ; None        ; -3.937 ns ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A           ; None        ; -3.956 ns ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A           ; None        ; -3.965 ns ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A           ; None        ; -3.977 ns ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A           ; None        ; -4.011 ns ; SW[2] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A           ; None        ; -4.045 ns ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A           ; None        ; -4.100 ns ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A           ; None        ; -4.101 ns ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A           ; None        ; -4.102 ns ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A           ; None        ; -4.104 ns ; SW[1] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A           ; None        ; -4.106 ns ; SW[1] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A           ; None        ; -4.106 ns ; SW[4] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A           ; None        ; -4.140 ns ; SW[7] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A           ; None        ; -4.201 ns ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[5]              ; CLOCK_50 ;
; N/A           ; None        ; -4.202 ns ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[4]              ; CLOCK_50 ;
; N/A           ; None        ; -4.313 ns ; SW[4] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A           ; None        ; -4.315 ns ; SW[4] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A           ; None        ; -4.323 ns ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A           ; None        ; -4.328 ns ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A           ; None        ; -4.329 ns ; SW[6] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A           ; None        ; -4.428 ns ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[2]              ; CLOCK_50 ;
; N/A           ; None        ; -4.430 ns ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[1]              ; CLOCK_50 ;
; N/A           ; None        ; -4.470 ns ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A           ; None        ; -4.570 ns ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[6]              ; CLOCK_50 ;
; N/A           ; None        ; -4.614 ns ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[3]              ; CLOCK_50 ;
; N/A           ; None        ; -4.677 ns ; SW[6] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.684 ns ; SW[6] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.688 ns ; SW[6] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.689 ns ; SW[6] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.689 ns ; SW[6] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.792 ns ; SW[1] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A           ; None        ; -4.815 ns ; SW[3] ; LCD_Display:u1|next_command.RETURN_HOME       ; CLOCK_50 ;
; N/A           ; None        ; -4.817 ns ; SW[3] ; LCD_Display:u1|next_command.Print_String      ; CLOCK_50 ;
; N/A           ; None        ; -4.868 ns ; SW[7] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.875 ns ; SW[7] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.879 ns ; SW[7] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; SW[7] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; SW[7] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A           ; None        ; -4.892 ns ; SW[3] ; LCD_Display:u1|DATA_BUS_VALUE[0]              ; CLOCK_50 ;
; N/A           ; None        ; -5.029 ns ; SW[0] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.036 ns ; SW[0] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.040 ns ; SW[0] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.041 ns ; SW[0] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.041 ns ; SW[0] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.054 ns ; SW[2] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.061 ns ; SW[2] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.065 ns ; SW[2] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.066 ns ; SW[2] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.066 ns ; SW[2] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.220 ns ; SW[5] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.227 ns ; SW[5] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.231 ns ; SW[5] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.232 ns ; SW[5] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.232 ns ; SW[5] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.477 ns ; SW[4] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.484 ns ; SW[4] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.488 ns ; SW[4] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.489 ns ; SW[4] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.489 ns ; SW[4] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.979 ns ; SW[3] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.986 ns ; SW[3] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.990 ns ; SW[3] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.991 ns ; SW[3] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A           ; None        ; -5.991 ns ; SW[3] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
; N/A           ; None        ; -6.144 ns ; SW[1] ; LCD_Display:u1|CHAR_COUNT[4]                  ; CLOCK_50 ;
; N/A           ; None        ; -6.151 ns ; SW[1] ; LCD_Display:u1|CHAR_COUNT[0]                  ; CLOCK_50 ;
; N/A           ; None        ; -6.155 ns ; SW[1] ; LCD_Display:u1|CHAR_COUNT[1]                  ; CLOCK_50 ;
; N/A           ; None        ; -6.156 ns ; SW[1] ; LCD_Display:u1|CHAR_COUNT[3]                  ; CLOCK_50 ;
; N/A           ; None        ; -6.156 ns ; SW[1] ; LCD_Display:u1|CHAR_COUNT[2]                  ; CLOCK_50 ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Jun 26 11:36:18 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd-driver -c lcd-driver --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|chang[1]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|chang[5]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|chang[7]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|chang[3]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|chang[6]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|chang[2]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|chang[0]" is a latch
    Warning: Node "LCD_Display:u1|LCD_display_string:u1|chang[4]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LCD_Display:u1|LCD_display_string:u1|WideOr0~25" as buffer
    Info: Detected gated clock "LCD_Display:u1|LCD_display_string:u1|WideOr0~26" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[4]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[1]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[2]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[0]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CHAR_COUNT[3]" as buffer
    Info: Detected ripple clock "LCD_Display:u1|CLK_400HZ" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 53.49 MHz between source register "LCD_Display:u1|LCD_display_string:u1|chang[5]" and destination register "LCD_Display:u1|CHAR_COUNT[3]" (period= 18.694 ns)
    Info: + Longest register to register delay is 3.364 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X40_Y32_N14; Fanout = 1; REG Node = 'LCD_Display:u1|LCD_display_string:u1|chang[5]'
        Info: 2: + IC(0.264 ns) + CELL(0.275 ns) = 0.539 ns; Loc. = LCCOMB_X40_Y32_N16; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux5~651'
        Info: 3: + IC(0.254 ns) + CELL(0.275 ns) = 1.068 ns; Loc. = LCCOMB_X40_Y32_N10; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux5~652'
        Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 1.467 ns; Loc. = LCCOMB_X40_Y32_N18; Fanout = 6; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux5~650'
        Info: 5: + IC(0.698 ns) + CELL(0.150 ns) = 2.315 ns; Loc. = LCCOMB_X43_Y32_N8; Fanout = 1; COMB Node = 'LCD_Display:u1|Equal1~65'
        Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 2.845 ns; Loc. = LCCOMB_X43_Y32_N2; Fanout = 5; COMB Node = 'LCD_Display:u1|Add2~122'
        Info: 7: + IC(0.285 ns) + CELL(0.150 ns) = 3.280 ns; Loc. = LCCOMB_X43_Y32_N18; Fanout = 1; COMB Node = 'LCD_Display:u1|Add2~133'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.364 ns; Loc. = LCFF_X43_Y32_N19; Fanout = 20; REG Node = 'LCD_Display:u1|CHAR_COUNT[3]'
        Info: Total cell delay = 1.359 ns ( 40.40 % )
        Info: Total interconnect delay = 2.005 ns ( 59.60 % )
    Info: - Smallest clock skew is -6.019 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 5.134 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.371 ns; Loc. = LCFF_X50_Y2_N1; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(2.226 ns) + CELL(0.537 ns) = 5.134 ns; Loc. = LCFF_X43_Y32_N19; Fanout = 20; REG Node = 'LCD_Display:u1|CHAR_COUNT[3]'
            Info: Total cell delay = 2.283 ns ( 44.47 % )
            Info: Total interconnect delay = 2.851 ns ( 55.53 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 11.153 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.371 ns; Loc. = LCFF_X50_Y2_N1; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(2.226 ns) + CELL(0.787 ns) = 5.384 ns; Loc. = LCFF_X43_Y32_N25; Fanout = 25; REG Node = 'LCD_Display:u1|CHAR_COUNT[1]'
            Info: 4: + IC(0.764 ns) + CELL(0.406 ns) = 6.554 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~25'
            Info: 5: + IC(0.741 ns) + CELL(0.438 ns) = 7.733 ns; Loc. = LCCOMB_X43_Y33_N4; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26'
            Info: 6: + IC(1.702 ns) + CELL(0.000 ns) = 9.435 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl'
            Info: 7: + IC(1.568 ns) + CELL(0.150 ns) = 11.153 ns; Loc. = LCCOMB_X40_Y32_N14; Fanout = 1; REG Node = 'LCD_Display:u1|LCD_display_string:u1|chang[5]'
            Info: Total cell delay = 3.527 ns ( 31.62 % )
            Info: Total interconnect delay = 7.626 ns ( 68.38 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Reset_Delay:r0|oRESET" and destination pin or register "LCD_Display:u1|next_command.FUNC_SET" for clock "CLOCK_50" (Hold time is 1.241 ns)
    Info: + Largest clock skew is 3.817 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.371 ns; Loc. = LCFF_X50_Y2_N1; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
            Info: 3: + IC(2.575 ns) + CELL(0.000 ns) = 4.946 ns; Loc. = CLKCTRL_G13; Fanout = 33; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.197 ns) + CELL(0.537 ns) = 6.680 ns; Loc. = LCFF_X39_Y33_N31; Fanout = 2; REG Node = 'LCD_Display:u1|next_command.FUNC_SET'
            Info: Total cell delay = 2.283 ns ( 34.18 % )
            Info: Total interconnect delay = 4.397 ns ( 65.82 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.863 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 41; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.255 ns) + CELL(0.537 ns) = 2.863 ns; Loc. = LCFF_X42_Y47_N21; Fanout = 25; REG Node = 'Reset_Delay:r0|oRESET'
            Info: Total cell delay = 1.496 ns ( 52.25 % )
            Info: Total interconnect delay = 1.367 ns ( 47.75 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 2.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y47_N21; Fanout = 25; REG Node = 'Reset_Delay:r0|oRESET'
        Info: 2: + IC(1.932 ns) + CELL(0.660 ns) = 2.592 ns; Loc. = LCFF_X39_Y33_N31; Fanout = 2; REG Node = 'LCD_Display:u1|next_command.FUNC_SET'
        Info: Total cell delay = 0.660 ns ( 25.46 % )
        Info: Total interconnect delay = 1.932 ns ( 74.54 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "LCD_Display:u1|CHAR_COUNT[3]" (data pin = "SW[1]", clock pin = "CLOCK_50") is 6.519 ns
    Info: + Longest pin to register delay is 11.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 4; PIN Node = 'SW[1]'
        Info: 2: + IC(6.947 ns) + CELL(0.438 ns) = 8.217 ns; Loc. = LCCOMB_X44_Y32_N24; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux5~647'
        Info: 3: + IC(0.676 ns) + CELL(0.393 ns) = 9.286 ns; Loc. = LCCOMB_X40_Y32_N8; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux5~649'
        Info: 4: + IC(0.261 ns) + CELL(0.245 ns) = 9.792 ns; Loc. = LCCOMB_X40_Y32_N18; Fanout = 6; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|Mux5~650'
        Info: 5: + IC(0.698 ns) + CELL(0.150 ns) = 10.640 ns; Loc. = LCCOMB_X43_Y32_N8; Fanout = 1; COMB Node = 'LCD_Display:u1|Equal1~65'
        Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 11.170 ns; Loc. = LCCOMB_X43_Y32_N2; Fanout = 5; COMB Node = 'LCD_Display:u1|Add2~122'
        Info: 7: + IC(0.285 ns) + CELL(0.150 ns) = 11.605 ns; Loc. = LCCOMB_X43_Y32_N18; Fanout = 1; COMB Node = 'LCD_Display:u1|Add2~133'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 11.689 ns; Loc. = LCFF_X43_Y32_N19; Fanout = 20; REG Node = 'LCD_Display:u1|CHAR_COUNT[3]'
        Info: Total cell delay = 2.567 ns ( 21.96 % )
        Info: Total interconnect delay = 9.122 ns ( 78.04 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 5.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.371 ns; Loc. = LCFF_X50_Y2_N1; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(2.226 ns) + CELL(0.537 ns) = 5.134 ns; Loc. = LCFF_X43_Y32_N19; Fanout = 20; REG Node = 'LCD_Display:u1|CHAR_COUNT[3]'
        Info: Total cell delay = 2.283 ns ( 44.47 % )
        Info: Total interconnect delay = 2.851 ns ( 55.53 % )
Info: tco from clock "CLOCK_50" to destination pin "LCD_DATA[4]" through register "LCD_Display:u1|DATA_BUS_VALUE[4]" is 14.458 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.371 ns; Loc. = LCFF_X50_Y2_N1; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(2.575 ns) + CELL(0.000 ns) = 4.946 ns; Loc. = CLKCTRL_G13; Fanout = 33; COMB Node = 'LCD_Display:u1|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.205 ns) + CELL(0.537 ns) = 6.688 ns; Loc. = LCFF_X39_Y32_N9; Fanout = 1; REG Node = 'LCD_Display:u1|DATA_BUS_VALUE[4]'
        Info: Total cell delay = 2.283 ns ( 34.14 % )
        Info: Total interconnect delay = 4.405 ns ( 65.86 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.520 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y32_N9; Fanout = 1; REG Node = 'LCD_Display:u1|DATA_BUS_VALUE[4]'
        Info: 2: + IC(4.848 ns) + CELL(2.672 ns) = 7.520 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'LCD_DATA[4]'
        Info: Total cell delay = 2.672 ns ( 35.53 % )
        Info: Total interconnect delay = 4.848 ns ( 64.47 % )
Info: Longest tpd from source pin "SW[6]" to destination pin "LEDR[6]" is 10.135 ns
    Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC23; Fanout = 4; PIN Node = 'SW[6]'
    Info: 2: + IC(6.671 ns) + CELL(2.642 ns) = 10.135 ns; Loc. = PIN_V29; Fanout = 0; PIN Node = 'LEDR[6]'
    Info: Total cell delay = 3.464 ns ( 34.18 % )
    Info: Total interconnect delay = 6.671 ns ( 65.82 % )
Info: th for register "LCD_Display:u1|LCD_display_string:u1|chang[2]" (data pin = "SW[2]", clock pin = "CLOCK_50") is 3.319 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 11.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.625 ns) + CELL(0.787 ns) = 2.371 ns; Loc. = LCFF_X50_Y2_N1; Fanout = 7; REG Node = 'LCD_Display:u1|CLK_400HZ'
        Info: 3: + IC(2.226 ns) + CELL(0.787 ns) = 5.384 ns; Loc. = LCFF_X43_Y32_N25; Fanout = 25; REG Node = 'LCD_Display:u1|CHAR_COUNT[1]'
        Info: 4: + IC(0.764 ns) + CELL(0.406 ns) = 6.554 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~25'
        Info: 5: + IC(0.741 ns) + CELL(0.438 ns) = 7.733 ns; Loc. = LCCOMB_X43_Y33_N4; Fanout = 1; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26'
        Info: 6: + IC(1.702 ns) + CELL(0.000 ns) = 9.435 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'LCD_Display:u1|LCD_display_string:u1|WideOr0~26clkctrl'
        Info: 7: + IC(1.558 ns) + CELL(0.150 ns) = 11.143 ns; Loc. = LCCOMB_X44_Y32_N22; Fanout = 1; REG Node = 'LCD_Display:u1|LCD_display_string:u1|chang[2]'
        Info: Total cell delay = 3.527 ns ( 31.65 % )
        Info: Total interconnect delay = 7.616 ns ( 68.35 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.824 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 4; PIN Node = 'SW[2]'
        Info: 2: + IC(6.721 ns) + CELL(0.271 ns) = 7.824 ns; Loc. = LCCOMB_X44_Y32_N22; Fanout = 1; REG Node = 'LCD_Display:u1|LCD_display_string:u1|chang[2]'
        Info: Total cell delay = 1.103 ns ( 14.10 % )
        Info: Total interconnect delay = 6.721 ns ( 85.90 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Wed Jun 26 11:36:18 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


