INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
WARNING: [VRFC 10-3609] overwriting previous definition of module 'para' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v:22]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU_b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_wd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF_wd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_pc' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wen' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wnum' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wdata' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU_a
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unit_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/ram_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Scpu_test_without_bne/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_tb
