// Seed: 359037694
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_7;
  wire  id_8;
  logic id_9;
  ;
  module_0 modCall_1 ();
  assign id_3 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout tri id_2;
  output wire id_1;
  assign id_2 = id_2 ? -1 : 1;
endmodule
