<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: memctl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('memctl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">memctl.h</div></div>
</div><!--header-->
<div class="contents">
<a href="memctl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * @brief Memory Controller definitions for the Qorvo PAC55xx series of microcontrollers</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * @addtogroup PAC55xx_memctl Memory Controller Defines</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * @ingroup PAC55xx_defines</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * @author Kevin Stefanik &lt;kevin@allocor.tech&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * @date 17 Mar 2020</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * Definitions in this file come from the PAC55XX Family User Guide Rev 1.23</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * by Active-Semi dated November 19, 2019.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/*</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * Copyright (C) 2020 Kevin Stefanik &lt;kevin@allocor.tech&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> *</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> *</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#ifndef LIBOPENCM3_PAC55XX_MEMCTL_H_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define LIBOPENCM3_PAC55XX_MEMCTL_H_</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;<a class="code" href="common_8h.html">libopencm3/cm3/common.h</a>&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &lt;<a class="code" href="pac55xx_2memorymap_8h.html">libopencm3/pac55xx/memorymap.h</a>&gt;</span><span class="comment"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"></span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/** @defgroup memctl_reg Memory Controller Configuration Register</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/** Memory Controller Configuration Register */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga5f3643d0426bce1143da908dc9f6dfec">   41</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR          MMIO32(MEMCTL_BASE)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga496db13367eb59ba965327d2cc9f2e17">   42</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_WSTATE_MASK              (0xF)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga8eb944846c1e0778714f7e510114ca56">   43</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_WSTATE(ws)               ((ws) &amp; MEMCTL_MEMCTLR_WSTATE_MASK)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#gaddb05c104d01a7fc8f9d7e99e07697cb">   44</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_MCLKDIV_MASK             (0xF)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga22c9d287711bf18b474c88ce90c77453">   45</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_MCLKDIV_SHIFT            4</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/* Supported MCLK divisors: 1-16 */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga95a51331a64ec4b4be855a1c4886198a">   47</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_MCLKDIV(div)             (((div-1) &amp; MEMCTL_MEMCTLR_MCLKDIV_MASK) &lt;&lt; MEMCTL_MEMCTLR_MCLKDIV_SHIFT)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#gabe7ca24615ab2b010139a812074bdf70">   48</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_WRITEWORDCNT_MASK        (0x3)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga33e69820eba2fedbf02f2b8b87883485">   49</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_WRITEWORDCNT_SHIFT       8</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#gac69318a9651824d89d169db0e9caa61f">   50</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_WRITEWORDCNT(cnt)        (((cnt) &amp; MEMCTL_MEMCTLR_WRITEWORDCNT_MASK) &lt;&lt; MEMCTL_MEMCTLR_WRITEWORDCNT_SHIFT)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#gaacd36f900a477dcaa53d33e94bdb7eda">   51</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_SEIE                     BIT16</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga8030bd211d27c46816b3ebead6bc72b1">   52</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_DEIE                     BIT17</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#gacbcdeb20d07357aaa3507f55983765c4">   53</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_INVADDRIE                BIT18</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#gafc71a2b70429b1daf5efceddf684fee3">   54</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_STBY                     BIT19</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga724c066e0dc1e36a772d5d01a9f72320">   55</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_ECCDIS                   BIT20</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga6660b3a9d16ef16014a8b4801026f3c3">   56</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_CACHEDIS                 BIT21</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__memctl__reg.html#ga35f2361ff30da0cb942896ee0f17c6b4">   57</a></span><span class="preprocessor">#define MEMCTL_MEMCTLR_MCLKSEL                  BIT22</span><span class="comment"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"></span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/** @defgroup memstatus_reg Memory Controller Status Register</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/** Memory Controller Status Register */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#gabea80ecacbde75f18a0946dc02db2bd7">   63</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS       MMIO32(MEMCTL_BASE + 0x0004)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#gae31cd2e3015587f0a933911ed75ae963">   64</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_WBUSY                 BIT0</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#ga2e1b19752db83311838c4d3a01b095aa">   65</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_EBUSY                 BIT1</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#ga2594bf9b4ef74237108828f56fc963fe">   66</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_WRITEWORDCNT_MASK     (0x3)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#ga4061feab2dca21fdbffec81e6f27cac4">   67</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_WRITEWORDCNT_SHIFT    8</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#gad020916ffc539684758565cd5de5f47c">   68</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_WRITEWORDCNT          ((MEMCTL_MEMSTATUS &gt;&gt; MEMCTL_MEMSTATUS_WRITEWORDCNT_SHIFT) &amp; MEMCTL_MEMSTATUS_WRITEWORDCNT_MASK)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#gaa3fe5720c3c0dec2bfa7600356437306">   69</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_WRITEWORDCNT_4BYTES   (0)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#gac4bdf6c2108e9ae561058937c31aa019">   70</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_WRITEWORDCNT_8BYTES   (1)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#ga347e0f18ffdfe57e3114620d953eae2a">   71</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_WRITEWORDCNT_12BYTES  (2)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#ga8bdfc84d0b517ae1eb0fe0770e3498be">   72</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_WRITEWORDCNT_16BYTES  (3)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#ga6b9c0595ff4ab9faa062c1ddbf05b5eb">   73</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_SE                    BIT16</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#gadf4705cb601823bd6958f047ce64f00a">   74</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_DE                    BIT17</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__memstatus__reg.html#ga6a37aaaa5ca1e6e4791d9555968a9796">   75</a></span><span class="preprocessor">#define MEMCTL_MEMSTATUS_INVADDR               BIT18</span><span class="comment"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"></span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/** @defgroup flashlock_vals Flash Lock/Write Enable Register values</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/** Flash Lock Access Register */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group__flashlock__vals.html#ga15fe68302a061b07eb4e2d8fd42cb878">   81</a></span><span class="preprocessor">#define MEMCTL_FLASHLOCK       MMIO32(MEMCTL_BASE + 0x0008)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__flashlock__vals.html#ga336386853b68784bdd179e25d176637a">   82</a></span><span class="preprocessor">#define MEMCTL_FLASHLOCK_CLEAR                 (0)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group__flashlock__vals.html#ga2711d3c1c1d9a66a511315171baa918a">   83</a></span><span class="preprocessor">#define MEMCTL_FLASHLOCK_ALLOW_FLASH_WRITE     (0x43DF140A)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__flashlock__vals.html#ga47e19b4e9aeb2e95aad1a8c1ba43cbc5">   84</a></span><span class="preprocessor">#define MEMCTL_FLASHLOCK_ALLOW_MEMCTL_WRITE    (0xD513B490)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__flashlock__vals.html#ga9ea30b04dcea4ca087021f1f6c49dd50">   85</a></span><span class="preprocessor">#define MEMCTL_FLASHLOCK_ALLOW_INFO2_SWDFUSE   (0x79B4F762)</span><span class="comment"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"></span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/** Flash Page Address Register */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group__PAC55xx__memctl.html#ga749d0c89fba4eb255d6f39408416b556">   89</a></span><span class="preprocessor">#define MEMCTL_FLASHPAGE       MMIO32(MEMCTL_BASE + 0x000C)</span><span class="comment"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/** SWD Unlock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__PAC55xx__memctl.html#gaea67ddcbbfd0dd9f73e261829646fd53">   91</a></span><span class="preprocessor">#define MEMCTL_SWDUNLOCK       MMIO32(MEMCTL_BASE + 0x0010)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"></span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/** @defgroup flasherase_vals Flash Erase Enable Register values</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/** Flash Erase Enable Register */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__flasherase__vals.html#ga022d7de1677d0b10e0ab2ee57657834f">   96</a></span><span class="preprocessor">#define MEMCTL_FLASHERASE      MMIO32(MEMCTL_BASE + 0x0020)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__flasherase__vals.html#ga9703a06da1bc0aee069331721b24b020">   97</a></span><span class="preprocessor">#define MEMCTL_FLASHERASE_PAGE_ERASE           (0x8C799CA7)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group__flasherase__vals.html#gad4aa81ae3d2abbbc41d20cd3cfbd7fc8">   98</a></span><span class="preprocessor">#define MEMCTL_FLASHERASE_MASS_PAGE_ERASE      (0x09EE76C9)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__flasherase__vals.html#ga6cf8f42cb9c76609de4309f50c35a70f">   99</a></span><span class="preprocessor">#define MEMCTL_FLASHERASE_INFO3_ERASE          (0x1266FF45)</span><span class="comment"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"></span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><a class="code hl_define" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/**</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * @defgroup memctl_api Memory Controller API</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * @ingroup peripheral_apis</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * @brief &lt;b&gt;PAC5xx MEMCTL Driver&lt;/b&gt;</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2020 Kevin Stefanik &lt;kevin@allocor.tech&gt;</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * @date March 7, 2020</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * This library supports the MEMCTL module in the PAC55xx SoC from Qorvo.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> *</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"></span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/*@{*/</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"></span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/** Set the number of wait states for Flash reads.</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * @param[in] wstate  Wait states: 0-15</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#ac7633eb7fd2017f28a76f991f9959816">memctl_flash_set_wstate</a>(uint32_t wstate);<span class="comment"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/** Set the MCLK divisor.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * @param[in] div  HCLK to MCLK divisor: 1-16</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#ad0a14be9cbb392f06c9d9e3a77698624">memctl_flash_set_mclkdiv</a>(uint32_t div);<span class="comment"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/** Set WRITEWORDCOUNT to 0 to reset the Flash write data buffer */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a16b119834a0354db648fd51b864b1ef8">memctl_flash_reset_write_buffer</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/** Enable Flash Standby Mode */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a9957fb127ecc558f6d236958b6e30f6f">memctl_flash_standby_mode_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/** Disable Flash Standby Mode */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a19010b16cfb28f48366a872da3cadbeb">memctl_flash_standby_mode_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/** Enable Flash cache */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a71479c5afe2e3f9e907c3d0375336763">memctl_flash_cache_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/** Disable Flash cache */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#ae0ae2285c238d8089c2b5485b742d374">memctl_flash_cache_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/** Select ROSCCLK as input to Flash Memory Controller */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a40410e986c30551059e3bbf3fc81efe3">memctl_flash_select_roscclk</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/** Select MCLK as input to Flash Memory Controller */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a1535bbf5f14c68f02c73790b55c81f23">memctl_flash_select_mclk</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/** Enable SRAM ECC */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#aa438b06ea7ee9e821798ecfd1acbc8d3">memctl_sram_ecc_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/** Disable SRAM ECC */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a0b8c9661238043531fe4ed6d6b75dbec">memctl_sram_ecc_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/** Enable SRAM ECC Single Bit Detection Interrupt */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#ad329008c0a5f8611fcce5b1b36be24d4">memctl_sram_ecc_single_bit_interrupt_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/** Disable SRAM ECC Single Bit Detection Interrupt */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a9d010a3b6f97d6998f29200855bac5b5">memctl_sram_ecc_single_bit_interrupt_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/** Enable SRAM ECC Dual Bit Detection Interrupt */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a89e7715c96c65db30f0d422c9e4be2f5">memctl_sram_ecc_dual_bit_interrupt_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/** Disable SRAM ECC Dual Bit Detection Interrupt */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a8d89080661861421cf3bf5ae6fe0c05a">memctl_sram_ecc_dual_bit_interrupt_disable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/** Enable Invalid Memory Access Interrupt */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#aae5f86c8198948aeb6ad3b48963e04ab">memctl_invaddr_interrupt_enable</a>(<span class="keywordtype">void</span>);<span class="comment"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/** Disable Invalid Memory Access Interrupt */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="keywordtype">void</span> <a class="code hl_function" href="memctl_8h.html#a1a3b3913c390afdc09e1b4a6f41374c2">memctl_invaddr_interrupt_disable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"></span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><a class="code hl_define" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#endif </span><span class="comment">/* LIBOPENCM3_PAC55XX_MEMCTL_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acommon_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
<div class="ttc" id="acommon_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="acommon_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="amemctl_8h_html_a0b8c9661238043531fe4ed6d6b75dbec"><div class="ttname"><a href="memctl_8h.html#a0b8c9661238043531fe4ed6d6b75dbec">memctl_sram_ecc_disable</a></div><div class="ttdeci">void memctl_sram_ecc_disable(void)</div><div class="ttdoc">Disable SRAM ECC.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00058">memctl.c:58</a></div></div>
<div class="ttc" id="amemctl_8h_html_a1535bbf5f14c68f02c73790b55c81f23"><div class="ttname"><a href="memctl_8h.html#a1535bbf5f14c68f02c73790b55c81f23">memctl_flash_select_mclk</a></div><div class="ttdeci">void memctl_flash_select_mclk(void)</div><div class="ttdoc">Select MCLK as input to Flash Memory Controller.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00052">memctl.c:52</a></div></div>
<div class="ttc" id="amemctl_8h_html_a16b119834a0354db648fd51b864b1ef8"><div class="ttname"><a href="memctl_8h.html#a16b119834a0354db648fd51b864b1ef8">memctl_flash_reset_write_buffer</a></div><div class="ttdeci">void memctl_flash_reset_write_buffer(void)</div><div class="ttdoc">Set WRITEWORDCOUNT to 0 to reset the Flash write data buffer.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00034">memctl.c:34</a></div></div>
<div class="ttc" id="amemctl_8h_html_a19010b16cfb28f48366a872da3cadbeb"><div class="ttname"><a href="memctl_8h.html#a19010b16cfb28f48366a872da3cadbeb">memctl_flash_standby_mode_disable</a></div><div class="ttdeci">void memctl_flash_standby_mode_disable(void)</div><div class="ttdoc">Disable Flash Standby Mode.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00040">memctl.c:40</a></div></div>
<div class="ttc" id="amemctl_8h_html_a1a3b3913c390afdc09e1b4a6f41374c2"><div class="ttname"><a href="memctl_8h.html#a1a3b3913c390afdc09e1b4a6f41374c2">memctl_invaddr_interrupt_disable</a></div><div class="ttdeci">void memctl_invaddr_interrupt_disable(void)</div><div class="ttdoc">Disable Invalid Memory Access Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00076">memctl.c:76</a></div></div>
<div class="ttc" id="amemctl_8h_html_a40410e986c30551059e3bbf3fc81efe3"><div class="ttname"><a href="memctl_8h.html#a40410e986c30551059e3bbf3fc81efe3">memctl_flash_select_roscclk</a></div><div class="ttdeci">void memctl_flash_select_roscclk(void)</div><div class="ttdoc">Select ROSCCLK as input to Flash Memory Controller.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00049">memctl.c:49</a></div></div>
<div class="ttc" id="amemctl_8h_html_a71479c5afe2e3f9e907c3d0375336763"><div class="ttname"><a href="memctl_8h.html#a71479c5afe2e3f9e907c3d0375336763">memctl_flash_cache_enable</a></div><div class="ttdeci">void memctl_flash_cache_enable(void)</div><div class="ttdoc">Enable Flash cache.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00043">memctl.c:43</a></div></div>
<div class="ttc" id="amemctl_8h_html_a89e7715c96c65db30f0d422c9e4be2f5"><div class="ttname"><a href="memctl_8h.html#a89e7715c96c65db30f0d422c9e4be2f5">memctl_sram_ecc_dual_bit_interrupt_enable</a></div><div class="ttdeci">void memctl_sram_ecc_dual_bit_interrupt_enable(void)</div><div class="ttdoc">Enable SRAM ECC Dual Bit Detection Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00067">memctl.c:67</a></div></div>
<div class="ttc" id="amemctl_8h_html_a8d89080661861421cf3bf5ae6fe0c05a"><div class="ttname"><a href="memctl_8h.html#a8d89080661861421cf3bf5ae6fe0c05a">memctl_sram_ecc_dual_bit_interrupt_disable</a></div><div class="ttdeci">void memctl_sram_ecc_dual_bit_interrupt_disable(void)</div><div class="ttdoc">Disable SRAM ECC Dual Bit Detection Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00070">memctl.c:70</a></div></div>
<div class="ttc" id="amemctl_8h_html_a9957fb127ecc558f6d236958b6e30f6f"><div class="ttname"><a href="memctl_8h.html#a9957fb127ecc558f6d236958b6e30f6f">memctl_flash_standby_mode_enable</a></div><div class="ttdeci">void memctl_flash_standby_mode_enable(void)</div><div class="ttdoc">Enable Flash Standby Mode.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00037">memctl.c:37</a></div></div>
<div class="ttc" id="amemctl_8h_html_a9d010a3b6f97d6998f29200855bac5b5"><div class="ttname"><a href="memctl_8h.html#a9d010a3b6f97d6998f29200855bac5b5">memctl_sram_ecc_single_bit_interrupt_disable</a></div><div class="ttdeci">void memctl_sram_ecc_single_bit_interrupt_disable(void)</div><div class="ttdoc">Disable SRAM ECC Single Bit Detection Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00064">memctl.c:64</a></div></div>
<div class="ttc" id="amemctl_8h_html_aa438b06ea7ee9e821798ecfd1acbc8d3"><div class="ttname"><a href="memctl_8h.html#aa438b06ea7ee9e821798ecfd1acbc8d3">memctl_sram_ecc_enable</a></div><div class="ttdeci">void memctl_sram_ecc_enable(void)</div><div class="ttdoc">Enable SRAM ECC.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00055">memctl.c:55</a></div></div>
<div class="ttc" id="amemctl_8h_html_aae5f86c8198948aeb6ad3b48963e04ab"><div class="ttname"><a href="memctl_8h.html#aae5f86c8198948aeb6ad3b48963e04ab">memctl_invaddr_interrupt_enable</a></div><div class="ttdeci">void memctl_invaddr_interrupt_enable(void)</div><div class="ttdoc">Enable Invalid Memory Access Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00073">memctl.c:73</a></div></div>
<div class="ttc" id="amemctl_8h_html_ac7633eb7fd2017f28a76f991f9959816"><div class="ttname"><a href="memctl_8h.html#ac7633eb7fd2017f28a76f991f9959816">memctl_flash_set_wstate</a></div><div class="ttdeci">void memctl_flash_set_wstate(uint32_t wstate)</div><div class="ttdoc">Set the number of wait states for Flash reads.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00028">memctl.c:28</a></div></div>
<div class="ttc" id="amemctl_8h_html_ad0a14be9cbb392f06c9d9e3a77698624"><div class="ttname"><a href="memctl_8h.html#ad0a14be9cbb392f06c9d9e3a77698624">memctl_flash_set_mclkdiv</a></div><div class="ttdeci">void memctl_flash_set_mclkdiv(uint32_t div)</div><div class="ttdoc">Set the MCLK divisor.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00031">memctl.c:31</a></div></div>
<div class="ttc" id="amemctl_8h_html_ad329008c0a5f8611fcce5b1b36be24d4"><div class="ttname"><a href="memctl_8h.html#ad329008c0a5f8611fcce5b1b36be24d4">memctl_sram_ecc_single_bit_interrupt_enable</a></div><div class="ttdeci">void memctl_sram_ecc_single_bit_interrupt_enable(void)</div><div class="ttdoc">Enable SRAM ECC Single Bit Detection Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00061">memctl.c:61</a></div></div>
<div class="ttc" id="amemctl_8h_html_ae0ae2285c238d8089c2b5485b742d374"><div class="ttname"><a href="memctl_8h.html#ae0ae2285c238d8089c2b5485b742d374">memctl_flash_cache_disable</a></div><div class="ttdeci">void memctl_flash_cache_disable(void)</div><div class="ttdoc">Disable Flash cache.</div><div class="ttdef"><b>Definition:</b> <a href="memctl_8c_source.html#l00046">memctl.c:46</a></div></div>
<div class="ttc" id="apac55xx_2memorymap_8h_html"><div class="ttname"><a href="pac55xx_2memorymap_8h.html">memorymap.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_86fe0996b7ca055fd6fffb1bf7ab9fe6.html">pac55xx</a></li><li class="navelem"><a class="el" href="memctl_8h.html">memctl.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:13 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
