
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.19-s058_1, built Thu Apr 4 09:59:17 PDT 2024
Options:	-no_gui -no_cmd -no_logv -files ../../flow/innovus.tcl 
Date:		Tue Dec  2 21:13:00 2025
Host:		endeavour.ece.iit.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (8cores*32cpus*Intel(R) Xeon(R) Silver 4110 CPU @ 2.10GHz 11264KB)
OS:		Rocky Linux 8.10 (Green Obsidian)

License:
		[21:13:00.098107] Configured Lic search path (21.01-s002): 5280@heinlein.ece.iit.edu:27013@sejong.ece.iit.edu:27000@heinlein.ece.iit.edu

		invs	Innovus Implementation System	21.1	Denied
		invsb	Innovus Implementation System Basic	21.1	Denied
		fexl	First Encounter XL	21.1	Denied
		vdixl	Virtuoso Digital Implementation XL	21.1	Denied
		vdi	Virtuoso Digital Implementation	21.1	checkout succeeded
		Maximum number of instances allowed (1 x 50000).
Change the soft stacksize limit to 0.2%RAM (1027 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "../../flow/innovus.tcl" ...
<CMD> set init_mmmc_file ../../flow/setup-timing.tcl
<CMD> set init_verilog cpu-post-syn.v
<CMD> set init_lef_file {../../flow/rtk-tech.lef ../../flow/stdcells.lef}
<CMD> set init_gnd_net gnd
<CMD> set init_pwr_net vdd
<CMD> init_design
#% Begin Load MMMC data ... (date=12/02 21:13:21, mem=858.2M)
#% End Load MMMC data ... (date=12/02 21:13:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=859.2M, current mem=859.2M)
typical

Loading LEF file ../../flow/rtk-tech.lef ...

Loading LEF file ../../flow/stdcells.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../../flow/setup-timing.tcl
Reading libs_typical timing library '/ext/student-home/ryonkura_429fa25/ece429/ECE429-final/flow/stdcells.lib' ...
Read 135 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=29.0M, fe_cpu=0.37min, fe_real=0.37min, fe_mem=959.7M) ***
#% Begin Load netlist data ... (date=12/02 21:13:22, mem=877.6M)
*** Begin netlist parsing (mem=959.7M) ***
Created 135 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'cpu-post-syn.v'

*** Memory Usage v#1 (Current mem = 962.691M, initial mem = 487.000M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=962.7M) ***
#% End Load netlist data ... (date=12/02 21:13:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=887.0M, current mem=887.0M)
Top level cell is cpu.
Hooked 135 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell cpu ...
*** Netlist is unique.
** info: there are 136 modules.
** info: there are 12434 stdCell insts.

*** Memory Usage v#1 (Current mem = 1024.605M, initial mem = 487.000M) ***
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../../flow/rtk-typical.captable ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../../flow/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'cpu-post-syn.sdc' ...
Current (total cpu=0:00:23.0, real=0:00:23.0, peak res=1184.9M, current mem=1184.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File cpu-post-syn.sdc, Line 8).

INFO (CTE): Reading of timing constraints file cpu-post-syn.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1205.6M, current mem=1205.6M)
Current (total cpu=0:00:23.1, real=0:00:23.0, peak res=1205.6M, current mem=1205.6M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 7
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> globalNetConnect vdd -type pgpin -pin vdd -inst * -verbose
**WARN: (IMPDB-1261):	No PG pin 'vdd' in instances with basename '*' in the design.
**ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the power pins with the 'vdd' name pattern to a global net.  Unable to establish connection because the 'power' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> globalNetConnect gnd -type pgpin -pin gnd -inst * -verbose
**WARN: (IMPDB-1261):	No PG pin 'gnd' in instances with basename '*' in the design.
**ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'gnd' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> sroute -nets {vdd gnd}
#% Begin sroute (date=12/02 21:13:23, mem=1229.4M)

viaInitial starts at Tue Dec  2 21:13:23 2025
viaInitial ends at Tue Dec  2 21:13:23 2025
*** Begin SPECIAL ROUTE on Tue Dec  2 21:13:23 2025 ***
SPECIAL ROUTE ran on directory: /ext/student-home/ryonkura_429fa25/ece429/ECE429-final/syn/CRA
SPECIAL ROUTE ran on machine: endeavour.ece.iit.edu (Linux 4.18.0-553.69.1.el8_10.x86_64 Xeon 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2676.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 135 macros, 12 used
Read in 12 components
  12 core components: 12 unplaced, 0 placed, 0 fixed
Read in 83 logical pins
Read in 83 nets
Read in 2 special nets
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the gnd net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for vdd FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for gnd FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 126
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 126
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2684.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 126 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       126      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/02 21:13:23, total cpu=0:00:00.2, real=0:00:00.0, peak res=1253.2M, current mem=1246.8M)
<CMD> floorPlan -r 1.0 0.7 4.0 4.0 4.0 4.0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
<CMD> addRing -nets {vdd gnd} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=12/02 21:13:23, mem=1249.4M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 2.71) (176.51, 2.88).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 1.36) (176.51, 1.49).
addRing created 8 wires.
ViaGen created 633 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via1  |       125      |        0       |
|  via2  |       125      |        0       |
|  via3  |       125      |        0       |
|  via4  |       125      |        0       |
|  via5  |       125      |        0       |
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=12/02 21:13:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=1252.3M, current mem=1252.3M)
<CMD> addStripe -nets {gnd vdd} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/02 21:13:24, mem=1252.3M)

Initialize fgc environment(mem: 1342.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 0.700000 1.360000 0.700000 181.160004 with width 0.400000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 1.600000 2.460000 1.600000 180.059998 with width 0.400000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1342.0M)
Stripe generation is complete.
vias are now being generated.
addStripe created 70 wires.
ViaGen created 22015 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via1  |      4375      |        0       |
|  via2  |      4375      |        0       |
|  via3  |      4375      |        0       |
|  via4  |      4375      |        0       |
|  via5  |      4375      |        0       |
| metal6 |       70       |       NA       |
|  via6  |       140      |        0       |
+--------+----------------+----------------+
#% End addStripe (date=12/02 21:13:24, total cpu=0:00:00.9, real=0:00:00.0, peak res=1256.2M, current mem=1255.1M)
<CMD> addStripe -nets {gnd vdd} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/02 21:13:24, mem=1255.1M)

Initialize fgc environment(mem: 1344.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1344.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1352.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 1.480000 0.700000 182.979996 0.700000 with width 0.400000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.580000 1.600000 181.880005 1.600000 with width 0.400000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.0M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 40.51) (176.51, 40.69).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 40.51) (176.51, 40.69).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 65.71) (176.51, 65.89).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 65.71) (176.51, 65.89).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 110.51) (176.51, 110.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 110.51) (176.51, 110.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 135.71) (176.51, 135.88).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (1.48, 135.71) (176.51, 135.88).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 16.72) (176.51, 16.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 16.72) (176.51, 16.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 36.40) (176.51, 36.49).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 36.40) (176.51, 36.49).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 61.51) (176.51, 61.69).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 61.51) (176.51, 61.69).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 86.71) (176.51, 86.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 86.71) (176.51, 86.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 106.40) (176.51, 106.49).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 106.40) (176.51, 106.49).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 131.51) (176.51, 131.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal7 & metal1 at (2.58, 131.51) (176.51, 131.68).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 70 wires.
ViaGen created 2590 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |      2590      |        0       |
| metal7 |       70       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/02 21:13:25, total cpu=0:00:00.4, real=0:00:00.0, peak res=1264.2M, current mem=1260.8M)
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:25.0/0:00:24.3 (1.0), mem = 1353.0M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 951 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.9) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3407406 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1454.96 CPU=0:00:00.0 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1457.96)
Total number of fetched objects 11207
End delay calculation. (MEM=1616.79 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1616.79 CPU=0:00:02.3 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1591.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=1599.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=1599.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 4150 (43.0%) nets
3		: 4051 (42.0%) nets
4     -	14	: 1143 (11.8%) nets
15    -	39	: 304 (3.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=11517 (0 fixed + 11517 movable) #buf cell=0 #inv cell=2124 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9649 #term=36958 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=83
stdCell: 11517 single + 0 double + 0 multi
Total standard cell length = 14.9403 (mm), area = 0.0209 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.676.
Density for the design = 0.676.
       = stdcell_area 78633 sites (20916 um^2) / alloc_area 116250 sites (30923 um^2).
Pin Density = 0.3179.
            = total # of pins 36958 / total area 116250.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.630e-10 (7.03e-10 1.60e-10)
              Est.  stn bbox = 9.064e-10 (7.41e-10 1.65e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1789.5M
Iteration  2: Total net bbox = 8.630e-10 (7.03e-10 1.60e-10)
              Est.  stn bbox = 9.064e-10 (7.41e-10 1.65e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1789.5M
Iteration  3: Total net bbox = 4.071e+02 (2.36e+02 1.71e+02)
              Est.  stn bbox = 5.628e+02 (3.32e+02 2.31e+02)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1828.8M
Active setup views:
    analysis_default
Iteration  4: Total net bbox = 5.941e+04 (3.87e+04 2.07e+04)
              Est.  stn bbox = 9.042e+04 (5.81e+04 3.23e+04)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 1828.8M
Iteration  5: Total net bbox = 7.053e+04 (4.27e+04 2.78e+04)
              Est.  stn bbox = 1.142e+05 (7.05e+04 4.37e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 1828.8M
Iteration  6: Total net bbox = 7.914e+04 (4.72e+04 3.19e+04)
              Est.  stn bbox = 1.273e+05 (7.79e+04 4.94e+04)
              cpu = 0:00:05.1 real = 0:00:06.0 mem = 1848.6M
Iteration  7: Total net bbox = 9.599e+04 (5.63e+04 3.97e+04)
              Est.  stn bbox = 1.445e+05 (8.72e+04 5.73e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1865.5M
Iteration  8: Total net bbox = 9.599e+04 (5.63e+04 3.97e+04)
              Est.  stn bbox = 1.445e+05 (8.72e+04 5.73e+04)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1865.5M
Iteration  9: Total net bbox = 9.772e+04 (5.73e+04 4.04e+04)
              Est.  stn bbox = 1.475e+05 (8.88e+04 5.87e+04)
              cpu = 0:00:04.6 real = 0:00:05.0 mem = 1865.5M
Iteration 10: Total net bbox = 9.772e+04 (5.73e+04 4.04e+04)
              Est.  stn bbox = 1.475e+05 (8.88e+04 5.87e+04)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1865.5M
Iteration 11: Total net bbox = 1.017e+05 (5.87e+04 4.30e+04)
              Est.  stn bbox = 1.499e+05 (8.91e+04 6.08e+04)
              cpu = 0:00:11.3 real = 0:00:12.0 mem = 1865.5M
Iteration 12: Total net bbox = 1.017e+05 (5.87e+04 4.30e+04)
              Est.  stn bbox = 1.499e+05 (8.91e+04 6.08e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1865.5M
*** cost = 1.017e+05 (5.87e+04 4.30e+04) (cpu for global=0:00:41.0) real=0:00:43.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:27.9 real: 0:00:28.6
Core Placement runtime cpu: 0:00:29.3 real: 0:00:31.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:15 mem=1857.5M) ***
Total net bbox length = 9.992e+04 (5.769e+04 4.224e+04) (ext = 1.317e+04)
Move report: Detail placement moves 11517 insts, mean move: 0.61 um, max move: 12.98 um 
	Max move on inst (o/tr/t10/b1): (92.91, 96.47) --> (81.32, 97.86)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1825.5MB
Summary Report:
Instances move: 11517 (out of 11517 movable)
Instances flipped: 0
Mean displacement: 0.61 um
Max displacement: 12.98 um (Instance: o/tr/t10/b1) (92.9065, 96.469) -> (81.32, 97.86)
	Length: 8 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: TBUF_X1
Total net bbox length = 9.721e+04 (5.499e+04 4.222e+04) (ext = 1.309e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1825.5MB
*** Finished refinePlace (0:01:17 mem=1825.5M) ***
*** End of Placement (cpu=0:00:46.5, real=0:00:48.0, mem=1791.5M) ***
default core: bins with density > 0.750 = 23.67 % ( 40 / 169 )
Density distribution unevenness ratio = 6.136%
*** Free Virtual Timing Model ...(mem=1807.5M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3407406 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1790.28)
Total number of fetched objects 11207
End delay calculation. (MEM=1841.7 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1841.7 CPU=0:00:01.9 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 46124 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 46124
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9579 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9579
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9579 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.254428e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        87( 0.51%)         2( 0.01%)   ( 0.52%) 
[NR-eGR]  metal3 ( 3)        12( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal4 ( 4)        41( 0.24%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  metal5 ( 5)         9( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal6 ( 6)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       151( 0.11%)         2( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1832.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0   36805 
[NR-eGR]  metal2   (2V)         36649   46880 
[NR-eGR]  metal3   (3H)         56467   12906 
[NR-eGR]  metal4   (4V)         24469    1982 
[NR-eGR]  metal5   (5H)          7861    1326 
[NR-eGR]  metal6   (6V)          8791     135 
[NR-eGR]  metal7   (7H)           415      86 
[NR-eGR]  metal8   (8V)          1032       2 
[NR-eGR]  metal9   (9H)             1       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       135684  100122 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 97209um
[NR-eGR] Total length: 135684um, number of vias: 100122
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5354um, number of vias: 5163
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.30 seconds, mem = 1798.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:56, real = 0: 0:58, mem = 1793.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:56.3/0:00:58.0 (1.0), totSession cpu/real = 0:01:21.2/0:01:22.3 (1.0), mem = 1793.0M

=============================================================================================
 Final TAT Report : placeDesign #1                                              21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ TimingUpdate           ]     10   0:00:03.8  (   6.6 % )     0:00:03.8 /  0:00:03.8    1.0
[ FullDelayCalc          ]      7   0:00:12.9  (  22.2 % )     0:00:12.9 /  0:00:12.7    1.0
[ MISC                   ]          0:00:41.3  (  71.3 % )     0:00:41.3 /  0:00:39.7    1.0
---------------------------------------------------------------------------------------------
 placeDesign #1 TOTAL               0:00:58.0  ( 100.0 % )     0:00:58.0 /  0:00:56.3    1.0
---------------------------------------------------------------------------------------------

<CMD> assignIoPins -pin *
#% Begin assignIoPins (date=12/02 21:14:23, mem=1427.5M)
Selected pin assignment: called on 83 pins ...
The design is routed. Using routing cross-point as seed point for pin assignment.
Selected pin assignment: assigned all 83 pins successfully.
#% End assignIoPins (date=12/02 21:14:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1431.3M, current mem=1431.3M)
<CMD> ccopt_design
#% Begin ccopt_design (date=12/02 21:14:23, mem=1431.3M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:21.4/0:01:22.5 (1.0), mem = 1793.0M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setExtractRCMode -engine                       preRoute
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints_default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1624 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/constraints_default was created. It contains 1624 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1797.5M, init mem=1797.5M)
*info: Placed = 11517         
*info: Unplaced = 0           
Placement Density:67.64%(20916/30922)
Placement Density (including fixed std cells):67.64%(20916/30922)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1797.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:22.3/0:01:23.4 (1.0), mem = 1797.5M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1624 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1624 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1793.49 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 46124 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 46124
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9649 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9649
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9649 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.291640e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        85( 0.50%)         1( 0.01%)   ( 0.51%) 
[NR-eGR]  metal3 ( 3)         7( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4 ( 4)        48( 0.28%)         1( 0.01%)   ( 0.29%) 
[NR-eGR]  metal5 ( 5)         9( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal6 ( 6)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       151( 0.11%)         2( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0   36875 
[NR-eGR]  metal2   (2V)         37028   47086 
[NR-eGR]  metal3   (3H)         57952   12850 
[NR-eGR]  metal4   (4V)         24988    2010 
[NR-eGR]  metal5   (5H)          8957    1377 
[NR-eGR]  metal6   (6V)          9048     169 
[NR-eGR]  metal7   (7H)           640     114 
[NR-eGR]  metal8   (8V)           953       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       139565  100481 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 87925um
[NR-eGR] Total length: 139565um, number of vias: 100481
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5346um, number of vias: 5144
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.66 sec, Curr Mem: 1798.98 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 30922.500um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_default:both, late and power domain auto-default:
  Slew time target (leaf):    0.038ns
  Slew time target (trunk):   0.038ns
  Slew time target (top):     0.039ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 297.692um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=297.692um, saturatedSlew=0.033ns, speed=3721.150um per ns, cellArea=4.468um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=448.696um, saturatedSlew=0.034ns, speed=5419.034um per ns, cellArea=17.192um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=448.889um, saturatedSlew=0.034ns, speed=5632.234um per ns, cellArea=15.407um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraints_default:
  Sources:                     pin clk
  Total number of sinks:       1624
  Delay constrained sinks:     1624
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_default:both.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/constraints_default with 1624 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.7 real=0:00:01.7)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for delay_default:both.late...
          Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2376.370um, total=2894.890um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 55 
    Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:26 mem=1800.9M) ***
Total net bbox length = 9.065e+04 (5.189e+04 3.876e+04) (ext = 3.831e+03)
Move report: Detail placement moves 262 insts, mean move: 0.68 um, max move: 2.54 um 
	Max move on inst (mb/ram/mer9/ll/me10/qout_reg): (82.46, 29.26) --> (83.60, 27.86)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1776.9MB
Summary Report:
Instances move: 262 (out of 11572 movable)
Instances flipped: 0
Mean displacement: 0.68 um
Max displacement: 2.54 um (Instance: mb/ram/mer9/ll/me10/qout_reg) (82.46, 29.26) -> (83.6, 27.86)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 9.072e+04 (5.193e+04 3.880e+04) (ext = 3.832e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1776.9MB
*** Finished refinePlace (0:01:26 mem=1776.9M) ***
    ClockRefiner summary
    All clock instances: Moved 77, flipped 26 and cell swapped 0 (out of a total of 1679).
    The largest move was 2.54 um for mb/ram/mer9/ll/me10/qout_reg.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for delay_default:both.late...
    Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.33,1.33)             3
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------
        1.33         (164.730,103.460)    (163.400,103.460)    CTS_ccl_a_buf_00054 (a lib_cell CLKBUF_X3) at (163.400,103.460), in power domain auto-default
        1.33         (153.140,75.460)     (151.810,75.460)     CTS_ccl_a_buf_00052 (a lib_cell CLKBUF_X3) at (151.810,75.460), in power domain auto-default
        1.33         (101.080,83.860)     (99.750,83.860)      CTS_ccl_a_buf_00051 (a lib_cell CLKBUF_X3) at (99.750,83.860), in power domain auto-default
        0            (54.570,73.030)      (54.570,73.030)      CTS_ccl_a_buf_00016 (a lib_cell CLKBUF_X3) at (53.960,72.660), in power domain auto-default
        0            (12.770,75.830)      (12.770,75.830)      CTS_ccl_a_buf_00014 (a lib_cell CLKBUF_X3) at (12.160,75.460), in power domain auto-default
        0            (28.920,45.030)      (28.920,45.030)      CTS_ccl_a_buf_00033 (a lib_cell CLKBUF_X3) at (28.310,44.660), in power domain auto-default
        0            (55.330,25.430)      (55.330,25.430)      CTS_ccl_a_buf_00022 (a lib_cell CLKBUF_X3) at (54.720,25.060), in power domain auto-default
        0            (29.680,28.230)      (29.680,28.230)      CTS_ccl_a_buf_00023 (a lib_cell CLKBUF_X3) at (29.070,27.860), in power domain auto-default
        0            (11.820,45.030)      (11.820,45.030)      CTS_ccl_a_buf_00001 (a lib_cell CLKBUF_X3) at (11.210,44.660), in power domain auto-default
        0            (56.090,84.230)      (56.090,84.230)      CTS_ccl_a_buf_00053 (a lib_cell CLKBUF_X3) at (55.480,83.860), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.543fF, leaf=589.458fF, total=691.002fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraints_default: insertion delay [min=0.118, max=0.135, avg=0.127, sd=0.004], skew [0.017 vs 0.040], 100% {0.118, 0.135} (wid=0.011 ws=0.008) (gid=0.125 gs=0.012)
    Skew group summary after 'Clustering':
      skew_group clk/constraints_default: insertion delay [min=0.118, max=0.135, avg=0.127, sd=0.004], skew [0.017 vs 0.040], 100% {0.118, 0.135} (wid=0.011 ws=0.008) (gid=0.125 gs=0.012)
    Legalizer API calls during this step: 879 succeeded with high effort: 879 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.6 real=0:00:02.6)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        56 (unrouted=56, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10117 (unrouted=469, trialRouted=9648, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=469, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 56 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 56 nets for routing of which 56 have one or more fixed wires.
(ccopt eGR): Start to route 56 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 65204 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 65204
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9704 nets ( ignored 9648 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 56 clock nets ( 56 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.031200e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.082600e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.143800e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 11 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.205000e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 11 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.134140e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0   36985 
[NR-eGR]  metal2   (2V)         36074   46361 
[NR-eGR]  metal3   (3H)         58622   13237 
[NR-eGR]  metal4   (4V)         26335    2017 
[NR-eGR]  metal5   (5H)          8965    1381 
[NR-eGR]  metal6   (6V)          9051     169 
[NR-eGR]  metal7   (7H)           640     114 
[NR-eGR]  metal8   (8V)           953       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       140639  100264 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 90724um
[NR-eGR] Total length: 140639um, number of vias: 100264
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6420um, number of vias: 4927
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1734 
[NR-eGR]  metal2   (2V)          1231  2111 
[NR-eGR]  metal3   (3H)          3226  1071 
[NR-eGR]  metal4   (4V)          1952     7 
[NR-eGR]  metal5   (5H)             8     4 
[NR-eGR]  metal6   (6V)             3     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         6420  4927 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3079um
[NR-eGR] Total length: 6420um, number of vias: 4927
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6420um, number of vias: 4927
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 1793.23 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:        56 (unrouted=0, trialRouted=0, noStatus=0, routed=56, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10117 (unrouted=469, trialRouted=9648, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=469, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:27.2/0:01:28.4 (1.0), mem = 1793.2M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 46124 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 46124
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 56  Num Prerouted Wires = 6569
[NR-eGR] Read 9704 nets ( ignored 56 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 9648
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9648 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.15% V. EstWL: 1.245202e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       128( 0.75%)         4( 0.02%)   ( 0.78%) 
[NR-eGR]  metal3 ( 3)        20( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  metal4 ( 4)        76( 0.45%)         0( 0.00%)   ( 0.45%) 
[NR-eGR]  metal5 ( 5)         8( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal6 ( 6)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       234( 0.17%)         4( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.32 seconds, mem = 1802.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0   36985 
[NR-eGR]  metal2   (2V)         36475   46343 
[NR-eGR]  metal3   (3H)         56301   13299 
[NR-eGR]  metal4   (4V)         24238    2749 
[NR-eGR]  metal5   (5H)         11378    1895 
[NR-eGR]  metal6   (6V)         10609     194 
[NR-eGR]  metal7   (7H)           691     129 
[NR-eGR]  metal8   (8V)          1114       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       140804  101594 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 90724um
[NR-eGR] Total length: 140804um, number of vias: 101594
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.31 seconds, mem = 1798.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:27.9/0:01:29.0 (1.0), mem = 1798.7M

=============================================================================================
 Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
---------------------------------------------------------------------------------------------
 IncrReplace #1 TOTAL               0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
---------------------------------------------------------------------------------------------

    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.2 real=0:00:01.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'cpu' of instances=11572 and nets=10173 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1798.711M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
    sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
    misc counts      : r=1, pp=0
    cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
    cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
    sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
    wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
    hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 55 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136, avg=0.127, sd=0.004], skew [0.016 vs 0.040], 100% {0.119, 0.136} (wid=0.012 ws=0.008) (gid=0.126 gs=0.012)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136, avg=0.127, sd=0.004], skew [0.016 vs 0.040], 100% {0.119, 0.136} (wid=0.012 ws=0.008) (gid=0.126 gs=0.012)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Clustering done. (took cpu=0:00:04.2 real=0:00:04.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136, avg=0.127, sd=0.004], skew [0.016 vs 0.040], 100% {0.119, 0.136} (wid=0.012 ws=0.008) (gid=0.126 gs=0.012)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136, avg=0.127, sd=0.004], skew [0.016 vs 0.040], 100% {0.119, 0.136} (wid=0.012 ws=0.008) (gid=0.126 gs=0.012)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136, avg=0.127, sd=0.004], skew [0.016 vs 0.040], 100% {0.119, 0.136} (wid=0.012 ws=0.008) (gid=0.126 gs=0.012)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136, avg=0.127, sd=0.004], skew [0.016 vs 0.040], 100% {0.119, 0.136} (wid=0.012 ws=0.008) (gid=0.126 gs=0.012)
    Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.9 real=0:00:04.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=73.150um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=73.150um^2
      cell capacitance : b=78.164fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.164fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.595fF, leaf=589.941fF, total=691.535fF
      wire lengths     : top=0.000um, trunk=993.429um, leaf=5233.443um, total=6226.873um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.038ns count=6 avg=0.023ns sd=0.009ns min=0.004ns max=0.029ns {1 <= 0.023ns, 5 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 55 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraints_default: insertion delay [min=0.119, max=0.136], skew [0.016 vs 0.040]
    Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137, avg=0.131, sd=0.003], skew [0.013 vs 0.040], 100% {0.124, 0.137} (wid=0.012 ws=0.008) (gid=0.130 gs=0.011)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137, avg=0.131, sd=0.003], skew [0.013 vs 0.040], 100% {0.124, 0.137} (wid=0.012 ws=0.008) (gid=0.130 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 57 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
          sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
          misc counts      : r=1, pp=0
          cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
          cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
          sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
          wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
          hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
          sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
          misc counts      : r=1, pp=0
          cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
          cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
          sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
          wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
          hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
          sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
          misc counts      : r=1, pp=0
          cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
          cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
          sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
          wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
          hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
    sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
    misc counts      : r=1, pp=0
    cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
    cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
    sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
    wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
    hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
    Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
          sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
          misc counts      : r=1, pp=0
          cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
          cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
          sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
          wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
          hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137, avg=0.131, sd=0.003], skew [0.013 vs 0.040], 100% {0.124, 0.137} (wid=0.012 ws=0.008) (gid=0.130 gs=0.011)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137, avg=0.131, sd=0.003], skew [0.013 vs 0.040], 100% {0.124, 0.137} (wid=0.012 ws=0.008) (gid=0.130 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
    sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
    misc counts      : r=1, pp=0
    cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
    cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
    sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
    wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
    hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
    Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
  Merging balancing drivers for power...
    Tried: 57 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137], skew [0.013 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=101.597fF, leaf=589.941fF, total=691.537fF
      wire lengths     : top=0.000um, trunk=993.460um, leaf=5233.443um, total=6226.903um
      hp wire lengths  : top=0.000um, trunk=518.520um, leaf=2378.570um, total=2897.090um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.038ns count=6 avg=0.026ns sd=0.011ns min=0.004ns max=0.035ns {1 <= 0.023ns, 3 <= 0.031ns, 1 <= 0.035ns, 1 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 17 <= 0.037ns, 24 <= 0.038ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137, avg=0.131, sd=0.003], skew [0.013 vs 0.040], 100% {0.124, 0.137} (wid=0.012 ws=0.008) (gid=0.129 gs=0.012)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.137, avg=0.131, sd=0.003], skew [0.013 vs 0.040], 100% {0.124, 0.137} (wid=0.012 ws=0.008) (gid=0.129 gs=0.012)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 379 succeeded with high effort: 379 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 770 succeeded with high effort: 770 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 332 succeeded with high effort: 332 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 770 succeeded with high effort: 770 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.4 real=0:00:01.4)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.618um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.618um^2
      cell capacitance : b=78.133fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.133fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=87.975fF, leaf=582.322fF, total=670.297fF
      wire lengths     : top=0.000um, trunk=849.370um, leaf=5164.415um, total=6013.785um
      hp wire lengths  : top=0.000um, trunk=493.360um, leaf=2392.050um, total=2885.410um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.038ns count=6 avg=0.025ns sd=0.011ns min=0.004ns max=0.034ns {1 <= 0.023ns, 3 <= 0.031ns, 2 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.032ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 22 <= 0.037ns, 18 <= 0.038ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 53 CLKBUF_X2: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraints_default: insertion delay [min=0.120, max=0.134, avg=0.127, sd=0.003], skew [0.014 vs 0.040], 100% {0.120, 0.134} (wid=0.013 ws=0.011) (gid=0.126 gs=0.012)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraints_default: insertion delay [min=0.120, max=0.134, avg=0.127, sd=0.003], skew [0.014 vs 0.040], 100% {0.120, 0.134} (wid=0.013 ws=0.011) (gid=0.126 gs=0.012)
    Legalizer API calls during this step: 2251 succeeded with high effort: 2251 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:04.0 real=0:00:04.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=1620.370fF fall=1459.520fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=1620.340fF fall=1459.499fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
      cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=87.881fF, leaf=582.322fF, total=670.203fF
      wire lengths     : top=0.000um, trunk=848.555um, leaf=5164.415um, total=6012.970um
      hp wire lengths  : top=0.000um, trunk=493.360um, leaf=2392.050um, total=2885.410um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 22 <= 0.037ns, 18 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.138, avg=0.132, sd=0.004], skew [0.014 vs 0.040], 100% {0.124, 0.138} (wid=0.013 ws=0.011) (gid=0.130 gs=0.011)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.138, avg=0.132, sd=0.004], skew [0.014 vs 0.040], 100% {0.124, 0.138} (wid=0.013 ws=0.011) (gid=0.130 gs=0.011)
    Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
      cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=87.881fF, leaf=582.322fF, total=670.203fF
      wire lengths     : top=0.000um, trunk=848.555um, leaf=5164.415um, total=6012.970um
      hp wire lengths  : top=0.000um, trunk=493.360um, leaf=2392.050um, total=2885.410um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 22 <= 0.037ns, 18 <= 0.038ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.138, avg=0.132, sd=0.004], skew [0.014 vs 0.040], 100% {0.124, 0.138} (wid=0.013 ws=0.011) (gid=0.130 gs=0.011)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.138, avg=0.132, sd=0.004], skew [0.014 vs 0.040], 100% {0.124, 0.138} (wid=0.013 ws=0.011) (gid=0.130 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=56, filtered=56, permitted=55, cannotCompute=2, computed=53, moveTooSmall=79, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=168, accepted=5
        Max accepted move=17.860um, total accepted move=38.350um, average move=7.670um
        Move for wirelength. considered=56, filtered=56, permitted=55, cannotCompute=2, computed=53, moveTooSmall=79, resolved=0, predictFail=10, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=176, accepted=2
        Max accepted move=8.170um, total accepted move=11.850um, average move=5.925um
        Move for wirelength. considered=56, filtered=56, permitted=55, cannotCompute=2, computed=53, moveTooSmall=79, resolved=0, predictFail=10, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=171, accepted=1
        Max accepted move=17.290um, total accepted move=17.290um, average move=17.290um
        Legalizer API calls during this step: 583 succeeded with high effort: 583 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=56, filtered=56, permitted=55, cannotCompute=47, computed=8, moveTooSmall=83, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 248 succeeded with high effort: 248 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=56, filtered=56, permitted=55, cannotCompute=0, computed=55, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=57, accepted=3
        Max accepted move=0.760um, total accepted move=1.520um, average move=0.506um
        Move for wirelength. considered=56, filtered=56, permitted=55, cannotCompute=52, computed=3, moveTooSmall=0, resolved=0, predictFail=86, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
        sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
        misc counts      : r=1, pp=0
        cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
        cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
        sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=86.291fF, leaf=582.769fF, total=669.060fF
        wire lengths     : top=0.000um, trunk=833.070um, leaf=5166.951um, total=6000.021um
        hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.037ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
        Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 22 <= 0.037ns, 18 <= 0.038ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraints_default: insertion delay [min=0.124, max=0.138, avg=0.131, sd=0.004], skew [0.014 vs 0.040], 100% {0.124, 0.138} (wid=0.013 ws=0.010) (gid=0.130 gs=0.010)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraints_default: insertion delay [min=0.124, max=0.138, avg=0.131, sd=0.004], skew [0.014 vs 0.040], 100% {0.124, 0.138} (wid=0.013 ws=0.010) (gid=0.130 gs=0.010)
      Legalizer API calls during this step: 965 succeeded with high effort: 965 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.6 real=0:00:01.6)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 57 , Succeeded = 4 , Constraints Broken = 51 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
      cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=86.325fF, leaf=582.746fF, total=669.070fF
      wire lengths     : top=0.000um, trunk=833.810um, leaf=5165.841um, total=5999.650um
      hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.037ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.001ns min=0.033ns max=0.038ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 22 <= 0.037ns, 18 <= 0.038ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.138, avg=0.131, sd=0.004], skew [0.014 vs 0.040], 100% {0.124, 0.138} (wid=0.013 ws=0.010) (gid=0.130 gs=0.010)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraints_default: insertion delay [min=0.124, max=0.138, avg=0.131, sd=0.004], skew [0.014 vs 0.040], 100% {0.124, 0.138} (wid=0.013 ws=0.010) (gid=0.130 gs=0.010)
    Legalizer API calls during this step: 965 succeeded with high effort: 965 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.9 real=0:00:01.9)
  Total capacitance is (rise=2289.410fF fall=2128.569fF), of which (rise=669.070fF fall=669.070fF) is wire, and (rise=1620.340fF fall=1459.499fF) is gate.
  Stage::Polishing done. (took cpu=0:00:06.4 real=0:00:06.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 55 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:37 mem=1793.9M) ***
Total net bbox length = 9.070e+04 (5.190e+04 3.880e+04) (ext = 3.827e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1793.9MB
Summary Report:
Instances move: 0 (out of 11572 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.070e+04 (5.190e+04 3.880e+04) (ext = 3.827e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1793.9MB
*** Finished refinePlace (0:01:37 mem=1793.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1679).
  Restoring pStatusCts on 55 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:07.7 real=0:00:07.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        56 (unrouted=56, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10117 (unrouted=469, trialRouted=9648, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=469, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 56 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 56 nets for routing of which 56 have one or more fixed wires.
(ccopt eGR): Start to route 56 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 65204 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 65204
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9704 nets ( ignored 9648 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 56 clock nets ( 56 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.910800e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.742400e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.585200e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.426600e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.011920e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0   36985 
[NR-eGR]  metal2   (2V)         36486   46310 
[NR-eGR]  metal3   (3H)         56216   13291 
[NR-eGR]  metal4   (4V)         24181    2742 
[NR-eGR]  metal5   (5H)         11370    1891 
[NR-eGR]  metal6   (6V)         10606     194 
[NR-eGR]  metal7   (7H)           691     129 
[NR-eGR]  metal8   (8V)          1114       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       140663  101542 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 90701um
[NR-eGR] Total length: 140663um, number of vias: 101542
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6279um, number of vias: 4875
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1734 
[NR-eGR]  metal2   (2V)          1242  2078 
[NR-eGR]  metal3   (3H)          3141  1063 
[NR-eGR]  metal4   (4V)          1896     0 
[NR-eGR]  metal5   (5H)             0     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         6279  4875 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3056um
[NR-eGR] Total length: 6279um, number of vias: 4875
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6279um, number of vias: 4875
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 1795.24 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:        56 (unrouted=0, trialRouted=0, noStatus=0, routed=56, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10117 (unrouted=469, trialRouted=9648, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=469, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'cpu' of instances=11572 and nets=10173 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1795.242M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_default:both.late...
        Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
          sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
          misc counts      : r=1, pp=0
          cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
          cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
          sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=88.085fF, leaf=605.613fF, total=693.699fF
          wire lengths     : top=0.000um, trunk=846.990um, leaf=5432.130um, total=6279.120um
          hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
          Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 16 <= 0.037ns, 24 <= 0.038ns} {1 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.003], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.130 gs=0.009)
        Skew group summary eGRPC initial state:
          skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.003], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.130 gs=0.009)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
            sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
            misc counts      : r=1, pp=0
            cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
            cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
            sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=88.085fF, leaf=605.613fF, total=693.699fF
            wire lengths     : top=0.000um, trunk=846.990um, leaf=5432.130um, total=6279.120um
            hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
            Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 16 <= 0.037ns, 24 <= 0.038ns} {1 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 54, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
            sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
            misc counts      : r=1, pp=0
            cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
            cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
            sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=88.085fF, leaf=605.613fF, total=693.699fF
            wire lengths     : top=0.000um, trunk=846.990um, leaf=5432.130um, total=6279.120um
            hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
            Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 16 <= 0.037ns, 24 <= 0.038ns} {1 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
          Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 56, tested: 56, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
            sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
            misc counts      : r=1, pp=0
            cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
            cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
            sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=88.085fF, leaf=605.613fF, total=693.699fF
            wire lengths     : top=0.000um, trunk=846.990um, leaf=5432.130um, total=6279.120um
            hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
            Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 16 <= 0.037ns, 24 <= 0.038ns} {1 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
          sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
          misc counts      : r=1, pp=0
          cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
          cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
          sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=88.085fF, leaf=605.613fF, total=693.699fF
          wire lengths     : top=0.000um, trunk=846.990um, leaf=5432.130um, total=6279.120um
          hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 3 <= 0.035ns, 0 <= 0.037ns, 1 <= 0.038ns}
          Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 9 <= 0.035ns, 16 <= 0.037ns, 24 <= 0.038ns} {1 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.003], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.130 gs=0.009)
        Skew group summary before routing clock trees:
          skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.003], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.130 gs=0.009)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 55 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:38 mem=1833.4M) ***
Total net bbox length = 9.070e+04 (5.190e+04 3.880e+04) (ext = 3.827e+03)
Move report: Detail placement moves 166 insts, mean move: 0.58 um, max move: 2.35 um 
	Max move on inst (mb/ram/mer7/ll/me24/qout_reg): (139.08, 50.26) --> (140.03, 51.66)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1817.4MB
Summary Report:
Instances move: 166 (out of 11572 movable)
Instances flipped: 0
Mean displacement: 0.58 um
Max displacement: 2.35 um (Instance: mb/ram/mer7/ll/me24/qout_reg) (139.08, 50.26) -> (140.03, 51.66)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 9.075e+04 (5.193e+04 3.882e+04) (ext = 3.827e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1817.4MB
*** Finished refinePlace (0:01:39 mem=1817.4M) ***
  ClockRefiner summary
  All clock instances: Moved 18, flipped 3 and cell swapped 0 (out of a total of 1679).
  The largest move was 2.35 um for mb/ram/mer7/ll/me24/qout_reg.
  Restoring pStatusCts on 55 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        56 (unrouted=0, trialRouted=0, noStatus=0, routed=56, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10117 (unrouted=469, trialRouted=9648, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=469, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 56 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 56 nets for routing of which 56 have one or more fixed wires.
(ccopt eGR): Start to route 56 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 65204 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 65204
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9704 nets ( ignored 9648 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 56 clock nets ( 56 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.917800e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.763400e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.620200e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.475600e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.018920e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0   36985 
[NR-eGR]  metal2   (2V)         36488   46322 
[NR-eGR]  metal3   (3H)         56224   13292 
[NR-eGR]  metal4   (4V)         24178    2742 
[NR-eGR]  metal5   (5H)         11370    1891 
[NR-eGR]  metal6   (6V)         10606     194 
[NR-eGR]  metal7   (7H)           691     129 
[NR-eGR]  metal8   (8V)          1114       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       140670  101555 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 90750um
[NR-eGR] Total length: 140670um, number of vias: 101555
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6287um, number of vias: 4888
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1734 
[NR-eGR]  metal2   (2V)          1245  2090 
[NR-eGR]  metal3   (3H)          3149  1064 
[NR-eGR]  metal4   (4V)          1893     0 
[NR-eGR]  metal5   (5H)             0     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         6287  4888 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3056um
[NR-eGR] Total length: 6287um, number of vias: 4888
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6287um, number of vias: 4888
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1786.77 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 56 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/02 21:14:41, mem=1491.4M)

globalDetailRoute

#Start globalDetailRoute on Tue Dec  2 21:14:41 2025
#
#WARNING (NRIG-34) Power/Ground pin VSS of instance mmOpn/oe/qout_reg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance mmOpn/oe/qout_reg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U65 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U65 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U64 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U64 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U63 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U63 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U62 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U62 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U61 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U61 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U60 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U60 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U59 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U59 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U58 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U58 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U57 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U57 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=10173)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 6287 um.
#Total half perimeter of net bounding box = 3084 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 1245 um.
#Total wire length on LAYER metal3 = 3149 um.
#Total wire length on LAYER metal4 = 1893 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4888
#Up-Via Summary (total 4888):
#           
#-----------------------
# metal1           1734
# metal2           2090
# metal3           1064
#-----------------------
#                  4888 
#
#Start routing data preparation on Tue Dec  2 21:14:41 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10171 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.03 (MB), peak = 1535.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1508.86 (MB), peak = 1535.32 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10171 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2            4150 ( 40.8%)
#          3            4051 ( 39.8%)
#          4            1029 ( 10.1%)
#          5              35 (  0.3%)
#          6              63 (  0.6%)
#          7               5 (  0.0%)
#          9              12 (  0.1%)
#  10  -  19               6 (  0.1%)
#  20  -  29               4 (  0.0%)
#  30  -  39             349 (  3.4%)
#     >=2000               0 (  0.0%)
#
#Total: 10173 nets, 9704 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           56 ( 0.6%)
#  Clock                         56
#  Extra space                   56
#  Prefer layer range          9704
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*       9648 ( 99.4%)
#             metal3           metal4          56 (  0.6%)
#
#56 nets selected.
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.25 (MB)
#Total memory = 1536.26 (MB)
#Peak memory = 1536.26 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.5 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 6189 um.
#Total half perimeter of net bounding box = 3084 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 1247 um.
#Total wire length on LAYER metal3 = 3126 um.
#Total wire length on LAYER metal4 = 1816 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4751
#Up-Via Summary (total 4751):
#           
#-----------------------
# metal1           1734
# metal2           2213
# metal3            804
#-----------------------
#                  4751 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 33.98 (MB)
#Total memory = 1529.32 (MB)
#Peak memory = 1536.70 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10171 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10171 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10171 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10171 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        5        2        7
#	Totals        5        2        7
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1531.60 (MB), peak = 1562.99 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1532.93 (MB), peak = 1562.99 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 6430 um.
#Total half perimeter of net bounding box = 3084 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 565 um.
#Total wire length on LAYER metal3 = 3407 um.
#Total wire length on LAYER metal4 = 2455 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4818
#Up-Via Summary (total 4818):
#           
#-----------------------
# metal1           1734
# metal2           1720
# metal3           1364
#-----------------------
#                  4818 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 3.53 (MB)
#Total memory = 1532.93 (MB)
#Peak memory = 1562.99 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 3.61 (MB)
#Total memory = 1532.93 (MB)
#Peak memory = 1562.99 (MB)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:11
#Increased memory = 47.25 (MB)
#Total memory = 1539.06 (MB)
#Peak memory = 1562.99 (MB)
#Number of warnings = 23
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec  2 21:14:51 2025
#
% End globalDetailRoute (date=12/02 21:14:51, total cpu=0:00:10.5, real=0:00:10.0, peak res=1563.0M, current mem=1538.0M)
        NanoRoute done. (took cpu=0:00:10.6 real=0:00:10.6)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 56 net(s)
Set FIXED placed status on 55 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1846.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 46124 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 46124
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 56  Num Prerouted Wires = 6577
[NR-eGR] Read 9704 nets ( ignored 56 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 9648
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9648 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.20% V. EstWL: 1.245930e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       105( 0.62%)         6( 0.04%)   ( 0.65%) 
[NR-eGR]  metal3 ( 3)        11( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4 ( 4)        82( 0.48%)         1( 0.01%)   ( 0.49%) 
[NR-eGR]  metal5 ( 5)        14( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal6 ( 6)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       215( 0.16%)         7( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             2   36985 
[NR-eGR]  metal2   (2V)         36549   46166 
[NR-eGR]  metal3   (3H)         56311   13460 
[NR-eGR]  metal4   (4V)         24031    2740 
[NR-eGR]  metal5   (5H)         11567    1849 
[NR-eGR]  metal6   (6V)         10576     201 
[NR-eGR]  metal7   (7H)           740     128 
[NR-eGR]  metal8   (8V)          1107       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       140885  101533 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 90750um
[NR-eGR] Total length: 140885um, number of vias: 101533
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.59 sec, Curr Mem: 1851.83 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.6 real=0:00:00.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        56 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=56, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10117 (unrouted=469, trialRouted=9648, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=469, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:11.7 real=0:00:11.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'cpu' of instances=11572 and nets=10173 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1846.828M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
    sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
    misc counts      : r=1, pp=0
    cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
    cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
    sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=88.697fF, leaf=617.783fF, total=706.480fF
    wire lengths     : top=0.000um, trunk=857.660um, leaf=5572.050um, total=6429.710um
    hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 2 <= 0.035ns, 1 <= 0.037ns, 1 <= 0.038ns}
    Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 13 <= 0.037ns, 25 <= 0.038ns} {2 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
  Skew group summary after routing clock trees:
    skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
  CCOpt::Phase::Routing done. (took cpu=0:00:12.0 real=0:00:12.1)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 56, tested: 56, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
        sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
        misc counts      : r=1, pp=0
        cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
        cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
        sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=88.697fF, leaf=617.783fF, total=706.480fF
        wire lengths     : top=0.000um, trunk=857.660um, leaf=5572.050um, total=6429.710um
        hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 2 <= 0.035ns, 1 <= 0.037ns, 1 <= 0.038ns}
        Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 13 <= 0.037ns, 25 <= 0.038ns} {2 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
      Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 56, tested: 56, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
        sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
        misc counts      : r=1, pp=0
        cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
        cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
        sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=88.697fF, leaf=617.783fF, total=706.480fF
        wire lengths     : top=0.000um, trunk=857.660um, leaf=5572.050um, total=6429.710um
        hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 2 <= 0.035ns, 1 <= 0.037ns, 1 <= 0.038ns}
        Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 13 <= 0.037ns, 25 <= 0.038ns} {2 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138], skew [0.013 vs 0.040]
      Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 56, nets tested: 56, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
      sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
      misc counts      : r=1, pp=0
      cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
      cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
      sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=88.697fF, leaf=617.783fF, total=706.480fF
      wire lengths     : top=0.000um, trunk=857.660um, leaf=5572.050um, total=6429.710um
      hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 2 <= 0.035ns, 1 <= 0.037ns, 1 <= 0.038ns}
      Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 13 <= 0.037ns, 25 <= 0.038ns} {2 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
        sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
        misc counts      : r=1, pp=0
        cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
        cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
        sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=88.697fF, leaf=617.783fF, total=706.480fF
        wire lengths     : top=0.000um, trunk=857.660um, leaf=5572.050um, total=6429.710um
        hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 2 <= 0.035ns, 1 <= 0.037ns, 1 <= 0.038ns}
        Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 13 <= 0.037ns, 25 <= 0.038ns} {2 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        56 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=56, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10117 (unrouted=469, trialRouted=9648, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=469, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
    sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
    misc counts      : r=1, pp=0
    cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
    cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
    sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=88.697fF, leaf=617.783fF, total=706.480fF
    wire lengths     : top=0.000um, trunk=857.660um, leaf=5572.050um, total=6429.710um
    hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 2 <= 0.035ns, 1 <= 0.037ns, 1 <= 0.038ns}
    Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 13 <= 0.037ns, 25 <= 0.038ns} {2 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
  Skew group summary after post-conditioning:
    skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.8 real=0:00:00.8)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    55      72.086      78.103
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        55      72.086      78.103
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1624
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1624
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      857.660
  Leaf      5572.050
  Total     6429.710
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        492.410
  Leaf        2395.720
  Total       2888.130
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------------
  Type     Gate        Wire       Total
  ----------------------------------------
  Top         0.000      0.000       0.000
  Trunk      78.103     88.697     166.800
  Leaf     1542.237    617.783    2160.020
  Total    1620.340    706.480    2326.820
  ----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  --------------------------------------------------
  1542.237     0.950       0.000      0.950    0.950
  --------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         2       0.001       0.000      0.001    [0.001, 0.000]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.038       6       0.028       0.012      0.004    0.038    {1 <= 0.023ns, 1 <= 0.031ns, 2 <= 0.035ns, 1 <= 0.037ns, 1 <= 0.038ns}                                         -
  Leaf        0.038      50       0.036       0.002      0.033    0.039    {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 13 <= 0.037ns, 25 <= 0.038ns}    {2 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUF_X3    buffer     51        67.830
  CLKBUF_X2    buffer      4         4.256
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    clk/constraints_default    0.125     0.138     0.013       0.040         0.009           0.004           0.132        0.004     100% {0.125, 0.138}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    clk/constraints_default    0.125     0.138     0.013       0.040         0.009           0.004           0.132        0.004     100% {0.125, 0.138}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 73 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------
  Half corner              Violation  Slew    Slew      Dont   Ideal  Target         Pin
                           amount     target  achieved  touch  net?   source         
                                                        net?                         
  -----------------------------------------------------------------------------------------------------------------
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer4/ll/me3/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer4/ll/me6/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer4/ll/me8/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer3/ll/me3/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer3/ll/me6/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer3/ll/me8/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer2/ll/me3/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer2/ll/me6/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  mb/ram/mer2/ll/me8/qout_reg/CK
  delay_default:both.late    0.001    0.038    0.039    N      N      auto computed  CTS_ccl_a_buf_00014/Z
  -----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1923.12)
Total number of fetched objects 11262
End delay calculation. (MEM=1958.54 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1958.54 CPU=0:00:01.1 REAL=0:00:01.0)
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.132174
	 Executing: set_clock_latency -source -early -min -rise -0.132174 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.132174
	 Executing: set_clock_latency -source -late -min -rise -0.132174 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.136283
	 Executing: set_clock_latency -source -early -min -fall -0.136283 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.136283
	 Executing: set_clock_latency -source -late -min -fall -0.136283 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.132174
	 Executing: set_clock_latency -source -early -max -rise -0.132174 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.132174
	 Executing: set_clock_latency -source -late -max -rise -0.132174 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.136283
	 Executing: set_clock_latency -source -early -max -fall -0.136283 [get_pins clk]
	Clock: clk, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.136283
	 Executing: set_clock_latency -source -late -max -fall -0.136283 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.7 real=0:00:02.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=55, i=0, icg=0, dcg=0, l=0, total=55
  sink counts      : regular=1624, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1624
  misc counts      : r=1, pp=0
  cell areas       : b=72.086um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=72.086um^2
  cell capacitance : b=78.103fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=78.103fF
  sink capacitance : total=1542.237fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
  wire capacitance : top=0.000fF, trunk=88.697fF, leaf=617.783fF, total=706.480fF
  wire lengths     : top=0.000um, trunk=857.660um, leaf=5572.050um, total=6429.710um
  hp wire lengths  : top=0.000um, trunk=492.410um, leaf=2395.720um, total=2888.130um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.038ns count=6 avg=0.028ns sd=0.012ns min=0.004ns max=0.038ns {1 <= 0.023ns, 1 <= 0.031ns, 2 <= 0.035ns, 1 <= 0.037ns, 1 <= 0.038ns}
  Leaf  : target=0.038ns count=50 avg=0.036ns sd=0.002ns min=0.033ns max=0.039ns {0 <= 0.023ns, 0 <= 0.031ns, 10 <= 0.035ns, 13 <= 0.037ns, 25 <= 0.038ns} {2 <= 0.040ns, 0 <= 0.042ns, 0 <= 0.046ns, 0 <= 0.058ns, 0 > 0.058ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 51 CLKBUF_X2: 4 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
Skew group summary after update timingGraph:
  skew_group clk/constraints_default: insertion delay [min=0.125, max=0.138, avg=0.132, sd=0.004], skew [0.013 vs 0.040], 100% {0.125, 0.138} (wid=0.011 ws=0.009) (gid=0.131 gs=0.010)
Logging CTS constraint violations...
  Clock tree clk has 2 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 38 slew violations below cell CTS_ccl_a_buf_00014 (a lib_cell CLKBUF_X3) at (13.490,85.260), in power domain auto-default with half corner delay_default:both.late. The worst violation was at the pin CTS_ccl_a_buf_00014/Z with a slew time target of 0.038ns. Achieved a slew time of 0.039ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 35 slew violations below cell CTS_ccl_a_buf_00023 (a lib_cell CLKBUF_X3) at (27.740,27.860), in power domain auto-default with half corner delay_default:both.late. The worst violation was at the pin CTS_ccl_a_buf_00023/Z with a slew time target of 0.038ns. Achieved a slew time of 0.039ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.8 real=0:00:02.8)
Runtime done. (took cpu=0:00:32.8 real=0:00:32.9)
Runtime Summary
===============
Clock Runtime:  (41%) Core CTS          13.51 (Init 1.03, Construction 2.70, Implementation 7.58, eGRPC 0.60, PostConditioning 0.80, Other 0.80)
Clock Runtime:  (42%) CTS services      13.75 (RefinePlace 1.63, EarlyGlobalClock 0.93, NanoRoute 10.63, ExtractRC 0.57, TimingAnalysis 0.00)
Clock Runtime:  (15%) Other CTS          4.92 (Init 0.92, CongRepair/EGR-DP 1.29, TimingUpdate 2.71, Other 0.00)
Clock Runtime: (100%) Total             32.18

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:31.9/0:00:32.1 (1.0), totSession cpu/real = 0:01:54.3/0:01:55.5 (1.0), mem = 1844.3M

=============================================================================================
 Step TAT Report : CTS #1 / ccopt_design #1                                     21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ IncrReplace            ]      1   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.7    1.0
[ EarlyGlobalRoute       ]      5   0:00:02.2  (   6.9 % )     0:00:02.2 /  0:00:02.2    1.0
[ DetailRoute            ]      1   0:00:08.5  (  26.4 % )     0:00:08.5 /  0:00:08.4    1.0
[ ExtractRC              ]      3   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.5    1.0
[ FullDelayCalc          ]      1   0:00:01.6  (   4.8 % )     0:00:01.6 /  0:00:01.6    1.0
[ MISC                   ]          0:00:18.6  (  58.0 % )     0:00:18.6 /  0:00:18.5    1.0
---------------------------------------------------------------------------------------------
 CTS #1 TOTAL                       0:00:32.1  ( 100.0 % )     0:00:32.1 /  0:00:31.9    1.0
---------------------------------------------------------------------------------------------

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1545.8M, totSessionCpu=0:01:54 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:54.3/0:01:55.5 (1.0), mem = 1840.3M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1533.9M, totSessionCpu=0:01:56 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1816.7M)
AAE DB initialization (MEM=1860.84 CPU=0:00:00.0 REAL=0:00:00.0) 

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2025.87)
Total number of fetched objects 11262
End delay calculation. (MEM=2066.21 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2066.21 CPU=0:00:03.9 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:02:02 mem=2066.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.550  | 26.586  | 26.550  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    236 (236)     |   -0.091   |    236 (236)     |
|   max_tran     |    153 (5085)    |   -0.347   |    153 (5085)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.874%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1683.2M, totSessionCpu=0:02:02 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.9/0:00:08.0 (1.0), totSession cpu/real = 0:02:02.2/0:02:03.5 (1.0), mem = 1990.2M

=============================================================================================
 Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:05.5 /  0:00:05.4    1.0
[ DrvReport              ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[ LibAnalyzerInit        ]      2   0:00:00.6  (   7.4 % )     0:00:00.6 /  0:00:00.6    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ SteinerInterfaceInit   ]      1   0:00:00.5  (   5.7 % )     0:00:00.5 /  0:00:00.5    1.0
[ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ TimingUpdate           ]      1   0:00:00.8  (  10.3 % )     0:00:05.1 /  0:00:05.1    1.0
[ FullDelayCalc          ]      1   0:00:04.3  (  53.8 % )     0:00:04.3 /  0:00:04.3    1.0
[ TimingReport           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[ MISC                   ]          0:00:01.4  (  18.1 % )     0:00:01.4 /  0:00:01.4    1.0
---------------------------------------------------------------------------------------------
 InitOpt #1 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:07.9    1.0
---------------------------------------------------------------------------------------------

** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:03.2/0:02:04.5 (1.0), mem = 1991.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         56 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:03.3/0:02:04.6 (1.0), mem = 1991.2M

=============================================================================================
 Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ RouteCongInterfaceInit ]      1   0:00:00.1  (  81.6 % )     0:00:00.1 /  0:00:00.1    1.0
[ MISC                   ]          0:00:00.0  (  18.4 % )     0:00:00.0 /  0:00:00.0    1.4
---------------------------------------------------------------------------------------------
 CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
---------------------------------------------------------------------------------------------

End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:03.3/0:02:04.6 (1.0), mem = 1991.2M
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 nets with fixed/cover wires excluded.
Info: 56 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:04.1/0:02:05.4 (1.0), mem = 2005.5M

=============================================================================================
 Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ LibAnalyzerInit        ]      1   0:00:00.3  (  39.4 % )     0:00:00.3 /  0:00:00.3    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ PlacerInterfaceInit    ]      1   0:00:00.1  (  16.6 % )     0:00:00.1 /  0:00:00.1    1.1
[ PlacerPlacementInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.9
[ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.2 % )     0:00:00.4 /  0:00:00.4    1.0
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ MISC                   ]          0:00:00.2  (  30.5 % )     0:00:00.2 /  0:00:00.2    0.9
---------------------------------------------------------------------------------------------
 SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
---------------------------------------------------------------------------------------------

*** Starting optimizing excluded clock nets MEM= 2005.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2005.5M) ***
*** Starting optimizing excluded clock nets MEM= 2005.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2005.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:04.1/0:02:05.5 (1.0), mem = 2005.5M
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 nets with fixed/cover wires excluded.
Info: 56 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:04.8/0:02:06.1 (1.0), mem = 2005.6M

=============================================================================================
 Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.5 % )     0:00:00.1 /  0:00:00.1    1.0
[ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.0
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[ MISC                   ]          0:00:00.5  (  70.2 % )     0:00:00.5 /  0:00:00.5    1.0
---------------------------------------------------------------------------------------------
 DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
---------------------------------------------------------------------------------------------

End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:05.0/0:02:06.3 (1.0), mem = 2005.6M
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 nets with fixed/cover wires excluded.
Info: 56 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   236|  7857|    -0.39|   237|   237|    -0.10|     0|     0|     0|     0|    26.55|     0.00|       0|       0|       0| 67.87%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    26.65|     0.00|     164|       0|     100| 68.61%|   0:01:27|  2500.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    26.65|     0.00|       0|       0|       0| 68.61%| 0:00:00.0|  2500.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         56 | default  |
| metal4 (z=4)  |          1 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:01:27 real=0:01:27 mem=2500.6M) ***

*** Starting refinePlace (0:03:33 mem=2107.6M) ***
Total net bbox length = 9.571e+04 (5.271e+04 4.301e+04) (ext = 3.827e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 253 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 558 insts, mean move: 0.49 um, max move: 2.73 um 
	Max move on inst (FE_OFC49_n22): (112.48, 13.86) --> (113.81, 12.46)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2093.2MB
Summary Report:
Instances move: 558 (out of 11681 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 2.73 um (Instance: FE_OFC49_n22) (112.48, 13.86) -> (113.81, 12.46)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X2
Total net bbox length = 9.583e+04 (5.279e+04 4.305e+04) (ext = 3.826e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2093.2MB
*** Finished refinePlace (0:03:33 mem=2093.2M) ***
*** maximum move = 2.73 um ***
*** Finished re-routing un-routed nets (2093.2M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2109.2M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:01:28.6/0:01:28.9 (1.0), totSession cpu/real = 0:03:33.6/0:03:35.3 (1.0), mem = 2021.2M

=============================================================================================
 Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ SlackTraversorInit     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[ LibAnalyzerInit        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:01:26.8 /  0:01:26.5    1.0
[ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:01:26.7 /  0:01:26.4    1.0
[ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ OptEval                ]      2   0:00:34.4  (  38.6 % )     0:00:34.4 /  0:00:34.2    1.0
[ OptCommit              ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[ PostCommitDelayUpdate  ]      2   0:00:00.2  (   0.2 % )     0:00:51.5 /  0:00:51.4    1.0
[ IncrDelayCalc          ]     45   0:00:51.4  (  57.7 % )     0:00:51.4 /  0:00:51.2    1.0
[ DrvFindVioNets         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[ RefinePlace            ]      1   0:00:00.9  (   1.0 % )     0:00:00.9 /  0:00:00.9    1.0
[ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[ IncrTimingUpdate       ]      2   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[ MISC                   ]          0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
---------------------------------------------------------------------------------------------
 DrvOpt #2 TOTAL                    0:01:28.9  ( 100.0 % )     0:01:28.9 /  0:01:28.6    1.0
---------------------------------------------------------------------------------------------

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:39, real = 0:01:40, mem = 1680.9M, totSessionCpu=0:03:34 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 nets with fixed/cover wires excluded.
Info: 56 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:33.7/0:03:35.3 (1.0), mem = 2021.2M
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 56 clock nets excluded
*info: 32 external nets with a tri-state driver excluded.
*info: 64 multi-driver nets excluded.
*info: 467 no-driver nets excluded.
*info: 56 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------------+---------+---------------------------------+
|   0.000|   0.000|   68.61%|   0:00:00.0| 2078.4M|analysis_default|       NA| NA                              |
+--------+--------+---------+------------+--------+----------------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2078.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2078.4M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         56 | default  |
| metal4 (z=4)  |          1 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:34.6/0:03:36.2 (1.0), mem = 2019.3M

=============================================================================================
 Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ SlackTraversorInit     ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.0
[ LibAnalyzerInit        ]      1   0:00:00.3  (  28.4 % )     0:00:00.3 /  0:00:00.3    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.7 % )     0:00:00.1 /  0:00:00.1    1.0
[ PlacerPlacementInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.0
[ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ TransformInit          ]      1   0:00:00.2  (  22.0 % )     0:00:00.2 /  0:00:00.2    1.0
[ MISC                   ]          0:00:00.2  (  19.4 % )     0:00:00.2 /  0:00:00.2    1.0
---------------------------------------------------------------------------------------------
 GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
---------------------------------------------------------------------------------------------

End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 nets with fixed/cover wires excluded.
Info: 56 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:34.8/0:03:36.4 (1.0), mem = 2076.6M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.030  TNS Slack 0.000 Density 68.61
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   68.61%|        -|   0.030|   0.000|   0:00:00.0| 2078.6M|
|   68.60%|        2|   0.030|   0.000|   0:00:03.0| 2107.8M|
|   68.60%|        2|   0.030|   0.000|   0:00:03.0| 2107.8M|
|   68.60%|        1|   0.030|   0.000|   0:00:02.0| 2107.8M|
|   68.59%|        1|   0.030|   0.000|   0:00:02.0| 2107.8M|
|   68.59%|        1|   0.030|   0.000|   0:00:02.0| 2107.8M|
|   68.59%|        1|   0.030|   0.000|   0:00:00.0| 2107.8M|
|   68.59%|        0|   0.030|   0.000|   0:00:01.0| 2107.8M|
|   68.59%|        3|   0.030|   0.000|   0:00:00.0| 2107.8M|
|   68.58%|        3|   0.030|   0.000|   0:00:00.0| 2107.8M|
|   68.58%|        0|   0.030|   0.000|   0:00:01.0| 2107.8M|
|   68.58%|        0|   0.030|   0.000|   0:00:00.0| 2107.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.030  TNS Slack 0.000 Density 68.58
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         56 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:14.5) (real = 0:00:15.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:14.5/0:00:14.5 (1.0), totSession cpu/real = 0:03:49.3/0:03:51.0 (1.0), mem = 2107.8M

=============================================================================================
 Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[ LibAnalyzerInit        ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.0
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ OptimizationStep       ]      1   0:00:00.4  (   2.9 % )     0:00:14.0 /  0:00:14.0    1.0
[ OptSingleIteration     ]     11   0:00:00.2  (   1.6 % )     0:00:13.6 /  0:00:13.5    1.0
[ OptGetWeight           ]   1144   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[ OptEval                ]   1144   0:00:10.4  (  71.5 % )     0:00:10.4 /  0:00:10.3    1.0
[ OptCommit              ]   1144   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[ PostCommitDelayUpdate  ]   1144   0:00:00.1  (   0.4 % )     0:00:02.8 /  0:00:02.8    1.0
[ IncrDelayCalc          ]     39   0:00:02.7  (  18.9 % )     0:00:02.7 /  0:00:02.7    1.0
[ IncrTimingUpdate       ]     10   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[ MISC                   ]          0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
---------------------------------------------------------------------------------------------
 AreaOpt #1 TOTAL                   0:00:14.5  ( 100.0 % )     0:00:14.5 /  0:00:14.5    1.0
---------------------------------------------------------------------------------------------

Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:15, mem=2022.70M, totSessionCpu=0:03:49).

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 nets with fixed/cover wires excluded.
Info: 56 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:50.0/0:03:51.7 (1.0), mem = 2075.1M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 68.58
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   68.58%|        -|   0.020|   0.000|   0:00:00.0| 2079.1M|
|   68.58%|        1|   0.020|   0.000|   0:00:03.0| 2108.8M|
|   68.58%|        1|   0.020|   0.000|   0:00:01.0| 2108.8M|
|   68.58%|        1|   0.020|   0.000|   0:00:02.0| 2108.8M|
|   68.58%|        1|   0.020|   0.000|   0:00:02.0| 2108.8M|
|   68.58%|        1|   0.020|   0.000|   0:00:02.0| 2108.8M|
|   68.58%|        0|   0.020|   0.000|   0:00:00.0| 2108.8M|
|   68.58%|        0|   0.020|   0.000|   0:00:00.0| 2108.8M|
|   68.58%|        0|   0.020|   0.000|   0:00:01.0| 2108.8M|
|   68.58%|        0|   0.020|   0.000|   0:00:00.0| 2108.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 68.58
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         56 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:11.6) (real = 0:00:12.0) **
*** Starting refinePlace (0:04:02 mem=2108.8M) ***
Total net bbox length = 9.583e+04 (5.279e+04 4.305e+04) (ext = 3.826e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 265 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2092.8MB
Summary Report:
Instances move: 0 (out of 11679 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.583e+04 (5.279e+04 4.305e+04) (ext = 3.826e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2092.8MB
*** Finished refinePlace (0:04:02 mem=2092.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2092.8M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2108.8M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:12.3/0:00:12.4 (1.0), totSession cpu/real = 0:04:02.3/0:04:04.0 (1.0), mem = 2108.8M

=============================================================================================
 Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[ LibAnalyzerInit        ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.0
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ OptimizationStep       ]      1   0:00:00.4  (   3.3 % )     0:00:11.1 /  0:00:11.0    1.0
[ OptSingleIteration     ]      9   0:00:00.2  (   1.5 % )     0:00:10.7 /  0:00:10.6    1.0
[ OptGetWeight           ]    889   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[ OptEval                ]    889   0:00:08.4  (  68.2 % )     0:00:08.4 /  0:00:08.4    1.0
[ OptCommit              ]    889   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[ PostCommitDelayUpdate  ]    889   0:00:00.0  (   0.3 % )     0:00:01.9 /  0:00:01.9    1.0
[ IncrDelayCalc          ]     20   0:00:01.9  (  15.4 % )     0:00:01.9 /  0:00:01.9    1.0
[ RefinePlace            ]      1   0:00:00.7  (   6.0 % )     0:00:00.8 /  0:00:00.8    1.0
[ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[ IncrTimingUpdate       ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[ MISC                   ]          0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
---------------------------------------------------------------------------------------------
 AreaOpt #2 TOTAL                   0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.3    1.0
---------------------------------------------------------------------------------------------

End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:13, mem=2024.74M, totSessionCpu=0:04:02).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:04:02 mem=2024.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 265 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
*** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
Timing cost in AAE based: 114.0191480825160397
Move report: Detail placement moves 2124 insts, mean move: 2.16 um, max move: 26.72 um 
	Max move on inst (FE_DBTC20_mb_ram_sel_b_p_20): (118.18, 47.46) --> (116.66, 22.26)
	Runtime: CPU: 0:00:16.9 REAL: 0:00:17.0 MEM: 2027.7MB
Summary Report:
Instances move: 2124 (out of 11679 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 26.72 um (Instance: FE_DBTC20_mb_ram_sel_b_p_20) (118.18, 47.46) -> (116.66, 22.26)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
Runtime: CPU: 0:00:16.9 REAL: 0:00:17.0 MEM: 2027.7MB
*** Finished refinePlace (0:04:19 mem=2027.7M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1968.98)
Total number of fetched objects 11424
End delay calculation. (MEM=2036.41 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2036.41 CPU=0:00:03.7 REAL=0:00:03.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 46124 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 46124
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 56  Num Prerouted Wires = 6577
[NR-eGR] Read 9866 nets ( ignored 56 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9810
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9810 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.53% V. EstWL: 1.249206e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       104( 0.61%)         6( 0.04%)   ( 0.65%) 
[NR-eGR]  metal3 ( 3)         6( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4 ( 4)        92( 0.54%)         2( 0.01%)   ( 0.55%) 
[NR-eGR]  metal5 ( 5)        15( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal6 ( 6)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       222( 0.16%)         8( 0.01%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             2   37297 
[NR-eGR]  metal2   (2V)         36819   46411 
[NR-eGR]  metal3   (3H)         56350   13571 
[NR-eGR]  metal4   (4V)         23594    2726 
[NR-eGR]  metal5   (5H)         11418    1923 
[NR-eGR]  metal6   (6V)         11320     179 
[NR-eGR]  metal7   (7H)           740     105 
[NR-eGR]  metal8   (8V)          1068       2 
[NR-eGR]  metal9   (9H)             1       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       141313  102214 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 95626um
[NR-eGR] Total length: 141313um, number of vias: 102214
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 1976.20 MB )
Extraction called for design 'cpu' of instances=11734 and nets=10335 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1971.203M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:26.0/0:04:27.8 (1.0), mem = 2006.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         56 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:04:26.0/0:04:27.9 (1.0), mem = 2006.3M

=============================================================================================
 Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ RouteCongInterfaceInit ]      1   0:00:00.1  (  86.1 % )     0:00:00.1 /  0:00:00.1    1.0
[ MISC                   ]          0:00:00.0  (  13.9 % )     0:00:00.0 /  0:00:00.0    0.0
---------------------------------------------------------------------------------------------
 CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
---------------------------------------------------------------------------------------------

End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2004.28)
Total number of fetched objects 11424
End delay calculation. (MEM=2038.16 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2038.16 CPU=0:00:04.0 REAL=0:00:04.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:31.1/0:04:32.9 (1.0), mem = 2046.2M
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 nets with fixed/cover wires excluded.
Info: 56 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     7|     7|    -0.00|     0|     0|     0|     0|    26.64|     0.00|       0|       0|       0| 68.58%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    26.64|     0.00|       1|       0|       6| 68.58%| 0:00:00.0|  2135.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    26.64|     0.00|       0|       0|       0| 68.58%| 0:00:00.0|  2135.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         56 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2135.4M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:04:32.6/0:04:34.4 (1.0), mem = 2033.3M

=============================================================================================
 Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ SlackTraversorInit     ]      1   0:00:00.3  (  18.6 % )     0:00:00.3 /  0:00:00.3    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.4
[ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ OptEval                ]      2   0:00:00.2  (  11.5 % )     0:00:00.2 /  0:00:00.2    0.9
[ OptCommit              ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.7
[ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[ IncrDelayCalc          ]     34   0:00:00.2  (  15.0 % )     0:00:00.2 /  0:00:00.2    1.0
[ DrvFindVioNets         ]      3   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[ DrvComputeSummary      ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[ IncrTimingUpdate       ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[ MISC                   ]          0:00:00.5  (  29.9 % )     0:00:00.5 /  0:00:00.5    1.0
---------------------------------------------------------------------------------------------
 DrvOpt #3 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
---------------------------------------------------------------------------------------------

End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:33 mem=2033.3M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 266 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Density distribution unevenness ratio = 6.275%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2033.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.57 um, max move: 0.57 um 
	Max move on inst (U2413): (148.01, 125.86) --> (147.44, 125.86)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2002.9MB
Summary Report:
Instances move: 1 (out of 11680 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 0.57 um (Instance: U2413) (148.01, 125.86) -> (147.44, 125.86)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2002.9MB
*** Finished refinePlace (0:04:33 mem=2002.9M) ***
Register exp ratio and priority group on 0 nets on 9867 nets : 

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'cpu' of instances=11735 and nets=10336 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2002.359M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2004.88)
Total number of fetched objects 11425
End delay calculation. (MEM=2044.41 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2044.41 CPU=0:00:03.8 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:04:39 mem=2052.4M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:45, real = 0:02:45, mem = 1690.6M, totSessionCpu=0:04:39 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.644  | 26.684  | 26.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.585%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:46, real = 0:02:49, mem = 1696.8M, totSessionCpu=0:04:41 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-5140           4  Global net connect rules have not been c...
WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 19 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:03:19.4/0:03:21.7 (1.0), totSession cpu/real = 0:04:40.8/0:04:44.2 (1.0), mem = 2012.6M

=============================================================================================
 Final TAT Report : ccopt_design #1                                             21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ InitOpt                ]      1   0:00:02.5  (   1.2 % )     0:00:08.0 /  0:00:07.9    1.0
[ GlobalOpt              ]      1   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[ DrvOpt                 ]      3   0:01:30.3  (  44.7 % )     0:01:31.2 /  0:01:30.9    1.0
[ SimplifyNetlist        ]      1   0:00:00.8  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[ AreaOpt                ]      2   0:00:26.1  (  13.0 % )     0:00:26.9 /  0:00:26.8    1.0
[ ViewPruning            ]      8   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[ OptSummaryReport       ]      2   0:00:00.2  (   0.1 % )     0:00:08.8 /  0:00:07.1    0.8
[ DrvReport              ]      2   0:00:02.2  (   1.1 % )     0:00:02.2 /  0:00:00.6    0.3
[ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.0
[ SlackTraversorInit     ]      4   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ ReportTranViolation    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[ IncrReplace            ]      1   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[ RefinePlace            ]      3   0:00:02.4  (   1.2 % )     0:00:02.4 /  0:00:02.4    1.0
[ CTS                    ]      1   0:00:27.1  (  13.4 % )     0:00:32.1 /  0:00:31.9    1.0
[ EarlyGlobalRoute       ]      6   0:00:03.0  (   1.5 % )     0:00:03.0 /  0:00:03.0    1.0
[ ExtractRC              ]      5   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[ TimingUpdate           ]     27   0:00:03.4  (   1.7 % )     0:00:12.0 /  0:00:12.0    1.0
[ FullDelayCalc          ]      5   0:00:18.7  (   9.3 % )     0:00:18.7 /  0:00:18.7    1.0
[ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[ GenerateReports        ]      1   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[ MISC                   ]          0:00:20.4  (  10.1 % )     0:00:20.4 /  0:00:20.3    1.0
---------------------------------------------------------------------------------------------
 ccopt_design #1 TOTAL              0:03:21.7  ( 100.0 % )     0:03:21.7 /  0:03:19.4    1.0
---------------------------------------------------------------------------------------------

#% End ccopt_design (date=12/02 21:17:45, total cpu=0:03:19, real=0:03:22, peak res=2106.8M, current mem=1597.5M)
<CMD> setOptMode -holdFixingCells BUF_X1
**INFO: Hold fixing will be done using "BUF_X1" only.
<CMD> setOptMode -holdTargetSlack 0.013 -setupTargetSlack 0.044
<CMD> optDesign -postCTS -outDir timingReports -prefix postCTS_hold -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1597.5M, totSessionCpu=0:04:41 **
*** optDesign #1 [begin] : totSession cpu/real = 0:04:40.9/0:04:44.3 (1.0), mem = 1927.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:40.9/0:04:44.3 (1.0), mem = 1927.6M
**INFO: User settings:
setExtractRCMode -engine             preRoute
setUsefulSkewMode -ecoRoute          false
setDelayCalMode -enable_high_fanout  true
setDelayCalMode -engine              aae
setDelayCalMode -ignoreNetLoad       false
setDelayCalMode -socv_accuracy_mode  low
setOptMode -activeHoldViews          { analysis_default }
setOptMode -activeSetupViews         { analysis_default }
setOptMode -autoSetupViews           { analysis_default}
setOptMode -autoTDGRSetupViews       { analysis_default}
setOptMode -drcMargin                0
setOptMode -fixDrc                   true
setOptMode -holdFixingCells          BUF_X1
setOptMode -holdTargetSlack          0.013
setOptMode -preserveAllSequential    false
setOptMode -setupTargetSlack         0.0439
setAnalysisMode -analysisType        onChipVariation
setAnalysisMode -clkSrcPath          true
setAnalysisMode -clockPropagation    sdcControl
setAnalysisMode -cppr                both
setAnalysisMode -virtualIPO          false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1602.5M, totSessionCpu=0:04:41 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0.013
Setup Target Slack: user slack 0.0439;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1927.6M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:04:42.3/0:04:45.7 (1.0), mem = 2119.9M

=============================================================================================
 Step TAT Report : InitOpt #1 / optDesign #1                                    21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ CellServerInit         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[ LibAnalyzerInit        ]      2   0:00:00.5  (  38.4 % )     0:00:00.5 /  0:00:00.5    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ SteinerInterfaceInit   ]      1   0:00:00.2  (  13.1 % )     0:00:00.2 /  0:00:00.2    1.0
[ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ MISC                   ]          0:00:00.7  (  47.7 % )     0:00:00.7 /  0:00:00.7    1.0
---------------------------------------------------------------------------------------------
 InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
---------------------------------------------------------------------------------------------

GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:43 mem=2015.9M ***
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:42.6/0:04:46.1 (1.0), mem = 2015.9M
Checking buffer and delay cell names in '-holdFixingCells' list
Saving timing graph ...
**INFO: TG backup dir: /apps/tmp/innovus_temp_3407406_endeavour.ece.iit.edu_ryonkura_429fa25_cddqfj/opt_timing_graph_okPHA6
**INFO: Disk Usage:
Filesystem      1K-blocks      Used  Available Use% Mounted on
/dev/sda1      6973610784 563361920 6058723696   9% /ext
Done save timing graph
**INFO: Disk Usage:
Filesystem      1K-blocks      Used  Available Use% Mounted on
/dev/sda1      6973610784 563365720 6058719896   9% /ext
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2028.66)
Total number of fetched objects 11425
End delay calculation. (MEM=2051.47 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2051.47 CPU=0:00:03.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:04:49 mem=2059.5M)

Active hold views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:06.4 real=0:00:06.0 totSessionCpu=0:04:49 mem=2091.5M ***
OPTC: user 20.0
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:04:49 mem=2091.5M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:07.4 real=0:00:07.0 totSessionCpu=0:04:50 mem=2083.5M ***

*Info: minBufDelay = 22.1 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: analysis_default

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default
Hold views included:
 analysis_default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.644  | 26.684  | 26.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.123  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.585%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1700.0M, totSessionCpu=0:04:51 **
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:08.7/0:00:08.8 (1.0), totSession cpu/real = 0:04:51.3/0:04:54.8 (1.0), mem = 2036.5M

=============================================================================================
 Step TAT Report : BuildHoldData #1 / optDesign #1                              21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ ViewPruning            ]      5   0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.4    1.0
[ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[ DrvReport              ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[ SlackTraversorInit     ]      3   0:00:00.5  (   5.3 % )     0:00:00.5 /  0:00:00.5    1.0
[ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[ LibAnalyzerInit        ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ ReportTranViolation    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[ ReportCapViolation     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[ HoldTimerNodeList      ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[ TimingUpdate           ]     11   0:00:01.2  (  13.5 % )     0:00:04.8 /  0:00:04.8    1.0
[ FullDelayCalc          ]      2   0:00:03.6  (  41.4 % )     0:00:03.6 /  0:00:03.6    1.0
[ TimingReport           ]      2   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.3    1.0
[ SaveTimingGraph        ]      1   0:00:00.4  (   4.9 % )     0:00:00.4 /  0:00:00.4    1.0
[ RestoreTimingGraph     ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[ MISC                   ]          0:00:01.3  (  15.2 % )     0:00:01.3 /  0:00:01.3    1.0
---------------------------------------------------------------------------------------------
 BuildHoldData #1 TOTAL             0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:08.7    1.0
---------------------------------------------------------------------------------------------

*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:51.3/0:04:54.8 (1.0), mem = 2036.5M
*info: Run optDesign holdfix with 1 thread.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 nets with fixed/cover wires excluded.
Info: 56 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

**INFO: 
**INFO: Capturing REF for hold ...
**INFO:    Hold Timing Snapshot: (REF)
**INFO:              All PG WNS: 0.000
**INFO:              All PG TNS: 0.000
*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:04:51.5/0:04:55.0 (1.0), mem = 2074.7M

=============================================================================================
 Step TAT Report : HoldOpt #1 / optDesign #1                                    21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ MISC                   ]          0:00:00.2  (  99.8 % )     0:00:00.2 /  0:00:00.2    1.0
---------------------------------------------------------------------------------------------
 HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
---------------------------------------------------------------------------------------------


Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
Reported timing to dir timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1702.5M, totSessionCpu=0:04:52 **
Saving timing graph ...
**INFO: TG backup dir: /apps/tmp/innovus_temp_3407406_endeavour.ece.iit.edu_ryonkura_429fa25_cddqfj/opt_timing_graph_QNffYx
**INFO: Disk Usage:
Filesystem      1K-blocks      Used  Available Use% Mounted on
/dev/sda1      6973610784 563361932 6058723684   9% /ext
Done save timing graph
**INFO: Disk Usage:
Filesystem      1K-blocks      Used  Available Use% Mounted on
/dev/sda1      6973610784 563366096 6058719520   9% /ext
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2040.66)
Total number of fetched objects 11425
End delay calculation. (MEM=2047.46 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2047.46 CPU=0:00:03.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:04:57 mem=2055.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 
Hold views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.644  | 26.684  | 26.644  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.123  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.585%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1740.6M, totSessionCpu=0:05:00 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:18.9/0:00:20.6 (0.9), totSession cpu/real = 0:04:59.8/0:05:04.9 (1.0), mem = 2052.2M

=============================================================================================
 Final TAT Report : optDesign #1                                                21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ InitOpt                ]      1   0:00:01.4  (   6.8 % )     0:00:01.4 /  0:00:01.4    1.0
[ HoldOpt                ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[ ViewPruning            ]      8   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[ BuildHoldData          ]      1   0:00:03.1  (  14.9 % )     0:00:08.8 /  0:00:08.7    1.0
[ OptSummaryReport       ]      2   0:00:02.4  (  11.6 % )     0:00:09.9 /  0:00:08.3    0.8
[ DrvReport              ]      2   0:00:02.1  (  10.2 % )     0:00:02.1 /  0:00:00.5    0.2
[ LibAnalyzerInit        ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[ TimingUpdate           ]     17   0:00:01.8  (   9.0 % )     0:00:09.1 /  0:00:09.1    1.0
[ FullDelayCalc          ]      4   0:00:07.2  (  35.1 % )     0:00:07.2 /  0:00:07.3    1.0
[ TimingReport           ]      4   0:00:00.6  (   2.8 % )     0:00:00.6 /  0:00:00.6    1.0
[ GenerateReports        ]      2   0:00:00.8  (   3.8 % )     0:00:00.8 /  0:00:00.8    1.0
[ MISC                   ]          0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    0.9
---------------------------------------------------------------------------------------------
 optDesign #1 TOTAL                 0:00:20.6  ( 100.0 % )     0:00:20.6 /  0:00:18.9    0.9
---------------------------------------------------------------------------------------------

<CMD> routeDesign
#% Begin routeDesign (date=12/02 21:18:06, mem=1644.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.83 (MB), peak = 2106.80 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          10.1
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#typical has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1976.2M, init mem=1976.2M)
*info: Placed = 11735          (Fixed = 55)
*info: Unplaced = 0           
Placement Density:68.58%(21208/30922)
Placement Density (including fixed std cells):68.58%(21208/30922)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1976.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (56) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1976.2M) ***
#Start route 56 clock and analog nets...
% Begin globalDetailRoute (date=12/02 21:18:06, mem=1647.3M)

globalDetailRoute

#Start globalDetailRoute on Tue Dec  2 21:18:06 2025
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSS of instance mmOpn/oe/qout_reg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance mmOpn/oe/qout_reg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U65 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U65 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U64 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U64 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U63 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U63 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U62 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U62 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U61 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U61 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U60 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U60 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U59 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U59 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U58 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U58 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U57 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U57 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=10280
#need_extraction net=0 (total=10336)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 469 (skipped).
#Total number of nets with skipped attribute = 9811 (skipped).
#Total number of routable nets = 56.
#Total number of nets in the design = 10336.
#18 routable nets do not have any wires.
#38 routable nets have routed wires.
#9811 skipped nets have only detail routed wires.
#18 nets will be global routed.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#38 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Tue Dec  2 21:18:06 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1658.97 (MB), peak = 2106.80 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1664.50 (MB), peak = 2106.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Finished routing data preparation on Tue Dec  2 21:18:07 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.64 (MB)
#Total memory = 1664.50 (MB)
#Peak memory = 2106.80 (MB)
#
#
#Start global routing on Tue Dec  2 21:18:07 2025
#
#
#Start global routing initialization on Tue Dec  2 21:18:07 2025
#
#Number of eco nets is 18
#
#Start global routing data preparation on Tue Dec  2 21:18:07 2025
#
#Start routing resource analysis on Tue Dec  2 21:18:07 2025
#
#Routing resource analysis is done on Tue Dec  2 21:18:07 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         166        1142        7656    78.91%
#  metal2         V         743         231        7656     0.00%
#  metal3         H        1165         143        7656     0.00%
#  metal4         V         447         213        7656     0.00%
#  metal5         H         533         121        7656     0.00%
#  metal6         V         395         265        7656     2.25%
#  metal7         H         106         112        7656    23.80%
#  metal8         V         220           0        7656     0.00%
#  metal9         H          87           0        7656     0.00%
#  metal10        V          88           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   3952      26.39%       76560    10.50%
#
#  56 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec  2 21:18:07 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.63 (MB), peak = 2106.80 (MB)
#
#
#Global routing initialization is done on Tue Dec  2 21:18:07 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.63 (MB), peak = 2106.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.86 (MB), peak = 2106.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.86 (MB), peak = 2106.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 469 (skipped).
#Total number of nets with skipped attribute = 9811 (skipped).
#Total number of routable nets = 56.
#Total number of nets in the design = 10336.
#
#56 routable nets have routed wires.
#9811 skipped nets have only detail routed wires.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#38 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 18               0  
#------------------------------------------------
#        Total                 18               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 56            9811  
#------------------------------------------------
#        Total                 56            9811  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 6430 um.
#Total half perimeter of net bounding box = 3083 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 564 um.
#Total wire length on LAYER metal3 = 3411 um.
#Total wire length on LAYER metal4 = 2453 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4814
#Up-Via Summary (total 4814):
#           
#-----------------------
# metal1           1732
# metal2           1719
# metal3           1363
#-----------------------
#                  4814 
#
#Total number of involved priority nets 18
#Maximum src to sink distance for priority net 58.9
#Average of max src_to_sink distance for priority net 40.1
#Average of ave src_to_sink distance for priority net 21.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.67 (MB)
#Total memory = 1670.17 (MB)
#Peak memory = 2106.80 (MB)
#
#Finished global routing on Tue Dec  2 21:18:07 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.03 (MB), peak = 2106.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Start Track Assignment.
#Done with 3 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 6430 um.
#Total half perimeter of net bounding box = 3083 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 564 um.
#Total wire length on LAYER metal3 = 3411 um.
#Total wire length on LAYER metal4 = 2453 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4814
#Up-Via Summary (total 4814):
#           
#-----------------------
# metal1           1732
# metal2           1719
# metal3           1363
#-----------------------
#                  4814 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1673.04 (MB), peak = 2106.80 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.24 (MB)
#Total memory = 1673.04 (MB)
#Peak memory = 2106.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 78.10% of the total area was rechecked for DRC, and 13.81% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	Totals        1        2        3
#2720 out of 11735 instances (23.2%) need to be verified(marked ipoed), dirty area = 13.8%.
#93.3% of the total area is being checked for drcs
#93.3% of the total area was checked
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        2        3
#	Totals        1        2        3
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1676.43 (MB), peak = 2106.80 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1675.64 (MB), peak = 2106.80 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 6433 um.
#Total half perimeter of net bounding box = 3083 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 569 um.
#Total wire length on LAYER metal3 = 3408 um.
#Total wire length on LAYER metal4 = 2455 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4823
#Up-Via Summary (total 4823):
#           
#-----------------------
# metal1           1734
# metal2           1725
# metal3           1364
#-----------------------
#                  4823 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 2.61 (MB)
#Total memory = 1675.64 (MB)
#Peak memory = 2106.80 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 2.61 (MB)
#Total memory = 1675.64 (MB)
#Peak memory = 2106.80 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -18.96 (MB)
#Total memory = 1628.38 (MB)
#Peak memory = 2106.80 (MB)
#Number of warnings = 24
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec  2 21:18:16 2025
#
% End globalDetailRoute (date=12/02 21:18:16, total cpu=0:00:10.0, real=0:00:10.0, peak res=1647.3M, current mem=1627.6M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=12/02 21:18:16, mem=1627.6M)

globalDetailRoute

#Start globalDetailRoute on Tue Dec  2 21:18:16 2025
#
#Generating timing data, please wait...
#9867 total nets, 56 already routed, 56 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
Total number of fetched objects 11425
End delay calculation. (MEM=2012.89 CPU=0:00:02.9 REAL=0:00:03.0)
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1592.24 (MB), peak = 2106.80 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSS of instance mmOpn/oe/qout_reg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance mmOpn/oe/qout_reg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U65 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U65 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U64 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U64 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U63 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U63 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U62 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U62 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U61 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U61 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U60 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U60 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U59 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U59 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U58 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U58 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSS of instance a/l2/U57 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDD of instance a/l2/U57 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=10336)
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_3407406.tif.gz ...
#Read in timing information for 83 ports, 11735 instances from timing file .timing_file_3407406.tif.gz.
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#Total number of trivial nets (e.g. < 2 pins) = 469 (skipped).
#Total number of routable nets = 9867.
#Total number of nets in the design = 10336.
#9811 routable nets do not have any wires.
#56 routable nets have routed wires.
#9811 nets will be global routed.
#56 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Tue Dec  2 21:18:23 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1597.15 (MB), peak = 2106.80 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1601.20 (MB), peak = 2106.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Finished routing data preparation on Tue Dec  2 21:18:23 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.12 (MB)
#Total memory = 1601.20 (MB)
#Peak memory = 2106.80 (MB)
#
#
#Start global routing on Tue Dec  2 21:18:23 2025
#
#
#Start global routing initialization on Tue Dec  2 21:18:23 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Dec  2 21:18:23 2025
#
#Start routing resource analysis on Tue Dec  2 21:18:23 2025
#
#Routing resource analysis is done on Tue Dec  2 21:18:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         166        1142        7656    78.91%
#  metal2         V         737         237        7656     0.00%
#  metal3         H        1155         153        7656     0.00%
#  metal4         V         442         218        7656     0.00%
#  metal5         H         533         121        7656     0.00%
#  metal6         V         395         265        7656     2.25%
#  metal7         H         106         112        7656    23.80%
#  metal8         V         220           0        7656     0.00%
#  metal9         H          87           0        7656     0.00%
#  metal10        V          88           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   3930      26.61%       76560    10.50%
#
#  56 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Dec  2 21:18:23 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1602.45 (MB), peak = 2106.80 (MB)
#
#
#Global routing initialization is done on Tue Dec  2 21:18:23 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1602.45 (MB), peak = 2106.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1629.98 (MB), peak = 2106.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1630.00 (MB), peak = 2106.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 469 (skipped).
#Total number of routable nets = 9867.
#Total number of nets in the design = 10336.
#
#9867 routable nets have routed wires.
#56 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            9811  
#-----------------------------
#        Total            9811  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 56            9811  
#------------------------------------------------
#        Total                 56            9811  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2       67(0.88%)     22(0.29%)      4(0.05%)      2(0.03%)   (1.24%)
#  metal3        2(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  metal4        5(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        4(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     78(0.11%)     22(0.03%)      4(0.01%)      2(0.00%)   (0.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              2.00 |             20.00 |   156.80   123.20   168.00   128.80 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              1.00 |              1.00 |   112.00    16.80   117.60    22.40 |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)     2.00 | (metal1)    20.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 131748 um.
#Total half perimeter of net bounding box = 103785 um.
#Total wire length on LAYER metal1 = 162 um.
#Total wire length on LAYER metal2 = 25320 um.
#Total wire length on LAYER metal3 = 56297 um.
#Total wire length on LAYER metal4 = 20853 um.
#Total wire length on LAYER metal5 = 12861 um.
#Total wire length on LAYER metal6 = 13304 um.
#Total wire length on LAYER metal7 = 1241 um.
#Total wire length on LAYER metal8 = 1661 um.
#Total wire length on LAYER metal9 = 48 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 68691
#Up-Via Summary (total 68691):
#           
#-----------------------
# metal1          35423
# metal2          23332
# metal3           6361
# metal4           1884
# metal5           1341
# metal6            217
# metal7            127
# metal8              6
#-----------------------
#                 68691 
#
#Max overcon = 4 tracks.
#Total overcon = 0.15%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 29.65 (MB)
#Total memory = 1630.86 (MB)
#Peak memory = 2106.80 (MB)
#
#Finished global routing on Tue Dec  2 21:18:41 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1629.71 (MB), peak = 2106.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Start Track Assignment.
#Done with 15556 horizontal wires in 3 hboxes and 12574 vertical wires in 3 hboxes.
#Done with 2954 horizontal wires in 3 hboxes and 2401 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       161.25 	  0.00%  	  0.00% 	  0.00%
# metal2     24303.26 	  0.11%  	  0.00% 	  0.01%
# metal3     52370.28 	  0.10%  	  0.00% 	  0.00%
# metal4     18446.27 	  0.12%  	  0.00% 	  0.07%
# metal5     12926.56 	  0.07%  	  0.00% 	  0.00%
# metal6     13363.71 	  0.01%  	  0.00% 	  0.00%
# metal7      1279.80 	  0.00%  	  0.00% 	  0.00%
# metal8      1683.96 	  0.00%  	  0.00% 	  0.00%
# metal9        50.88 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      124585.97  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 129918 um.
#Total half perimeter of net bounding box = 103785 um.
#Total wire length on LAYER metal1 = 161 um.
#Total wire length on LAYER metal2 = 24510 um.
#Total wire length on LAYER metal3 = 55517 um.
#Total wire length on LAYER metal4 = 20645 um.
#Total wire length on LAYER metal5 = 12835 um.
#Total wire length on LAYER metal6 = 13292 um.
#Total wire length on LAYER metal7 = 1250 um.
#Total wire length on LAYER metal8 = 1658 um.
#Total wire length on LAYER metal9 = 48 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 68691
#Up-Via Summary (total 68691):
#           
#-----------------------
# metal1          35423
# metal2          23332
# metal3           6361
# metal4           1884
# metal5           1341
# metal6            217
# metal7            127
# metal8              6
#-----------------------
#                 68691 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1629.78 (MB), peak = 2106.80 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 36.93 (MB)
#Total memory = 1630.02 (MB)
#Peak memory = 2106.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        7       12       19
#	Totals        7       13       20
#cpu time = 00:00:45, elapsed time = 00:00:46, memory = 1629.77 (MB), peak = 2106.80 (MB)
#start 1st optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        7       10       17
#	Totals        7       10       17
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1630.46 (MB), peak = 2106.80 (MB)
#start 2nd optimization iteration ...
#   number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1       10       11
#	Totals        1       10       11
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1629.15 (MB), peak = 2106.80 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1628.31 (MB), peak = 2106.80 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 141260 um.
#Total half perimeter of net bounding box = 103785 um.
#Total wire length on LAYER metal1 = 3862 um.
#Total wire length on LAYER metal2 = 40303 um.
#Total wire length on LAYER metal3 = 51011 um.
#Total wire length on LAYER metal4 = 18882 um.
#Total wire length on LAYER metal5 = 12452 um.
#Total wire length on LAYER metal6 = 11891 um.
#Total wire length on LAYER metal7 = 1165 um.
#Total wire length on LAYER metal8 = 1655 um.
#Total wire length on LAYER metal9 = 38 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 70133
#Up-Via Summary (total 70133):
#           
#-----------------------
# metal1          37530
# metal2          23555
# metal3           5567
# metal4           1894
# metal5           1250
# metal6            209
# metal7            122
# metal8              6
#-----------------------
#                 70133 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:47
#Elapsed time = 00:00:47
#Increased memory = -1.70 (MB)
#Total memory = 1628.31 (MB)
#Peak memory = 2106.80 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start Post Route via swapping...
#99.99% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1626.90 (MB), peak = 2106.80 (MB)
#CELL_VIEW cpu,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 141260 um.
#Total half perimeter of net bounding box = 103785 um.
#Total wire length on LAYER metal1 = 3862 um.
#Total wire length on LAYER metal2 = 40303 um.
#Total wire length on LAYER metal3 = 51011 um.
#Total wire length on LAYER metal4 = 18882 um.
#Total wire length on LAYER metal5 = 12452 um.
#Total wire length on LAYER metal6 = 11891 um.
#Total wire length on LAYER metal7 = 1165 um.
#Total wire length on LAYER metal8 = 1655 um.
#Total wire length on LAYER metal9 = 38 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 70133
#Up-Via Summary (total 70133):
#           
#-----------------------
# metal1          37530
# metal2          23555
# metal3           5567
# metal4           1894
# metal5           1250
# metal6            209
# metal7            122
# metal8              6
#-----------------------
#                 70133 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1628.40 (MB), peak = 2106.80 (MB)
#CELL_VIEW cpu,init has no DRC violation.
#Total number of DRC violations = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Dec  2 21:19:40 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 3527 horizontal wires in 6 hboxes and 2314 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 142968 um.
#Total half perimeter of net bounding box = 103785 um.
#Total wire length on LAYER metal1 = 3884 um.
#Total wire length on LAYER metal2 = 40684 um.
#Total wire length on LAYER metal3 = 51787 um.
#Total wire length on LAYER metal4 = 19058 um.
#Total wire length on LAYER metal5 = 12618 um.
#Total wire length on LAYER metal6 = 12036 um.
#Total wire length on LAYER metal7 = 1183 um.
#Total wire length on LAYER metal8 = 1681 um.
#Total wire length on LAYER metal9 = 38 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 70133
#Up-Via Summary (total 70133):
#           
#-----------------------
# metal1          37530
# metal2          23555
# metal3           5567
# metal4           1894
# metal5           1250
# metal6            209
# metal7            122
# metal8              6
#-----------------------
#                 70133 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10334 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1629.33 (MB), peak = 2106.80 (MB)
#CELL_VIEW cpu,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1629.33 (MB), peak = 2106.80 (MB)
#CELL_VIEW cpu,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 142968 um.
#Total half perimeter of net bounding box = 103785 um.
#Total wire length on LAYER metal1 = 3884 um.
#Total wire length on LAYER metal2 = 40684 um.
#Total wire length on LAYER metal3 = 51787 um.
#Total wire length on LAYER metal4 = 19058 um.
#Total wire length on LAYER metal5 = 12618 um.
#Total wire length on LAYER metal6 = 12036 um.
#Total wire length on LAYER metal7 = 1183 um.
#Total wire length on LAYER metal8 = 1681 um.
#Total wire length on LAYER metal9 = 38 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 70133
#Up-Via Summary (total 70133):
#           
#-----------------------
# metal1          37530
# metal2          23555
# metal3           5567
# metal4           1894
# metal5           1250
# metal6            209
# metal7            122
# metal8              6
#-----------------------
#                 70133 
#
#detailRoute Statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = -0.61 (MB)
#Total memory = 1629.40 (MB)
#Peak memory = 2106.80 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:31
#Elapsed time = 00:01:32
#Increased memory = -6.27 (MB)
#Total memory = 1621.35 (MB)
#Peak memory = 2106.80 (MB)
#Number of warnings = 24
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec  2 21:19:48 2025
#
% End globalDetailRoute (date=12/02 21:19:48, total cpu=0:01:31, real=0:01:32, peak res=1683.5M, current mem=1620.5M)
#Default setup view is reset to analysis_default.
#Default setup view is reset to analysis_default.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:01:42, elapsed time = 00:01:42, memory = 1615.91 (MB), peak = 2106.80 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   NRDB-2005            2  %s %s has special wires but no definitio...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
*** Message Summary: 54 warning(s), 0 error(s)

#% End routeDesign (date=12/02 21:19:48, total cpu=0:01:42, real=0:01:42, peak res=1683.5M, current mem=1615.9M)
<CMD> optDesign -postRoute -outDir timingReports -prefix postRoute_hold -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1615.9M, totSessionCpu=0:06:42 **
*** optDesign #2 [begin] : totSession cpu/real = 0:06:41.7/0:06:47.2 (1.0), mem = 1929.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:06:41.7/0:06:47.2 (1.0), mem = 1929.3M
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { analysis_default }
setOptMode -autoSetupViews                                      { analysis_default}
setOptMode -autoTDGRSetupViews                                  { analysis_default}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -holdFixingCells                                     BUF_X1
setOptMode -holdTargetSlack                                     0.013
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0.0439
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[21:19:49.193208] Periodic Lic check successful
[21:19:49.193225] Feature usage summary:
[21:19:49.193226] Virtuoso_Digital_Implem
[21:19:49.193227] Tempus_Timing_Signoff_XL

This command "optDesign -postRoute -outDir timingReports -prefix ..." required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1634.4M, totSessionCpu=0:06:43 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1935.3M, init mem=1935.3M)
*info: Placed = 11735          (Fixed = 55)
*info: Unplaced = 0           
Placement Density:68.58%(21208/30922)
Placement Density (including fixed std cells):68.58%(21208/30922)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1935.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0439
Hold Target Slack: user slack 0.013
Opt: RC extraction mode changed to 'detail'
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.2/0:00:01.3 (1.0), totSession cpu/real = 0:06:42.9/0:06:48.4 (1.0), mem = 1935.3M

=============================================================================================
 Step TAT Report : InitOpt #1 / optDesign #2                                    21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[ LibAnalyzerInit        ]      1   0:00:00.3  (  20.9 % )     0:00:00.3 /  0:00:00.3    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ CheckPlace             ]      1   0:00:00.3  (  20.1 % )     0:00:00.3 /  0:00:00.3    1.0
[ MISC                   ]          0:00:00.7  (  58.2 % )     0:00:00.7 /  0:00:00.7    1.0
---------------------------------------------------------------------------------------------
 InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.2    1.0
---------------------------------------------------------------------------------------------

** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'cpu' of instances=11735 and nets=10336 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical
extractDetailRC Option : -outfile /apps/tmp/innovus_temp_3407406_endeavour.ece.iit.edu_ryonkura_429fa25_cddqfj/cpu_3407406_I80VkF.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1929.3M)
Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1984.1M)
Extracted 20.0011% (CPU Time= 0:00:00.4  MEM= 1984.1M)
Extracted 30.0016% (CPU Time= 0:00:00.4  MEM= 1984.1M)
Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1984.1M)
Extracted 50.0018% (CPU Time= 0:00:00.6  MEM= 1984.1M)
Extracted 60.0015% (CPU Time= 0:00:00.6  MEM= 1984.1M)
Extracted 70.0011% (CPU Time= 0:00:00.7  MEM= 1984.1M)
Extracted 80.0016% (CPU Time= 0:00:00.8  MEM= 1984.1M)
Extracted 90.0013% (CPU Time= 0:00:00.9  MEM= 1984.1M)
Extracted 100% (CPU Time= 0:00:01.3  MEM= 1988.1M)
Number of Extracted Resistors     : 180047
Number of Extracted Ground Cap.   : 189869
Number of Extracted Coupling Cap. : 288652
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: typical
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1964.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:03.0  MEM: 1964.133M)
AAE DB initialization (MEM=2002.29 CPU=0:00:00.0 REAL=0:00:00.0) 
**INFO: flowCheckPoint #2 OptimizationHold
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:46 mem=2021.4M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:06:45.7/0:06:51.4 (1.0), mem = 2021.4M
Checking buffer and delay cell names in '-holdFixingCells' list
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2000.29 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2000.29)
Total number of fetched objects 11425
AAE_INFO-618: Total number of nets in the design is 10336,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2064.21 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2064.21 CPU=0:00:03.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2064.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2064.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1995.33)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 11425. 
Total number of fetched objects 11425
AAE_INFO-618: Total number of nets in the design is 10336,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2039.02 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2039.02 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:06:53 mem=2047.0M)

Active hold views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:06:53 mem=2079.0M ***
OPTC: user 20.0
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:06:54 mem=2079.0M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2051.29)
Total number of fetched objects 11425
AAE_INFO-618: Total number of nets in the design is 10336,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2040.52 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2040.52 CPU=0:00:03.8 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2048.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2048.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2001.64)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 11425. 
Total number of fetched objects 11425
AAE_INFO-618: Total number of nets in the design is 10336,  0.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2046.34 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2046.34 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:07:00 mem=2054.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:14.6 real=0:00:15.0 totSessionCpu=0:07:00 mem=2054.3M ***
**INFO:   Timing/DRV Snapshot: (REF)
**INFO:      Weighted WNS: 0.000
**INFO:       All  PG WNS: 0.000
**INFO:       High PG WNS: 0.000
**INFO:       All  PG TNS: 0.000
**INFO:       High PG TNS: 0.000
**INFO:       Low  PG TNS: 0.000
**INFO:          Tran DRV: 0 (0)
**INFO:           Cap DRV: 0 (0)
**INFO:        Fanout DRV: 0 (0)
**INFO:            Glitch: 0 (0)
**INFO:    Category Slack: { [L, 26.693] [H, 26.726] }
**INFO: 
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 22.1 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: analysis_default

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default
Hold views included:
 analysis_default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.737  | 26.769  | 26.737  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.087  |  0.123  |  0.087  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.585%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1685.4M, totSessionCpu=0:07:03 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:16.8/0:00:17.0 (1.0), totSession cpu/real = 0:07:02.5/0:07:08.4 (1.0), mem = 2032.4M

=============================================================================================
 Step TAT Report : BuildHoldData #1 / optDesign #2                              21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ ViewPruning            ]      6   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.5    1.0
[ OptSummaryReport       ]      1   0:00:00.1  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[ DrvReport              ]      2   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.4    1.0
[ SlackTraversorInit     ]      3   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.5    1.0
[ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[ LibAnalyzerInit        ]      2   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ HoldTimerNodeList      ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[ TimingUpdate           ]      7   0:00:04.8  (  28.4 % )     0:00:13.2 /  0:00:13.1    1.0
[ FullDelayCalc          ]      4   0:00:08.4  (  49.7 % )     0:00:08.4 /  0:00:08.4    1.0
[ TimingReport           ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[ MISC                   ]          0:00:01.5  (   8.8 % )     0:00:01.5 /  0:00:01.5    1.0
---------------------------------------------------------------------------------------------
 BuildHoldData #1 TOTAL             0:00:17.0  ( 100.0 % )     0:00:17.0 /  0:00:16.8    1.0
---------------------------------------------------------------------------------------------

*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:07:02.5/0:07:08.4 (1.0), mem = 2032.4M
*info: Run optDesign holdfix with 1 thread.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 56 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

**INFO: 
**INFO: Capturing REF for hold ...
**INFO:    Hold Timing Snapshot: (REF)
**INFO:              All PG WNS: 0.000
**INFO:              All PG TNS: 0.000
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:02.8/0:07:08.7 (1.0), mem = 2212.1M

=============================================================================================
 Step TAT Report : HoldOpt #1 / optDesign #2                                    21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[ SteinerInterfaceInit   ]      1   0:00:00.2  (  52.0 % )     0:00:00.2 /  0:00:00.2    1.0
[ MISC                   ]          0:00:00.1  (  47.9 % )     0:00:00.1 /  0:00:00.1    1.0
---------------------------------------------------------------------------------------------
 HoldOpt #1 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
---------------------------------------------------------------------------------------------

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1779.4M, totSessionCpu=0:07:03 **
**INFO:   DRV Snapshot: (TGT)
**INFO:          Tran DRV: 0 (0)
**INFO:           Cap DRV: 0 (0)
**INFO:        Fanout DRV: 0 (0)
**INFO:            Glitch: 0 (0)
Checking DRV degradation...
**INFO: 
**INFO: Recovery Manager:
**INFO:     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
**INFO:      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
**INFO:   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
**INFO:       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
**INFO: 
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2127.26M, totSessionCpu=0:07:03).
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1779.4M, totSessionCpu=0:07:03 **

**INFO:   DRV Snapshot: (REF)
**INFO:          Tran DRV: 0 (0)
**INFO:           Cap DRV: 0 (0)
**INFO:        Fanout DRV: 0 (0)
**INFO:            Glitch: 0 (0)
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:03 mem=2165.4M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 266 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2149.4MB
Summary Report:
Instances move: 0 (out of 11680 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2149.4MB
*** Finished refinePlace (0:07:04 mem=2149.4M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #3 FinalSummary
OPTC: user 20.0
Reported timing to dir timingReports
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1778.2M, totSessionCpu=0:07:04 **
Saving timing graph ...
**INFO: TG backup dir: /apps/tmp/innovus_temp_3407406_endeavour.ece.iit.edu_ryonkura_429fa25_cddqfj/opt_timing_graph_4PCQt5
**INFO: Disk Usage:
Filesystem      1K-blocks      Used  Available Use% Mounted on
/dev/sda1      6973610784 563367068 6058718548   9% /ext
Done save timing graph
**INFO: Disk Usage:
Filesystem      1K-blocks      Used  Available Use% Mounted on
/dev/sda1      6973610784 563370840 6058714776   9% /ext
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2114.21)
Total number of fetched objects 11425
AAE_INFO-618: Total number of nets in the design is 10336,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2144.9 CPU=0:00:03.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2144.9 CPU=0:00:03.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2152.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2099.02)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 11425. 
Total number of fetched objects 11425
AAE_INFO-618: Total number of nets in the design is 10336,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2142.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2142.7 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.2 real=0:00:07.0 totSessionCpu=0:07:12 mem=2150.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 
Hold views included:
 analysis_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.737  | 26.769  | 26.737  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.087  |  0.123  |  0.087  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1657   |  1614   |   107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.585%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1802.3M, totSessionCpu=0:07:15 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:33.5/0:00:35.5 (0.9), totSession cpu/real = 0:07:15.1/0:07:22.7 (1.0), mem = 2157.5M

=============================================================================================
 Final TAT Report : optDesign #2                                                21.19-s058_1
=============================================================================================
 Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
---------------------------------------------------------------------------------------------
[ InitOpt                ]      1   0:00:01.0  (   2.8 % )     0:00:01.3 /  0:00:01.2    1.0
[ HoldOpt                ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[ ViewPruning            ]     10   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[ BuildHoldData          ]      1   0:00:02.7  (   7.5 % )     0:00:17.0 /  0:00:16.8    1.0
[ OptSummaryReport       ]      2   0:00:02.4  (   6.7 % )     0:00:12.5 /  0:00:10.8    0.9
[ DrvReport              ]      5   0:00:02.7  (   7.6 % )     0:00:02.7 /  0:00:01.1    0.4
[ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[ LibAnalyzerInit        ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[ CheckPlace             ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[ RefinePlace            ]      1   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[ ExtractRC              ]      1   0:00:02.4  (   6.8 % )     0:00:02.4 /  0:00:02.2    0.9
[ TimingUpdate           ]     11   0:00:07.9  (  22.2 % )     0:00:20.5 /  0:00:20.3    1.0
[ FullDelayCalc          ]      7   0:00:12.6  (  35.6 % )     0:00:12.6 /  0:00:12.6    1.0
[ TimingReport           ]      4   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[ GenerateReports        ]      2   0:00:00.8  (   2.3 % )     0:00:00.8 /  0:00:00.8    1.0
[ MISC                   ]          0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
---------------------------------------------------------------------------------------------
 optDesign #2 TOTAL                 0:00:35.5  ( 100.0 % )     0:00:35.5 /  0:00:33.5    0.9
---------------------------------------------------------------------------------------------

<CMD> setFillerMode -corePrefix FILL -core {FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 6158 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 11869 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 18027 filler insts added - prefix FILL (CPU: 0:00:01.2).
For 18027 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLCELL_X4 / prefix FILL_incr).
*INFO:   Added 19 filler insts (cell FILLCELL_X1 / prefix FILL_incr).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL_incr).
*INFO: Total 19 filler insts added - prefix FILL_incr (CPU: 0:00:00.0).
For 19 new insts, Pre-route DRC Violation:	19
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Dec  2 21:20:25 2025

Design Name: cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (185.0600, 183.1200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 21:20:25 **** Processed 5000 nets.
**** 21:20:25 **** Processed 10000 nets.
Net vdd: has special routes with opens, dangling Wire.
Net gnd: dangling Wire.

Begin Summary 
    2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    190 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    192 total info(s) created.
End Summary

End Time: Tue Dec  2 21:20:25 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 192 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2061.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

**WARN: (IMPTCM-70):	Option "-droute_vio_display_type_num" for command getNanoRouteMode is obsolete and has been replaced by "-drouteVioDisplayTypeNum". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteVioDisplayTypeNum".
 Violation Summary By Layer and Type:

	          Short outOfDie   Totals
	metal1      999        1     1000
	Totals      999        1     1000

 *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> saveNetlist final.v
Writing Netlist "final.v" ...
<CMD> streamOut final.gds -merge ../../flow/stdcells.gds -mapFile ../../flow/rtk-stream-out.map
Merge file: ../../flow/stdcells.gds has version number: 600
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 41
Statistics for GDS generated (version 600)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    28                              via9
    26                              via8
    24                              via7
    22                              via6
    20                              via5
    18                              via4
    16                              via3
    29                           metal10
    14                              via2
    27                            metal9
    12                              via1
    25                            metal8
    17                            metal4
    15                            metal3
    19                            metal5
    13                            metal2
    11                            metal1
    21                            metal6
    23                            metal7
    23                            metal4
    25                            metal5
    27                            metal6
    29                            metal6


Stream Out Information Processed for GDS version 600:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          29781

Ports/Pins                            83
    metal layer metal2                23
    metal layer metal3                40
    metal layer metal4                 3
    metal layer metal5                10
    metal layer metal6                 3
    metal layer metal7                 4

Nets                              109914
    metal layer metal1              9009
    metal layer metal2             55473
    metal layer metal3             33901
    metal layer metal4              6165
    metal layer metal5              2831
    metal layer metal6              2190
    metal layer metal7               197
    metal layer metal8               145
    metal layer metal9                 3

    Via Instances                  70133

Special Nets                         274
    metal layer metal1               126
    metal layer metal6                74
    metal layer metal7                74

    Via Instances                  25238

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 100
    metal layer metal1                 2
    metal layer metal2                23
    metal layer metal3                40
    metal layer metal4                 6
    metal layer metal5                20
    metal layer metal6                 9


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file ../../flow/stdcells.gds to register cell name ......
Merging GDS file ../../flow/stdcells.gds ......
	****** Merge file: ../../flow/stdcells.gds has version number: 600.
	****** Merge file: ../../flow/stdcells.gds has units: 10000 per micron.
	****** unit scaling factor = 0.2 ******
**WARN: (IMPOGDS-215):	Merge file : ../../flow/stdcells.gds has larger units than output file units. You may have rounding problem.
**WARN: (IMPOGDS-280):	Maximum units in merge file is 10000. Use -units 10000 to avoid rounding issue.
######Streamout is finished!
invalid command name "timing.rep.5.final"
<CMD> report_timing
Path 1: MET Late External Delay Assertion 
Endpoint:   outPut[31]              (v) checked with  leading edge of 'clk'
Beginpoint: a/l3/r2/me31/qout_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                  33.000
+ CPPR Adjustment               0.000
= Required Time                32.900
- Arrival Time                  6.163
= Slack Time                   26.737
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | a/l3/r2/me31/qout_reg | CK ^         |          |       |  -0.002 |   26.734 | 
     | a/l3/r2/me31/qout_reg | CK ^ -> Q ^  | DFF_X1   | 0.100 |   0.098 |   26.834 | 
     | a/l3/f032/U2          | A ^ -> Z ^   | XOR2_X1  | 0.061 |   0.159 |   26.895 | 
     | a/l3/f131/U4          | A ^ -> Z ^   | XOR2_X1  | 0.066 |   0.225 |   26.961 | 
     | a/l3/f131/U3          | B ^ -> Z ^   | XOR2_X1  | 0.064 |   0.289 |   27.026 | 
     | a/l3/f230/U4          | A ^ -> Z ^   | XOR2_X1  | 0.065 |   0.354 |   27.090 | 
     | a/l3/f230/U3          | B ^ -> Z ^   | XOR2_X1  | 0.064 |   0.418 |   27.154 | 
     | a/l3/f329/U4          | A ^ -> Z ^   | XOR2_X1  | 0.065 |   0.483 |   27.219 | 
     | a/l3/f329/U3          | B ^ -> Z ^   | XOR2_X1  | 0.066 |   0.548 |   27.285 | 
     | a/l3/f428/U4          | A ^ -> Z ^   | XOR2_X1  | 0.066 |   0.614 |   27.351 | 
     | a/l3/f428/U3          | B ^ -> Z ^   | XOR2_X1  | 0.065 |   0.679 |   27.415 | 
     | a/l3/f527/U4          | A ^ -> Z ^   | XOR2_X1  | 0.066 |   0.745 |   27.481 | 
     | a/l3/f527/U3          | B ^ -> Z ^   | XOR2_X1  | 0.065 |   0.809 |   27.546 | 
     | a/l3/f626/U4          | A ^ -> Z ^   | XOR2_X1  | 0.065 |   0.874 |   27.611 | 
     | a/l3/f626/U3          | B ^ -> Z ^   | XOR2_X1  | 0.064 |   0.938 |   27.675 | 
     | a/l3/f725/U4          | A ^ -> Z ^   | XOR2_X1  | 0.065 |   1.003 |   27.740 | 
     | a/l3/f725/U3          | B ^ -> Z ^   | XOR2_X1  | 0.066 |   1.070 |   27.806 | 
     | a/l3/f824/U4          | A ^ -> Z ^   | XOR2_X1  | 0.066 |   1.135 |   27.872 | 
     | a/l3/f824/U3          | B ^ -> Z ^   | XOR2_X1  | 0.064 |   1.200 |   27.937 | 
     | a/l3/f923/U4          | A ^ -> Z ^   | XOR2_X1  | 0.065 |   1.265 |   28.002 | 
     | a/l3/f923/U3          | B ^ -> Z ^   | XOR2_X1  | 0.066 |   1.332 |   28.068 | 
     | a/l3/f1022/U4         | A ^ -> Z ^   | XOR2_X1  | 0.066 |   1.397 |   28.134 | 
     | a/l3/f1022/U3         | B ^ -> Z ^   | XOR2_X1  | 0.066 |   1.463 |   28.200 | 
     | a/l3/f1121/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   1.528 |   28.265 | 
     | a/l3/f1121/U3         | B ^ -> Z ^   | XOR2_X1  | 0.067 |   1.595 |   28.332 | 
     | a/l3/f1220/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   1.660 |   28.397 | 
     | a/l3/f1220/U3         | B ^ -> Z ^   | XOR2_X1  | 0.083 |   1.743 |   28.480 | 
     | a/l3/f1319/U4         | A ^ -> Z ^   | XOR2_X1  | 0.067 |   1.810 |   28.547 | 
     | a/l3/f1319/U3         | B ^ -> Z ^   | XOR2_X1  | 0.066 |   1.876 |   28.613 | 
     | a/l3/f1418/U4         | A ^ -> Z ^   | XOR2_X1  | 0.066 |   1.942 |   28.678 | 
     | a/l3/f1418/U3         | B ^ -> Z ^   | XOR2_X1  | 0.065 |   2.006 |   28.743 | 
     | a/l3/f1517/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   2.072 |   28.808 | 
     | a/l3/f1517/U3         | B ^ -> Z ^   | XOR2_X1  | 0.065 |   2.137 |   28.873 | 
     | a/l3/f1616/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   2.202 |   28.938 | 
     | a/l3/f1616/U3         | B ^ -> Z ^   | XOR2_X1  | 0.065 |   2.267 |   29.003 | 
     | a/l3/f1715/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   2.332 |   29.068 | 
     | a/l3/f1715/U3         | B ^ -> Z ^   | XOR2_X1  | 0.064 |   2.396 |   29.133 | 
     | a/l3/f1814/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   2.461 |   29.198 | 
     | a/l3/f1814/U3         | B ^ -> Z ^   | XOR2_X1  | 0.065 |   2.526 |   29.263 | 
     | a/l3/f1913/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   2.591 |   29.328 | 
     | a/l3/f1913/U3         | B ^ -> Z ^   | XOR2_X1  | 0.064 |   2.656 |   29.392 | 
     | a/l3/f2012/U4         | A ^ -> Z ^   | XOR2_X1  | 0.066 |   2.722 |   29.459 | 
     | a/l3/f2012/U3         | B ^ -> Z ^   | XOR2_X1  | 0.064 |   2.786 |   29.523 | 
     | a/l3/f2111/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   2.852 |   29.588 | 
     | a/l3/f2111/U3         | B ^ -> Z ^   | XOR2_X1  | 0.072 |   2.924 |   29.661 | 
     | a/l3/f2210/U4         | A ^ -> Z ^   | XOR2_X1  | 0.066 |   2.990 |   29.726 | 
     | a/l3/f2210/U3         | B ^ -> Z ^   | XOR2_X1  | 0.065 |   3.055 |   29.792 | 
     | a/l3/f2309/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   3.120 |   29.857 | 
     | a/l3/f2309/U3         | B ^ -> Z ^   | XOR2_X1  | 0.065 |   3.185 |   29.922 | 
     | a/l3/f2408/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   3.250 |   29.987 | 
     | a/l3/f2408/U3         | B ^ -> Z ^   | XOR2_X1  | 0.066 |   3.316 |   30.053 | 
     | a/l3/f2507/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   3.381 |   30.118 | 
     | a/l3/f2507/U3         | B ^ -> Z ^   | XOR2_X1  | 0.066 |   3.447 |   30.184 | 
     | a/l3/f2606/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   3.512 |   30.249 | 
     | a/l3/f2606/U3         | B ^ -> Z ^   | XOR2_X1  | 0.066 |   3.578 |   30.315 | 
     | a/l3/f2705/U4         | A ^ -> Z ^   | XOR2_X1  | 0.065 |   3.643 |   30.380 | 
     | a/l3/f2705/U3         | B ^ -> Z ^   | XOR2_X1  | 0.066 |   3.710 |   30.446 | 
     | a/l3/f2804/U4         | A ^ -> Z ^   | XOR2_X1  | 0.066 |   3.775 |   30.512 | 
     | a/l3/f2804/U3         | B ^ -> Z ^   | XOR2_X1  | 0.066 |   3.841 |   30.578 | 
     | a/l3/f2903/U4         | A ^ -> Z ^   | XOR2_X1  | 0.067 |   3.908 |   30.645 | 
     | a/l3/f2903/U3         | B ^ -> Z ^   | XOR2_X1  | 0.065 |   3.973 |   30.710 | 
     | a/l3/f3002/U4         | A ^ -> Z v   | XOR2_X1  | 0.028 |   4.001 |   30.738 | 
     | U3509                 | B1 v -> ZN ^ | AOI22_X1 | 0.045 |   4.046 |   30.782 | 
     | U3508                 | A ^ -> ZN v  | INV_X1   | 0.015 |   4.061 |   30.797 | 
     | U3499                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   4.107 |   30.844 | 
     | U3498                 | A ^ -> ZN v  | INV_X1   | 0.015 |   4.123 |   30.859 | 
     | U3511                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   4.169 |   30.906 | 
     | U3510                 | A ^ -> ZN v  | INV_X1   | 0.015 |   4.185 |   30.921 | 
     | U3513                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   4.231 |   30.968 | 
     | U3512                 | A ^ -> ZN v  | INV_X1   | 0.015 |   4.246 |   30.983 | 
     | U3515                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   4.293 |   31.030 | 
     | U3514                 | A ^ -> ZN v  | INV_X1   | 0.015 |   4.308 |   31.045 | 
     | U3501                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   4.355 |   31.092 | 
     | U3500                 | A ^ -> ZN v  | INV_X1   | 0.015 |   4.370 |   31.107 | 
     | U3517                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   4.417 |   31.153 | 
     | U3516                 | A ^ -> ZN v  | INV_X1   | 0.015 |   4.432 |   31.168 | 
     | U3519                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   4.479 |   31.216 | 
     | U3518                 | A ^ -> ZN v  | INV_X1   | 0.016 |   4.495 |   31.231 | 
     | U3521                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   4.543 |   31.280 | 
     | U3520                 | A ^ -> ZN v  | INV_X1   | 0.017 |   4.560 |   31.296 | 
     | U3503                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   4.607 |   31.344 | 
     | U3502                 | A ^ -> ZN v  | INV_X1   | 0.017 |   4.624 |   31.361 | 
     | U3523                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   4.672 |   31.409 | 
     | U3522                 | A ^ -> ZN v  | INV_X1   | 0.015 |   4.688 |   31.424 | 
     | U3525                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   4.735 |   31.472 | 
     | U3524                 | A ^ -> ZN v  | INV_X1   | 0.016 |   4.751 |   31.487 | 
     | U3527                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   4.799 |   31.535 | 
     | U3526                 | A ^ -> ZN v  | INV_X1   | 0.016 |   4.815 |   31.552 | 
     | U3505                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   4.862 |   31.599 | 
     | U3504                 | A ^ -> ZN v  | INV_X1   | 0.016 |   4.879 |   31.615 | 
     | U3529                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   4.927 |   31.664 | 
     | U3528                 | A ^ -> ZN v  | INV_X1   | 0.016 |   4.943 |   31.679 | 
     | U3531                 | B2 v -> ZN ^ | AOI22_X1 | 0.053 |   4.996 |   31.733 | 
     | U3530                 | A ^ -> ZN v  | INV_X1   | 0.017 |   5.013 |   31.749 | 
     | U3533                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   5.061 |   31.797 | 
     | U3532                 | A ^ -> ZN v  | INV_X1   | 0.016 |   5.076 |   31.813 | 
     | U3507                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   5.124 |   31.860 | 
     | U3506                 | A ^ -> ZN v  | INV_X1   | 0.016 |   5.139 |   31.876 | 
     | U3535                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   5.186 |   31.923 | 
     | U3534                 | A ^ -> ZN v  | INV_X1   | 0.015 |   5.201 |   31.938 | 
     | U3537                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   5.248 |   31.985 | 
     | U3536                 | A ^ -> ZN v  | INV_X1   | 0.016 |   5.264 |   32.000 | 
     | U3539                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   5.310 |   32.047 | 
     | U3538                 | A ^ -> ZN v  | INV_X1   | 0.015 |   5.326 |   32.062 | 
     | U3541                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   5.372 |   32.109 | 
     | U3540                 | A ^ -> ZN v  | INV_X1   | 0.016 |   5.388 |   32.125 | 
     | U3543                 | B2 v -> ZN ^ | AOI22_X1 | 0.047 |   5.435 |   32.171 | 
     | U3542                 | A ^ -> ZN v  | INV_X1   | 0.016 |   5.450 |   32.187 | 
     | U3545                 | B2 v -> ZN ^ | AOI22_X1 | 0.053 |   5.503 |   32.240 | 
     | U3544                 | A ^ -> ZN v  | INV_X1   | 0.017 |   5.520 |   32.256 | 
     | U3547                 | B2 v -> ZN ^ | AOI22_X1 | 0.051 |   5.571 |   32.308 | 
     | U3546                 | A ^ -> ZN v  | INV_X1   | 0.017 |   5.588 |   32.324 | 
     | U3549                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   5.635 |   32.372 | 
     | U3548                 | A ^ -> ZN v  | INV_X1   | 0.017 |   5.652 |   32.388 | 
     | U3551                 | B2 v -> ZN ^ | AOI22_X1 | 0.049 |   5.701 |   32.437 | 
     | U3550                 | A ^ -> ZN v  | INV_X1   | 0.016 |   5.716 |   32.453 | 
     | U3553                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   5.764 |   32.501 | 
     | U3552                 | A ^ -> ZN v  | INV_X1   | 0.016 |   5.780 |   32.516 | 
     | U3555                 | B2 v -> ZN ^ | AOI22_X1 | 0.048 |   5.828 |   32.564 | 
     | U3554                 | A ^ -> ZN v  | INV_X1   | 0.016 |   5.843 |   32.580 | 
     | U3557                 | B2 v -> ZN ^ | AOI22_X1 | 0.049 |   5.893 |   32.629 | 
     | U3556                 | A ^ -> ZN v  | INV_X1   | 0.017 |   5.909 |   32.646 | 
     | U3559                 | B2 v -> ZN ^ | AOI22_X1 | 0.050 |   5.959 |   32.696 | 
     | U3558                 | A ^ -> ZN v  | INV_X1   | 0.011 |   5.970 |   32.707 | 
     | U2774                 | A1 v -> ZN ^ | AOI22_X1 | 0.046 |   6.016 |   32.753 | 
     | U2772                 | A2 ^ -> ZN v | NAND2_X2 | 0.082 |   6.098 |   32.835 | 
     | o/tr/t31/b1           | A v -> Z v   | TBUF_X1  | 0.065 |   6.163 |   32.899 | 
     |                       | outPut[31] v |          | 0.001 |   6.163 |   32.900 | 
     +------------------------------------------------------------------------------+ 

<CMD> report_area
<CMD> report_power
env CDS_WORKAREA is set to /ext/student-home/ryonkura_429fa25/ece429/ECE429-final/syn/CRA

Power Net Detected:
        Voltage	    Name
             0V	    gnd
           1.1V	    vdd
Using Power View: analysis_default.

Begin Power Analysis

             0V	    gnd
           1.1V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1738.98MB/3697.15MB/2103.53MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1738.98MB/3697.15MB/2103.53MB)

Begin Processing Timing Window Data for Power Calculation

clk(30.303MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.02MB/3697.15MB/2103.53MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1742.33MB/3697.15MB/2103.53MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT)
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 10%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 20%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 30%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 40%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 50%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 60%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 70%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 80%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 90%

Finished Levelizing
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT)

Starting Activity Propagation
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 10%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 20%
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 30%

Finished Activity Propagation
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1743.94MB/3697.15MB/2103.53MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT)
 ... Calculating switching power
  Cannot locate supply power rail for net 'FE_OFN164_a_l3_n40' of instance
FE_OFC164_a_l3_n40
  Cannot locate supply power rail for net
'FE_OFN163_FE_DBTN16_mb_ram_sel_b_p_16' of instance
FE_OFC163_FE_DBTN16_mb_ram_sel_b_p_16
  Cannot locate supply power rail for net
'FE_OFN162_FE_DBTN2_mb_ram_sel_b_p_2' of instance
FE_OFC162_FE_DBTN2_mb_ram_sel_b_p_2
  Cannot locate supply power rail for net 'FE_OFN161_a_l1_n7' of instance
FE_OFC161_a_l1_n7
  Cannot locate supply power rail for net 'FE_OFN160_a_l1_n6' of instance
FE_OFC160_a_l1_n6
  only first five unconnected nets are listed...
2025-Dec-02 21:38:38 (2025-Dec-03 03:38:38 GMT): 10%
2025-Dec-02 21:38:39 (2025-Dec-03 03:38:39 GMT): 20%
2025-Dec-02 21:38:39 (2025-Dec-03 03:38:39 GMT): 30%
2025-Dec-02 21:38:39 (2025-Dec-03 03:38:39 GMT): 40%
 ... Calculating internal and leakage power
2025-Dec-02 21:38:39 (2025-Dec-03 03:38:39 GMT): 50%
2025-Dec-02 21:38:39 (2025-Dec-03 03:38:39 GMT): 60%
2025-Dec-02 21:38:39 (2025-Dec-03 03:38:39 GMT): 70%
2025-Dec-02 21:38:40 (2025-Dec-03 03:38:40 GMT): 80%
2025-Dec-02 21:38:40 (2025-Dec-03 03:38:40 GMT): 90%

Finished Calculating power
2025-Dec-02 21:38:40 (2025-Dec-03 03:38:40 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1745.76MB/3705.15MB/2103.53MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1745.89MB/3705.15MB/2103.53MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1745.95MB/3705.15MB/2103.53MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1745.95MB/3705.15MB/2103.53MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.19-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Dec-02 21:38:40 (2025-Dec-03 03:38:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: cpu
*
*	Liberty Libraries used:
*	        analysis_default: ../../flow/stdcells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.93657218 	   44.8206%
Total Switching Power:       0.72622799 	   34.7543%
Total Leakage Power:         0.42680398 	   20.4251%
Total Power:                 2.08960414
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.286      0.0525      0.1281      0.4666       22.33
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.6332      0.5921       0.297       1.522       72.85
Clock (Combinational)            0.01738     0.08166     0.00165      0.1007       4.818
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.9366      0.7262      0.4268        2.09         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   1.1     0.9366      0.7262      0.4268        2.09         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01738     0.08166     0.00165      0.1007       4.818
-----------------------------------------------------------------------------------------
Total                            0.01738     0.08166     0.00165      0.1007       4.818
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.033000 usec 
Clock Toggle Rate:    60.6061 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00014 (CLKBUF_X3):         0.002062
*              Highest Leakage Power:                      U166 (OR2_X4):         9.28e-05
*                Total Cap:      6.46835e-11 F
*                Total instances in design: 11735
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1749.57MB/3705.15MB/2103.53MB)


*** Memory Usage v#1 (Current mem = 2040.918M, initial mem = 487.000M) ***
*** Message Summary: 143 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:07:23, real=0:28:37, mem=2040.9M) ---
