#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Wed Mar  7 17:16:00 2018
# Process ID: 2940
# Current directory: S:/Programmation/RedPitaya/blink_example/red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3768 S:\Programmation\RedPitaya\blink_example\red_pitaya\red_pitaya.xpr
# Log file: S:/Programmation/RedPitaya/blink_example/red_pitaya/vivado.log
# Journal file: S:/Programmation/RedPitaya/blink_example/red_pitaya\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_processing_system7_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 773.633 ; gain = 66.227
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: red_pitaya_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 845.246 ; gain = 54.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:20]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_ps.v:47]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: TRUE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (4#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (5#1) [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:411]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (6#1) [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 98 connections, but only 83 given [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:319]
INFO: [Synth 8-256] done synthesizing module 'system' (7#1) [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (8#1) [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'axi_slave' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:52]
	Parameter AXI_DW bound to: 32 - type: integer 
	Parameter AXI_AW bound to: 32 - type: integer 
	Parameter AXI_IW bound to: 12 - type: integer 
	Parameter AXI_SW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_wid_reg was removed.  [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:183]
INFO: [Synth 8-4471] merging register 'axi_rvalid_o_reg' into 'axi_rlast_o_reg' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:208]
WARNING: [Synth 8-6014] Unused sequential element axi_rvalid_o_reg was removed.  [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:208]
INFO: [Synth 8-256] done synthesizing module 'axi_slave' (9#1) [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:52]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (10#1) [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_ps.v:47]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_analog' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_analog.v:64]
	Parameter PWM_FULL bound to: 8'b10011100 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (11#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (13#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'XADC' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52527]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100111111100000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0100011111100000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000100000000000 
	Parameter INIT_4D bound to: 16'b0000001100000011 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: ../sim_1/xadc_sim_values.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (14#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52527]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_analog' (15#1) [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_analog.v:64]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_hk' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (16#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_hk' (17#1) [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy' [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_daisy.v:58]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (18#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19906]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19906]
INFO: [Synth 8-638] synthesizing module 'IBUFDS__parameterized0' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS__parameterized0' (19#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy' (20#1) [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_daisy.v:58]
WARNING: [Synth 8-3848] Net dac_a in module/entity red_pitaya_top does not have driver. [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:185]
WARNING: [Synth 8-3848] Net dac_b in module/entity red_pitaya_top does not have driver. [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:186]
WARNING: [Synth 8-3848] Net dac_pwm_a in module/entity red_pitaya_top does not have driver. [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:187]
WARNING: [Synth 8-3848] Net dac_pwm_b in module/entity red_pitaya_top does not have driver. [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:188]
WARNING: [Synth 8-3848] Net dac_pwm_c in module/entity red_pitaya_top does not have driver. [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:189]
WARNING: [Synth 8-3848] Net dac_pwm_d in module/entity red_pitaya_top does not have driver. [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:190]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (21#1) [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:20]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design red_pitaya_daisy has unconnected port ser_clk_i
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[31]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[30]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[29]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[28]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[27]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[26]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[25]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[24]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[23]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[22]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[21]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_addr_i[20]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[31]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[30]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[29]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[28]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[27]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[26]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[25]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[24]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[23]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[22]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[21]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[20]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[19]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[18]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[17]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[16]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[15]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[14]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[13]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[12]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[11]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[10]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[9]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_wdata_i[8]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_sel_i[3]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_sel_i[2]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_sel_i[1]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_sel_i[0]
WARNING: [Synth 8-3331] design red_pitaya_hk has unconnected port sys_ren_i
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awburst_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awburst_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awlock_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awlock_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awcache_i[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awcache_i[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awcache_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awcache_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awprot_i[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awprot_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_awprot_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[11]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[10]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[9]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[8]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[7]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[6]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[5]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[4]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wid_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wstrb_i[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wstrb_i[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wstrb_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wstrb_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_wlast_i
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arburst_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arburst_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arlock_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arlock_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arcache_i[3]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arcache_i[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arcache_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arcache_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arprot_i[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arprot_i[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port axi_arprot_i[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port sys_err_i
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 885.324 ; gain = 94.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[13] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[12] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[11] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[10] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[9] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[8] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[7] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[6] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[5] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[4] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[3] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[2] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[1] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[0] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[13] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[12] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[11] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[10] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[9] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[8] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[7] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[6] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[5] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[4] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[3] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[2] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[1] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[0] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[23] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[22] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[21] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[20] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[19] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[18] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[17] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[16] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[15] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[14] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[13] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[12] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[11] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[10] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[9] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[8] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[7] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[6] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[5] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[4] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[3] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[2] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[1] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[0] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[23] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[22] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[21] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[20] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[19] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[18] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[17] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[16] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[15] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[14] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[13] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[12] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[11] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[10] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[9] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[8] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[7] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[6] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[5] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[4] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[3] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[2] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[1] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[0] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[23] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[22] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[21] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[20] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[19] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[18] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[17] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[16] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[15] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[14] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[13] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[12] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[11] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[10] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[9] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[8] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[7] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[6] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[5] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[4] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[3] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[2] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[1] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[0] to constant 0 [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:204]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 885.324 ; gain = 94.801
---------------------------------------------------------------------------------
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'i_analog/XADC_inst' of type 'XADC' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ZYNQ'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [s:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc:239]
Finished Parsing XDC File [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
Finished Parsing XDC File [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [S:/Programmation/RedPitaya/blink_example/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 21 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1194.582 ; gain = 404.059
61 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1194.582 ; gain = 404.059
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  7 17:40:07 2018...
