
sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000981c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  08009930  08009930  00019930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e54  08009e54  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009e54  08009e54  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009e54  08009e54  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e54  08009e54  00019e54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009e58  08009e58  00019e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009e5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  200001e0  0800a03c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  0800a03c  0002037c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d277  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f72  00000000  00000000  0002d480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e50  00000000  00000000  0002f3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  00030248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e63  00000000  00000000  00030fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010076  00000000  00000000  00049e1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090ad9  00000000  00000000  00059e91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ea96a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052cc  00000000  00000000  000ea9bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08009914 	.word	0x08009914

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08009914 	.word	0x08009914

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	4605      	mov	r5, r0
 8001154:	460c      	mov	r4, r1
 8001156:	2200      	movs	r2, #0
 8001158:	2300      	movs	r3, #0
 800115a:	4628      	mov	r0, r5
 800115c:	4621      	mov	r1, r4
 800115e:	f7ff fc2d 	bl	80009bc <__aeabi_dcmplt>
 8001162:	b928      	cbnz	r0, 8001170 <__aeabi_d2lz+0x20>
 8001164:	4628      	mov	r0, r5
 8001166:	4621      	mov	r1, r4
 8001168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800116c:	f000 b80a 	b.w	8001184 <__aeabi_d2ulz>
 8001170:	4628      	mov	r0, r5
 8001172:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001176:	f000 f805 	bl	8001184 <__aeabi_d2ulz>
 800117a:	4240      	negs	r0, r0
 800117c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001180:	bd38      	pop	{r3, r4, r5, pc}
 8001182:	bf00      	nop

08001184 <__aeabi_d2ulz>:
 8001184:	b5d0      	push	{r4, r6, r7, lr}
 8001186:	2200      	movs	r2, #0
 8001188:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <__aeabi_d2ulz+0x34>)
 800118a:	4606      	mov	r6, r0
 800118c:	460f      	mov	r7, r1
 800118e:	f7ff f9a3 	bl	80004d8 <__aeabi_dmul>
 8001192:	f7ff fc79 	bl	8000a88 <__aeabi_d2uiz>
 8001196:	4604      	mov	r4, r0
 8001198:	f7ff f924 	bl	80003e4 <__aeabi_ui2d>
 800119c:	2200      	movs	r2, #0
 800119e:	4b07      	ldr	r3, [pc, #28]	; (80011bc <__aeabi_d2ulz+0x38>)
 80011a0:	f7ff f99a 	bl	80004d8 <__aeabi_dmul>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4630      	mov	r0, r6
 80011aa:	4639      	mov	r1, r7
 80011ac:	f7fe ffdc 	bl	8000168 <__aeabi_dsub>
 80011b0:	f7ff fc6a 	bl	8000a88 <__aeabi_d2uiz>
 80011b4:	4621      	mov	r1, r4
 80011b6:	bdd0      	pop	{r4, r6, r7, pc}
 80011b8:	3df00000 	.word	0x3df00000
 80011bc:	41f00000 	.word	0x41f00000

080011c0 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af02      	add	r7, sp, #8
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	f023 030f 	bic.w	r3, r3, #15
 80011d0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	011b      	lsls	r3, r3, #4
 80011d6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80011d8:	7bfb      	ldrb	r3, [r7, #15]
 80011da:	f043 030c 	orr.w	r3, r3, #12
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	f043 0308 	orr.w	r3, r3, #8
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80011ec:	7bbb      	ldrb	r3, [r7, #14]
 80011ee:	f043 030c 	orr.w	r3, r3, #12
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80011f6:	7bbb      	ldrb	r3, [r7, #14]
 80011f8:	f043 0308 	orr.w	r3, r3, #8
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001200:	f107 0208 	add.w	r2, r7, #8
 8001204:	2364      	movs	r3, #100	; 0x64
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	2304      	movs	r3, #4
 800120a:	214e      	movs	r1, #78	; 0x4e
 800120c:	4803      	ldr	r0, [pc, #12]	; (800121c <lcd_send_cmd+0x5c>)
 800120e:	f002 f873 	bl	80032f8 <HAL_I2C_Master_Transmit>
}
 8001212:	bf00      	nop
 8001214:	3710      	adds	r7, #16
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	2000022c 	.word	0x2000022c

08001220 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af02      	add	r7, sp, #8
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f023 030f 	bic.w	r3, r3, #15
 8001230:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001238:	7bfb      	ldrb	r3, [r7, #15]
 800123a:	f043 030d 	orr.w	r3, r3, #13
 800123e:	b2db      	uxtb	r3, r3
 8001240:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8001242:	7bfb      	ldrb	r3, [r7, #15]
 8001244:	f043 0309 	orr.w	r3, r3, #9
 8001248:	b2db      	uxtb	r3, r3
 800124a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 800124c:	7bbb      	ldrb	r3, [r7, #14]
 800124e:	f043 030d 	orr.w	r3, r3, #13
 8001252:	b2db      	uxtb	r3, r3
 8001254:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8001256:	7bbb      	ldrb	r3, [r7, #14]
 8001258:	f043 0309 	orr.w	r3, r3, #9
 800125c:	b2db      	uxtb	r3, r3
 800125e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001260:	f107 0208 	add.w	r2, r7, #8
 8001264:	2364      	movs	r3, #100	; 0x64
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2304      	movs	r3, #4
 800126a:	214e      	movs	r1, #78	; 0x4e
 800126c:	4803      	ldr	r0, [pc, #12]	; (800127c <lcd_send_data+0x5c>)
 800126e:	f002 f843 	bl	80032f8 <HAL_I2C_Master_Transmit>
}
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	2000022c 	.word	0x2000022c

08001280 <lcd_init>:
		lcd_send_data (' ');
	}
}

void lcd_init (void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001284:	2032      	movs	r0, #50	; 0x32
 8001286:	f000 ffb1 	bl	80021ec <HAL_Delay>
	lcd_send_cmd (0x30);
 800128a:	2030      	movs	r0, #48	; 0x30
 800128c:	f7ff ff98 	bl	80011c0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001290:	2005      	movs	r0, #5
 8001292:	f000 ffab 	bl	80021ec <HAL_Delay>
	lcd_send_cmd (0x30);
 8001296:	2030      	movs	r0, #48	; 0x30
 8001298:	f7ff ff92 	bl	80011c0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800129c:	2001      	movs	r0, #1
 800129e:	f000 ffa5 	bl	80021ec <HAL_Delay>
	lcd_send_cmd (0x30);
 80012a2:	2030      	movs	r0, #48	; 0x30
 80012a4:	f7ff ff8c 	bl	80011c0 <lcd_send_cmd>
	HAL_Delay(10);
 80012a8:	200a      	movs	r0, #10
 80012aa:	f000 ff9f 	bl	80021ec <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80012ae:	2020      	movs	r0, #32
 80012b0:	f7ff ff86 	bl	80011c0 <lcd_send_cmd>
	HAL_Delay(10);
 80012b4:	200a      	movs	r0, #10
 80012b6:	f000 ff99 	bl	80021ec <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80012ba:	2028      	movs	r0, #40	; 0x28
 80012bc:	f7ff ff80 	bl	80011c0 <lcd_send_cmd>
	HAL_Delay(1);
 80012c0:	2001      	movs	r0, #1
 80012c2:	f000 ff93 	bl	80021ec <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80012c6:	2008      	movs	r0, #8
 80012c8:	f7ff ff7a 	bl	80011c0 <lcd_send_cmd>
	HAL_Delay(1);
 80012cc:	2001      	movs	r0, #1
 80012ce:	f000 ff8d 	bl	80021ec <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80012d2:	2001      	movs	r0, #1
 80012d4:	f7ff ff74 	bl	80011c0 <lcd_send_cmd>
	HAL_Delay(1);
 80012d8:	2001      	movs	r0, #1
 80012da:	f000 ff87 	bl	80021ec <HAL_Delay>
	HAL_Delay(1);
 80012de:	2001      	movs	r0, #1
 80012e0:	f000 ff84 	bl	80021ec <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80012e4:	2006      	movs	r0, #6
 80012e6:	f7ff ff6b 	bl	80011c0 <lcd_send_cmd>
	HAL_Delay(1);
 80012ea:	2001      	movs	r0, #1
 80012ec:	f000 ff7e 	bl	80021ec <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80012f0:	200c      	movs	r0, #12
 80012f2:	f7ff ff65 	bl	80011c0 <lcd_send_cmd>
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}

080012fa <lcd_send_string>:

void lcd_send_string (char *str)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001302:	e006      	b.n	8001312 <lcd_send_string+0x18>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	1c5a      	adds	r2, r3, #1
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ff87 	bl	8001220 <lcd_send_data>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d1f4      	bne.n	8001304 <lcd_send_string+0xa>
}
 800131a:	bf00      	nop
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <microDelay>:
float humidity = 0; //Humidity
float light_data = 0;
float led_light = 0;
float light_percent;
void microDelay (uint16_t delay)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 800132e:	4b08      	ldr	r3, [pc, #32]	; (8001350 <microDelay+0x2c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2200      	movs	r2, #0
 8001334:	625a      	str	r2, [r3, #36]	; 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 8001336:	bf00      	nop
 8001338:	4b05      	ldr	r3, [pc, #20]	; (8001350 <microDelay+0x2c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800133e:	88fb      	ldrh	r3, [r7, #6]
 8001340:	429a      	cmp	r2, r3
 8001342:	d3f9      	bcc.n	8001338 <microDelay+0x14>
}
 8001344:	bf00      	nop
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	20000280 	.word	0x20000280

08001354 <DHT11_Start>:

uint8_t DHT11_Start (void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 800136a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800136e:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2302      	movs	r3, #2
 8001376:	613b      	str	r3, [r7, #16]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 800137c:	1d3b      	adds	r3, r7, #4
 800137e:	4619      	mov	r1, r3
 8001380:	482c      	ldr	r0, [pc, #176]	; (8001434 <DHT11_Start+0xe0>)
 8001382:	f001 fc91 	bl	8002ca8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8001386:	2200      	movs	r2, #0
 8001388:	f44f 7100 	mov.w	r1, #512	; 0x200
 800138c:	4829      	ldr	r0, [pc, #164]	; (8001434 <DHT11_Start+0xe0>)
 800138e:	f001 fe26 	bl	8002fde <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 8001392:	2014      	movs	r0, #20
 8001394:	f000 ff2a 	bl	80021ec <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001398:	2201      	movs	r2, #1
 800139a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800139e:	4825      	ldr	r0, [pc, #148]	; (8001434 <DHT11_Start+0xe0>)
 80013a0:	f001 fe1d 	bl	8002fde <HAL_GPIO_WritePin>
  microDelay (30);   // wait for 30us
 80013a4:	201e      	movs	r0, #30
 80013a6:	f7ff ffbd 	bl	8001324 <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 80013ae:	2301      	movs	r3, #1
 80013b0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	4619      	mov	r1, r3
 80013b6:	481f      	ldr	r0, [pc, #124]	; (8001434 <DHT11_Start+0xe0>)
 80013b8:	f001 fc76 	bl	8002ca8 <HAL_GPIO_Init>
  microDelay (40);
 80013bc:	2028      	movs	r0, #40	; 0x28
 80013be:	f7ff ffb1 	bl	8001324 <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 80013c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013c6:	481b      	ldr	r0, [pc, #108]	; (8001434 <DHT11_Start+0xe0>)
 80013c8:	f001 fdf2 	bl	8002fb0 <HAL_GPIO_ReadPin>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d10c      	bne.n	80013ec <DHT11_Start+0x98>
  {
    microDelay (80);
 80013d2:	2050      	movs	r0, #80	; 0x50
 80013d4:	f7ff ffa6 	bl	8001324 <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 80013d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013dc:	4815      	ldr	r0, [pc, #84]	; (8001434 <DHT11_Start+0xe0>)
 80013de:	f001 fde7 	bl	8002fb0 <HAL_GPIO_ReadPin>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <DHT11_Start+0x98>
 80013e8:	2301      	movs	r3, #1
 80013ea:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 80013ec:	f000 fef4 	bl	80021d8 <HAL_GetTick>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4a11      	ldr	r2, [pc, #68]	; (8001438 <DHT11_Start+0xe4>)
 80013f4:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 80013f6:	f000 feef 	bl	80021d8 <HAL_GetTick>
 80013fa:	4603      	mov	r3, r0
 80013fc:	4a0f      	ldr	r2, [pc, #60]	; (800143c <DHT11_Start+0xe8>)
 80013fe:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001400:	e004      	b.n	800140c <DHT11_Start+0xb8>
  {
    cMillis = HAL_GetTick();
 8001402:	f000 fee9 	bl	80021d8 <HAL_GetTick>
 8001406:	4603      	mov	r3, r0
 8001408:	4a0c      	ldr	r2, [pc, #48]	; (800143c <DHT11_Start+0xe8>)
 800140a:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 800140c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001410:	4808      	ldr	r0, [pc, #32]	; (8001434 <DHT11_Start+0xe0>)
 8001412:	f001 fdcd 	bl	8002fb0 <HAL_GPIO_ReadPin>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d006      	beq.n	800142a <DHT11_Start+0xd6>
 800141c:	4b06      	ldr	r3, [pc, #24]	; (8001438 <DHT11_Start+0xe4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	1c9a      	adds	r2, r3, #2
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <DHT11_Start+0xe8>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	429a      	cmp	r2, r3
 8001428:	d8eb      	bhi.n	8001402 <DHT11_Start+0xae>
  }
  return Response;
 800142a:	7dfb      	ldrb	r3, [r7, #23]
}
 800142c:	4618      	mov	r0, r3
 800142e:	3718      	adds	r7, #24
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40010c00 	.word	0x40010c00
 8001438:	20000320 	.word	0x20000320
 800143c:	20000324 	.word	0x20000324

08001440 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 8001446:	2300      	movs	r3, #0
 8001448:	71fb      	strb	r3, [r7, #7]
 800144a:	e066      	b.n	800151a <DHT11_Read+0xda>
  {
    pMillis = HAL_GetTick();
 800144c:	f000 fec4 	bl	80021d8 <HAL_GetTick>
 8001450:	4603      	mov	r3, r0
 8001452:	4a36      	ldr	r2, [pc, #216]	; (800152c <DHT11_Read+0xec>)
 8001454:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8001456:	f000 febf 	bl	80021d8 <HAL_GetTick>
 800145a:	4603      	mov	r3, r0
 800145c:	4a34      	ldr	r2, [pc, #208]	; (8001530 <DHT11_Read+0xf0>)
 800145e:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001460:	e004      	b.n	800146c <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 8001462:	f000 feb9 	bl	80021d8 <HAL_GetTick>
 8001466:	4603      	mov	r3, r0
 8001468:	4a31      	ldr	r2, [pc, #196]	; (8001530 <DHT11_Read+0xf0>)
 800146a:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 800146c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001470:	4830      	ldr	r0, [pc, #192]	; (8001534 <DHT11_Read+0xf4>)
 8001472:	f001 fd9d 	bl	8002fb0 <HAL_GPIO_ReadPin>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d106      	bne.n	800148a <DHT11_Read+0x4a>
 800147c:	4b2b      	ldr	r3, [pc, #172]	; (800152c <DHT11_Read+0xec>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	1c9a      	adds	r2, r3, #2
 8001482:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <DHT11_Read+0xf0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	429a      	cmp	r2, r3
 8001488:	d8eb      	bhi.n	8001462 <DHT11_Read+0x22>
    }
    microDelay (40);   // wait for 40 us
 800148a:	2028      	movs	r0, #40	; 0x28
 800148c:	f7ff ff4a 	bl	8001324 <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8001490:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001494:	4827      	ldr	r0, [pc, #156]	; (8001534 <DHT11_Read+0xf4>)
 8001496:	f001 fd8b 	bl	8002fb0 <HAL_GPIO_ReadPin>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d10e      	bne.n	80014be <DHT11_Read+0x7e>
      b&= ~(1<<(7-a));
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	f1c3 0307 	rsb	r3, r3, #7
 80014a6:	2201      	movs	r2, #1
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	b25b      	sxtb	r3, r3
 80014ae:	43db      	mvns	r3, r3
 80014b0:	b25a      	sxtb	r2, r3
 80014b2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014b6:	4013      	ands	r3, r2
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	71bb      	strb	r3, [r7, #6]
 80014bc:	e00b      	b.n	80014d6 <DHT11_Read+0x96>
    else
      b|= (1<<(7-a));
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	f1c3 0307 	rsb	r3, r3, #7
 80014c4:	2201      	movs	r2, #1
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	b25a      	sxtb	r2, r3
 80014cc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b25b      	sxtb	r3, r3
 80014d4:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 80014d6:	f000 fe7f 	bl	80021d8 <HAL_GetTick>
 80014da:	4603      	mov	r3, r0
 80014dc:	4a13      	ldr	r2, [pc, #76]	; (800152c <DHT11_Read+0xec>)
 80014de:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80014e0:	f000 fe7a 	bl	80021d8 <HAL_GetTick>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4a12      	ldr	r2, [pc, #72]	; (8001530 <DHT11_Read+0xf0>)
 80014e8:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80014ea:	e004      	b.n	80014f6 <DHT11_Read+0xb6>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 80014ec:	f000 fe74 	bl	80021d8 <HAL_GetTick>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4a0f      	ldr	r2, [pc, #60]	; (8001530 <DHT11_Read+0xf0>)
 80014f4:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80014f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014fa:	480e      	ldr	r0, [pc, #56]	; (8001534 <DHT11_Read+0xf4>)
 80014fc:	f001 fd58 	bl	8002fb0 <HAL_GPIO_ReadPin>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d006      	beq.n	8001514 <DHT11_Read+0xd4>
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <DHT11_Read+0xec>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	1c9a      	adds	r2, r3, #2
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <DHT11_Read+0xf0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	429a      	cmp	r2, r3
 8001512:	d8eb      	bhi.n	80014ec <DHT11_Read+0xac>
  for (a=0;a<8;a++)
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	3301      	adds	r3, #1
 8001518:	71fb      	strb	r3, [r7, #7]
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	2b07      	cmp	r3, #7
 800151e:	d995      	bls.n	800144c <DHT11_Read+0xc>
    }
  }
  return b;
 8001520:	79bb      	ldrb	r3, [r7, #6]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000320 	.word	0x20000320
 8001530:	20000324 	.word	0x20000324
 8001534:	40010c00 	.word	0x40010c00

08001538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001538:	b598      	push	{r3, r4, r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800153c:	f000 fdf4 	bl	8002128 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001540:	f000 f998 	bl	8001874 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001544:	f000 fb24 	bl	8001b90 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001548:	f000 fa5c 	bl	8001a04 <MX_TIM1_Init>
  MX_ADC1_Init();
 800154c:	f000 f9ee 	bl	800192c <MX_ADC1_Init>
  MX_TIM2_Init();
 8001550:	f000 faa8 	bl	8001aa4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001554:	f000 fa28 	bl	80019a8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc1);
 8001558:	48a9      	ldr	r0, [pc, #676]	; (8001800 <main+0x2c8>)
 800155a:	f000 ff43 	bl	80023e4 <HAL_ADC_Start>
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800155e:	2100      	movs	r1, #0
 8001560:	48a8      	ldr	r0, [pc, #672]	; (8001804 <main+0x2cc>)
 8001562:	f003 f851 	bl	8004608 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim1);
 8001566:	48a8      	ldr	r0, [pc, #672]	; (8001808 <main+0x2d0>)
 8001568:	f002 ffac 	bl	80044c4 <HAL_TIM_Base_Start>
  lcd_init();
 800156c:	f7ff fe88 	bl	8001280 <lcd_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_PollForConversion(&hadc1,1000);
 8001570:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001574:	48a2      	ldr	r0, [pc, #648]	; (8001800 <main+0x2c8>)
 8001576:	f000 ffe3 	bl	8002540 <HAL_ADC_PollForConversion>
	  readValue = HAL_ADC_GetValue(&hadc1);
 800157a:	48a1      	ldr	r0, [pc, #644]	; (8001800 <main+0x2c8>)
 800157c:	f001 f8e6 	bl	800274c <HAL_ADC_GetValue>
 8001580:	4603      	mov	r3, r0
 8001582:	b29a      	uxth	r2, r3
 8001584:	4ba1      	ldr	r3, [pc, #644]	; (800180c <main+0x2d4>)
 8001586:	801a      	strh	r2, [r3, #0]
	  light_data = (float)readValue;
 8001588:	4ba0      	ldr	r3, [pc, #640]	; (800180c <main+0x2d4>)
 800158a:	881b      	ldrh	r3, [r3, #0]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff fba1 	bl	8000cd4 <__aeabi_ui2f>
 8001592:	4603      	mov	r3, r0
 8001594:	4a9e      	ldr	r2, [pc, #632]	; (8001810 <main+0x2d8>)
 8001596:	6013      	str	r3, [r2, #0]
	  led_light = (light_data - 1500)/2;
 8001598:	4b9d      	ldr	r3, [pc, #628]	; (8001810 <main+0x2d8>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	499d      	ldr	r1, [pc, #628]	; (8001814 <main+0x2dc>)
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fae6 	bl	8000b70 <__aeabi_fsub>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fc9e 	bl	8000eec <__aeabi_fdiv>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b98      	ldr	r3, [pc, #608]	; (8001818 <main+0x2e0>)
 80015b6:	601a      	str	r2, [r3, #0]
	  light_percent = 100-(led_light/5);
 80015b8:	4b97      	ldr	r3, [pc, #604]	; (8001818 <main+0x2e0>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4997      	ldr	r1, [pc, #604]	; (800181c <main+0x2e4>)
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff fc94 	bl	8000eec <__aeabi_fdiv>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4619      	mov	r1, r3
 80015c8:	4895      	ldr	r0, [pc, #596]	; (8001820 <main+0x2e8>)
 80015ca:	f7ff fad1 	bl	8000b70 <__aeabi_fsub>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b94      	ldr	r3, [pc, #592]	; (8001824 <main+0x2ec>)
 80015d4:	601a      	str	r2, [r3, #0]
	  if (light_percent < 0){
 80015d6:	4b93      	ldr	r3, [pc, #588]	; (8001824 <main+0x2ec>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f04f 0100 	mov.w	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fd6e 	bl	80010c0 <__aeabi_fcmplt>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <main+0xba>
		  light_percent = 0;
 80015ea:	4b8e      	ldr	r3, [pc, #568]	; (8001824 <main+0x2ec>)
 80015ec:	f04f 0200 	mov.w	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
	  }
	  if (light_percent > 100){
 80015f2:	4b8c      	ldr	r3, [pc, #560]	; (8001824 <main+0x2ec>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	498a      	ldr	r1, [pc, #552]	; (8001820 <main+0x2e8>)
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff fd7f 	bl	80010fc <__aeabi_fcmpgt>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d002      	beq.n	800160a <main+0xd2>
	  		  light_percent = 100;
 8001604:	4b87      	ldr	r3, [pc, #540]	; (8001824 <main+0x2ec>)
 8001606:	4a86      	ldr	r2, [pc, #536]	; (8001820 <main+0x2e8>)
 8001608:	601a      	str	r2, [r3, #0]
	  	  }
	  if (light_data < 1500){
 800160a:	4b81      	ldr	r3, [pc, #516]	; (8001810 <main+0x2d8>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4981      	ldr	r1, [pc, #516]	; (8001814 <main+0x2dc>)
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fd55 	bl	80010c0 <__aeabi_fcmplt>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d004      	beq.n	8001626 <main+0xee>
		  __HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_1,0);
 800161c:	4b79      	ldr	r3, [pc, #484]	; (8001804 <main+0x2cc>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2200      	movs	r2, #0
 8001622:	635a      	str	r2, [r3, #52]	; 0x34
 8001624:	e017      	b.n	8001656 <main+0x11e>
	  }else if (light_data > 2500){
 8001626:	4b7a      	ldr	r3, [pc, #488]	; (8001810 <main+0x2d8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	497f      	ldr	r1, [pc, #508]	; (8001828 <main+0x2f0>)
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fd65 	bl	80010fc <__aeabi_fcmpgt>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d005      	beq.n	8001644 <main+0x10c>
		  __HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_1,500);
 8001638:	4b72      	ldr	r3, [pc, #456]	; (8001804 <main+0x2cc>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001640:	635a      	str	r2, [r3, #52]	; 0x34
 8001642:	e008      	b.n	8001656 <main+0x11e>
	  }else {
		  __HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_1,led_light);
 8001644:	4b74      	ldr	r3, [pc, #464]	; (8001818 <main+0x2e0>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a6e      	ldr	r2, [pc, #440]	; (8001804 <main+0x2cc>)
 800164a:	6814      	ldr	r4, [r2, #0]
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fd5f 	bl	8001110 <__aeabi_f2uiz>
 8001652:	4603      	mov	r3, r0
 8001654:	6363      	str	r3, [r4, #52]	; 0x34
	  }

	  if(DHT11_Start())
 8001656:	f7ff fe7d 	bl	8001354 <DHT11_Start>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	f000 8085 	beq.w	800176c <main+0x234>
	     {
	       RHI = DHT11_Read(); // Relative humidity integral
 8001662:	f7ff feed 	bl	8001440 <DHT11_Read>
 8001666:	4603      	mov	r3, r0
 8001668:	461a      	mov	r2, r3
 800166a:	4b70      	ldr	r3, [pc, #448]	; (800182c <main+0x2f4>)
 800166c:	701a      	strb	r2, [r3, #0]
	       RHD = DHT11_Read(); // Relative humidity decimal
 800166e:	f7ff fee7 	bl	8001440 <DHT11_Read>
 8001672:	4603      	mov	r3, r0
 8001674:	461a      	mov	r2, r3
 8001676:	4b6e      	ldr	r3, [pc, #440]	; (8001830 <main+0x2f8>)
 8001678:	701a      	strb	r2, [r3, #0]
	       TCI = DHT11_Read(); // Celsius integral
 800167a:	f7ff fee1 	bl	8001440 <DHT11_Read>
 800167e:	4603      	mov	r3, r0
 8001680:	461a      	mov	r2, r3
 8001682:	4b6c      	ldr	r3, [pc, #432]	; (8001834 <main+0x2fc>)
 8001684:	701a      	strb	r2, [r3, #0]
	       TCD = DHT11_Read(); // Celsius decimal
 8001686:	f7ff fedb 	bl	8001440 <DHT11_Read>
 800168a:	4603      	mov	r3, r0
 800168c:	461a      	mov	r2, r3
 800168e:	4b6a      	ldr	r3, [pc, #424]	; (8001838 <main+0x300>)
 8001690:	701a      	strb	r2, [r3, #0]
	       SUM = DHT11_Read(); // Check sum
 8001692:	f7ff fed5 	bl	8001440 <DHT11_Read>
 8001696:	4603      	mov	r3, r0
 8001698:	461a      	mov	r2, r3
 800169a:	4b68      	ldr	r3, [pc, #416]	; (800183c <main+0x304>)
 800169c:	701a      	strb	r2, [r3, #0]
	       if (RHI + RHD + TCI + TCD == SUM)
 800169e:	4b63      	ldr	r3, [pc, #396]	; (800182c <main+0x2f4>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	461a      	mov	r2, r3
 80016a4:	4b62      	ldr	r3, [pc, #392]	; (8001830 <main+0x2f8>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	4413      	add	r3, r2
 80016aa:	4a62      	ldr	r2, [pc, #392]	; (8001834 <main+0x2fc>)
 80016ac:	7812      	ldrb	r2, [r2, #0]
 80016ae:	4413      	add	r3, r2
 80016b0:	4a61      	ldr	r2, [pc, #388]	; (8001838 <main+0x300>)
 80016b2:	7812      	ldrb	r2, [r2, #0]
 80016b4:	4413      	add	r3, r2
 80016b6:	4a61      	ldr	r2, [pc, #388]	; (800183c <main+0x304>)
 80016b8:	7812      	ldrb	r2, [r2, #0]
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d13d      	bne.n	800173a <main+0x202>
	       {
	         // Can use RHI and TCI for any purposes if whole number only needed
	         temperature = (float)TCI + (float)(TCD/10.0);
 80016be:	4b5d      	ldr	r3, [pc, #372]	; (8001834 <main+0x2fc>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff fb06 	bl	8000cd4 <__aeabi_ui2f>
 80016c8:	4604      	mov	r4, r0
 80016ca:	4b5b      	ldr	r3, [pc, #364]	; (8001838 <main+0x300>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7fe fe98 	bl	8000404 <__aeabi_i2d>
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	4b59      	ldr	r3, [pc, #356]	; (8001840 <main+0x308>)
 80016da:	f7ff f827 	bl	800072c <__aeabi_ddiv>
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	4610      	mov	r0, r2
 80016e4:	4619      	mov	r1, r3
 80016e6:	f7ff f9ef 	bl	8000ac8 <__aeabi_d2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	4619      	mov	r1, r3
 80016ee:	4620      	mov	r0, r4
 80016f0:	f7ff fa40 	bl	8000b74 <__addsf3>
 80016f4:	4603      	mov	r3, r0
 80016f6:	461a      	mov	r2, r3
 80016f8:	4b52      	ldr	r3, [pc, #328]	; (8001844 <main+0x30c>)
 80016fa:	601a      	str	r2, [r3, #0]
	         humidity = (float)RHI + (float)(RHD/10.0);
 80016fc:	4b4b      	ldr	r3, [pc, #300]	; (800182c <main+0x2f4>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fae7 	bl	8000cd4 <__aeabi_ui2f>
 8001706:	4604      	mov	r4, r0
 8001708:	4b49      	ldr	r3, [pc, #292]	; (8001830 <main+0x2f8>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe fe79 	bl	8000404 <__aeabi_i2d>
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	4b4a      	ldr	r3, [pc, #296]	; (8001840 <main+0x308>)
 8001718:	f7ff f808 	bl	800072c <__aeabi_ddiv>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4610      	mov	r0, r2
 8001722:	4619      	mov	r1, r3
 8001724:	f7ff f9d0 	bl	8000ac8 <__aeabi_d2f>
 8001728:	4603      	mov	r3, r0
 800172a:	4619      	mov	r1, r3
 800172c:	4620      	mov	r0, r4
 800172e:	f7ff fa21 	bl	8000b74 <__addsf3>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	4b44      	ldr	r3, [pc, #272]	; (8001848 <main+0x310>)
 8001738:	601a      	str	r2, [r3, #0]
	         // Can use tCelsius, tFahrenheit and RH for any purposes
	       }
	       if (TCI >=35){
 800173a:	4b3e      	ldr	r3, [pc, #248]	; (8001834 <main+0x2fc>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b22      	cmp	r3, #34	; 0x22
 8001740:	d90a      	bls.n	8001758 <main+0x220>
	    	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 1);
 8001742:	2201      	movs	r2, #1
 8001744:	2104      	movs	r1, #4
 8001746:	4841      	ldr	r0, [pc, #260]	; (800184c <main+0x314>)
 8001748:	f001 fc49 	bl	8002fde <HAL_GPIO_WritePin>
	    	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800174c:	2200      	movs	r2, #0
 800174e:	2110      	movs	r1, #16
 8001750:	483e      	ldr	r0, [pc, #248]	; (800184c <main+0x314>)
 8001752:	f001 fc44 	bl	8002fde <HAL_GPIO_WritePin>
 8001756:	e009      	b.n	800176c <main+0x234>
	       } else {
	    	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
 8001758:	2200      	movs	r2, #0
 800175a:	2104      	movs	r1, #4
 800175c:	483b      	ldr	r0, [pc, #236]	; (800184c <main+0x314>)
 800175e:	f001 fc3e 	bl	8002fde <HAL_GPIO_WritePin>
	    	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001762:	2201      	movs	r2, #1
 8001764:	2110      	movs	r1, #16
 8001766:	4839      	ldr	r0, [pc, #228]	; (800184c <main+0x314>)
 8001768:	f001 fc39 	bl	8002fde <HAL_GPIO_WritePin>
	       }
	     }

	  	  sprintf(temp,"%.1f C", temperature);
 800176c:	4b35      	ldr	r3, [pc, #212]	; (8001844 <main+0x30c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4618      	mov	r0, r3
 8001772:	f7fe fe59 	bl	8000428 <__aeabi_f2d>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4935      	ldr	r1, [pc, #212]	; (8001850 <main+0x318>)
 800177c:	4835      	ldr	r0, [pc, #212]	; (8001854 <main+0x31c>)
 800177e:	f004 fb0d 	bl	8005d9c <siprintf>
	  	  sprintf(humd,"%.1f %%", humidity);
 8001782:	4b31      	ldr	r3, [pc, #196]	; (8001848 <main+0x310>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fe4e 	bl	8000428 <__aeabi_f2d>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4931      	ldr	r1, [pc, #196]	; (8001858 <main+0x320>)
 8001792:	4832      	ldr	r0, [pc, #200]	; (800185c <main+0x324>)
 8001794:	f004 fb02 	bl	8005d9c <siprintf>
	  	  sprintf(light,"%.1f", light_percent);
 8001798:	4b22      	ldr	r3, [pc, #136]	; (8001824 <main+0x2ec>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fe43 	bl	8000428 <__aeabi_f2d>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	492e      	ldr	r1, [pc, #184]	; (8001860 <main+0x328>)
 80017a8:	482e      	ldr	r0, [pc, #184]	; (8001864 <main+0x32c>)
 80017aa:	f004 faf7 	bl	8005d9c <siprintf>
	  	  HAL_Delay(1000);
 80017ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017b2:	f000 fd1b 	bl	80021ec <HAL_Delay>

	  	  lcd_send_cmd(0x80|0x00);
 80017b6:	2080      	movs	r0, #128	; 0x80
 80017b8:	f7ff fd02 	bl	80011c0 <lcd_send_cmd>
	  	  lcd_send_string("Temperature: ");
 80017bc:	482a      	ldr	r0, [pc, #168]	; (8001868 <main+0x330>)
 80017be:	f7ff fd9c 	bl	80012fa <lcd_send_string>
	  	  lcd_send_cmd(0x80|0x0D);
 80017c2:	208d      	movs	r0, #141	; 0x8d
 80017c4:	f7ff fcfc 	bl	80011c0 <lcd_send_cmd>
	  	  lcd_send_string(temp);
 80017c8:	4822      	ldr	r0, [pc, #136]	; (8001854 <main+0x31c>)
 80017ca:	f7ff fd96 	bl	80012fa <lcd_send_string>

	  	  lcd_send_cmd (0x80|0x40);
 80017ce:	20c0      	movs	r0, #192	; 0xc0
 80017d0:	f7ff fcf6 	bl	80011c0 <lcd_send_cmd>
	  	  lcd_send_string("Humidity: ");
 80017d4:	4825      	ldr	r0, [pc, #148]	; (800186c <main+0x334>)
 80017d6:	f7ff fd90 	bl	80012fa <lcd_send_string>
	  	  lcd_send_cmd (0x80|0x4A);
 80017da:	20ca      	movs	r0, #202	; 0xca
 80017dc:	f7ff fcf0 	bl	80011c0 <lcd_send_cmd>
	  	  lcd_send_string(humd);
 80017e0:	481e      	ldr	r0, [pc, #120]	; (800185c <main+0x324>)
 80017e2:	f7ff fd8a 	bl	80012fa <lcd_send_string>

	  	  lcd_send_cmd (0x80|0x14);
 80017e6:	2094      	movs	r0, #148	; 0x94
 80017e8:	f7ff fcea 	bl	80011c0 <lcd_send_cmd>
	  	  lcd_send_string("Light percent: ");
 80017ec:	4820      	ldr	r0, [pc, #128]	; (8001870 <main+0x338>)
 80017ee:	f7ff fd84 	bl	80012fa <lcd_send_string>
	  	  lcd_send_cmd (0x80|0x23);
 80017f2:	20a3      	movs	r0, #163	; 0xa3
 80017f4:	f7ff fce4 	bl	80011c0 <lcd_send_cmd>
	  	  lcd_send_string(light);
 80017f8:	481a      	ldr	r0, [pc, #104]	; (8001864 <main+0x32c>)
 80017fa:	f7ff fd7e 	bl	80012fa <lcd_send_string>
  {
 80017fe:	e6b7      	b.n	8001570 <main+0x38>
 8001800:	200001fc 	.word	0x200001fc
 8001804:	200002c8 	.word	0x200002c8
 8001808:	20000280 	.word	0x20000280
 800180c:	20000328 	.word	0x20000328
 8001810:	20000358 	.word	0x20000358
 8001814:	44bb8000 	.word	0x44bb8000
 8001818:	2000035c 	.word	0x2000035c
 800181c:	40a00000 	.word	0x40a00000
 8001820:	42c80000 	.word	0x42c80000
 8001824:	20000360 	.word	0x20000360
 8001828:	451c4000 	.word	0x451c4000
 800182c:	20000318 	.word	0x20000318
 8001830:	20000319 	.word	0x20000319
 8001834:	2000031a 	.word	0x2000031a
 8001838:	2000031b 	.word	0x2000031b
 800183c:	2000031c 	.word	0x2000031c
 8001840:	40240000 	.word	0x40240000
 8001844:	20000350 	.word	0x20000350
 8001848:	20000354 	.word	0x20000354
 800184c:	40010800 	.word	0x40010800
 8001850:	08009930 	.word	0x08009930
 8001854:	2000032c 	.word	0x2000032c
 8001858:	08009938 	.word	0x08009938
 800185c:	20000338 	.word	0x20000338
 8001860:	08009940 	.word	0x08009940
 8001864:	20000344 	.word	0x20000344
 8001868:	08009948 	.word	0x08009948
 800186c:	08009958 	.word	0x08009958
 8001870:	08009964 	.word	0x08009964

08001874 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b094      	sub	sp, #80	; 0x50
 8001878:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800187a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800187e:	2228      	movs	r2, #40	; 0x28
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f003 fc10 	bl	80050a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018a4:	2301      	movs	r3, #1
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018b2:	2301      	movs	r3, #1
 80018b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018b6:	2302      	movs	r3, #2
 80018b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018c0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80018c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018ca:	4618      	mov	r0, r3
 80018cc:	f002 f81a 	bl	8003904 <HAL_RCC_OscConfig>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <SystemClock_Config+0x66>
  {
    Error_Handler();
 80018d6:	f000 f9fb 	bl	8001cd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018da:	230f      	movs	r3, #15
 80018dc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018de:	2302      	movs	r3, #2
 80018e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	2102      	movs	r1, #2
 80018f6:	4618      	mov	r0, r3
 80018f8:	f002 fa86 	bl	8003e08 <HAL_RCC_ClockConfig>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001902:	f000 f9e5 	bl	8001cd0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001906:	2302      	movs	r3, #2
 8001908:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800190a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800190e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	4618      	mov	r0, r3
 8001914:	f002 fc10 	bl	8004138 <HAL_RCCEx_PeriphCLKConfig>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800191e:	f000 f9d7 	bl	8001cd0 <Error_Handler>
  }
}
 8001922:	bf00      	nop
 8001924:	3750      	adds	r7, #80	; 0x50
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800193c:	4b18      	ldr	r3, [pc, #96]	; (80019a0 <MX_ADC1_Init+0x74>)
 800193e:	4a19      	ldr	r2, [pc, #100]	; (80019a4 <MX_ADC1_Init+0x78>)
 8001940:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001942:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <MX_ADC1_Init+0x74>)
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001948:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <MX_ADC1_Init+0x74>)
 800194a:	2201      	movs	r2, #1
 800194c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800194e:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <MX_ADC1_Init+0x74>)
 8001950:	2200      	movs	r2, #0
 8001952:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001954:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <MX_ADC1_Init+0x74>)
 8001956:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800195a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800195c:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <MX_ADC1_Init+0x74>)
 800195e:	2200      	movs	r2, #0
 8001960:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001962:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <MX_ADC1_Init+0x74>)
 8001964:	2201      	movs	r2, #1
 8001966:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001968:	480d      	ldr	r0, [pc, #52]	; (80019a0 <MX_ADC1_Init+0x74>)
 800196a:	f000 fc63 	bl	8002234 <HAL_ADC_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001974:	f000 f9ac 	bl	8001cd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001978:	2309      	movs	r3, #9
 800197a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800197c:	2301      	movs	r3, #1
 800197e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001980:	2300      	movs	r3, #0
 8001982:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	4619      	mov	r1, r3
 8001988:	4805      	ldr	r0, [pc, #20]	; (80019a0 <MX_ADC1_Init+0x74>)
 800198a:	f000 feeb 	bl	8002764 <HAL_ADC_ConfigChannel>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001994:	f000 f99c 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	200001fc 	.word	0x200001fc
 80019a4:	40012400 	.word	0x40012400

080019a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019ac:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019ae:	4a13      	ldr	r2, [pc, #76]	; (80019fc <MX_I2C1_Init+0x54>)
 80019b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019b2:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019b4:	4a12      	ldr	r2, [pc, #72]	; (8001a00 <MX_I2C1_Init+0x58>)
 80019b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b8:	4b0f      	ldr	r3, [pc, #60]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019cc:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019e4:	4804      	ldr	r0, [pc, #16]	; (80019f8 <MX_I2C1_Init+0x50>)
 80019e6:	f001 fb43 	bl	8003070 <HAL_I2C_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019f0:	f000 f96e 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	2000022c 	.word	0x2000022c
 80019fc:	40005400 	.word	0x40005400
 8001a00:	000186a0 	.word	0x000186a0

08001a04 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a0a:	f107 0308 	add.w	r3, r7, #8
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	605a      	str	r2, [r3, #4]
 8001a14:	609a      	str	r2, [r3, #8]
 8001a16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a18:	463b      	mov	r3, r7
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a20:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a22:	4a1f      	ldr	r2, [pc, #124]	; (8001aa0 <MX_TIM1_Init+0x9c>)
 8001a24:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001a26:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a28:	2247      	movs	r2, #71	; 0x47
 8001a2a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a3a:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a40:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a4c:	4813      	ldr	r0, [pc, #76]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a4e:	f002 fce9 	bl	8004424 <HAL_TIM_Base_Init>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001a58:	f000 f93a 	bl	8001cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a62:	f107 0308 	add.w	r3, r7, #8
 8001a66:	4619      	mov	r1, r3
 8001a68:	480c      	ldr	r0, [pc, #48]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a6a:	f002 ff2d 	bl	80048c8 <HAL_TIM_ConfigClockSource>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001a74:	f000 f92c 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a80:	463b      	mov	r3, r7
 8001a82:	4619      	mov	r1, r3
 8001a84:	4805      	ldr	r0, [pc, #20]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a86:	f003 fa87 	bl	8004f98 <HAL_TIMEx_MasterConfigSynchronization>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001a90:	f000 f91e 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a94:	bf00      	nop
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000280 	.word	0x20000280
 8001aa0:	40012c00 	.word	0x40012c00

08001aa4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08e      	sub	sp, #56	; 0x38
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab8:	f107 0320 	add.w	r3, r7, #32
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
 8001ad0:	615a      	str	r2, [r3, #20]
 8001ad2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ad4:	4b2d      	ldr	r3, [pc, #180]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001ad6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ada:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001adc:	4b2b      	ldr	r3, [pc, #172]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001ade:	2247      	movs	r2, #71	; 0x47
 8001ae0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae2:	4b2a      	ldr	r3, [pc, #168]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001ae8:	4b28      	ldr	r3, [pc, #160]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001aea:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001aee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af0:	4b26      	ldr	r3, [pc, #152]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af6:	4b25      	ldr	r3, [pc, #148]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001afc:	4823      	ldr	r0, [pc, #140]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001afe:	f002 fc91 	bl	8004424 <HAL_TIM_Base_Init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001b08:	f000 f8e2 	bl	8001cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b10:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b16:	4619      	mov	r1, r3
 8001b18:	481c      	ldr	r0, [pc, #112]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001b1a:	f002 fed5 	bl	80048c8 <HAL_TIM_ConfigClockSource>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001b24:	f000 f8d4 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b28:	4818      	ldr	r0, [pc, #96]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001b2a:	f002 fd15 	bl	8004558 <HAL_TIM_PWM_Init>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001b34:	f000 f8cc 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b40:	f107 0320 	add.w	r3, r7, #32
 8001b44:	4619      	mov	r1, r3
 8001b46:	4811      	ldr	r0, [pc, #68]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001b48:	f003 fa26 	bl	8004f98 <HAL_TIMEx_MasterConfigSynchronization>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001b52:	f000 f8bd 	bl	8001cd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b56:	2360      	movs	r3, #96	; 0x60
 8001b58:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b66:	1d3b      	adds	r3, r7, #4
 8001b68:	2200      	movs	r2, #0
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4807      	ldr	r0, [pc, #28]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001b6e:	f002 fded 	bl	800474c <HAL_TIM_PWM_ConfigChannel>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001b78:	f000 f8aa 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b7c:	4803      	ldr	r0, [pc, #12]	; (8001b8c <MX_TIM2_Init+0xe8>)
 8001b7e:	f000 f989 	bl	8001e94 <HAL_TIM_MspPostInit>

}
 8001b82:	bf00      	nop
 8001b84:	3738      	adds	r7, #56	; 0x38
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200002c8 	.word	0x200002c8

08001b90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b96:	f107 0310 	add.w	r3, r7, #16
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba4:	4b32      	ldr	r3, [pc, #200]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	4a31      	ldr	r2, [pc, #196]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001baa:	f043 0320 	orr.w	r3, r3, #32
 8001bae:	6193      	str	r3, [r2, #24]
 8001bb0:	4b2f      	ldr	r3, [pc, #188]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	f003 0320 	and.w	r3, r3, #32
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbc:	4b2c      	ldr	r3, [pc, #176]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	4a2b      	ldr	r2, [pc, #172]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001bc2:	f043 0304 	orr.w	r3, r3, #4
 8001bc6:	6193      	str	r3, [r2, #24]
 8001bc8:	4b29      	ldr	r3, [pc, #164]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd4:	4b26      	ldr	r3, [pc, #152]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	4a25      	ldr	r2, [pc, #148]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001bda:	f043 0308 	orr.w	r3, r3, #8
 8001bde:	6193      	str	r3, [r2, #24]
 8001be0:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <MX_GPIO_Init+0xe0>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	f003 0308 	and.w	r3, r3, #8
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_8, GPIO_PIN_RESET);
 8001bec:	2200      	movs	r2, #0
 8001bee:	f44f 718a 	mov.w	r1, #276	; 0x114
 8001bf2:	4820      	ldr	r0, [pc, #128]	; (8001c74 <MX_GPIO_Init+0xe4>)
 8001bf4:	f001 f9f3 	bl	8002fde <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bfe:	481e      	ldr	r0, [pc, #120]	; (8001c78 <MX_GPIO_Init+0xe8>)
 8001c00:	f001 f9ed 	bl	8002fde <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c04:	2302      	movs	r3, #2
 8001c06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c08:	4b1c      	ldr	r3, [pc, #112]	; (8001c7c <MX_GPIO_Init+0xec>)
 8001c0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	4619      	mov	r1, r3
 8001c16:	4817      	ldr	r0, [pc, #92]	; (8001c74 <MX_GPIO_Init+0xe4>)
 8001c18:	f001 f846 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_8;
 8001c1c:	f44f 738a 	mov.w	r3, #276	; 0x114
 8001c20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c22:	2301      	movs	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2e:	f107 0310 	add.w	r3, r7, #16
 8001c32:	4619      	mov	r1, r3
 8001c34:	480f      	ldr	r0, [pc, #60]	; (8001c74 <MX_GPIO_Init+0xe4>)
 8001c36:	f001 f837 	bl	8002ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c40:	2301      	movs	r3, #1
 8001c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4c:	f107 0310 	add.w	r3, r7, #16
 8001c50:	4619      	mov	r1, r3
 8001c52:	4809      	ldr	r0, [pc, #36]	; (8001c78 <MX_GPIO_Init+0xe8>)
 8001c54:	f001 f828 	bl	8002ca8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2007      	movs	r0, #7
 8001c5e:	f000 ffec 	bl	8002c3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001c62:	2007      	movs	r0, #7
 8001c64:	f001 f805 	bl	8002c72 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c68:	bf00      	nop
 8001c6a:	3720      	adds	r7, #32
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40021000 	.word	0x40021000
 8001c74:	40010800 	.word	0x40010800
 8001c78:	40010c00 	.word	0x40010c00
 8001c7c:	10110000 	.word	0x10110000

08001c80 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	80fb      	strh	r3, [r7, #6]
  currentMillis = HAL_GetTick();
 8001c8a:	f000 faa5 	bl	80021d8 <HAL_GetTick>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	4a0c      	ldr	r2, [pc, #48]	; (8001cc4 <HAL_GPIO_EXTI_Callback+0x44>)
 8001c92:	6013      	str	r3, [r2, #0]
  if (GPIO_Pin == GPIO_PIN_1 && (currentMillis - previousMillis > 10))
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d10f      	bne.n	8001cba <HAL_GPIO_EXTI_Callback+0x3a>
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <HAL_GPIO_EXTI_Callback+0x44>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	; (8001cc8 <HAL_GPIO_EXTI_Callback+0x48>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b0a      	cmp	r3, #10
 8001ca6:	d908      	bls.n	8001cba <HAL_GPIO_EXTI_Callback+0x3a>
  {
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8001ca8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cac:	4807      	ldr	r0, [pc, #28]	; (8001ccc <HAL_GPIO_EXTI_Callback+0x4c>)
 8001cae:	f001 f9ae 	bl	800300e <HAL_GPIO_TogglePin>
    previousMillis = currentMillis;
 8001cb2:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <HAL_GPIO_EXTI_Callback+0x44>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <HAL_GPIO_EXTI_Callback+0x48>)
 8001cb8:	6013      	str	r3, [r2, #0]
  }
}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000314 	.word	0x20000314
 8001cc8:	20000310 	.word	0x20000310
 8001ccc:	40010800 	.word	0x40010800

08001cd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cd4:	b672      	cpsid	i
}
 8001cd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cd8:	e7fe      	b.n	8001cd8 <Error_Handler+0x8>
	...

08001cdc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ce2:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <HAL_MspInit+0x5c>)
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	4a14      	ldr	r2, [pc, #80]	; (8001d38 <HAL_MspInit+0x5c>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6193      	str	r3, [r2, #24]
 8001cee:	4b12      	ldr	r3, [pc, #72]	; (8001d38 <HAL_MspInit+0x5c>)
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	60bb      	str	r3, [r7, #8]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cfa:	4b0f      	ldr	r3, [pc, #60]	; (8001d38 <HAL_MspInit+0x5c>)
 8001cfc:	69db      	ldr	r3, [r3, #28]
 8001cfe:	4a0e      	ldr	r2, [pc, #56]	; (8001d38 <HAL_MspInit+0x5c>)
 8001d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d04:	61d3      	str	r3, [r2, #28]
 8001d06:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <HAL_MspInit+0x5c>)
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d12:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <HAL_MspInit+0x60>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	4a04      	ldr	r2, [pc, #16]	; (8001d3c <HAL_MspInit+0x60>)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	40010000 	.word	0x40010000

08001d40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d48:	f107 0310 	add.w	r3, r7, #16
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a14      	ldr	r2, [pc, #80]	; (8001dac <HAL_ADC_MspInit+0x6c>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d121      	bne.n	8001da4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d60:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <HAL_ADC_MspInit+0x70>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	4a12      	ldr	r2, [pc, #72]	; (8001db0 <HAL_ADC_MspInit+0x70>)
 8001d66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d6a:	6193      	str	r3, [r2, #24]
 8001d6c:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <HAL_ADC_MspInit+0x70>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d78:	4b0d      	ldr	r3, [pc, #52]	; (8001db0 <HAL_ADC_MspInit+0x70>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	4a0c      	ldr	r2, [pc, #48]	; (8001db0 <HAL_ADC_MspInit+0x70>)
 8001d7e:	f043 0308 	orr.w	r3, r3, #8
 8001d82:	6193      	str	r3, [r2, #24]
 8001d84:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <HAL_ADC_MspInit+0x70>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	f003 0308 	and.w	r3, r3, #8
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d90:	2302      	movs	r3, #2
 8001d92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d94:	2303      	movs	r3, #3
 8001d96:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d98:	f107 0310 	add.w	r3, r7, #16
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4805      	ldr	r0, [pc, #20]	; (8001db4 <HAL_ADC_MspInit+0x74>)
 8001da0:	f000 ff82 	bl	8002ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001da4:	bf00      	nop
 8001da6:	3720      	adds	r7, #32
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40012400 	.word	0x40012400
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40010c00 	.word	0x40010c00

08001db8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc0:	f107 0310 	add.w	r3, r7, #16
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a15      	ldr	r2, [pc, #84]	; (8001e28 <HAL_I2C_MspInit+0x70>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d123      	bne.n	8001e20 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd8:	4b14      	ldr	r3, [pc, #80]	; (8001e2c <HAL_I2C_MspInit+0x74>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	4a13      	ldr	r2, [pc, #76]	; (8001e2c <HAL_I2C_MspInit+0x74>)
 8001dde:	f043 0308 	orr.w	r3, r3, #8
 8001de2:	6193      	str	r3, [r2, #24]
 8001de4:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <HAL_I2C_MspInit+0x74>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0308 	and.w	r3, r3, #8
 8001dec:	60fb      	str	r3, [r7, #12]
 8001dee:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001df0:	23c0      	movs	r3, #192	; 0xc0
 8001df2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001df4:	2312      	movs	r3, #18
 8001df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfc:	f107 0310 	add.w	r3, r7, #16
 8001e00:	4619      	mov	r1, r3
 8001e02:	480b      	ldr	r0, [pc, #44]	; (8001e30 <HAL_I2C_MspInit+0x78>)
 8001e04:	f000 ff50 	bl	8002ca8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <HAL_I2C_MspInit+0x74>)
 8001e0a:	69db      	ldr	r3, [r3, #28]
 8001e0c:	4a07      	ldr	r2, [pc, #28]	; (8001e2c <HAL_I2C_MspInit+0x74>)
 8001e0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e12:	61d3      	str	r3, [r2, #28]
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <HAL_I2C_MspInit+0x74>)
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e1c:	60bb      	str	r3, [r7, #8]
 8001e1e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e20:	bf00      	nop
 8001e22:	3720      	adds	r7, #32
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40005400 	.word	0x40005400
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	40010c00 	.word	0x40010c00

08001e34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a12      	ldr	r2, [pc, #72]	; (8001e8c <HAL_TIM_Base_MspInit+0x58>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d10c      	bne.n	8001e60 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e46:	4b12      	ldr	r3, [pc, #72]	; (8001e90 <HAL_TIM_Base_MspInit+0x5c>)
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	4a11      	ldr	r2, [pc, #68]	; (8001e90 <HAL_TIM_Base_MspInit+0x5c>)
 8001e4c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e50:	6193      	str	r3, [r2, #24]
 8001e52:	4b0f      	ldr	r3, [pc, #60]	; (8001e90 <HAL_TIM_Base_MspInit+0x5c>)
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e5e:	e010      	b.n	8001e82 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e68:	d10b      	bne.n	8001e82 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e6a:	4b09      	ldr	r3, [pc, #36]	; (8001e90 <HAL_TIM_Base_MspInit+0x5c>)
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	4a08      	ldr	r2, [pc, #32]	; (8001e90 <HAL_TIM_Base_MspInit+0x5c>)
 8001e70:	f043 0301 	orr.w	r3, r3, #1
 8001e74:	61d3      	str	r3, [r2, #28]
 8001e76:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <HAL_TIM_Base_MspInit+0x5c>)
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	60bb      	str	r3, [r7, #8]
 8001e80:	68bb      	ldr	r3, [r7, #8]
}
 8001e82:	bf00      	nop
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bc80      	pop	{r7}
 8001e8a:	4770      	bx	lr
 8001e8c:	40012c00 	.word	0x40012c00
 8001e90:	40021000 	.word	0x40021000

08001e94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 0310 	add.w	r3, r7, #16
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001eb2:	d117      	bne.n	8001ee4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb4:	4b0d      	ldr	r3, [pc, #52]	; (8001eec <HAL_TIM_MspPostInit+0x58>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	4a0c      	ldr	r2, [pc, #48]	; (8001eec <HAL_TIM_MspPostInit+0x58>)
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	6193      	str	r3, [r2, #24]
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <HAL_TIM_MspPostInit+0x58>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed8:	f107 0310 	add.w	r3, r7, #16
 8001edc:	4619      	mov	r1, r3
 8001ede:	4804      	ldr	r0, [pc, #16]	; (8001ef0 <HAL_TIM_MspPostInit+0x5c>)
 8001ee0:	f000 fee2 	bl	8002ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ee4:	bf00      	nop
 8001ee6:	3720      	adds	r7, #32
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	40010800 	.word	0x40010800

08001ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ef8:	e7fe      	b.n	8001ef8 <NMI_Handler+0x4>

08001efa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001efe:	e7fe      	b.n	8001efe <HardFault_Handler+0x4>

08001f00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f04:	e7fe      	b.n	8001f04 <MemManage_Handler+0x4>

08001f06 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0a:	e7fe      	b.n	8001f0a <BusFault_Handler+0x4>

08001f0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f10:	e7fe      	b.n	8001f10 <UsageFault_Handler+0x4>

08001f12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr

08001f1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr

08001f2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr

08001f36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f3a:	f000 f93b 	bl	80021b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001f46:	2002      	movs	r0, #2
 8001f48:	f001 f87a 	bl	8003040 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001f4c:	bf00      	nop
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return 1;
 8001f54:	2301      	movs	r3, #1
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr

08001f5e <_kill>:

int _kill(int pid, int sig)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f68:	f003 f874 	bl	8005054 <__errno>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2216      	movs	r2, #22
 8001f70:	601a      	str	r2, [r3, #0]
  return -1;
 8001f72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <_exit>:

void _exit (int status)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b082      	sub	sp, #8
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f86:	f04f 31ff 	mov.w	r1, #4294967295
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f7ff ffe7 	bl	8001f5e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f90:	e7fe      	b.n	8001f90 <_exit+0x12>

08001f92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b086      	sub	sp, #24
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	e00a      	b.n	8001fba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fa4:	f3af 8000 	nop.w
 8001fa8:	4601      	mov	r1, r0
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	60ba      	str	r2, [r7, #8]
 8001fb0:	b2ca      	uxtb	r2, r1
 8001fb2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	697a      	ldr	r2, [r7, #20]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	dbf0      	blt.n	8001fa4 <_read+0x12>
  }

  return len;
 8001fc2:	687b      	ldr	r3, [r7, #4]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3718      	adds	r7, #24
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	e009      	b.n	8001ff2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	1c5a      	adds	r2, r3, #1
 8001fe2:	60ba      	str	r2, [r7, #8]
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	697a      	ldr	r2, [r7, #20]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	dbf1      	blt.n	8001fde <_write+0x12>
  }
  return len;
 8001ffa:	687b      	ldr	r3, [r7, #4]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <_close>:

int _close(int file)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800200c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002010:	4618      	mov	r0, r3
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800202a:	605a      	str	r2, [r3, #4]
  return 0;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr

08002038 <_isatty>:

int _isatty(int file)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002040:	2301      	movs	r3, #1
}
 8002042:	4618      	mov	r0, r3
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr

08002064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800206c:	4a14      	ldr	r2, [pc, #80]	; (80020c0 <_sbrk+0x5c>)
 800206e:	4b15      	ldr	r3, [pc, #84]	; (80020c4 <_sbrk+0x60>)
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002078:	4b13      	ldr	r3, [pc, #76]	; (80020c8 <_sbrk+0x64>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d102      	bne.n	8002086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002080:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <_sbrk+0x64>)
 8002082:	4a12      	ldr	r2, [pc, #72]	; (80020cc <_sbrk+0x68>)
 8002084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002086:	4b10      	ldr	r3, [pc, #64]	; (80020c8 <_sbrk+0x64>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	429a      	cmp	r2, r3
 8002092:	d207      	bcs.n	80020a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002094:	f002 ffde 	bl	8005054 <__errno>
 8002098:	4603      	mov	r3, r0
 800209a:	220c      	movs	r2, #12
 800209c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800209e:	f04f 33ff 	mov.w	r3, #4294967295
 80020a2:	e009      	b.n	80020b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <_sbrk+0x64>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020aa:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <_sbrk+0x64>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4413      	add	r3, r2
 80020b2:	4a05      	ldr	r2, [pc, #20]	; (80020c8 <_sbrk+0x64>)
 80020b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020b6:	68fb      	ldr	r3, [r7, #12]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20005000 	.word	0x20005000
 80020c4:	00000400 	.word	0x00000400
 80020c8:	20000364 	.word	0x20000364
 80020cc:	20000380 	.word	0x20000380

080020d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020dc:	480c      	ldr	r0, [pc, #48]	; (8002110 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020de:	490d      	ldr	r1, [pc, #52]	; (8002114 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020e0:	4a0d      	ldr	r2, [pc, #52]	; (8002118 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e4:	e002      	b.n	80020ec <LoopCopyDataInit>

080020e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ea:	3304      	adds	r3, #4

080020ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020f0:	d3f9      	bcc.n	80020e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020f2:	4a0a      	ldr	r2, [pc, #40]	; (800211c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020f4:	4c0a      	ldr	r4, [pc, #40]	; (8002120 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f8:	e001      	b.n	80020fe <LoopFillZerobss>

080020fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020fc:	3204      	adds	r2, #4

080020fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002100:	d3fb      	bcc.n	80020fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002102:	f7ff ffe5 	bl	80020d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002106:	f002 ffab 	bl	8005060 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800210a:	f7ff fa15 	bl	8001538 <main>
  bx lr
 800210e:	4770      	bx	lr
  ldr r0, =_sdata
 8002110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002114:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002118:	08009e5c 	.word	0x08009e5c
  ldr r2, =_sbss
 800211c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002120:	2000037c 	.word	0x2000037c

08002124 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002124:	e7fe      	b.n	8002124 <ADC1_2_IRQHandler>
	...

08002128 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800212c:	4b08      	ldr	r3, [pc, #32]	; (8002150 <HAL_Init+0x28>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a07      	ldr	r2, [pc, #28]	; (8002150 <HAL_Init+0x28>)
 8002132:	f043 0310 	orr.w	r3, r3, #16
 8002136:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002138:	2003      	movs	r0, #3
 800213a:	f000 fd73 	bl	8002c24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800213e:	200f      	movs	r0, #15
 8002140:	f000 f808 	bl	8002154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002144:	f7ff fdca 	bl	8001cdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40022000 	.word	0x40022000

08002154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800215c:	4b12      	ldr	r3, [pc, #72]	; (80021a8 <HAL_InitTick+0x54>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	4b12      	ldr	r3, [pc, #72]	; (80021ac <HAL_InitTick+0x58>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	4619      	mov	r1, r3
 8002166:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800216a:	fbb3 f3f1 	udiv	r3, r3, r1
 800216e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002172:	4618      	mov	r0, r3
 8002174:	f000 fd8b 	bl	8002c8e <HAL_SYSTICK_Config>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e00e      	b.n	80021a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b0f      	cmp	r3, #15
 8002186:	d80a      	bhi.n	800219e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002188:	2200      	movs	r2, #0
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	f04f 30ff 	mov.w	r0, #4294967295
 8002190:	f000 fd53 	bl	8002c3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002194:	4a06      	ldr	r2, [pc, #24]	; (80021b0 <HAL_InitTick+0x5c>)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800219a:	2300      	movs	r3, #0
 800219c:	e000      	b.n	80021a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000000 	.word	0x20000000
 80021ac:	20000008 	.word	0x20000008
 80021b0:	20000004 	.word	0x20000004

080021b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021b8:	4b05      	ldr	r3, [pc, #20]	; (80021d0 <HAL_IncTick+0x1c>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	461a      	mov	r2, r3
 80021be:	4b05      	ldr	r3, [pc, #20]	; (80021d4 <HAL_IncTick+0x20>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4413      	add	r3, r2
 80021c4:	4a03      	ldr	r2, [pc, #12]	; (80021d4 <HAL_IncTick+0x20>)
 80021c6:	6013      	str	r3, [r2, #0]
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr
 80021d0:	20000008 	.word	0x20000008
 80021d4:	20000368 	.word	0x20000368

080021d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  return uwTick;
 80021dc:	4b02      	ldr	r3, [pc, #8]	; (80021e8 <HAL_GetTick+0x10>)
 80021de:	681b      	ldr	r3, [r3, #0]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr
 80021e8:	20000368 	.word	0x20000368

080021ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021f4:	f7ff fff0 	bl	80021d8 <HAL_GetTick>
 80021f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002204:	d005      	beq.n	8002212 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002206:	4b0a      	ldr	r3, [pc, #40]	; (8002230 <HAL_Delay+0x44>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	461a      	mov	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4413      	add	r3, r2
 8002210:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002212:	bf00      	nop
 8002214:	f7ff ffe0 	bl	80021d8 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	429a      	cmp	r2, r3
 8002222:	d8f7      	bhi.n	8002214 <HAL_Delay+0x28>
  {
  }
}
 8002224:	bf00      	nop
 8002226:	bf00      	nop
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000008 	.word	0x20000008

08002234 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800223c:	2300      	movs	r3, #0
 800223e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002240:	2300      	movs	r3, #0
 8002242:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002248:	2300      	movs	r3, #0
 800224a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e0be      	b.n	80023d4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002260:	2b00      	cmp	r3, #0
 8002262:	d109      	bne.n	8002278 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff fd64 	bl	8001d40 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f000 fbc5 	bl	8002a08 <ADC_ConversionStop_Disable>
 800227e:	4603      	mov	r3, r0
 8002280:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002286:	f003 0310 	and.w	r3, r3, #16
 800228a:	2b00      	cmp	r3, #0
 800228c:	f040 8099 	bne.w	80023c2 <HAL_ADC_Init+0x18e>
 8002290:	7dfb      	ldrb	r3, [r7, #23]
 8002292:	2b00      	cmp	r3, #0
 8002294:	f040 8095 	bne.w	80023c2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800229c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80022a0:	f023 0302 	bic.w	r3, r3, #2
 80022a4:	f043 0202 	orr.w	r2, r3, #2
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022b4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	7b1b      	ldrb	r3, [r3, #12]
 80022ba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80022bc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022cc:	d003      	beq.n	80022d6 <HAL_ADC_Init+0xa2>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d102      	bne.n	80022dc <HAL_ADC_Init+0xa8>
 80022d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022da:	e000      	b.n	80022de <HAL_ADC_Init+0xaa>
 80022dc:	2300      	movs	r3, #0
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	7d1b      	ldrb	r3, [r3, #20]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d119      	bne.n	8002320 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	7b1b      	ldrb	r3, [r3, #12]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d109      	bne.n	8002308 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	3b01      	subs	r3, #1
 80022fa:	035a      	lsls	r2, r3, #13
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	4313      	orrs	r3, r2
 8002300:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002304:	613b      	str	r3, [r7, #16]
 8002306:	e00b      	b.n	8002320 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	f043 0220 	orr.w	r2, r3, #32
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002318:	f043 0201 	orr.w	r2, r3, #1
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	430a      	orrs	r2, r1
 8002332:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689a      	ldr	r2, [r3, #8]
 800233a:	4b28      	ldr	r3, [pc, #160]	; (80023dc <HAL_ADC_Init+0x1a8>)
 800233c:	4013      	ands	r3, r2
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6812      	ldr	r2, [r2, #0]
 8002342:	68b9      	ldr	r1, [r7, #8]
 8002344:	430b      	orrs	r3, r1
 8002346:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002350:	d003      	beq.n	800235a <HAL_ADC_Init+0x126>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d104      	bne.n	8002364 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	3b01      	subs	r3, #1
 8002360:	051b      	lsls	r3, r3, #20
 8002362:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800236a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	430a      	orrs	r2, r1
 8002376:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <HAL_ADC_Init+0x1ac>)
 8002380:	4013      	ands	r3, r2
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	429a      	cmp	r2, r3
 8002386:	d10b      	bne.n	80023a0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002392:	f023 0303 	bic.w	r3, r3, #3
 8002396:	f043 0201 	orr.w	r2, r3, #1
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800239e:	e018      	b.n	80023d2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a4:	f023 0312 	bic.w	r3, r3, #18
 80023a8:	f043 0210 	orr.w	r2, r3, #16
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b4:	f043 0201 	orr.w	r2, r3, #1
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023c0:	e007      	b.n	80023d2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c6:	f043 0210 	orr.w	r2, r3, #16
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	ffe1f7fd 	.word	0xffe1f7fd
 80023e0:	ff1f0efe 	.word	0xff1f0efe

080023e4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023ec:	2300      	movs	r3, #0
 80023ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d101      	bne.n	80023fe <HAL_ADC_Start+0x1a>
 80023fa:	2302      	movs	r3, #2
 80023fc:	e098      	b.n	8002530 <HAL_ADC_Start+0x14c>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2201      	movs	r2, #1
 8002402:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 faa4 	bl	8002954 <ADC_Enable>
 800240c:	4603      	mov	r3, r0
 800240e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	2b00      	cmp	r3, #0
 8002414:	f040 8087 	bne.w	8002526 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002420:	f023 0301 	bic.w	r3, r3, #1
 8002424:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a41      	ldr	r2, [pc, #260]	; (8002538 <HAL_ADC_Start+0x154>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d105      	bne.n	8002442 <HAL_ADC_Start+0x5e>
 8002436:	4b41      	ldr	r3, [pc, #260]	; (800253c <HAL_ADC_Start+0x158>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d115      	bne.n	800246e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002446:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002458:	2b00      	cmp	r3, #0
 800245a:	d026      	beq.n	80024aa <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002460:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002464:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800246c:	e01d      	b.n	80024aa <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002472:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a2f      	ldr	r2, [pc, #188]	; (800253c <HAL_ADC_Start+0x158>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d004      	beq.n	800248e <HAL_ADC_Start+0xaa>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a2b      	ldr	r2, [pc, #172]	; (8002538 <HAL_ADC_Start+0x154>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d10d      	bne.n	80024aa <HAL_ADC_Start+0xc6>
 800248e:	4b2b      	ldr	r3, [pc, #172]	; (800253c <HAL_ADC_Start+0x158>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002496:	2b00      	cmp	r3, #0
 8002498:	d007      	beq.n	80024aa <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80024a2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d006      	beq.n	80024c4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ba:	f023 0206 	bic.w	r2, r3, #6
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80024c2:	e002      	b.n	80024ca <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f06f 0202 	mvn.w	r2, #2
 80024da:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80024e6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80024ea:	d113      	bne.n	8002514 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024f0:	4a11      	ldr	r2, [pc, #68]	; (8002538 <HAL_ADC_Start+0x154>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d105      	bne.n	8002502 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80024f6:	4b11      	ldr	r3, [pc, #68]	; (800253c <HAL_ADC_Start+0x158>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d108      	bne.n	8002514 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002510:	609a      	str	r2, [r3, #8]
 8002512:	e00c      	b.n	800252e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	e003      	b.n	800252e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40012800 	.word	0x40012800
 800253c:	40012400 	.word	0x40012400

08002540 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002540:	b590      	push	{r4, r7, lr}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002552:	2300      	movs	r3, #0
 8002554:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002556:	f7ff fe3f 	bl	80021d8 <HAL_GetTick>
 800255a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00b      	beq.n	8002582 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256e:	f043 0220 	orr.w	r2, r3, #32
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e0d3      	b.n	800272a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800258c:	2b00      	cmp	r3, #0
 800258e:	d131      	bne.n	80025f4 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002596:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800259a:	2b00      	cmp	r3, #0
 800259c:	d12a      	bne.n	80025f4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800259e:	e021      	b.n	80025e4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a6:	d01d      	beq.n	80025e4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d007      	beq.n	80025be <HAL_ADC_PollForConversion+0x7e>
 80025ae:	f7ff fe13 	bl	80021d8 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d212      	bcs.n	80025e4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10b      	bne.n	80025e4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	f043 0204 	orr.w	r2, r3, #4
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e0a2      	b.n	800272a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d0d6      	beq.n	80025a0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80025f2:	e070      	b.n	80026d6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80025f4:	4b4f      	ldr	r3, [pc, #316]	; (8002734 <HAL_ADC_PollForConversion+0x1f4>)
 80025f6:	681c      	ldr	r4, [r3, #0]
 80025f8:	2002      	movs	r0, #2
 80025fa:	f001 fe53 	bl	80042a4 <HAL_RCCEx_GetPeriphCLKFreq>
 80025fe:	4603      	mov	r3, r0
 8002600:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6919      	ldr	r1, [r3, #16]
 800260a:	4b4b      	ldr	r3, [pc, #300]	; (8002738 <HAL_ADC_PollForConversion+0x1f8>)
 800260c:	400b      	ands	r3, r1
 800260e:	2b00      	cmp	r3, #0
 8002610:	d118      	bne.n	8002644 <HAL_ADC_PollForConversion+0x104>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68d9      	ldr	r1, [r3, #12]
 8002618:	4b48      	ldr	r3, [pc, #288]	; (800273c <HAL_ADC_PollForConversion+0x1fc>)
 800261a:	400b      	ands	r3, r1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d111      	bne.n	8002644 <HAL_ADC_PollForConversion+0x104>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6919      	ldr	r1, [r3, #16]
 8002626:	4b46      	ldr	r3, [pc, #280]	; (8002740 <HAL_ADC_PollForConversion+0x200>)
 8002628:	400b      	ands	r3, r1
 800262a:	2b00      	cmp	r3, #0
 800262c:	d108      	bne.n	8002640 <HAL_ADC_PollForConversion+0x100>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68d9      	ldr	r1, [r3, #12]
 8002634:	4b43      	ldr	r3, [pc, #268]	; (8002744 <HAL_ADC_PollForConversion+0x204>)
 8002636:	400b      	ands	r3, r1
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <HAL_ADC_PollForConversion+0x100>
 800263c:	2314      	movs	r3, #20
 800263e:	e020      	b.n	8002682 <HAL_ADC_PollForConversion+0x142>
 8002640:	2329      	movs	r3, #41	; 0x29
 8002642:	e01e      	b.n	8002682 <HAL_ADC_PollForConversion+0x142>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6919      	ldr	r1, [r3, #16]
 800264a:	4b3d      	ldr	r3, [pc, #244]	; (8002740 <HAL_ADC_PollForConversion+0x200>)
 800264c:	400b      	ands	r3, r1
 800264e:	2b00      	cmp	r3, #0
 8002650:	d106      	bne.n	8002660 <HAL_ADC_PollForConversion+0x120>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68d9      	ldr	r1, [r3, #12]
 8002658:	4b3a      	ldr	r3, [pc, #232]	; (8002744 <HAL_ADC_PollForConversion+0x204>)
 800265a:	400b      	ands	r3, r1
 800265c:	2b00      	cmp	r3, #0
 800265e:	d00d      	beq.n	800267c <HAL_ADC_PollForConversion+0x13c>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6919      	ldr	r1, [r3, #16]
 8002666:	4b38      	ldr	r3, [pc, #224]	; (8002748 <HAL_ADC_PollForConversion+0x208>)
 8002668:	400b      	ands	r3, r1
 800266a:	2b00      	cmp	r3, #0
 800266c:	d108      	bne.n	8002680 <HAL_ADC_PollForConversion+0x140>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68d9      	ldr	r1, [r3, #12]
 8002674:	4b34      	ldr	r3, [pc, #208]	; (8002748 <HAL_ADC_PollForConversion+0x208>)
 8002676:	400b      	ands	r3, r1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d101      	bne.n	8002680 <HAL_ADC_PollForConversion+0x140>
 800267c:	2354      	movs	r3, #84	; 0x54
 800267e:	e000      	b.n	8002682 <HAL_ADC_PollForConversion+0x142>
 8002680:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002682:	fb02 f303 	mul.w	r3, r2, r3
 8002686:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002688:	e021      	b.n	80026ce <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002690:	d01a      	beq.n	80026c8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d007      	beq.n	80026a8 <HAL_ADC_PollForConversion+0x168>
 8002698:	f7ff fd9e 	bl	80021d8 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d20f      	bcs.n	80026c8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d90b      	bls.n	80026c8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b4:	f043 0204 	orr.w	r2, r3, #4
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e030      	b.n	800272a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	3301      	adds	r3, #1
 80026cc:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d8d9      	bhi.n	800268a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f06f 0212 	mvn.w	r2, #18
 80026de:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80026f6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80026fa:	d115      	bne.n	8002728 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002700:	2b00      	cmp	r3, #0
 8002702:	d111      	bne.n	8002728 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002708:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002714:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d105      	bne.n	8002728 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002720:	f043 0201 	orr.w	r2, r3, #1
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	371c      	adds	r7, #28
 800272e:	46bd      	mov	sp, r7
 8002730:	bd90      	pop	{r4, r7, pc}
 8002732:	bf00      	nop
 8002734:	20000000 	.word	0x20000000
 8002738:	24924924 	.word	0x24924924
 800273c:	00924924 	.word	0x00924924
 8002740:	12492492 	.word	0x12492492
 8002744:	00492492 	.word	0x00492492
 8002748:	00249249 	.word	0x00249249

0800274c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800275a:	4618      	mov	r0, r3
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr

08002764 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800276e:	2300      	movs	r3, #0
 8002770:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800277c:	2b01      	cmp	r3, #1
 800277e:	d101      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x20>
 8002780:	2302      	movs	r3, #2
 8002782:	e0dc      	b.n	800293e <HAL_ADC_ConfigChannel+0x1da>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2b06      	cmp	r3, #6
 8002792:	d81c      	bhi.n	80027ce <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	3b05      	subs	r3, #5
 80027a6:	221f      	movs	r2, #31
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	4019      	ands	r1, r3
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	6818      	ldr	r0, [r3, #0]
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	3b05      	subs	r3, #5
 80027c0:	fa00 f203 	lsl.w	r2, r0, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	635a      	str	r2, [r3, #52]	; 0x34
 80027cc:	e03c      	b.n	8002848 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b0c      	cmp	r3, #12
 80027d4:	d81c      	bhi.n	8002810 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	3b23      	subs	r3, #35	; 0x23
 80027e8:	221f      	movs	r2, #31
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43db      	mvns	r3, r3
 80027f0:	4019      	ands	r1, r3
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	4613      	mov	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	3b23      	subs	r3, #35	; 0x23
 8002802:	fa00 f203 	lsl.w	r2, r0, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	631a      	str	r2, [r3, #48]	; 0x30
 800280e:	e01b      	b.n	8002848 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	4613      	mov	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	3b41      	subs	r3, #65	; 0x41
 8002822:	221f      	movs	r2, #31
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	4019      	ands	r1, r3
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	6818      	ldr	r0, [r3, #0]
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	4613      	mov	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	3b41      	subs	r3, #65	; 0x41
 800283c:	fa00 f203 	lsl.w	r2, r0, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b09      	cmp	r3, #9
 800284e:	d91c      	bls.n	800288a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68d9      	ldr	r1, [r3, #12]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	4613      	mov	r3, r2
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	4413      	add	r3, r2
 8002860:	3b1e      	subs	r3, #30
 8002862:	2207      	movs	r2, #7
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	4019      	ands	r1, r3
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	6898      	ldr	r0, [r3, #8]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	4613      	mov	r3, r2
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	4413      	add	r3, r2
 800287a:	3b1e      	subs	r3, #30
 800287c:	fa00 f203 	lsl.w	r2, r0, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	60da      	str	r2, [r3, #12]
 8002888:	e019      	b.n	80028be <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6919      	ldr	r1, [r3, #16]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	4613      	mov	r3, r2
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	4413      	add	r3, r2
 800289a:	2207      	movs	r2, #7
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	43db      	mvns	r3, r3
 80028a2:	4019      	ands	r1, r3
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	6898      	ldr	r0, [r3, #8]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	4613      	mov	r3, r2
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4413      	add	r3, r2
 80028b2:	fa00 f203 	lsl.w	r2, r0, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2b10      	cmp	r3, #16
 80028c4:	d003      	beq.n	80028ce <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80028ca:	2b11      	cmp	r3, #17
 80028cc:	d132      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a1d      	ldr	r2, [pc, #116]	; (8002948 <HAL_ADC_ConfigChannel+0x1e4>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d125      	bne.n	8002924 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d126      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80028f4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b10      	cmp	r3, #16
 80028fc:	d11a      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028fe:	4b13      	ldr	r3, [pc, #76]	; (800294c <HAL_ADC_ConfigChannel+0x1e8>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a13      	ldr	r2, [pc, #76]	; (8002950 <HAL_ADC_ConfigChannel+0x1ec>)
 8002904:	fba2 2303 	umull	r2, r3, r2, r3
 8002908:	0c9a      	lsrs	r2, r3, #18
 800290a:	4613      	mov	r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002914:	e002      	b.n	800291c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	3b01      	subs	r3, #1
 800291a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d1f9      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x1b2>
 8002922:	e007      	b.n	8002934 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002928:	f043 0220 	orr.w	r2, r3, #32
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800293c:	7bfb      	ldrb	r3, [r7, #15]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3714      	adds	r7, #20
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr
 8002948:	40012400 	.word	0x40012400
 800294c:	20000000 	.word	0x20000000
 8002950:	431bde83 	.word	0x431bde83

08002954 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002960:	2300      	movs	r3, #0
 8002962:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b01      	cmp	r3, #1
 8002970:	d040      	beq.n	80029f4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f042 0201 	orr.w	r2, r2, #1
 8002980:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002982:	4b1f      	ldr	r3, [pc, #124]	; (8002a00 <ADC_Enable+0xac>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a1f      	ldr	r2, [pc, #124]	; (8002a04 <ADC_Enable+0xb0>)
 8002988:	fba2 2303 	umull	r2, r3, r2, r3
 800298c:	0c9b      	lsrs	r3, r3, #18
 800298e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002990:	e002      	b.n	8002998 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	3b01      	subs	r3, #1
 8002996:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1f9      	bne.n	8002992 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800299e:	f7ff fc1b 	bl	80021d8 <HAL_GetTick>
 80029a2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80029a4:	e01f      	b.n	80029e6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029a6:	f7ff fc17 	bl	80021d8 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d918      	bls.n	80029e6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d011      	beq.n	80029e6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c6:	f043 0210 	orr.w	r2, r3, #16
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d2:	f043 0201 	orr.w	r2, r3, #1
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e007      	b.n	80029f6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d1d8      	bne.n	80029a6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	20000000 	.word	0x20000000
 8002a04:	431bde83 	.word	0x431bde83

08002a08 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d12e      	bne.n	8002a80 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0201 	bic.w	r2, r2, #1
 8002a30:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a32:	f7ff fbd1 	bl	80021d8 <HAL_GetTick>
 8002a36:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a38:	e01b      	b.n	8002a72 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a3a:	f7ff fbcd 	bl	80021d8 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d914      	bls.n	8002a72 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d10d      	bne.n	8002a72 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5a:	f043 0210 	orr.w	r2, r3, #16
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a66:	f043 0201 	orr.w	r2, r3, #1
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e007      	b.n	8002a82 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d0dc      	beq.n	8002a3a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
	...

08002a8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ab4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002abc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002abe:	4a04      	ldr	r2, [pc, #16]	; (8002ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	60d3      	str	r3, [r2, #12]
}
 8002ac4:	bf00      	nop
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ad8:	4b04      	ldr	r3, [pc, #16]	; (8002aec <__NVIC_GetPriorityGrouping+0x18>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	0a1b      	lsrs	r3, r3, #8
 8002ade:	f003 0307 	and.w	r3, r3, #7
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	db0b      	blt.n	8002b1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	f003 021f 	and.w	r2, r3, #31
 8002b08:	4906      	ldr	r1, [pc, #24]	; (8002b24 <__NVIC_EnableIRQ+0x34>)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	095b      	lsrs	r3, r3, #5
 8002b10:	2001      	movs	r0, #1
 8002b12:	fa00 f202 	lsl.w	r2, r0, r2
 8002b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr
 8002b24:	e000e100 	.word	0xe000e100

08002b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	6039      	str	r1, [r7, #0]
 8002b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	db0a      	blt.n	8002b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	490c      	ldr	r1, [pc, #48]	; (8002b74 <__NVIC_SetPriority+0x4c>)
 8002b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b46:	0112      	lsls	r2, r2, #4
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b50:	e00a      	b.n	8002b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	b2da      	uxtb	r2, r3
 8002b56:	4908      	ldr	r1, [pc, #32]	; (8002b78 <__NVIC_SetPriority+0x50>)
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	3b04      	subs	r3, #4
 8002b60:	0112      	lsls	r2, r2, #4
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	440b      	add	r3, r1
 8002b66:	761a      	strb	r2, [r3, #24]
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	e000e100 	.word	0xe000e100
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b089      	sub	sp, #36	; 0x24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f003 0307 	and.w	r3, r3, #7
 8002b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	f1c3 0307 	rsb	r3, r3, #7
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	bf28      	it	cs
 8002b9a:	2304      	movcs	r3, #4
 8002b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	2b06      	cmp	r3, #6
 8002ba4:	d902      	bls.n	8002bac <NVIC_EncodePriority+0x30>
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3b03      	subs	r3, #3
 8002baa:	e000      	b.n	8002bae <NVIC_EncodePriority+0x32>
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43da      	mvns	r2, r3
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	401a      	ands	r2, r3
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fa01 f303 	lsl.w	r3, r1, r3
 8002bce:	43d9      	mvns	r1, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd4:	4313      	orrs	r3, r2
         );
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3724      	adds	r7, #36	; 0x24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr

08002be0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bf0:	d301      	bcc.n	8002bf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e00f      	b.n	8002c16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bf6:	4a0a      	ldr	r2, [pc, #40]	; (8002c20 <SysTick_Config+0x40>)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bfe:	210f      	movs	r1, #15
 8002c00:	f04f 30ff 	mov.w	r0, #4294967295
 8002c04:	f7ff ff90 	bl	8002b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c08:	4b05      	ldr	r3, [pc, #20]	; (8002c20 <SysTick_Config+0x40>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c0e:	4b04      	ldr	r3, [pc, #16]	; (8002c20 <SysTick_Config+0x40>)
 8002c10:	2207      	movs	r2, #7
 8002c12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	e000e010 	.word	0xe000e010

08002c24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7ff ff2d 	bl	8002a8c <__NVIC_SetPriorityGrouping>
}
 8002c32:	bf00      	nop
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b086      	sub	sp, #24
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	4603      	mov	r3, r0
 8002c42:	60b9      	str	r1, [r7, #8]
 8002c44:	607a      	str	r2, [r7, #4]
 8002c46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c4c:	f7ff ff42 	bl	8002ad4 <__NVIC_GetPriorityGrouping>
 8002c50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	68b9      	ldr	r1, [r7, #8]
 8002c56:	6978      	ldr	r0, [r7, #20]
 8002c58:	f7ff ff90 	bl	8002b7c <NVIC_EncodePriority>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c62:	4611      	mov	r1, r2
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff ff5f 	bl	8002b28 <__NVIC_SetPriority>
}
 8002c6a:	bf00      	nop
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b082      	sub	sp, #8
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	4603      	mov	r3, r0
 8002c7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff35 	bl	8002af0 <__NVIC_EnableIRQ>
}
 8002c86:	bf00      	nop
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff ffa2 	bl	8002be0 <SysTick_Config>
 8002c9c:	4603      	mov	r3, r0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
	...

08002ca8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b08b      	sub	sp, #44	; 0x2c
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cba:	e169      	b.n	8002f90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	69fa      	ldr	r2, [r7, #28]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	f040 8158 	bne.w	8002f8a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	4a9a      	ldr	r2, [pc, #616]	; (8002f48 <HAL_GPIO_Init+0x2a0>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d05e      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002ce4:	4a98      	ldr	r2, [pc, #608]	; (8002f48 <HAL_GPIO_Init+0x2a0>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d875      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002cea:	4a98      	ldr	r2, [pc, #608]	; (8002f4c <HAL_GPIO_Init+0x2a4>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d058      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002cf0:	4a96      	ldr	r2, [pc, #600]	; (8002f4c <HAL_GPIO_Init+0x2a4>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d86f      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002cf6:	4a96      	ldr	r2, [pc, #600]	; (8002f50 <HAL_GPIO_Init+0x2a8>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d052      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002cfc:	4a94      	ldr	r2, [pc, #592]	; (8002f50 <HAL_GPIO_Init+0x2a8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d869      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002d02:	4a94      	ldr	r2, [pc, #592]	; (8002f54 <HAL_GPIO_Init+0x2ac>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d04c      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002d08:	4a92      	ldr	r2, [pc, #584]	; (8002f54 <HAL_GPIO_Init+0x2ac>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d863      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002d0e:	4a92      	ldr	r2, [pc, #584]	; (8002f58 <HAL_GPIO_Init+0x2b0>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d046      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
 8002d14:	4a90      	ldr	r2, [pc, #576]	; (8002f58 <HAL_GPIO_Init+0x2b0>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d85d      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002d1a:	2b12      	cmp	r3, #18
 8002d1c:	d82a      	bhi.n	8002d74 <HAL_GPIO_Init+0xcc>
 8002d1e:	2b12      	cmp	r3, #18
 8002d20:	d859      	bhi.n	8002dd6 <HAL_GPIO_Init+0x12e>
 8002d22:	a201      	add	r2, pc, #4	; (adr r2, 8002d28 <HAL_GPIO_Init+0x80>)
 8002d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d28:	08002da3 	.word	0x08002da3
 8002d2c:	08002d7d 	.word	0x08002d7d
 8002d30:	08002d8f 	.word	0x08002d8f
 8002d34:	08002dd1 	.word	0x08002dd1
 8002d38:	08002dd7 	.word	0x08002dd7
 8002d3c:	08002dd7 	.word	0x08002dd7
 8002d40:	08002dd7 	.word	0x08002dd7
 8002d44:	08002dd7 	.word	0x08002dd7
 8002d48:	08002dd7 	.word	0x08002dd7
 8002d4c:	08002dd7 	.word	0x08002dd7
 8002d50:	08002dd7 	.word	0x08002dd7
 8002d54:	08002dd7 	.word	0x08002dd7
 8002d58:	08002dd7 	.word	0x08002dd7
 8002d5c:	08002dd7 	.word	0x08002dd7
 8002d60:	08002dd7 	.word	0x08002dd7
 8002d64:	08002dd7 	.word	0x08002dd7
 8002d68:	08002dd7 	.word	0x08002dd7
 8002d6c:	08002d85 	.word	0x08002d85
 8002d70:	08002d99 	.word	0x08002d99
 8002d74:	4a79      	ldr	r2, [pc, #484]	; (8002f5c <HAL_GPIO_Init+0x2b4>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d013      	beq.n	8002da2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d7a:	e02c      	b.n	8002dd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	623b      	str	r3, [r7, #32]
          break;
 8002d82:	e029      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	3304      	adds	r3, #4
 8002d8a:	623b      	str	r3, [r7, #32]
          break;
 8002d8c:	e024      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	3308      	adds	r3, #8
 8002d94:	623b      	str	r3, [r7, #32]
          break;
 8002d96:	e01f      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	330c      	adds	r3, #12
 8002d9e:	623b      	str	r3, [r7, #32]
          break;
 8002da0:	e01a      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d102      	bne.n	8002db0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002daa:	2304      	movs	r3, #4
 8002dac:	623b      	str	r3, [r7, #32]
          break;
 8002dae:	e013      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d105      	bne.n	8002dc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002db8:	2308      	movs	r3, #8
 8002dba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69fa      	ldr	r2, [r7, #28]
 8002dc0:	611a      	str	r2, [r3, #16]
          break;
 8002dc2:	e009      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dc4:	2308      	movs	r3, #8
 8002dc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69fa      	ldr	r2, [r7, #28]
 8002dcc:	615a      	str	r2, [r3, #20]
          break;
 8002dce:	e003      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	623b      	str	r3, [r7, #32]
          break;
 8002dd4:	e000      	b.n	8002dd8 <HAL_GPIO_Init+0x130>
          break;
 8002dd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	2bff      	cmp	r3, #255	; 0xff
 8002ddc:	d801      	bhi.n	8002de2 <HAL_GPIO_Init+0x13a>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	e001      	b.n	8002de6 <HAL_GPIO_Init+0x13e>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	3304      	adds	r3, #4
 8002de6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	2bff      	cmp	r3, #255	; 0xff
 8002dec:	d802      	bhi.n	8002df4 <HAL_GPIO_Init+0x14c>
 8002dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	e002      	b.n	8002dfa <HAL_GPIO_Init+0x152>
 8002df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df6:	3b08      	subs	r3, #8
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	210f      	movs	r1, #15
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	fa01 f303 	lsl.w	r3, r1, r3
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	6a39      	ldr	r1, [r7, #32]
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	fa01 f303 	lsl.w	r3, r1, r3
 8002e14:	431a      	orrs	r2, r3
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 80b1 	beq.w	8002f8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e28:	4b4d      	ldr	r3, [pc, #308]	; (8002f60 <HAL_GPIO_Init+0x2b8>)
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	4a4c      	ldr	r2, [pc, #304]	; (8002f60 <HAL_GPIO_Init+0x2b8>)
 8002e2e:	f043 0301 	orr.w	r3, r3, #1
 8002e32:	6193      	str	r3, [r2, #24]
 8002e34:	4b4a      	ldr	r3, [pc, #296]	; (8002f60 <HAL_GPIO_Init+0x2b8>)
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e40:	4a48      	ldr	r2, [pc, #288]	; (8002f64 <HAL_GPIO_Init+0x2bc>)
 8002e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e44:	089b      	lsrs	r3, r3, #2
 8002e46:	3302      	adds	r3, #2
 8002e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e50:	f003 0303 	and.w	r3, r3, #3
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	220f      	movs	r2, #15
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	4013      	ands	r3, r2
 8002e62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a40      	ldr	r2, [pc, #256]	; (8002f68 <HAL_GPIO_Init+0x2c0>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d013      	beq.n	8002e94 <HAL_GPIO_Init+0x1ec>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a3f      	ldr	r2, [pc, #252]	; (8002f6c <HAL_GPIO_Init+0x2c4>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d00d      	beq.n	8002e90 <HAL_GPIO_Init+0x1e8>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a3e      	ldr	r2, [pc, #248]	; (8002f70 <HAL_GPIO_Init+0x2c8>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d007      	beq.n	8002e8c <HAL_GPIO_Init+0x1e4>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a3d      	ldr	r2, [pc, #244]	; (8002f74 <HAL_GPIO_Init+0x2cc>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d101      	bne.n	8002e88 <HAL_GPIO_Init+0x1e0>
 8002e84:	2303      	movs	r3, #3
 8002e86:	e006      	b.n	8002e96 <HAL_GPIO_Init+0x1ee>
 8002e88:	2304      	movs	r3, #4
 8002e8a:	e004      	b.n	8002e96 <HAL_GPIO_Init+0x1ee>
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	e002      	b.n	8002e96 <HAL_GPIO_Init+0x1ee>
 8002e90:	2301      	movs	r3, #1
 8002e92:	e000      	b.n	8002e96 <HAL_GPIO_Init+0x1ee>
 8002e94:	2300      	movs	r3, #0
 8002e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e98:	f002 0203 	and.w	r2, r2, #3
 8002e9c:	0092      	lsls	r2, r2, #2
 8002e9e:	4093      	lsls	r3, r2
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ea6:	492f      	ldr	r1, [pc, #188]	; (8002f64 <HAL_GPIO_Init+0x2bc>)
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eaa:	089b      	lsrs	r3, r3, #2
 8002eac:	3302      	adds	r3, #2
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d006      	beq.n	8002ece <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ec0:	4b2d      	ldr	r3, [pc, #180]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	492c      	ldr	r1, [pc, #176]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	600b      	str	r3, [r1, #0]
 8002ecc:	e006      	b.n	8002edc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ece:	4b2a      	ldr	r3, [pc, #168]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	4928      	ldr	r1, [pc, #160]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d006      	beq.n	8002ef6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ee8:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	4922      	ldr	r1, [pc, #136]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	604b      	str	r3, [r1, #4]
 8002ef4:	e006      	b.n	8002f04 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ef6:	4b20      	ldr	r3, [pc, #128]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	491e      	ldr	r1, [pc, #120]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002f00:	4013      	ands	r3, r2
 8002f02:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d006      	beq.n	8002f1e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f10:	4b19      	ldr	r3, [pc, #100]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	4918      	ldr	r1, [pc, #96]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	608b      	str	r3, [r1, #8]
 8002f1c:	e006      	b.n	8002f2c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f1e:	4b16      	ldr	r3, [pc, #88]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	43db      	mvns	r3, r3
 8002f26:	4914      	ldr	r1, [pc, #80]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d021      	beq.n	8002f7c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f38:	4b0f      	ldr	r3, [pc, #60]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	490e      	ldr	r1, [pc, #56]	; (8002f78 <HAL_GPIO_Init+0x2d0>)
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	60cb      	str	r3, [r1, #12]
 8002f44:	e021      	b.n	8002f8a <HAL_GPIO_Init+0x2e2>
 8002f46:	bf00      	nop
 8002f48:	10320000 	.word	0x10320000
 8002f4c:	10310000 	.word	0x10310000
 8002f50:	10220000 	.word	0x10220000
 8002f54:	10210000 	.word	0x10210000
 8002f58:	10120000 	.word	0x10120000
 8002f5c:	10110000 	.word	0x10110000
 8002f60:	40021000 	.word	0x40021000
 8002f64:	40010000 	.word	0x40010000
 8002f68:	40010800 	.word	0x40010800
 8002f6c:	40010c00 	.word	0x40010c00
 8002f70:	40011000 	.word	0x40011000
 8002f74:	40011400 	.word	0x40011400
 8002f78:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f7c:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002f7e:	68da      	ldr	r2, [r3, #12]
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	43db      	mvns	r3, r3
 8002f84:	4909      	ldr	r1, [pc, #36]	; (8002fac <HAL_GPIO_Init+0x304>)
 8002f86:	4013      	ands	r3, r2
 8002f88:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f96:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f47f ae8e 	bne.w	8002cbc <HAL_GPIO_Init+0x14>
  }
}
 8002fa0:	bf00      	nop
 8002fa2:	bf00      	nop
 8002fa4:	372c      	adds	r7, #44	; 0x2c
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bc80      	pop	{r7}
 8002faa:	4770      	bx	lr
 8002fac:	40010400 	.word	0x40010400

08002fb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	887b      	ldrh	r3, [r7, #2]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d002      	beq.n	8002fce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	73fb      	strb	r3, [r7, #15]
 8002fcc:	e001      	b.n	8002fd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bc80      	pop	{r7}
 8002fdc:	4770      	bx	lr

08002fde <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b083      	sub	sp, #12
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
 8002fe6:	460b      	mov	r3, r1
 8002fe8:	807b      	strh	r3, [r7, #2]
 8002fea:	4613      	mov	r3, r2
 8002fec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fee:	787b      	ldrb	r3, [r7, #1]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ff4:	887a      	ldrh	r2, [r7, #2]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ffa:	e003      	b.n	8003004 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ffc:	887b      	ldrh	r3, [r7, #2]
 8002ffe:	041a      	lsls	r2, r3, #16
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	611a      	str	r2, [r3, #16]
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	bc80      	pop	{r7}
 800300c:	4770      	bx	lr

0800300e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800300e:	b480      	push	{r7}
 8003010:	b085      	sub	sp, #20
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
 8003016:	460b      	mov	r3, r1
 8003018:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003020:	887a      	ldrh	r2, [r7, #2]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	4013      	ands	r3, r2
 8003026:	041a      	lsls	r2, r3, #16
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	43d9      	mvns	r1, r3
 800302c:	887b      	ldrh	r3, [r7, #2]
 800302e:	400b      	ands	r3, r1
 8003030:	431a      	orrs	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	611a      	str	r2, [r3, #16]
}
 8003036:	bf00      	nop
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	bc80      	pop	{r7}
 800303e:	4770      	bx	lr

08003040 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800304a:	4b08      	ldr	r3, [pc, #32]	; (800306c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800304c:	695a      	ldr	r2, [r3, #20]
 800304e:	88fb      	ldrh	r3, [r7, #6]
 8003050:	4013      	ands	r3, r2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d006      	beq.n	8003064 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003056:	4a05      	ldr	r2, [pc, #20]	; (800306c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003058:	88fb      	ldrh	r3, [r7, #6]
 800305a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	4618      	mov	r0, r3
 8003060:	f7fe fe0e 	bl	8001c80 <HAL_GPIO_EXTI_Callback>
  }
}
 8003064:	bf00      	nop
 8003066:	3708      	adds	r7, #8
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	40010400 	.word	0x40010400

08003070 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e12b      	b.n	80032da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d106      	bne.n	800309c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7fe fe8e 	bl	8001db8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2224      	movs	r2, #36	; 0x24
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0201 	bic.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030d4:	f000 ffea 	bl	80040ac <HAL_RCC_GetPCLK1Freq>
 80030d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	4a81      	ldr	r2, [pc, #516]	; (80032e4 <HAL_I2C_Init+0x274>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d807      	bhi.n	80030f4 <HAL_I2C_Init+0x84>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4a80      	ldr	r2, [pc, #512]	; (80032e8 <HAL_I2C_Init+0x278>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	bf94      	ite	ls
 80030ec:	2301      	movls	r3, #1
 80030ee:	2300      	movhi	r3, #0
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	e006      	b.n	8003102 <HAL_I2C_Init+0x92>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4a7d      	ldr	r2, [pc, #500]	; (80032ec <HAL_I2C_Init+0x27c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	bf94      	ite	ls
 80030fc:	2301      	movls	r3, #1
 80030fe:	2300      	movhi	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e0e7      	b.n	80032da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4a78      	ldr	r2, [pc, #480]	; (80032f0 <HAL_I2C_Init+0x280>)
 800310e:	fba2 2303 	umull	r2, r3, r2, r3
 8003112:	0c9b      	lsrs	r3, r3, #18
 8003114:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	430a      	orrs	r2, r1
 8003128:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	4a6a      	ldr	r2, [pc, #424]	; (80032e4 <HAL_I2C_Init+0x274>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d802      	bhi.n	8003144 <HAL_I2C_Init+0xd4>
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	3301      	adds	r3, #1
 8003142:	e009      	b.n	8003158 <HAL_I2C_Init+0xe8>
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800314a:	fb02 f303 	mul.w	r3, r2, r3
 800314e:	4a69      	ldr	r2, [pc, #420]	; (80032f4 <HAL_I2C_Init+0x284>)
 8003150:	fba2 2303 	umull	r2, r3, r2, r3
 8003154:	099b      	lsrs	r3, r3, #6
 8003156:	3301      	adds	r3, #1
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	6812      	ldr	r2, [r2, #0]
 800315c:	430b      	orrs	r3, r1
 800315e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800316a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	495c      	ldr	r1, [pc, #368]	; (80032e4 <HAL_I2C_Init+0x274>)
 8003174:	428b      	cmp	r3, r1
 8003176:	d819      	bhi.n	80031ac <HAL_I2C_Init+0x13c>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	1e59      	subs	r1, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	fbb1 f3f3 	udiv	r3, r1, r3
 8003186:	1c59      	adds	r1, r3, #1
 8003188:	f640 73fc 	movw	r3, #4092	; 0xffc
 800318c:	400b      	ands	r3, r1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00a      	beq.n	80031a8 <HAL_I2C_Init+0x138>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	1e59      	subs	r1, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	fbb1 f3f3 	udiv	r3, r1, r3
 80031a0:	3301      	adds	r3, #1
 80031a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031a6:	e051      	b.n	800324c <HAL_I2C_Init+0x1dc>
 80031a8:	2304      	movs	r3, #4
 80031aa:	e04f      	b.n	800324c <HAL_I2C_Init+0x1dc>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d111      	bne.n	80031d8 <HAL_I2C_Init+0x168>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	1e58      	subs	r0, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6859      	ldr	r1, [r3, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	440b      	add	r3, r1
 80031c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031c6:	3301      	adds	r3, #1
 80031c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	bf0c      	ite	eq
 80031d0:	2301      	moveq	r3, #1
 80031d2:	2300      	movne	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	e012      	b.n	80031fe <HAL_I2C_Init+0x18e>
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	1e58      	subs	r0, r3, #1
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6859      	ldr	r1, [r3, #4]
 80031e0:	460b      	mov	r3, r1
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	440b      	add	r3, r1
 80031e6:	0099      	lsls	r1, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ee:	3301      	adds	r3, #1
 80031f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	bf0c      	ite	eq
 80031f8:	2301      	moveq	r3, #1
 80031fa:	2300      	movne	r3, #0
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <HAL_I2C_Init+0x196>
 8003202:	2301      	movs	r3, #1
 8003204:	e022      	b.n	800324c <HAL_I2C_Init+0x1dc>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10e      	bne.n	800322c <HAL_I2C_Init+0x1bc>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1e58      	subs	r0, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6859      	ldr	r1, [r3, #4]
 8003216:	460b      	mov	r3, r1
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	440b      	add	r3, r1
 800321c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003220:	3301      	adds	r3, #1
 8003222:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003226:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800322a:	e00f      	b.n	800324c <HAL_I2C_Init+0x1dc>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	1e58      	subs	r0, r3, #1
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6859      	ldr	r1, [r3, #4]
 8003234:	460b      	mov	r3, r1
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	0099      	lsls	r1, r3, #2
 800323c:	440b      	add	r3, r1
 800323e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003242:	3301      	adds	r3, #1
 8003244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003248:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	6809      	ldr	r1, [r1, #0]
 8003250:	4313      	orrs	r3, r2
 8003252:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69da      	ldr	r2, [r3, #28]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800327a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	6911      	ldr	r1, [r2, #16]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	68d2      	ldr	r2, [r2, #12]
 8003286:	4311      	orrs	r1, r2
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	430b      	orrs	r3, r1
 800328e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695a      	ldr	r2, [r3, #20]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 0201 	orr.w	r2, r2, #1
 80032ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2220      	movs	r2, #32
 80032c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	000186a0 	.word	0x000186a0
 80032e8:	001e847f 	.word	0x001e847f
 80032ec:	003d08ff 	.word	0x003d08ff
 80032f0:	431bde83 	.word	0x431bde83
 80032f4:	10624dd3 	.word	0x10624dd3

080032f8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b088      	sub	sp, #32
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	607a      	str	r2, [r7, #4]
 8003302:	461a      	mov	r2, r3
 8003304:	460b      	mov	r3, r1
 8003306:	817b      	strh	r3, [r7, #10]
 8003308:	4613      	mov	r3, r2
 800330a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800330c:	f7fe ff64 	bl	80021d8 <HAL_GetTick>
 8003310:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b20      	cmp	r3, #32
 800331c:	f040 80e0 	bne.w	80034e0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2319      	movs	r3, #25
 8003326:	2201      	movs	r2, #1
 8003328:	4970      	ldr	r1, [pc, #448]	; (80034ec <HAL_I2C_Master_Transmit+0x1f4>)
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 f964 	bl	80035f8 <I2C_WaitOnFlagUntilTimeout>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003336:	2302      	movs	r3, #2
 8003338:	e0d3      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_I2C_Master_Transmit+0x50>
 8003344:	2302      	movs	r3, #2
 8003346:	e0cc      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b01      	cmp	r3, #1
 800335c:	d007      	beq.n	800336e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f042 0201 	orr.w	r2, r2, #1
 800336c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800337c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2221      	movs	r2, #33	; 0x21
 8003382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2210      	movs	r2, #16
 800338a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	893a      	ldrh	r2, [r7, #8]
 800339e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4a50      	ldr	r2, [pc, #320]	; (80034f0 <HAL_I2C_Master_Transmit+0x1f8>)
 80033ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033b0:	8979      	ldrh	r1, [r7, #10]
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	6a3a      	ldr	r2, [r7, #32]
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 f89c 	bl	80034f4 <I2C_MasterRequestWrite>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e08d      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033c6:	2300      	movs	r3, #0
 80033c8:	613b      	str	r3, [r7, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	613b      	str	r3, [r7, #16]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033dc:	e066      	b.n	80034ac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	6a39      	ldr	r1, [r7, #32]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 f9de 	bl	80037a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00d      	beq.n	800340a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d107      	bne.n	8003406 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003404:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e06b      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340e:	781a      	ldrb	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003432:	3b01      	subs	r3, #1
 8003434:	b29a      	uxth	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b04      	cmp	r3, #4
 8003446:	d11b      	bne.n	8003480 <HAL_I2C_Master_Transmit+0x188>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344c:	2b00      	cmp	r3, #0
 800344e:	d017      	beq.n	8003480 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	781a      	ldrb	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003478:	3b01      	subs	r3, #1
 800347a:	b29a      	uxth	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	6a39      	ldr	r1, [r7, #32]
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f9ce 	bl	8003826 <I2C_WaitOnBTFFlagUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00d      	beq.n	80034ac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003494:	2b04      	cmp	r3, #4
 8003496:	d107      	bne.n	80034a8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034a6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e01a      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d194      	bne.n	80033de <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034dc:	2300      	movs	r3, #0
 80034de:	e000      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034e0:	2302      	movs	r3, #2
  }
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3718      	adds	r7, #24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	00100002 	.word	0x00100002
 80034f0:	ffff0000 	.word	0xffff0000

080034f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b088      	sub	sp, #32
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	607a      	str	r2, [r7, #4]
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	460b      	mov	r3, r1
 8003502:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003508:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	2b08      	cmp	r3, #8
 800350e:	d006      	beq.n	800351e <I2C_MasterRequestWrite+0x2a>
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d003      	beq.n	800351e <I2C_MasterRequestWrite+0x2a>
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800351c:	d108      	bne.n	8003530 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	e00b      	b.n	8003548 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003534:	2b12      	cmp	r3, #18
 8003536:	d107      	bne.n	8003548 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003546:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 f84f 	bl	80035f8 <I2C_WaitOnFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00d      	beq.n	800357c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800356e:	d103      	bne.n	8003578 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003576:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e035      	b.n	80035e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003584:	d108      	bne.n	8003598 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003586:	897b      	ldrh	r3, [r7, #10]
 8003588:	b2db      	uxtb	r3, r3
 800358a:	461a      	mov	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003594:	611a      	str	r2, [r3, #16]
 8003596:	e01b      	b.n	80035d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003598:	897b      	ldrh	r3, [r7, #10]
 800359a:	11db      	asrs	r3, r3, #7
 800359c:	b2db      	uxtb	r3, r3
 800359e:	f003 0306 	and.w	r3, r3, #6
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	f063 030f 	orn	r3, r3, #15
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	490e      	ldr	r1, [pc, #56]	; (80035f0 <I2C_MasterRequestWrite+0xfc>)
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 f875 	bl	80036a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e010      	b.n	80035e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035c6:	897b      	ldrh	r3, [r7, #10]
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	4907      	ldr	r1, [pc, #28]	; (80035f4 <I2C_MasterRequestWrite+0x100>)
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f865 	bl	80036a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e000      	b.n	80035e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3718      	adds	r7, #24
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	00010008 	.word	0x00010008
 80035f4:	00010002 	.word	0x00010002

080035f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	4613      	mov	r3, r2
 8003606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003608:	e025      	b.n	8003656 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003610:	d021      	beq.n	8003656 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003612:	f7fe fde1 	bl	80021d8 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d302      	bcc.n	8003628 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d116      	bne.n	8003656 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2220      	movs	r2, #32
 8003632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003642:	f043 0220 	orr.w	r2, r3, #32
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e023      	b.n	800369e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	0c1b      	lsrs	r3, r3, #16
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b01      	cmp	r3, #1
 800365e:	d10d      	bne.n	800367c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	43da      	mvns	r2, r3
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	4013      	ands	r3, r2
 800366c:	b29b      	uxth	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	bf0c      	ite	eq
 8003672:	2301      	moveq	r3, #1
 8003674:	2300      	movne	r3, #0
 8003676:	b2db      	uxtb	r3, r3
 8003678:	461a      	mov	r2, r3
 800367a:	e00c      	b.n	8003696 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	43da      	mvns	r2, r3
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	4013      	ands	r3, r2
 8003688:	b29b      	uxth	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	bf0c      	ite	eq
 800368e:	2301      	moveq	r3, #1
 8003690:	2300      	movne	r3, #0
 8003692:	b2db      	uxtb	r3, r3
 8003694:	461a      	mov	r2, r3
 8003696:	79fb      	ldrb	r3, [r7, #7]
 8003698:	429a      	cmp	r2, r3
 800369a:	d0b6      	beq.n	800360a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b084      	sub	sp, #16
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	60f8      	str	r0, [r7, #12]
 80036ae:	60b9      	str	r1, [r7, #8]
 80036b0:	607a      	str	r2, [r7, #4]
 80036b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036b4:	e051      	b.n	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	695b      	ldr	r3, [r3, #20]
 80036bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036c4:	d123      	bne.n	800370e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2220      	movs	r2, #32
 80036ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fa:	f043 0204 	orr.w	r2, r3, #4
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e046      	b.n	800379c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003714:	d021      	beq.n	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003716:	f7fe fd5f 	bl	80021d8 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	429a      	cmp	r2, r3
 8003724:	d302      	bcc.n	800372c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d116      	bne.n	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2220      	movs	r2, #32
 8003736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	f043 0220 	orr.w	r2, r3, #32
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e020      	b.n	800379c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	0c1b      	lsrs	r3, r3, #16
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b01      	cmp	r3, #1
 8003762:	d10c      	bne.n	800377e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	43da      	mvns	r2, r3
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	4013      	ands	r3, r2
 8003770:	b29b      	uxth	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	bf14      	ite	ne
 8003776:	2301      	movne	r3, #1
 8003778:	2300      	moveq	r3, #0
 800377a:	b2db      	uxtb	r3, r3
 800377c:	e00b      	b.n	8003796 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	43da      	mvns	r2, r3
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	4013      	ands	r3, r2
 800378a:	b29b      	uxth	r3, r3
 800378c:	2b00      	cmp	r3, #0
 800378e:	bf14      	ite	ne
 8003790:	2301      	movne	r3, #1
 8003792:	2300      	moveq	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d18d      	bne.n	80036b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037b0:	e02d      	b.n	800380e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 f878 	bl	80038a8 <I2C_IsAcknowledgeFailed>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e02d      	b.n	800381e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c8:	d021      	beq.n	800380e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ca:	f7fe fd05 	bl	80021d8 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d302      	bcc.n	80037e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d116      	bne.n	800380e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	f043 0220 	orr.w	r2, r3, #32
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e007      	b.n	800381e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003818:	2b80      	cmp	r3, #128	; 0x80
 800381a:	d1ca      	bne.n	80037b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b084      	sub	sp, #16
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003832:	e02d      	b.n	8003890 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f000 f837 	bl	80038a8 <I2C_IsAcknowledgeFailed>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e02d      	b.n	80038a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384a:	d021      	beq.n	8003890 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800384c:	f7fe fcc4 	bl	80021d8 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	429a      	cmp	r2, r3
 800385a:	d302      	bcc.n	8003862 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d116      	bne.n	8003890 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2220      	movs	r2, #32
 800386c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	f043 0220 	orr.w	r2, r3, #32
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e007      	b.n	80038a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	f003 0304 	and.w	r3, r3, #4
 800389a:	2b04      	cmp	r3, #4
 800389c:	d1ca      	bne.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038be:	d11b      	bne.n	80038f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	f043 0204 	orr.w	r2, r3, #4
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e000      	b.n	80038fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	bc80      	pop	{r7}
 8003902:	4770      	bx	lr

08003904 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e272      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 8087 	beq.w	8003a32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003924:	4b92      	ldr	r3, [pc, #584]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f003 030c 	and.w	r3, r3, #12
 800392c:	2b04      	cmp	r3, #4
 800392e:	d00c      	beq.n	800394a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003930:	4b8f      	ldr	r3, [pc, #572]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f003 030c 	and.w	r3, r3, #12
 8003938:	2b08      	cmp	r3, #8
 800393a:	d112      	bne.n	8003962 <HAL_RCC_OscConfig+0x5e>
 800393c:	4b8c      	ldr	r3, [pc, #560]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003948:	d10b      	bne.n	8003962 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800394a:	4b89      	ldr	r3, [pc, #548]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d06c      	beq.n	8003a30 <HAL_RCC_OscConfig+0x12c>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d168      	bne.n	8003a30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e24c      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800396a:	d106      	bne.n	800397a <HAL_RCC_OscConfig+0x76>
 800396c:	4b80      	ldr	r3, [pc, #512]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a7f      	ldr	r2, [pc, #508]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003972:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	e02e      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10c      	bne.n	800399c <HAL_RCC_OscConfig+0x98>
 8003982:	4b7b      	ldr	r3, [pc, #492]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a7a      	ldr	r2, [pc, #488]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003988:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	4b78      	ldr	r3, [pc, #480]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a77      	ldr	r2, [pc, #476]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003994:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	e01d      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039a4:	d10c      	bne.n	80039c0 <HAL_RCC_OscConfig+0xbc>
 80039a6:	4b72      	ldr	r3, [pc, #456]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a71      	ldr	r2, [pc, #452]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039b0:	6013      	str	r3, [r2, #0]
 80039b2:	4b6f      	ldr	r3, [pc, #444]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a6e      	ldr	r2, [pc, #440]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	e00b      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 80039c0:	4b6b      	ldr	r3, [pc, #428]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a6a      	ldr	r2, [pc, #424]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	4b68      	ldr	r3, [pc, #416]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a67      	ldr	r2, [pc, #412]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d013      	beq.n	8003a08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e0:	f7fe fbfa 	bl	80021d8 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e8:	f7fe fbf6 	bl	80021d8 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b64      	cmp	r3, #100	; 0x64
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e200      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039fa:	4b5d      	ldr	r3, [pc, #372]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0f0      	beq.n	80039e8 <HAL_RCC_OscConfig+0xe4>
 8003a06:	e014      	b.n	8003a32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a08:	f7fe fbe6 	bl	80021d8 <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a10:	f7fe fbe2 	bl	80021d8 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b64      	cmp	r3, #100	; 0x64
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e1ec      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a22:	4b53      	ldr	r3, [pc, #332]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f0      	bne.n	8003a10 <HAL_RCC_OscConfig+0x10c>
 8003a2e:	e000      	b.n	8003a32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d063      	beq.n	8003b06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a3e:	4b4c      	ldr	r3, [pc, #304]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f003 030c 	and.w	r3, r3, #12
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00b      	beq.n	8003a62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a4a:	4b49      	ldr	r3, [pc, #292]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d11c      	bne.n	8003a90 <HAL_RCC_OscConfig+0x18c>
 8003a56:	4b46      	ldr	r3, [pc, #280]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d116      	bne.n	8003a90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a62:	4b43      	ldr	r3, [pc, #268]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d005      	beq.n	8003a7a <HAL_RCC_OscConfig+0x176>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d001      	beq.n	8003a7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e1c0      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a7a:	4b3d      	ldr	r3, [pc, #244]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	4939      	ldr	r1, [pc, #228]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a8e:	e03a      	b.n	8003b06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d020      	beq.n	8003ada <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a98:	4b36      	ldr	r3, [pc, #216]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9e:	f7fe fb9b 	bl	80021d8 <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa4:	e008      	b.n	8003ab8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aa6:	f7fe fb97 	bl	80021d8 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d901      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e1a1      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab8:	4b2d      	ldr	r3, [pc, #180]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d0f0      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ac4:	4b2a      	ldr	r3, [pc, #168]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	4927      	ldr	r1, [pc, #156]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	600b      	str	r3, [r1, #0]
 8003ad8:	e015      	b.n	8003b06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ada:	4b26      	ldr	r3, [pc, #152]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae0:	f7fe fb7a 	bl	80021d8 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ae8:	f7fe fb76 	bl	80021d8 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e180      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003afa:	4b1d      	ldr	r3, [pc, #116]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1f0      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0308 	and.w	r3, r3, #8
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d03a      	beq.n	8003b88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d019      	beq.n	8003b4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b1a:	4b17      	ldr	r3, [pc, #92]	; (8003b78 <HAL_RCC_OscConfig+0x274>)
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b20:	f7fe fb5a 	bl	80021d8 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b28:	f7fe fb56 	bl	80021d8 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e160      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b3a:	4b0d      	ldr	r3, [pc, #52]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b46:	2001      	movs	r0, #1
 8003b48:	f000 fad8 	bl	80040fc <RCC_Delay>
 8003b4c:	e01c      	b.n	8003b88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b4e:	4b0a      	ldr	r3, [pc, #40]	; (8003b78 <HAL_RCC_OscConfig+0x274>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b54:	f7fe fb40 	bl	80021d8 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b5a:	e00f      	b.n	8003b7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b5c:	f7fe fb3c 	bl	80021d8 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d908      	bls.n	8003b7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e146      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
 8003b6e:	bf00      	nop
 8003b70:	40021000 	.word	0x40021000
 8003b74:	42420000 	.word	0x42420000
 8003b78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b7c:	4b92      	ldr	r3, [pc, #584]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1e9      	bne.n	8003b5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 80a6 	beq.w	8003ce2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b96:	2300      	movs	r3, #0
 8003b98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b9a:	4b8b      	ldr	r3, [pc, #556]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10d      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ba6:	4b88      	ldr	r3, [pc, #544]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	4a87      	ldr	r2, [pc, #540]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bb0:	61d3      	str	r3, [r2, #28]
 8003bb2:	4b85      	ldr	r3, [pc, #532]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bba:	60bb      	str	r3, [r7, #8]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc2:	4b82      	ldr	r3, [pc, #520]	; (8003dcc <HAL_RCC_OscConfig+0x4c8>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d118      	bne.n	8003c00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bce:	4b7f      	ldr	r3, [pc, #508]	; (8003dcc <HAL_RCC_OscConfig+0x4c8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a7e      	ldr	r2, [pc, #504]	; (8003dcc <HAL_RCC_OscConfig+0x4c8>)
 8003bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bda:	f7fe fafd 	bl	80021d8 <HAL_GetTick>
 8003bde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003be0:	e008      	b.n	8003bf4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003be2:	f7fe faf9 	bl	80021d8 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b64      	cmp	r3, #100	; 0x64
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e103      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf4:	4b75      	ldr	r3, [pc, #468]	; (8003dcc <HAL_RCC_OscConfig+0x4c8>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0f0      	beq.n	8003be2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d106      	bne.n	8003c16 <HAL_RCC_OscConfig+0x312>
 8003c08:	4b6f      	ldr	r3, [pc, #444]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	4a6e      	ldr	r2, [pc, #440]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	6213      	str	r3, [r2, #32]
 8003c14:	e02d      	b.n	8003c72 <HAL_RCC_OscConfig+0x36e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10c      	bne.n	8003c38 <HAL_RCC_OscConfig+0x334>
 8003c1e:	4b6a      	ldr	r3, [pc, #424]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	4a69      	ldr	r2, [pc, #420]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c24:	f023 0301 	bic.w	r3, r3, #1
 8003c28:	6213      	str	r3, [r2, #32]
 8003c2a:	4b67      	ldr	r3, [pc, #412]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	4a66      	ldr	r2, [pc, #408]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c30:	f023 0304 	bic.w	r3, r3, #4
 8003c34:	6213      	str	r3, [r2, #32]
 8003c36:	e01c      	b.n	8003c72 <HAL_RCC_OscConfig+0x36e>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	2b05      	cmp	r3, #5
 8003c3e:	d10c      	bne.n	8003c5a <HAL_RCC_OscConfig+0x356>
 8003c40:	4b61      	ldr	r3, [pc, #388]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	4a60      	ldr	r2, [pc, #384]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c46:	f043 0304 	orr.w	r3, r3, #4
 8003c4a:	6213      	str	r3, [r2, #32]
 8003c4c:	4b5e      	ldr	r3, [pc, #376]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c4e:	6a1b      	ldr	r3, [r3, #32]
 8003c50:	4a5d      	ldr	r2, [pc, #372]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	6213      	str	r3, [r2, #32]
 8003c58:	e00b      	b.n	8003c72 <HAL_RCC_OscConfig+0x36e>
 8003c5a:	4b5b      	ldr	r3, [pc, #364]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	4a5a      	ldr	r2, [pc, #360]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c60:	f023 0301 	bic.w	r3, r3, #1
 8003c64:	6213      	str	r3, [r2, #32]
 8003c66:	4b58      	ldr	r3, [pc, #352]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	4a57      	ldr	r2, [pc, #348]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c6c:	f023 0304 	bic.w	r3, r3, #4
 8003c70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d015      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c7a:	f7fe faad 	bl	80021d8 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c80:	e00a      	b.n	8003c98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c82:	f7fe faa9 	bl	80021d8 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e0b1      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c98:	4b4b      	ldr	r3, [pc, #300]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d0ee      	beq.n	8003c82 <HAL_RCC_OscConfig+0x37e>
 8003ca4:	e014      	b.n	8003cd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ca6:	f7fe fa97 	bl	80021d8 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cac:	e00a      	b.n	8003cc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cae:	f7fe fa93 	bl	80021d8 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e09b      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cc4:	4b40      	ldr	r3, [pc, #256]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1ee      	bne.n	8003cae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cd0:	7dfb      	ldrb	r3, [r7, #23]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d105      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cd6:	4b3c      	ldr	r3, [pc, #240]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	4a3b      	ldr	r2, [pc, #236]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ce0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 8087 	beq.w	8003dfa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cec:	4b36      	ldr	r3, [pc, #216]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 030c 	and.w	r3, r3, #12
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d061      	beq.n	8003dbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	69db      	ldr	r3, [r3, #28]
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d146      	bne.n	8003d8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d00:	4b33      	ldr	r3, [pc, #204]	; (8003dd0 <HAL_RCC_OscConfig+0x4cc>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d06:	f7fe fa67 	bl	80021d8 <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d0c:	e008      	b.n	8003d20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d0e:	f7fe fa63 	bl	80021d8 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d901      	bls.n	8003d20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e06d      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d20:	4b29      	ldr	r3, [pc, #164]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1f0      	bne.n	8003d0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d34:	d108      	bne.n	8003d48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d36:	4b24      	ldr	r3, [pc, #144]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	4921      	ldr	r1, [pc, #132]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d48:	4b1f      	ldr	r3, [pc, #124]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a19      	ldr	r1, [r3, #32]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	491b      	ldr	r1, [pc, #108]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d60:	4b1b      	ldr	r3, [pc, #108]	; (8003dd0 <HAL_RCC_OscConfig+0x4cc>)
 8003d62:	2201      	movs	r2, #1
 8003d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d66:	f7fe fa37 	bl	80021d8 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6e:	f7fe fa33 	bl	80021d8 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e03d      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d80:	4b11      	ldr	r3, [pc, #68]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0f0      	beq.n	8003d6e <HAL_RCC_OscConfig+0x46a>
 8003d8c:	e035      	b.n	8003dfa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d8e:	4b10      	ldr	r3, [pc, #64]	; (8003dd0 <HAL_RCC_OscConfig+0x4cc>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d94:	f7fe fa20 	bl	80021d8 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9c:	f7fe fa1c 	bl	80021d8 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e026      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dae:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f0      	bne.n	8003d9c <HAL_RCC_OscConfig+0x498>
 8003dba:	e01e      	b.n	8003dfa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	69db      	ldr	r3, [r3, #28]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d107      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e019      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	40007000 	.word	0x40007000
 8003dd0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	; (8003e04 <HAL_RCC_OscConfig+0x500>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d106      	bne.n	8003df6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d001      	beq.n	8003dfa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e000      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3718      	adds	r7, #24
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	40021000 	.word	0x40021000

08003e08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d101      	bne.n	8003e1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e0d0      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e1c:	4b6a      	ldr	r3, [pc, #424]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	683a      	ldr	r2, [r7, #0]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d910      	bls.n	8003e4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e2a:	4b67      	ldr	r3, [pc, #412]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 0207 	bic.w	r2, r3, #7
 8003e32:	4965      	ldr	r1, [pc, #404]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3a:	4b63      	ldr	r3, [pc, #396]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d001      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e0b8      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d020      	beq.n	8003e9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d005      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e64:	4b59      	ldr	r3, [pc, #356]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	4a58      	ldr	r2, [pc, #352]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0308 	and.w	r3, r3, #8
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d005      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e7c:	4b53      	ldr	r3, [pc, #332]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	4a52      	ldr	r2, [pc, #328]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e82:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e88:	4b50      	ldr	r3, [pc, #320]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	494d      	ldr	r1, [pc, #308]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d040      	beq.n	8003f28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d107      	bne.n	8003ebe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eae:	4b47      	ldr	r3, [pc, #284]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d115      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e07f      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d107      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ec6:	4b41      	ldr	r3, [pc, #260]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d109      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e073      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed6:	4b3d      	ldr	r3, [pc, #244]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e06b      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ee6:	4b39      	ldr	r3, [pc, #228]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f023 0203 	bic.w	r2, r3, #3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	4936      	ldr	r1, [pc, #216]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ef8:	f7fe f96e 	bl	80021d8 <HAL_GetTick>
 8003efc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efe:	e00a      	b.n	8003f16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f00:	f7fe f96a 	bl	80021d8 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e053      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f16:	4b2d      	ldr	r3, [pc, #180]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f003 020c 	and.w	r2, r3, #12
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d1eb      	bne.n	8003f00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f28:	4b27      	ldr	r3, [pc, #156]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	683a      	ldr	r2, [r7, #0]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d210      	bcs.n	8003f58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f36:	4b24      	ldr	r3, [pc, #144]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f023 0207 	bic.w	r2, r3, #7
 8003f3e:	4922      	ldr	r1, [pc, #136]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f46:	4b20      	ldr	r3, [pc, #128]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d001      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e032      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d008      	beq.n	8003f76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f64:	4b19      	ldr	r3, [pc, #100]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	4916      	ldr	r1, [pc, #88]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0308 	and.w	r3, r3, #8
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d009      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f82:	4b12      	ldr	r3, [pc, #72]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	490e      	ldr	r1, [pc, #56]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f96:	f000 f821 	bl	8003fdc <HAL_RCC_GetSysClockFreq>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	091b      	lsrs	r3, r3, #4
 8003fa2:	f003 030f 	and.w	r3, r3, #15
 8003fa6:	490a      	ldr	r1, [pc, #40]	; (8003fd0 <HAL_RCC_ClockConfig+0x1c8>)
 8003fa8:	5ccb      	ldrb	r3, [r1, r3]
 8003faa:	fa22 f303 	lsr.w	r3, r2, r3
 8003fae:	4a09      	ldr	r2, [pc, #36]	; (8003fd4 <HAL_RCC_ClockConfig+0x1cc>)
 8003fb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003fb2:	4b09      	ldr	r3, [pc, #36]	; (8003fd8 <HAL_RCC_ClockConfig+0x1d0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fe f8cc 	bl	8002154 <HAL_InitTick>

  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	40022000 	.word	0x40022000
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	08009994 	.word	0x08009994
 8003fd4:	20000000 	.word	0x20000000
 8003fd8:	20000004 	.word	0x20000004

08003fdc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fdc:	b490      	push	{r4, r7}
 8003fde:	b08a      	sub	sp, #40	; 0x28
 8003fe0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003fe2:	4b29      	ldr	r3, [pc, #164]	; (8004088 <HAL_RCC_GetSysClockFreq+0xac>)
 8003fe4:	1d3c      	adds	r4, r7, #4
 8003fe6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fe8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003fec:	f240 2301 	movw	r3, #513	; 0x201
 8003ff0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	61fb      	str	r3, [r7, #28]
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61bb      	str	r3, [r7, #24]
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	627b      	str	r3, [r7, #36]	; 0x24
 8003ffe:	2300      	movs	r3, #0
 8004000:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004002:	2300      	movs	r3, #0
 8004004:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004006:	4b21      	ldr	r3, [pc, #132]	; (800408c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	f003 030c 	and.w	r3, r3, #12
 8004012:	2b04      	cmp	r3, #4
 8004014:	d002      	beq.n	800401c <HAL_RCC_GetSysClockFreq+0x40>
 8004016:	2b08      	cmp	r3, #8
 8004018:	d003      	beq.n	8004022 <HAL_RCC_GetSysClockFreq+0x46>
 800401a:	e02b      	b.n	8004074 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800401c:	4b1c      	ldr	r3, [pc, #112]	; (8004090 <HAL_RCC_GetSysClockFreq+0xb4>)
 800401e:	623b      	str	r3, [r7, #32]
      break;
 8004020:	e02b      	b.n	800407a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	0c9b      	lsrs	r3, r3, #18
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	3328      	adds	r3, #40	; 0x28
 800402c:	443b      	add	r3, r7
 800402e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004032:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d012      	beq.n	8004064 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800403e:	4b13      	ldr	r3, [pc, #76]	; (800408c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	0c5b      	lsrs	r3, r3, #17
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	3328      	adds	r3, #40	; 0x28
 800404a:	443b      	add	r3, r7
 800404c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004050:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	4a0e      	ldr	r2, [pc, #56]	; (8004090 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004056:	fb03 f202 	mul.w	r2, r3, r2
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004060:	627b      	str	r3, [r7, #36]	; 0x24
 8004062:	e004      	b.n	800406e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	4a0b      	ldr	r2, [pc, #44]	; (8004094 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004068:	fb02 f303 	mul.w	r3, r2, r3
 800406c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800406e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004070:	623b      	str	r3, [r7, #32]
      break;
 8004072:	e002      	b.n	800407a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004074:	4b06      	ldr	r3, [pc, #24]	; (8004090 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004076:	623b      	str	r3, [r7, #32]
      break;
 8004078:	bf00      	nop
    }
  }
  return sysclockfreq;
 800407a:	6a3b      	ldr	r3, [r7, #32]
}
 800407c:	4618      	mov	r0, r3
 800407e:	3728      	adds	r7, #40	; 0x28
 8004080:	46bd      	mov	sp, r7
 8004082:	bc90      	pop	{r4, r7}
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	08009974 	.word	0x08009974
 800408c:	40021000 	.word	0x40021000
 8004090:	007a1200 	.word	0x007a1200
 8004094:	003d0900 	.word	0x003d0900

08004098 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800409c:	4b02      	ldr	r3, [pc, #8]	; (80040a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800409e:	681b      	ldr	r3, [r3, #0]
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bc80      	pop	{r7}
 80040a6:	4770      	bx	lr
 80040a8:	20000000 	.word	0x20000000

080040ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040b0:	f7ff fff2 	bl	8004098 <HAL_RCC_GetHCLKFreq>
 80040b4:	4602      	mov	r2, r0
 80040b6:	4b05      	ldr	r3, [pc, #20]	; (80040cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	0a1b      	lsrs	r3, r3, #8
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	4903      	ldr	r1, [pc, #12]	; (80040d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040c2:	5ccb      	ldrb	r3, [r1, r3]
 80040c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40021000 	.word	0x40021000
 80040d0:	080099a4 	.word	0x080099a4

080040d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040d8:	f7ff ffde 	bl	8004098 <HAL_RCC_GetHCLKFreq>
 80040dc:	4602      	mov	r2, r0
 80040de:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	0adb      	lsrs	r3, r3, #11
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	4903      	ldr	r1, [pc, #12]	; (80040f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040ea:	5ccb      	ldrb	r3, [r1, r3]
 80040ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40021000 	.word	0x40021000
 80040f8:	080099a4 	.word	0x080099a4

080040fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004104:	4b0a      	ldr	r3, [pc, #40]	; (8004130 <RCC_Delay+0x34>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a0a      	ldr	r2, [pc, #40]	; (8004134 <RCC_Delay+0x38>)
 800410a:	fba2 2303 	umull	r2, r3, r2, r3
 800410e:	0a5b      	lsrs	r3, r3, #9
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	fb02 f303 	mul.w	r3, r2, r3
 8004116:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004118:	bf00      	nop
  }
  while (Delay --);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	1e5a      	subs	r2, r3, #1
 800411e:	60fa      	str	r2, [r7, #12]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1f9      	bne.n	8004118 <RCC_Delay+0x1c>
}
 8004124:	bf00      	nop
 8004126:	bf00      	nop
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	bc80      	pop	{r7}
 800412e:	4770      	bx	lr
 8004130:	20000000 	.word	0x20000000
 8004134:	10624dd3 	.word	0x10624dd3

08004138 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004140:	2300      	movs	r3, #0
 8004142:	613b      	str	r3, [r7, #16]
 8004144:	2300      	movs	r3, #0
 8004146:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d07d      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004154:	2300      	movs	r3, #0
 8004156:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004158:	4b4f      	ldr	r3, [pc, #316]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800415a:	69db      	ldr	r3, [r3, #28]
 800415c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10d      	bne.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004164:	4b4c      	ldr	r3, [pc, #304]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004166:	69db      	ldr	r3, [r3, #28]
 8004168:	4a4b      	ldr	r2, [pc, #300]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800416e:	61d3      	str	r3, [r2, #28]
 8004170:	4b49      	ldr	r3, [pc, #292]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004178:	60bb      	str	r3, [r7, #8]
 800417a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800417c:	2301      	movs	r3, #1
 800417e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004180:	4b46      	ldr	r3, [pc, #280]	; (800429c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004188:	2b00      	cmp	r3, #0
 800418a:	d118      	bne.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800418c:	4b43      	ldr	r3, [pc, #268]	; (800429c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a42      	ldr	r2, [pc, #264]	; (800429c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004196:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004198:	f7fe f81e 	bl	80021d8 <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800419e:	e008      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041a0:	f7fe f81a 	bl	80021d8 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b64      	cmp	r3, #100	; 0x64
 80041ac:	d901      	bls.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e06d      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041b2:	4b3a      	ldr	r3, [pc, #232]	; (800429c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d0f0      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041be:	4b36      	ldr	r3, [pc, #216]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d02e      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d027      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041dc:	4b2e      	ldr	r3, [pc, #184]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041de:	6a1b      	ldr	r3, [r3, #32]
 80041e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041e6:	4b2e      	ldr	r3, [pc, #184]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041e8:	2201      	movs	r2, #1
 80041ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041ec:	4b2c      	ldr	r3, [pc, #176]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80041f2:	4a29      	ldr	r2, [pc, #164]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d014      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004202:	f7fd ffe9 	bl	80021d8 <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004208:	e00a      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800420a:	f7fd ffe5 	bl	80021d8 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	f241 3288 	movw	r2, #5000	; 0x1388
 8004218:	4293      	cmp	r3, r2
 800421a:	d901      	bls.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e036      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004220:	4b1d      	ldr	r3, [pc, #116]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d0ee      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800422c:	4b1a      	ldr	r3, [pc, #104]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	4917      	ldr	r1, [pc, #92]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800423a:	4313      	orrs	r3, r2
 800423c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800423e:	7dfb      	ldrb	r3, [r7, #23]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d105      	bne.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004244:	4b14      	ldr	r3, [pc, #80]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004246:	69db      	ldr	r3, [r3, #28]
 8004248:	4a13      	ldr	r2, [pc, #76]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800424a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800424e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d008      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800425c:	4b0e      	ldr	r3, [pc, #56]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	490b      	ldr	r1, [pc, #44]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800426a:	4313      	orrs	r3, r2
 800426c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0310 	and.w	r3, r3, #16
 8004276:	2b00      	cmp	r3, #0
 8004278:	d008      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800427a:	4b07      	ldr	r3, [pc, #28]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	4904      	ldr	r1, [pc, #16]	; (8004298 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004288:	4313      	orrs	r3, r2
 800428a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3718      	adds	r7, #24
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	40021000 	.word	0x40021000
 800429c:	40007000 	.word	0x40007000
 80042a0:	42420440 	.word	0x42420440

080042a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042a4:	b590      	push	{r4, r7, lr}
 80042a6:	b08d      	sub	sp, #52	; 0x34
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80042ac:	4b58      	ldr	r3, [pc, #352]	; (8004410 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80042ae:	f107 040c 	add.w	r4, r7, #12
 80042b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80042b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80042b8:	f240 2301 	movw	r3, #513	; 0x201
 80042bc:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80042be:	2300      	movs	r3, #0
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
 80042c2:	2300      	movs	r3, #0
 80042c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042c6:	2300      	movs	r3, #0
 80042c8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	61fb      	str	r3, [r7, #28]
 80042ce:	2300      	movs	r3, #0
 80042d0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b10      	cmp	r3, #16
 80042d6:	d00a      	beq.n	80042ee <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b10      	cmp	r3, #16
 80042dc:	f200 808e 	bhi.w	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d049      	beq.n	800437a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d079      	beq.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80042ec:	e086      	b.n	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 80042ee:	4b49      	ldr	r3, [pc, #292]	; (8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80042f4:	4b47      	ldr	r3, [pc, #284]	; (8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d07f      	beq.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	0c9b      	lsrs	r3, r3, #18
 8004304:	f003 030f 	and.w	r3, r3, #15
 8004308:	3330      	adds	r3, #48	; 0x30
 800430a:	443b      	add	r3, r7
 800430c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004310:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d017      	beq.n	800434c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800431c:	4b3d      	ldr	r3, [pc, #244]	; (8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	0c5b      	lsrs	r3, r3, #17
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	3330      	adds	r3, #48	; 0x30
 8004328:	443b      	add	r3, r7
 800432a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800432e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00d      	beq.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800433a:	4a37      	ldr	r2, [pc, #220]	; (8004418 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800433c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004342:	6a3b      	ldr	r3, [r7, #32]
 8004344:	fb02 f303 	mul.w	r3, r2, r3
 8004348:	62fb      	str	r3, [r7, #44]	; 0x2c
 800434a:	e004      	b.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800434c:	6a3b      	ldr	r3, [r7, #32]
 800434e:	4a33      	ldr	r2, [pc, #204]	; (800441c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004350:	fb02 f303 	mul.w	r3, r2, r3
 8004354:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004356:	4b2f      	ldr	r3, [pc, #188]	; (8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800435e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004362:	d102      	bne.n	800436a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8004364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004366:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004368:	e04a      	b.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 800436a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	4a2c      	ldr	r2, [pc, #176]	; (8004420 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8004370:	fba2 2303 	umull	r2, r3, r2, r3
 8004374:	085b      	lsrs	r3, r3, #1
 8004376:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004378:	e042      	b.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800437a:	4b26      	ldr	r3, [pc, #152]	; (8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800438a:	d108      	bne.n	800439e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d003      	beq.n	800439e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8004396:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800439a:	62bb      	str	r3, [r7, #40]	; 0x28
 800439c:	e01f      	b.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043a8:	d109      	bne.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 80043aa:	4b1a      	ldr	r3, [pc, #104]	; (8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80043ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80043b6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80043ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80043bc:	e00f      	b.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043c8:	d11c      	bne.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80043ca:	4b12      	ldr	r3, [pc, #72]	; (8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d016      	beq.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 80043d6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80043da:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80043dc:	e012      	b.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80043de:	e011      	b.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80043e0:	f7ff fe78 	bl	80040d4 <HAL_RCC_GetPCLK2Freq>
 80043e4:	4602      	mov	r2, r0
 80043e6:	4b0b      	ldr	r3, [pc, #44]	; (8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	0b9b      	lsrs	r3, r3, #14
 80043ec:	f003 0303 	and.w	r3, r3, #3
 80043f0:	3301      	adds	r3, #1
 80043f2:	005b      	lsls	r3, r3, #1
 80043f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80043fa:	e004      	b.n	8004406 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80043fc:	bf00      	nop
 80043fe:	e002      	b.n	8004406 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004400:	bf00      	nop
 8004402:	e000      	b.n	8004406 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8004404:	bf00      	nop
    }
  }
  return (frequency);
 8004406:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004408:	4618      	mov	r0, r3
 800440a:	3734      	adds	r7, #52	; 0x34
 800440c:	46bd      	mov	sp, r7
 800440e:	bd90      	pop	{r4, r7, pc}
 8004410:	08009984 	.word	0x08009984
 8004414:	40021000 	.word	0x40021000
 8004418:	007a1200 	.word	0x007a1200
 800441c:	003d0900 	.word	0x003d0900
 8004420:	aaaaaaab 	.word	0xaaaaaaab

08004424 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e041      	b.n	80044ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d106      	bne.n	8004450 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7fd fcf2 	bl	8001e34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3304      	adds	r3, #4
 8004460:	4619      	mov	r1, r3
 8004462:	4610      	mov	r0, r2
 8004464:	f000 faf4 	bl	8004a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}
	...

080044c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d001      	beq.n	80044dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e032      	b.n	8004542 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2202      	movs	r2, #2
 80044e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a18      	ldr	r2, [pc, #96]	; (800454c <HAL_TIM_Base_Start+0x88>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d00e      	beq.n	800450c <HAL_TIM_Base_Start+0x48>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044f6:	d009      	beq.n	800450c <HAL_TIM_Base_Start+0x48>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a14      	ldr	r2, [pc, #80]	; (8004550 <HAL_TIM_Base_Start+0x8c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d004      	beq.n	800450c <HAL_TIM_Base_Start+0x48>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a13      	ldr	r2, [pc, #76]	; (8004554 <HAL_TIM_Base_Start+0x90>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d111      	bne.n	8004530 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f003 0307 	and.w	r3, r3, #7
 8004516:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2b06      	cmp	r3, #6
 800451c:	d010      	beq.n	8004540 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f042 0201 	orr.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800452e:	e007      	b.n	8004540 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f042 0201 	orr.w	r2, r2, #1
 800453e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	bc80      	pop	{r7}
 800454a:	4770      	bx	lr
 800454c:	40012c00 	.word	0x40012c00
 8004550:	40000400 	.word	0x40000400
 8004554:	40000800 	.word	0x40000800

08004558 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e041      	b.n	80045ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d106      	bne.n	8004584 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f839 	bl	80045f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2202      	movs	r2, #2
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3304      	adds	r3, #4
 8004594:	4619      	mov	r1, r3
 8004596:	4610      	mov	r0, r2
 8004598:	f000 fa5a 	bl	8004a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3708      	adds	r7, #8
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr

08004608 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d109      	bne.n	800462c <HAL_TIM_PWM_Start+0x24>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b01      	cmp	r3, #1
 8004622:	bf14      	ite	ne
 8004624:	2301      	movne	r3, #1
 8004626:	2300      	moveq	r3, #0
 8004628:	b2db      	uxtb	r3, r3
 800462a:	e022      	b.n	8004672 <HAL_TIM_PWM_Start+0x6a>
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	2b04      	cmp	r3, #4
 8004630:	d109      	bne.n	8004646 <HAL_TIM_PWM_Start+0x3e>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b01      	cmp	r3, #1
 800463c:	bf14      	ite	ne
 800463e:	2301      	movne	r3, #1
 8004640:	2300      	moveq	r3, #0
 8004642:	b2db      	uxtb	r3, r3
 8004644:	e015      	b.n	8004672 <HAL_TIM_PWM_Start+0x6a>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b08      	cmp	r3, #8
 800464a:	d109      	bne.n	8004660 <HAL_TIM_PWM_Start+0x58>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b01      	cmp	r3, #1
 8004656:	bf14      	ite	ne
 8004658:	2301      	movne	r3, #1
 800465a:	2300      	moveq	r3, #0
 800465c:	b2db      	uxtb	r3, r3
 800465e:	e008      	b.n	8004672 <HAL_TIM_PWM_Start+0x6a>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b01      	cmp	r3, #1
 800466a:	bf14      	ite	ne
 800466c:	2301      	movne	r3, #1
 800466e:	2300      	moveq	r3, #0
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e05e      	b.n	8004738 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d104      	bne.n	800468a <HAL_TIM_PWM_Start+0x82>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004688:	e013      	b.n	80046b2 <HAL_TIM_PWM_Start+0xaa>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	2b04      	cmp	r3, #4
 800468e:	d104      	bne.n	800469a <HAL_TIM_PWM_Start+0x92>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2202      	movs	r2, #2
 8004694:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004698:	e00b      	b.n	80046b2 <HAL_TIM_PWM_Start+0xaa>
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2b08      	cmp	r3, #8
 800469e:	d104      	bne.n	80046aa <HAL_TIM_PWM_Start+0xa2>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046a8:	e003      	b.n	80046b2 <HAL_TIM_PWM_Start+0xaa>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2202      	movs	r2, #2
 80046ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2201      	movs	r2, #1
 80046b8:	6839      	ldr	r1, [r7, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f000 fc48 	bl	8004f50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a1e      	ldr	r2, [pc, #120]	; (8004740 <HAL_TIM_PWM_Start+0x138>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d107      	bne.n	80046da <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a18      	ldr	r2, [pc, #96]	; (8004740 <HAL_TIM_PWM_Start+0x138>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00e      	beq.n	8004702 <HAL_TIM_PWM_Start+0xfa>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ec:	d009      	beq.n	8004702 <HAL_TIM_PWM_Start+0xfa>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a14      	ldr	r2, [pc, #80]	; (8004744 <HAL_TIM_PWM_Start+0x13c>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d004      	beq.n	8004702 <HAL_TIM_PWM_Start+0xfa>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a12      	ldr	r2, [pc, #72]	; (8004748 <HAL_TIM_PWM_Start+0x140>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d111      	bne.n	8004726 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f003 0307 	and.w	r3, r3, #7
 800470c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2b06      	cmp	r3, #6
 8004712:	d010      	beq.n	8004736 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f042 0201 	orr.w	r2, r2, #1
 8004722:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004724:	e007      	b.n	8004736 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f042 0201 	orr.w	r2, r2, #1
 8004734:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	40012c00 	.word	0x40012c00
 8004744:	40000400 	.word	0x40000400
 8004748:	40000800 	.word	0x40000800

0800474c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800475e:	2b01      	cmp	r3, #1
 8004760:	d101      	bne.n	8004766 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004762:	2302      	movs	r3, #2
 8004764:	e0ac      	b.n	80048c0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2b0c      	cmp	r3, #12
 8004772:	f200 809f 	bhi.w	80048b4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004776:	a201      	add	r2, pc, #4	; (adr r2, 800477c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477c:	080047b1 	.word	0x080047b1
 8004780:	080048b5 	.word	0x080048b5
 8004784:	080048b5 	.word	0x080048b5
 8004788:	080048b5 	.word	0x080048b5
 800478c:	080047f1 	.word	0x080047f1
 8004790:	080048b5 	.word	0x080048b5
 8004794:	080048b5 	.word	0x080048b5
 8004798:	080048b5 	.word	0x080048b5
 800479c:	08004833 	.word	0x08004833
 80047a0:	080048b5 	.word	0x080048b5
 80047a4:	080048b5 	.word	0x080048b5
 80047a8:	080048b5 	.word	0x080048b5
 80047ac:	08004873 	.word	0x08004873
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68b9      	ldr	r1, [r7, #8]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 f9ac 	bl	8004b14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	699a      	ldr	r2, [r3, #24]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f042 0208 	orr.w	r2, r2, #8
 80047ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	699a      	ldr	r2, [r3, #24]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0204 	bic.w	r2, r2, #4
 80047da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6999      	ldr	r1, [r3, #24]
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	691a      	ldr	r2, [r3, #16]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	619a      	str	r2, [r3, #24]
      break;
 80047ee:	e062      	b.n	80048b6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 f9f2 	bl	8004be0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	699a      	ldr	r2, [r3, #24]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800480a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	699a      	ldr	r2, [r3, #24]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800481a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6999      	ldr	r1, [r3, #24]
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	021a      	lsls	r2, r3, #8
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	619a      	str	r2, [r3, #24]
      break;
 8004830:	e041      	b.n	80048b6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68b9      	ldr	r1, [r7, #8]
 8004838:	4618      	mov	r0, r3
 800483a:	f000 fa3b 	bl	8004cb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	69da      	ldr	r2, [r3, #28]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f042 0208 	orr.w	r2, r2, #8
 800484c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	69da      	ldr	r2, [r3, #28]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f022 0204 	bic.w	r2, r2, #4
 800485c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69d9      	ldr	r1, [r3, #28]
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	691a      	ldr	r2, [r3, #16]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	61da      	str	r2, [r3, #28]
      break;
 8004870:	e021      	b.n	80048b6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68b9      	ldr	r1, [r7, #8]
 8004878:	4618      	mov	r0, r3
 800487a:	f000 fa85 	bl	8004d88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	69da      	ldr	r2, [r3, #28]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800488c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	69da      	ldr	r2, [r3, #28]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800489c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	69d9      	ldr	r1, [r3, #28]
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	021a      	lsls	r2, r3, #8
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	61da      	str	r2, [r3, #28]
      break;
 80048b2:	e000      	b.n	80048b6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80048b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3710      	adds	r7, #16
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d101      	bne.n	80048e0 <HAL_TIM_ConfigClockSource+0x18>
 80048dc:	2302      	movs	r3, #2
 80048de:	e0b3      	b.n	8004a48 <HAL_TIM_ConfigClockSource+0x180>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2202      	movs	r2, #2
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004906:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004918:	d03e      	beq.n	8004998 <HAL_TIM_ConfigClockSource+0xd0>
 800491a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800491e:	f200 8087 	bhi.w	8004a30 <HAL_TIM_ConfigClockSource+0x168>
 8004922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004926:	f000 8085 	beq.w	8004a34 <HAL_TIM_ConfigClockSource+0x16c>
 800492a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800492e:	d87f      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x168>
 8004930:	2b70      	cmp	r3, #112	; 0x70
 8004932:	d01a      	beq.n	800496a <HAL_TIM_ConfigClockSource+0xa2>
 8004934:	2b70      	cmp	r3, #112	; 0x70
 8004936:	d87b      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x168>
 8004938:	2b60      	cmp	r3, #96	; 0x60
 800493a:	d050      	beq.n	80049de <HAL_TIM_ConfigClockSource+0x116>
 800493c:	2b60      	cmp	r3, #96	; 0x60
 800493e:	d877      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x168>
 8004940:	2b50      	cmp	r3, #80	; 0x50
 8004942:	d03c      	beq.n	80049be <HAL_TIM_ConfigClockSource+0xf6>
 8004944:	2b50      	cmp	r3, #80	; 0x50
 8004946:	d873      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x168>
 8004948:	2b40      	cmp	r3, #64	; 0x40
 800494a:	d058      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x136>
 800494c:	2b40      	cmp	r3, #64	; 0x40
 800494e:	d86f      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x168>
 8004950:	2b30      	cmp	r3, #48	; 0x30
 8004952:	d064      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x156>
 8004954:	2b30      	cmp	r3, #48	; 0x30
 8004956:	d86b      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x168>
 8004958:	2b20      	cmp	r3, #32
 800495a:	d060      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x156>
 800495c:	2b20      	cmp	r3, #32
 800495e:	d867      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x168>
 8004960:	2b00      	cmp	r3, #0
 8004962:	d05c      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x156>
 8004964:	2b10      	cmp	r3, #16
 8004966:	d05a      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004968:	e062      	b.n	8004a30 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6818      	ldr	r0, [r3, #0]
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	6899      	ldr	r1, [r3, #8]
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f000 faca 	bl	8004f12 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800498c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	609a      	str	r2, [r3, #8]
      break;
 8004996:	e04e      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6818      	ldr	r0, [r3, #0]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	6899      	ldr	r1, [r3, #8]
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	f000 fab3 	bl	8004f12 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	689a      	ldr	r2, [r3, #8]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80049ba:	609a      	str	r2, [r3, #8]
      break;
 80049bc:	e03b      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6818      	ldr	r0, [r3, #0]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6859      	ldr	r1, [r3, #4]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	461a      	mov	r2, r3
 80049cc:	f000 fa2a 	bl	8004e24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2150      	movs	r1, #80	; 0x50
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 fa81 	bl	8004ede <TIM_ITRx_SetConfig>
      break;
 80049dc:	e02b      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6818      	ldr	r0, [r3, #0]
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6859      	ldr	r1, [r3, #4]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	461a      	mov	r2, r3
 80049ec:	f000 fa48 	bl	8004e80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2160      	movs	r1, #96	; 0x60
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fa71 	bl	8004ede <TIM_ITRx_SetConfig>
      break;
 80049fc:	e01b      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6818      	ldr	r0, [r3, #0]
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	6859      	ldr	r1, [r3, #4]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	f000 fa0a 	bl	8004e24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2140      	movs	r1, #64	; 0x40
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 fa61 	bl	8004ede <TIM_ITRx_SetConfig>
      break;
 8004a1c:	e00b      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4619      	mov	r1, r3
 8004a28:	4610      	mov	r0, r2
 8004a2a:	f000 fa58 	bl	8004ede <TIM_ITRx_SetConfig>
        break;
 8004a2e:	e002      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004a30:	bf00      	nop
 8004a32:	e000      	b.n	8004a36 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004a34:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a46:	2300      	movs	r3, #0
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a29      	ldr	r2, [pc, #164]	; (8004b08 <TIM_Base_SetConfig+0xb8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d00b      	beq.n	8004a80 <TIM_Base_SetConfig+0x30>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a6e:	d007      	beq.n	8004a80 <TIM_Base_SetConfig+0x30>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a26      	ldr	r2, [pc, #152]	; (8004b0c <TIM_Base_SetConfig+0xbc>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d003      	beq.n	8004a80 <TIM_Base_SetConfig+0x30>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a25      	ldr	r2, [pc, #148]	; (8004b10 <TIM_Base_SetConfig+0xc0>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d108      	bne.n	8004a92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a1c      	ldr	r2, [pc, #112]	; (8004b08 <TIM_Base_SetConfig+0xb8>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d00b      	beq.n	8004ab2 <TIM_Base_SetConfig+0x62>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aa0:	d007      	beq.n	8004ab2 <TIM_Base_SetConfig+0x62>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a19      	ldr	r2, [pc, #100]	; (8004b0c <TIM_Base_SetConfig+0xbc>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d003      	beq.n	8004ab2 <TIM_Base_SetConfig+0x62>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a18      	ldr	r2, [pc, #96]	; (8004b10 <TIM_Base_SetConfig+0xc0>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d108      	bne.n	8004ac4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68fa      	ldr	r2, [r7, #12]
 8004ad6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a07      	ldr	r2, [pc, #28]	; (8004b08 <TIM_Base_SetConfig+0xb8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d103      	bne.n	8004af8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	691a      	ldr	r2, [r3, #16]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	615a      	str	r2, [r3, #20]
}
 8004afe:	bf00      	nop
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bc80      	pop	{r7}
 8004b06:	4770      	bx	lr
 8004b08:	40012c00 	.word	0x40012c00
 8004b0c:	40000400 	.word	0x40000400
 8004b10:	40000800 	.word	0x40000800

08004b14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	f023 0201 	bic.w	r2, r3, #1
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f023 0303 	bic.w	r3, r3, #3
 8004b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	f023 0302 	bic.w	r3, r3, #2
 8004b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a1c      	ldr	r2, [pc, #112]	; (8004bdc <TIM_OC1_SetConfig+0xc8>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d10c      	bne.n	8004b8a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	f023 0308 	bic.w	r3, r3, #8
 8004b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f023 0304 	bic.w	r3, r3, #4
 8004b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a13      	ldr	r2, [pc, #76]	; (8004bdc <TIM_OC1_SetConfig+0xc8>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d111      	bne.n	8004bb6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	68fa      	ldr	r2, [r7, #12]
 8004bc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	621a      	str	r2, [r3, #32]
}
 8004bd0:	bf00      	nop
 8004bd2:	371c      	adds	r7, #28
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bc80      	pop	{r7}
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	40012c00 	.word	0x40012c00

08004be0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	f023 0210 	bic.w	r2, r3, #16
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	021b      	lsls	r3, r3, #8
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f023 0320 	bic.w	r3, r3, #32
 8004c2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	011b      	lsls	r3, r3, #4
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a1d      	ldr	r2, [pc, #116]	; (8004cb0 <TIM_OC2_SetConfig+0xd0>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d10d      	bne.n	8004c5c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a14      	ldr	r2, [pc, #80]	; (8004cb0 <TIM_OC2_SetConfig+0xd0>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d113      	bne.n	8004c8c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	621a      	str	r2, [r3, #32]
}
 8004ca6:	bf00      	nop
 8004ca8:	371c      	adds	r7, #28
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bc80      	pop	{r7}
 8004cae:	4770      	bx	lr
 8004cb0:	40012c00 	.word	0x40012c00

08004cb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b087      	sub	sp, #28
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a1b      	ldr	r3, [r3, #32]
 8004cc2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	69db      	ldr	r3, [r3, #28]
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f023 0303 	bic.w	r3, r3, #3
 8004cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	021b      	lsls	r3, r3, #8
 8004d04:	697a      	ldr	r2, [r7, #20]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a1d      	ldr	r2, [pc, #116]	; (8004d84 <TIM_OC3_SetConfig+0xd0>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d10d      	bne.n	8004d2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	021b      	lsls	r3, r3, #8
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a14      	ldr	r2, [pc, #80]	; (8004d84 <TIM_OC3_SetConfig+0xd0>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d113      	bne.n	8004d5e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	699b      	ldr	r3, [r3, #24]
 8004d56:	011b      	lsls	r3, r3, #4
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685a      	ldr	r2, [r3, #4]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	621a      	str	r2, [r3, #32]
}
 8004d78:	bf00      	nop
 8004d7a:	371c      	adds	r7, #28
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bc80      	pop	{r7}
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	40012c00 	.word	0x40012c00

08004d88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b087      	sub	sp, #28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	021b      	lsls	r3, r3, #8
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	031b      	lsls	r3, r3, #12
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a0f      	ldr	r2, [pc, #60]	; (8004e20 <TIM_OC4_SetConfig+0x98>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d109      	bne.n	8004dfc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	019b      	lsls	r3, r3, #6
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	697a      	ldr	r2, [r7, #20]
 8004e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	621a      	str	r2, [r3, #32]
}
 8004e16:	bf00      	nop
 8004e18:	371c      	adds	r7, #28
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bc80      	pop	{r7}
 8004e1e:	4770      	bx	lr
 8004e20:	40012c00 	.word	0x40012c00

08004e24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b087      	sub	sp, #28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	f023 0201 	bic.w	r2, r3, #1
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	011b      	lsls	r3, r3, #4
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	f023 030a 	bic.w	r3, r3, #10
 8004e60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	bf00      	nop
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bc80      	pop	{r7}
 8004e7e:	4770      	bx	lr

08004e80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b087      	sub	sp, #28
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	f023 0210 	bic.w	r2, r3, #16
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004eaa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	031b      	lsls	r3, r3, #12
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ebc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	011b      	lsls	r3, r3, #4
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	621a      	str	r2, [r3, #32]
}
 8004ed4:	bf00      	nop
 8004ed6:	371c      	adds	r7, #28
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bc80      	pop	{r7}
 8004edc:	4770      	bx	lr

08004ede <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b085      	sub	sp, #20
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
 8004ee6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ef4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ef6:	683a      	ldr	r2, [r7, #0]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	f043 0307 	orr.w	r3, r3, #7
 8004f00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	609a      	str	r2, [r3, #8]
}
 8004f08:	bf00      	nop
 8004f0a:	3714      	adds	r7, #20
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bc80      	pop	{r7}
 8004f10:	4770      	bx	lr

08004f12 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f12:	b480      	push	{r7}
 8004f14:	b087      	sub	sp, #28
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	60f8      	str	r0, [r7, #12]
 8004f1a:	60b9      	str	r1, [r7, #8]
 8004f1c:	607a      	str	r2, [r7, #4]
 8004f1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f2c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	021a      	lsls	r2, r3, #8
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	431a      	orrs	r2, r3
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	697a      	ldr	r2, [r7, #20]
 8004f44:	609a      	str	r2, [r3, #8]
}
 8004f46:	bf00      	nop
 8004f48:	371c      	adds	r7, #28
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr

08004f50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b087      	sub	sp, #28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	f003 031f 	and.w	r3, r3, #31
 8004f62:	2201      	movs	r2, #1
 8004f64:	fa02 f303 	lsl.w	r3, r2, r3
 8004f68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a1a      	ldr	r2, [r3, #32]
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	43db      	mvns	r3, r3
 8004f72:	401a      	ands	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6a1a      	ldr	r2, [r3, #32]
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	f003 031f 	and.w	r3, r3, #31
 8004f82:	6879      	ldr	r1, [r7, #4]
 8004f84:	fa01 f303 	lsl.w	r3, r1, r3
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	621a      	str	r2, [r3, #32]
}
 8004f8e:	bf00      	nop
 8004f90:	371c      	adds	r7, #28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bc80      	pop	{r7}
 8004f96:	4770      	bx	lr

08004f98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d101      	bne.n	8004fb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fac:	2302      	movs	r3, #2
 8004fae:	e046      	b.n	800503e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2202      	movs	r2, #2
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a16      	ldr	r2, [pc, #88]	; (8005048 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d00e      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffc:	d009      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a12      	ldr	r2, [pc, #72]	; (800504c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d004      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a10      	ldr	r2, [pc, #64]	; (8005050 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d10c      	bne.n	800502c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005018:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	4313      	orrs	r3, r2
 8005022:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3714      	adds	r7, #20
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr
 8005048:	40012c00 	.word	0x40012c00
 800504c:	40000400 	.word	0x40000400
 8005050:	40000800 	.word	0x40000800

08005054 <__errno>:
 8005054:	4b01      	ldr	r3, [pc, #4]	; (800505c <__errno+0x8>)
 8005056:	6818      	ldr	r0, [r3, #0]
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	2000000c 	.word	0x2000000c

08005060 <__libc_init_array>:
 8005060:	b570      	push	{r4, r5, r6, lr}
 8005062:	2600      	movs	r6, #0
 8005064:	4d0c      	ldr	r5, [pc, #48]	; (8005098 <__libc_init_array+0x38>)
 8005066:	4c0d      	ldr	r4, [pc, #52]	; (800509c <__libc_init_array+0x3c>)
 8005068:	1b64      	subs	r4, r4, r5
 800506a:	10a4      	asrs	r4, r4, #2
 800506c:	42a6      	cmp	r6, r4
 800506e:	d109      	bne.n	8005084 <__libc_init_array+0x24>
 8005070:	f004 fc50 	bl	8009914 <_init>
 8005074:	2600      	movs	r6, #0
 8005076:	4d0a      	ldr	r5, [pc, #40]	; (80050a0 <__libc_init_array+0x40>)
 8005078:	4c0a      	ldr	r4, [pc, #40]	; (80050a4 <__libc_init_array+0x44>)
 800507a:	1b64      	subs	r4, r4, r5
 800507c:	10a4      	asrs	r4, r4, #2
 800507e:	42a6      	cmp	r6, r4
 8005080:	d105      	bne.n	800508e <__libc_init_array+0x2e>
 8005082:	bd70      	pop	{r4, r5, r6, pc}
 8005084:	f855 3b04 	ldr.w	r3, [r5], #4
 8005088:	4798      	blx	r3
 800508a:	3601      	adds	r6, #1
 800508c:	e7ee      	b.n	800506c <__libc_init_array+0xc>
 800508e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005092:	4798      	blx	r3
 8005094:	3601      	adds	r6, #1
 8005096:	e7f2      	b.n	800507e <__libc_init_array+0x1e>
 8005098:	08009e54 	.word	0x08009e54
 800509c:	08009e54 	.word	0x08009e54
 80050a0:	08009e54 	.word	0x08009e54
 80050a4:	08009e58 	.word	0x08009e58

080050a8 <memset>:
 80050a8:	4603      	mov	r3, r0
 80050aa:	4402      	add	r2, r0
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d100      	bne.n	80050b2 <memset+0xa>
 80050b0:	4770      	bx	lr
 80050b2:	f803 1b01 	strb.w	r1, [r3], #1
 80050b6:	e7f9      	b.n	80050ac <memset+0x4>

080050b8 <__cvt>:
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050be:	461f      	mov	r7, r3
 80050c0:	bfbb      	ittet	lt
 80050c2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80050c6:	461f      	movlt	r7, r3
 80050c8:	2300      	movge	r3, #0
 80050ca:	232d      	movlt	r3, #45	; 0x2d
 80050cc:	b088      	sub	sp, #32
 80050ce:	4614      	mov	r4, r2
 80050d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80050d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80050d4:	7013      	strb	r3, [r2, #0]
 80050d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80050d8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80050dc:	f023 0820 	bic.w	r8, r3, #32
 80050e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80050e4:	d005      	beq.n	80050f2 <__cvt+0x3a>
 80050e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80050ea:	d100      	bne.n	80050ee <__cvt+0x36>
 80050ec:	3501      	adds	r5, #1
 80050ee:	2302      	movs	r3, #2
 80050f0:	e000      	b.n	80050f4 <__cvt+0x3c>
 80050f2:	2303      	movs	r3, #3
 80050f4:	aa07      	add	r2, sp, #28
 80050f6:	9204      	str	r2, [sp, #16]
 80050f8:	aa06      	add	r2, sp, #24
 80050fa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80050fe:	e9cd 3500 	strd	r3, r5, [sp]
 8005102:	4622      	mov	r2, r4
 8005104:	463b      	mov	r3, r7
 8005106:	f001 fd83 	bl	8006c10 <_dtoa_r>
 800510a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800510e:	4606      	mov	r6, r0
 8005110:	d102      	bne.n	8005118 <__cvt+0x60>
 8005112:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005114:	07db      	lsls	r3, r3, #31
 8005116:	d522      	bpl.n	800515e <__cvt+0xa6>
 8005118:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800511c:	eb06 0905 	add.w	r9, r6, r5
 8005120:	d110      	bne.n	8005144 <__cvt+0x8c>
 8005122:	7833      	ldrb	r3, [r6, #0]
 8005124:	2b30      	cmp	r3, #48	; 0x30
 8005126:	d10a      	bne.n	800513e <__cvt+0x86>
 8005128:	2200      	movs	r2, #0
 800512a:	2300      	movs	r3, #0
 800512c:	4620      	mov	r0, r4
 800512e:	4639      	mov	r1, r7
 8005130:	f7fb fc3a 	bl	80009a8 <__aeabi_dcmpeq>
 8005134:	b918      	cbnz	r0, 800513e <__cvt+0x86>
 8005136:	f1c5 0501 	rsb	r5, r5, #1
 800513a:	f8ca 5000 	str.w	r5, [sl]
 800513e:	f8da 3000 	ldr.w	r3, [sl]
 8005142:	4499      	add	r9, r3
 8005144:	2200      	movs	r2, #0
 8005146:	2300      	movs	r3, #0
 8005148:	4620      	mov	r0, r4
 800514a:	4639      	mov	r1, r7
 800514c:	f7fb fc2c 	bl	80009a8 <__aeabi_dcmpeq>
 8005150:	b108      	cbz	r0, 8005156 <__cvt+0x9e>
 8005152:	f8cd 901c 	str.w	r9, [sp, #28]
 8005156:	2230      	movs	r2, #48	; 0x30
 8005158:	9b07      	ldr	r3, [sp, #28]
 800515a:	454b      	cmp	r3, r9
 800515c:	d307      	bcc.n	800516e <__cvt+0xb6>
 800515e:	4630      	mov	r0, r6
 8005160:	9b07      	ldr	r3, [sp, #28]
 8005162:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005164:	1b9b      	subs	r3, r3, r6
 8005166:	6013      	str	r3, [r2, #0]
 8005168:	b008      	add	sp, #32
 800516a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800516e:	1c59      	adds	r1, r3, #1
 8005170:	9107      	str	r1, [sp, #28]
 8005172:	701a      	strb	r2, [r3, #0]
 8005174:	e7f0      	b.n	8005158 <__cvt+0xa0>

08005176 <__exponent>:
 8005176:	4603      	mov	r3, r0
 8005178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800517a:	2900      	cmp	r1, #0
 800517c:	f803 2b02 	strb.w	r2, [r3], #2
 8005180:	bfb6      	itet	lt
 8005182:	222d      	movlt	r2, #45	; 0x2d
 8005184:	222b      	movge	r2, #43	; 0x2b
 8005186:	4249      	neglt	r1, r1
 8005188:	2909      	cmp	r1, #9
 800518a:	7042      	strb	r2, [r0, #1]
 800518c:	dd2b      	ble.n	80051e6 <__exponent+0x70>
 800518e:	f10d 0407 	add.w	r4, sp, #7
 8005192:	46a4      	mov	ip, r4
 8005194:	270a      	movs	r7, #10
 8005196:	fb91 f6f7 	sdiv	r6, r1, r7
 800519a:	460a      	mov	r2, r1
 800519c:	46a6      	mov	lr, r4
 800519e:	fb07 1516 	mls	r5, r7, r6, r1
 80051a2:	2a63      	cmp	r2, #99	; 0x63
 80051a4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80051a8:	4631      	mov	r1, r6
 80051aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80051ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80051b2:	dcf0      	bgt.n	8005196 <__exponent+0x20>
 80051b4:	3130      	adds	r1, #48	; 0x30
 80051b6:	f1ae 0502 	sub.w	r5, lr, #2
 80051ba:	f804 1c01 	strb.w	r1, [r4, #-1]
 80051be:	4629      	mov	r1, r5
 80051c0:	1c44      	adds	r4, r0, #1
 80051c2:	4561      	cmp	r1, ip
 80051c4:	d30a      	bcc.n	80051dc <__exponent+0x66>
 80051c6:	f10d 0209 	add.w	r2, sp, #9
 80051ca:	eba2 020e 	sub.w	r2, r2, lr
 80051ce:	4565      	cmp	r5, ip
 80051d0:	bf88      	it	hi
 80051d2:	2200      	movhi	r2, #0
 80051d4:	4413      	add	r3, r2
 80051d6:	1a18      	subs	r0, r3, r0
 80051d8:	b003      	add	sp, #12
 80051da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051e0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80051e4:	e7ed      	b.n	80051c2 <__exponent+0x4c>
 80051e6:	2330      	movs	r3, #48	; 0x30
 80051e8:	3130      	adds	r1, #48	; 0x30
 80051ea:	7083      	strb	r3, [r0, #2]
 80051ec:	70c1      	strb	r1, [r0, #3]
 80051ee:	1d03      	adds	r3, r0, #4
 80051f0:	e7f1      	b.n	80051d6 <__exponent+0x60>
	...

080051f4 <_printf_float>:
 80051f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f8:	b091      	sub	sp, #68	; 0x44
 80051fa:	460c      	mov	r4, r1
 80051fc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005200:	4616      	mov	r6, r2
 8005202:	461f      	mov	r7, r3
 8005204:	4605      	mov	r5, r0
 8005206:	f002 fe57 	bl	8007eb8 <_localeconv_r>
 800520a:	6803      	ldr	r3, [r0, #0]
 800520c:	4618      	mov	r0, r3
 800520e:	9309      	str	r3, [sp, #36]	; 0x24
 8005210:	f7fa ff9e 	bl	8000150 <strlen>
 8005214:	2300      	movs	r3, #0
 8005216:	930e      	str	r3, [sp, #56]	; 0x38
 8005218:	f8d8 3000 	ldr.w	r3, [r8]
 800521c:	900a      	str	r0, [sp, #40]	; 0x28
 800521e:	3307      	adds	r3, #7
 8005220:	f023 0307 	bic.w	r3, r3, #7
 8005224:	f103 0208 	add.w	r2, r3, #8
 8005228:	f894 9018 	ldrb.w	r9, [r4, #24]
 800522c:	f8d4 b000 	ldr.w	fp, [r4]
 8005230:	f8c8 2000 	str.w	r2, [r8]
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800523c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005240:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005244:	930b      	str	r3, [sp, #44]	; 0x2c
 8005246:	f04f 32ff 	mov.w	r2, #4294967295
 800524a:	4640      	mov	r0, r8
 800524c:	4b9c      	ldr	r3, [pc, #624]	; (80054c0 <_printf_float+0x2cc>)
 800524e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005250:	f7fb fbdc 	bl	8000a0c <__aeabi_dcmpun>
 8005254:	bb70      	cbnz	r0, 80052b4 <_printf_float+0xc0>
 8005256:	f04f 32ff 	mov.w	r2, #4294967295
 800525a:	4640      	mov	r0, r8
 800525c:	4b98      	ldr	r3, [pc, #608]	; (80054c0 <_printf_float+0x2cc>)
 800525e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005260:	f7fb fbb6 	bl	80009d0 <__aeabi_dcmple>
 8005264:	bb30      	cbnz	r0, 80052b4 <_printf_float+0xc0>
 8005266:	2200      	movs	r2, #0
 8005268:	2300      	movs	r3, #0
 800526a:	4640      	mov	r0, r8
 800526c:	4651      	mov	r1, sl
 800526e:	f7fb fba5 	bl	80009bc <__aeabi_dcmplt>
 8005272:	b110      	cbz	r0, 800527a <_printf_float+0x86>
 8005274:	232d      	movs	r3, #45	; 0x2d
 8005276:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800527a:	4b92      	ldr	r3, [pc, #584]	; (80054c4 <_printf_float+0x2d0>)
 800527c:	4892      	ldr	r0, [pc, #584]	; (80054c8 <_printf_float+0x2d4>)
 800527e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005282:	bf94      	ite	ls
 8005284:	4698      	movls	r8, r3
 8005286:	4680      	movhi	r8, r0
 8005288:	2303      	movs	r3, #3
 800528a:	f04f 0a00 	mov.w	sl, #0
 800528e:	6123      	str	r3, [r4, #16]
 8005290:	f02b 0304 	bic.w	r3, fp, #4
 8005294:	6023      	str	r3, [r4, #0]
 8005296:	4633      	mov	r3, r6
 8005298:	4621      	mov	r1, r4
 800529a:	4628      	mov	r0, r5
 800529c:	9700      	str	r7, [sp, #0]
 800529e:	aa0f      	add	r2, sp, #60	; 0x3c
 80052a0:	f000 f9d4 	bl	800564c <_printf_common>
 80052a4:	3001      	adds	r0, #1
 80052a6:	f040 8090 	bne.w	80053ca <_printf_float+0x1d6>
 80052aa:	f04f 30ff 	mov.w	r0, #4294967295
 80052ae:	b011      	add	sp, #68	; 0x44
 80052b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052b4:	4642      	mov	r2, r8
 80052b6:	4653      	mov	r3, sl
 80052b8:	4640      	mov	r0, r8
 80052ba:	4651      	mov	r1, sl
 80052bc:	f7fb fba6 	bl	8000a0c <__aeabi_dcmpun>
 80052c0:	b148      	cbz	r0, 80052d6 <_printf_float+0xe2>
 80052c2:	f1ba 0f00 	cmp.w	sl, #0
 80052c6:	bfb8      	it	lt
 80052c8:	232d      	movlt	r3, #45	; 0x2d
 80052ca:	4880      	ldr	r0, [pc, #512]	; (80054cc <_printf_float+0x2d8>)
 80052cc:	bfb8      	it	lt
 80052ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80052d2:	4b7f      	ldr	r3, [pc, #508]	; (80054d0 <_printf_float+0x2dc>)
 80052d4:	e7d3      	b.n	800527e <_printf_float+0x8a>
 80052d6:	6863      	ldr	r3, [r4, #4]
 80052d8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	d142      	bne.n	8005366 <_printf_float+0x172>
 80052e0:	2306      	movs	r3, #6
 80052e2:	6063      	str	r3, [r4, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	9206      	str	r2, [sp, #24]
 80052e8:	aa0e      	add	r2, sp, #56	; 0x38
 80052ea:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80052ee:	aa0d      	add	r2, sp, #52	; 0x34
 80052f0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80052f4:	9203      	str	r2, [sp, #12]
 80052f6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80052fa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80052fe:	6023      	str	r3, [r4, #0]
 8005300:	6863      	ldr	r3, [r4, #4]
 8005302:	4642      	mov	r2, r8
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	4628      	mov	r0, r5
 8005308:	4653      	mov	r3, sl
 800530a:	910b      	str	r1, [sp, #44]	; 0x2c
 800530c:	f7ff fed4 	bl	80050b8 <__cvt>
 8005310:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005312:	4680      	mov	r8, r0
 8005314:	2947      	cmp	r1, #71	; 0x47
 8005316:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005318:	d108      	bne.n	800532c <_printf_float+0x138>
 800531a:	1cc8      	adds	r0, r1, #3
 800531c:	db02      	blt.n	8005324 <_printf_float+0x130>
 800531e:	6863      	ldr	r3, [r4, #4]
 8005320:	4299      	cmp	r1, r3
 8005322:	dd40      	ble.n	80053a6 <_printf_float+0x1b2>
 8005324:	f1a9 0902 	sub.w	r9, r9, #2
 8005328:	fa5f f989 	uxtb.w	r9, r9
 800532c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005330:	d81f      	bhi.n	8005372 <_printf_float+0x17e>
 8005332:	464a      	mov	r2, r9
 8005334:	3901      	subs	r1, #1
 8005336:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800533a:	910d      	str	r1, [sp, #52]	; 0x34
 800533c:	f7ff ff1b 	bl	8005176 <__exponent>
 8005340:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005342:	4682      	mov	sl, r0
 8005344:	1813      	adds	r3, r2, r0
 8005346:	2a01      	cmp	r2, #1
 8005348:	6123      	str	r3, [r4, #16]
 800534a:	dc02      	bgt.n	8005352 <_printf_float+0x15e>
 800534c:	6822      	ldr	r2, [r4, #0]
 800534e:	07d2      	lsls	r2, r2, #31
 8005350:	d501      	bpl.n	8005356 <_printf_float+0x162>
 8005352:	3301      	adds	r3, #1
 8005354:	6123      	str	r3, [r4, #16]
 8005356:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800535a:	2b00      	cmp	r3, #0
 800535c:	d09b      	beq.n	8005296 <_printf_float+0xa2>
 800535e:	232d      	movs	r3, #45	; 0x2d
 8005360:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005364:	e797      	b.n	8005296 <_printf_float+0xa2>
 8005366:	2947      	cmp	r1, #71	; 0x47
 8005368:	d1bc      	bne.n	80052e4 <_printf_float+0xf0>
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1ba      	bne.n	80052e4 <_printf_float+0xf0>
 800536e:	2301      	movs	r3, #1
 8005370:	e7b7      	b.n	80052e2 <_printf_float+0xee>
 8005372:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005376:	d118      	bne.n	80053aa <_printf_float+0x1b6>
 8005378:	2900      	cmp	r1, #0
 800537a:	6863      	ldr	r3, [r4, #4]
 800537c:	dd0b      	ble.n	8005396 <_printf_float+0x1a2>
 800537e:	6121      	str	r1, [r4, #16]
 8005380:	b913      	cbnz	r3, 8005388 <_printf_float+0x194>
 8005382:	6822      	ldr	r2, [r4, #0]
 8005384:	07d0      	lsls	r0, r2, #31
 8005386:	d502      	bpl.n	800538e <_printf_float+0x19a>
 8005388:	3301      	adds	r3, #1
 800538a:	440b      	add	r3, r1
 800538c:	6123      	str	r3, [r4, #16]
 800538e:	f04f 0a00 	mov.w	sl, #0
 8005392:	65a1      	str	r1, [r4, #88]	; 0x58
 8005394:	e7df      	b.n	8005356 <_printf_float+0x162>
 8005396:	b913      	cbnz	r3, 800539e <_printf_float+0x1aa>
 8005398:	6822      	ldr	r2, [r4, #0]
 800539a:	07d2      	lsls	r2, r2, #31
 800539c:	d501      	bpl.n	80053a2 <_printf_float+0x1ae>
 800539e:	3302      	adds	r3, #2
 80053a0:	e7f4      	b.n	800538c <_printf_float+0x198>
 80053a2:	2301      	movs	r3, #1
 80053a4:	e7f2      	b.n	800538c <_printf_float+0x198>
 80053a6:	f04f 0967 	mov.w	r9, #103	; 0x67
 80053aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053ac:	4299      	cmp	r1, r3
 80053ae:	db05      	blt.n	80053bc <_printf_float+0x1c8>
 80053b0:	6823      	ldr	r3, [r4, #0]
 80053b2:	6121      	str	r1, [r4, #16]
 80053b4:	07d8      	lsls	r0, r3, #31
 80053b6:	d5ea      	bpl.n	800538e <_printf_float+0x19a>
 80053b8:	1c4b      	adds	r3, r1, #1
 80053ba:	e7e7      	b.n	800538c <_printf_float+0x198>
 80053bc:	2900      	cmp	r1, #0
 80053be:	bfcc      	ite	gt
 80053c0:	2201      	movgt	r2, #1
 80053c2:	f1c1 0202 	rsble	r2, r1, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	e7e0      	b.n	800538c <_printf_float+0x198>
 80053ca:	6823      	ldr	r3, [r4, #0]
 80053cc:	055a      	lsls	r2, r3, #21
 80053ce:	d407      	bmi.n	80053e0 <_printf_float+0x1ec>
 80053d0:	6923      	ldr	r3, [r4, #16]
 80053d2:	4642      	mov	r2, r8
 80053d4:	4631      	mov	r1, r6
 80053d6:	4628      	mov	r0, r5
 80053d8:	47b8      	blx	r7
 80053da:	3001      	adds	r0, #1
 80053dc:	d12b      	bne.n	8005436 <_printf_float+0x242>
 80053de:	e764      	b.n	80052aa <_printf_float+0xb6>
 80053e0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80053e4:	f240 80dd 	bls.w	80055a2 <_printf_float+0x3ae>
 80053e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80053ec:	2200      	movs	r2, #0
 80053ee:	2300      	movs	r3, #0
 80053f0:	f7fb fada 	bl	80009a8 <__aeabi_dcmpeq>
 80053f4:	2800      	cmp	r0, #0
 80053f6:	d033      	beq.n	8005460 <_printf_float+0x26c>
 80053f8:	2301      	movs	r3, #1
 80053fa:	4631      	mov	r1, r6
 80053fc:	4628      	mov	r0, r5
 80053fe:	4a35      	ldr	r2, [pc, #212]	; (80054d4 <_printf_float+0x2e0>)
 8005400:	47b8      	blx	r7
 8005402:	3001      	adds	r0, #1
 8005404:	f43f af51 	beq.w	80052aa <_printf_float+0xb6>
 8005408:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800540c:	429a      	cmp	r2, r3
 800540e:	db02      	blt.n	8005416 <_printf_float+0x222>
 8005410:	6823      	ldr	r3, [r4, #0]
 8005412:	07d8      	lsls	r0, r3, #31
 8005414:	d50f      	bpl.n	8005436 <_printf_float+0x242>
 8005416:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800541a:	4631      	mov	r1, r6
 800541c:	4628      	mov	r0, r5
 800541e:	47b8      	blx	r7
 8005420:	3001      	adds	r0, #1
 8005422:	f43f af42 	beq.w	80052aa <_printf_float+0xb6>
 8005426:	f04f 0800 	mov.w	r8, #0
 800542a:	f104 091a 	add.w	r9, r4, #26
 800542e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005430:	3b01      	subs	r3, #1
 8005432:	4543      	cmp	r3, r8
 8005434:	dc09      	bgt.n	800544a <_printf_float+0x256>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	079b      	lsls	r3, r3, #30
 800543a:	f100 8102 	bmi.w	8005642 <_printf_float+0x44e>
 800543e:	68e0      	ldr	r0, [r4, #12]
 8005440:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005442:	4298      	cmp	r0, r3
 8005444:	bfb8      	it	lt
 8005446:	4618      	movlt	r0, r3
 8005448:	e731      	b.n	80052ae <_printf_float+0xba>
 800544a:	2301      	movs	r3, #1
 800544c:	464a      	mov	r2, r9
 800544e:	4631      	mov	r1, r6
 8005450:	4628      	mov	r0, r5
 8005452:	47b8      	blx	r7
 8005454:	3001      	adds	r0, #1
 8005456:	f43f af28 	beq.w	80052aa <_printf_float+0xb6>
 800545a:	f108 0801 	add.w	r8, r8, #1
 800545e:	e7e6      	b.n	800542e <_printf_float+0x23a>
 8005460:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005462:	2b00      	cmp	r3, #0
 8005464:	dc38      	bgt.n	80054d8 <_printf_float+0x2e4>
 8005466:	2301      	movs	r3, #1
 8005468:	4631      	mov	r1, r6
 800546a:	4628      	mov	r0, r5
 800546c:	4a19      	ldr	r2, [pc, #100]	; (80054d4 <_printf_float+0x2e0>)
 800546e:	47b8      	blx	r7
 8005470:	3001      	adds	r0, #1
 8005472:	f43f af1a 	beq.w	80052aa <_printf_float+0xb6>
 8005476:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800547a:	4313      	orrs	r3, r2
 800547c:	d102      	bne.n	8005484 <_printf_float+0x290>
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	07d9      	lsls	r1, r3, #31
 8005482:	d5d8      	bpl.n	8005436 <_printf_float+0x242>
 8005484:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005488:	4631      	mov	r1, r6
 800548a:	4628      	mov	r0, r5
 800548c:	47b8      	blx	r7
 800548e:	3001      	adds	r0, #1
 8005490:	f43f af0b 	beq.w	80052aa <_printf_float+0xb6>
 8005494:	f04f 0900 	mov.w	r9, #0
 8005498:	f104 0a1a 	add.w	sl, r4, #26
 800549c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800549e:	425b      	negs	r3, r3
 80054a0:	454b      	cmp	r3, r9
 80054a2:	dc01      	bgt.n	80054a8 <_printf_float+0x2b4>
 80054a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054a6:	e794      	b.n	80053d2 <_printf_float+0x1de>
 80054a8:	2301      	movs	r3, #1
 80054aa:	4652      	mov	r2, sl
 80054ac:	4631      	mov	r1, r6
 80054ae:	4628      	mov	r0, r5
 80054b0:	47b8      	blx	r7
 80054b2:	3001      	adds	r0, #1
 80054b4:	f43f aef9 	beq.w	80052aa <_printf_float+0xb6>
 80054b8:	f109 0901 	add.w	r9, r9, #1
 80054bc:	e7ee      	b.n	800549c <_printf_float+0x2a8>
 80054be:	bf00      	nop
 80054c0:	7fefffff 	.word	0x7fefffff
 80054c4:	080099b0 	.word	0x080099b0
 80054c8:	080099b4 	.word	0x080099b4
 80054cc:	080099bc 	.word	0x080099bc
 80054d0:	080099b8 	.word	0x080099b8
 80054d4:	080099c0 	.word	0x080099c0
 80054d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054dc:	429a      	cmp	r2, r3
 80054de:	bfa8      	it	ge
 80054e0:	461a      	movge	r2, r3
 80054e2:	2a00      	cmp	r2, #0
 80054e4:	4691      	mov	r9, r2
 80054e6:	dc37      	bgt.n	8005558 <_printf_float+0x364>
 80054e8:	f04f 0b00 	mov.w	fp, #0
 80054ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80054f0:	f104 021a 	add.w	r2, r4, #26
 80054f4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80054f8:	ebaa 0309 	sub.w	r3, sl, r9
 80054fc:	455b      	cmp	r3, fp
 80054fe:	dc33      	bgt.n	8005568 <_printf_float+0x374>
 8005500:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005504:	429a      	cmp	r2, r3
 8005506:	db3b      	blt.n	8005580 <_printf_float+0x38c>
 8005508:	6823      	ldr	r3, [r4, #0]
 800550a:	07da      	lsls	r2, r3, #31
 800550c:	d438      	bmi.n	8005580 <_printf_float+0x38c>
 800550e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005510:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005512:	eba3 020a 	sub.w	r2, r3, sl
 8005516:	eba3 0901 	sub.w	r9, r3, r1
 800551a:	4591      	cmp	r9, r2
 800551c:	bfa8      	it	ge
 800551e:	4691      	movge	r9, r2
 8005520:	f1b9 0f00 	cmp.w	r9, #0
 8005524:	dc34      	bgt.n	8005590 <_printf_float+0x39c>
 8005526:	f04f 0800 	mov.w	r8, #0
 800552a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800552e:	f104 0a1a 	add.w	sl, r4, #26
 8005532:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005536:	1a9b      	subs	r3, r3, r2
 8005538:	eba3 0309 	sub.w	r3, r3, r9
 800553c:	4543      	cmp	r3, r8
 800553e:	f77f af7a 	ble.w	8005436 <_printf_float+0x242>
 8005542:	2301      	movs	r3, #1
 8005544:	4652      	mov	r2, sl
 8005546:	4631      	mov	r1, r6
 8005548:	4628      	mov	r0, r5
 800554a:	47b8      	blx	r7
 800554c:	3001      	adds	r0, #1
 800554e:	f43f aeac 	beq.w	80052aa <_printf_float+0xb6>
 8005552:	f108 0801 	add.w	r8, r8, #1
 8005556:	e7ec      	b.n	8005532 <_printf_float+0x33e>
 8005558:	4613      	mov	r3, r2
 800555a:	4631      	mov	r1, r6
 800555c:	4642      	mov	r2, r8
 800555e:	4628      	mov	r0, r5
 8005560:	47b8      	blx	r7
 8005562:	3001      	adds	r0, #1
 8005564:	d1c0      	bne.n	80054e8 <_printf_float+0x2f4>
 8005566:	e6a0      	b.n	80052aa <_printf_float+0xb6>
 8005568:	2301      	movs	r3, #1
 800556a:	4631      	mov	r1, r6
 800556c:	4628      	mov	r0, r5
 800556e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005570:	47b8      	blx	r7
 8005572:	3001      	adds	r0, #1
 8005574:	f43f ae99 	beq.w	80052aa <_printf_float+0xb6>
 8005578:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800557a:	f10b 0b01 	add.w	fp, fp, #1
 800557e:	e7b9      	b.n	80054f4 <_printf_float+0x300>
 8005580:	4631      	mov	r1, r6
 8005582:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005586:	4628      	mov	r0, r5
 8005588:	47b8      	blx	r7
 800558a:	3001      	adds	r0, #1
 800558c:	d1bf      	bne.n	800550e <_printf_float+0x31a>
 800558e:	e68c      	b.n	80052aa <_printf_float+0xb6>
 8005590:	464b      	mov	r3, r9
 8005592:	4631      	mov	r1, r6
 8005594:	4628      	mov	r0, r5
 8005596:	eb08 020a 	add.w	r2, r8, sl
 800559a:	47b8      	blx	r7
 800559c:	3001      	adds	r0, #1
 800559e:	d1c2      	bne.n	8005526 <_printf_float+0x332>
 80055a0:	e683      	b.n	80052aa <_printf_float+0xb6>
 80055a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80055a4:	2a01      	cmp	r2, #1
 80055a6:	dc01      	bgt.n	80055ac <_printf_float+0x3b8>
 80055a8:	07db      	lsls	r3, r3, #31
 80055aa:	d537      	bpl.n	800561c <_printf_float+0x428>
 80055ac:	2301      	movs	r3, #1
 80055ae:	4642      	mov	r2, r8
 80055b0:	4631      	mov	r1, r6
 80055b2:	4628      	mov	r0, r5
 80055b4:	47b8      	blx	r7
 80055b6:	3001      	adds	r0, #1
 80055b8:	f43f ae77 	beq.w	80052aa <_printf_float+0xb6>
 80055bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055c0:	4631      	mov	r1, r6
 80055c2:	4628      	mov	r0, r5
 80055c4:	47b8      	blx	r7
 80055c6:	3001      	adds	r0, #1
 80055c8:	f43f ae6f 	beq.w	80052aa <_printf_float+0xb6>
 80055cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80055d0:	2200      	movs	r2, #0
 80055d2:	2300      	movs	r3, #0
 80055d4:	f7fb f9e8 	bl	80009a8 <__aeabi_dcmpeq>
 80055d8:	b9d8      	cbnz	r0, 8005612 <_printf_float+0x41e>
 80055da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055dc:	f108 0201 	add.w	r2, r8, #1
 80055e0:	3b01      	subs	r3, #1
 80055e2:	4631      	mov	r1, r6
 80055e4:	4628      	mov	r0, r5
 80055e6:	47b8      	blx	r7
 80055e8:	3001      	adds	r0, #1
 80055ea:	d10e      	bne.n	800560a <_printf_float+0x416>
 80055ec:	e65d      	b.n	80052aa <_printf_float+0xb6>
 80055ee:	2301      	movs	r3, #1
 80055f0:	464a      	mov	r2, r9
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	47b8      	blx	r7
 80055f8:	3001      	adds	r0, #1
 80055fa:	f43f ae56 	beq.w	80052aa <_printf_float+0xb6>
 80055fe:	f108 0801 	add.w	r8, r8, #1
 8005602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005604:	3b01      	subs	r3, #1
 8005606:	4543      	cmp	r3, r8
 8005608:	dcf1      	bgt.n	80055ee <_printf_float+0x3fa>
 800560a:	4653      	mov	r3, sl
 800560c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005610:	e6e0      	b.n	80053d4 <_printf_float+0x1e0>
 8005612:	f04f 0800 	mov.w	r8, #0
 8005616:	f104 091a 	add.w	r9, r4, #26
 800561a:	e7f2      	b.n	8005602 <_printf_float+0x40e>
 800561c:	2301      	movs	r3, #1
 800561e:	4642      	mov	r2, r8
 8005620:	e7df      	b.n	80055e2 <_printf_float+0x3ee>
 8005622:	2301      	movs	r3, #1
 8005624:	464a      	mov	r2, r9
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	f43f ae3c 	beq.w	80052aa <_printf_float+0xb6>
 8005632:	f108 0801 	add.w	r8, r8, #1
 8005636:	68e3      	ldr	r3, [r4, #12]
 8005638:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800563a:	1a5b      	subs	r3, r3, r1
 800563c:	4543      	cmp	r3, r8
 800563e:	dcf0      	bgt.n	8005622 <_printf_float+0x42e>
 8005640:	e6fd      	b.n	800543e <_printf_float+0x24a>
 8005642:	f04f 0800 	mov.w	r8, #0
 8005646:	f104 0919 	add.w	r9, r4, #25
 800564a:	e7f4      	b.n	8005636 <_printf_float+0x442>

0800564c <_printf_common>:
 800564c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005650:	4616      	mov	r6, r2
 8005652:	4699      	mov	r9, r3
 8005654:	688a      	ldr	r2, [r1, #8]
 8005656:	690b      	ldr	r3, [r1, #16]
 8005658:	4607      	mov	r7, r0
 800565a:	4293      	cmp	r3, r2
 800565c:	bfb8      	it	lt
 800565e:	4613      	movlt	r3, r2
 8005660:	6033      	str	r3, [r6, #0]
 8005662:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005666:	460c      	mov	r4, r1
 8005668:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800566c:	b10a      	cbz	r2, 8005672 <_printf_common+0x26>
 800566e:	3301      	adds	r3, #1
 8005670:	6033      	str	r3, [r6, #0]
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	0699      	lsls	r1, r3, #26
 8005676:	bf42      	ittt	mi
 8005678:	6833      	ldrmi	r3, [r6, #0]
 800567a:	3302      	addmi	r3, #2
 800567c:	6033      	strmi	r3, [r6, #0]
 800567e:	6825      	ldr	r5, [r4, #0]
 8005680:	f015 0506 	ands.w	r5, r5, #6
 8005684:	d106      	bne.n	8005694 <_printf_common+0x48>
 8005686:	f104 0a19 	add.w	sl, r4, #25
 800568a:	68e3      	ldr	r3, [r4, #12]
 800568c:	6832      	ldr	r2, [r6, #0]
 800568e:	1a9b      	subs	r3, r3, r2
 8005690:	42ab      	cmp	r3, r5
 8005692:	dc28      	bgt.n	80056e6 <_printf_common+0x9a>
 8005694:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005698:	1e13      	subs	r3, r2, #0
 800569a:	6822      	ldr	r2, [r4, #0]
 800569c:	bf18      	it	ne
 800569e:	2301      	movne	r3, #1
 80056a0:	0692      	lsls	r2, r2, #26
 80056a2:	d42d      	bmi.n	8005700 <_printf_common+0xb4>
 80056a4:	4649      	mov	r1, r9
 80056a6:	4638      	mov	r0, r7
 80056a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056ac:	47c0      	blx	r8
 80056ae:	3001      	adds	r0, #1
 80056b0:	d020      	beq.n	80056f4 <_printf_common+0xa8>
 80056b2:	6823      	ldr	r3, [r4, #0]
 80056b4:	68e5      	ldr	r5, [r4, #12]
 80056b6:	f003 0306 	and.w	r3, r3, #6
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	bf18      	it	ne
 80056be:	2500      	movne	r5, #0
 80056c0:	6832      	ldr	r2, [r6, #0]
 80056c2:	f04f 0600 	mov.w	r6, #0
 80056c6:	68a3      	ldr	r3, [r4, #8]
 80056c8:	bf08      	it	eq
 80056ca:	1aad      	subeq	r5, r5, r2
 80056cc:	6922      	ldr	r2, [r4, #16]
 80056ce:	bf08      	it	eq
 80056d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056d4:	4293      	cmp	r3, r2
 80056d6:	bfc4      	itt	gt
 80056d8:	1a9b      	subgt	r3, r3, r2
 80056da:	18ed      	addgt	r5, r5, r3
 80056dc:	341a      	adds	r4, #26
 80056de:	42b5      	cmp	r5, r6
 80056e0:	d11a      	bne.n	8005718 <_printf_common+0xcc>
 80056e2:	2000      	movs	r0, #0
 80056e4:	e008      	b.n	80056f8 <_printf_common+0xac>
 80056e6:	2301      	movs	r3, #1
 80056e8:	4652      	mov	r2, sl
 80056ea:	4649      	mov	r1, r9
 80056ec:	4638      	mov	r0, r7
 80056ee:	47c0      	blx	r8
 80056f0:	3001      	adds	r0, #1
 80056f2:	d103      	bne.n	80056fc <_printf_common+0xb0>
 80056f4:	f04f 30ff 	mov.w	r0, #4294967295
 80056f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056fc:	3501      	adds	r5, #1
 80056fe:	e7c4      	b.n	800568a <_printf_common+0x3e>
 8005700:	2030      	movs	r0, #48	; 0x30
 8005702:	18e1      	adds	r1, r4, r3
 8005704:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800570e:	4422      	add	r2, r4
 8005710:	3302      	adds	r3, #2
 8005712:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005716:	e7c5      	b.n	80056a4 <_printf_common+0x58>
 8005718:	2301      	movs	r3, #1
 800571a:	4622      	mov	r2, r4
 800571c:	4649      	mov	r1, r9
 800571e:	4638      	mov	r0, r7
 8005720:	47c0      	blx	r8
 8005722:	3001      	adds	r0, #1
 8005724:	d0e6      	beq.n	80056f4 <_printf_common+0xa8>
 8005726:	3601      	adds	r6, #1
 8005728:	e7d9      	b.n	80056de <_printf_common+0x92>
	...

0800572c <_printf_i>:
 800572c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005730:	7e0f      	ldrb	r7, [r1, #24]
 8005732:	4691      	mov	r9, r2
 8005734:	2f78      	cmp	r7, #120	; 0x78
 8005736:	4680      	mov	r8, r0
 8005738:	460c      	mov	r4, r1
 800573a:	469a      	mov	sl, r3
 800573c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800573e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005742:	d807      	bhi.n	8005754 <_printf_i+0x28>
 8005744:	2f62      	cmp	r7, #98	; 0x62
 8005746:	d80a      	bhi.n	800575e <_printf_i+0x32>
 8005748:	2f00      	cmp	r7, #0
 800574a:	f000 80d9 	beq.w	8005900 <_printf_i+0x1d4>
 800574e:	2f58      	cmp	r7, #88	; 0x58
 8005750:	f000 80a4 	beq.w	800589c <_printf_i+0x170>
 8005754:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005758:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800575c:	e03a      	b.n	80057d4 <_printf_i+0xa8>
 800575e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005762:	2b15      	cmp	r3, #21
 8005764:	d8f6      	bhi.n	8005754 <_printf_i+0x28>
 8005766:	a101      	add	r1, pc, #4	; (adr r1, 800576c <_printf_i+0x40>)
 8005768:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800576c:	080057c5 	.word	0x080057c5
 8005770:	080057d9 	.word	0x080057d9
 8005774:	08005755 	.word	0x08005755
 8005778:	08005755 	.word	0x08005755
 800577c:	08005755 	.word	0x08005755
 8005780:	08005755 	.word	0x08005755
 8005784:	080057d9 	.word	0x080057d9
 8005788:	08005755 	.word	0x08005755
 800578c:	08005755 	.word	0x08005755
 8005790:	08005755 	.word	0x08005755
 8005794:	08005755 	.word	0x08005755
 8005798:	080058e7 	.word	0x080058e7
 800579c:	08005809 	.word	0x08005809
 80057a0:	080058c9 	.word	0x080058c9
 80057a4:	08005755 	.word	0x08005755
 80057a8:	08005755 	.word	0x08005755
 80057ac:	08005909 	.word	0x08005909
 80057b0:	08005755 	.word	0x08005755
 80057b4:	08005809 	.word	0x08005809
 80057b8:	08005755 	.word	0x08005755
 80057bc:	08005755 	.word	0x08005755
 80057c0:	080058d1 	.word	0x080058d1
 80057c4:	682b      	ldr	r3, [r5, #0]
 80057c6:	1d1a      	adds	r2, r3, #4
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	602a      	str	r2, [r5, #0]
 80057cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057d4:	2301      	movs	r3, #1
 80057d6:	e0a4      	b.n	8005922 <_printf_i+0x1f6>
 80057d8:	6820      	ldr	r0, [r4, #0]
 80057da:	6829      	ldr	r1, [r5, #0]
 80057dc:	0606      	lsls	r6, r0, #24
 80057de:	f101 0304 	add.w	r3, r1, #4
 80057e2:	d50a      	bpl.n	80057fa <_printf_i+0xce>
 80057e4:	680e      	ldr	r6, [r1, #0]
 80057e6:	602b      	str	r3, [r5, #0]
 80057e8:	2e00      	cmp	r6, #0
 80057ea:	da03      	bge.n	80057f4 <_printf_i+0xc8>
 80057ec:	232d      	movs	r3, #45	; 0x2d
 80057ee:	4276      	negs	r6, r6
 80057f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057f4:	230a      	movs	r3, #10
 80057f6:	485e      	ldr	r0, [pc, #376]	; (8005970 <_printf_i+0x244>)
 80057f8:	e019      	b.n	800582e <_printf_i+0x102>
 80057fa:	680e      	ldr	r6, [r1, #0]
 80057fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005800:	602b      	str	r3, [r5, #0]
 8005802:	bf18      	it	ne
 8005804:	b236      	sxthne	r6, r6
 8005806:	e7ef      	b.n	80057e8 <_printf_i+0xbc>
 8005808:	682b      	ldr	r3, [r5, #0]
 800580a:	6820      	ldr	r0, [r4, #0]
 800580c:	1d19      	adds	r1, r3, #4
 800580e:	6029      	str	r1, [r5, #0]
 8005810:	0601      	lsls	r1, r0, #24
 8005812:	d501      	bpl.n	8005818 <_printf_i+0xec>
 8005814:	681e      	ldr	r6, [r3, #0]
 8005816:	e002      	b.n	800581e <_printf_i+0xf2>
 8005818:	0646      	lsls	r6, r0, #25
 800581a:	d5fb      	bpl.n	8005814 <_printf_i+0xe8>
 800581c:	881e      	ldrh	r6, [r3, #0]
 800581e:	2f6f      	cmp	r7, #111	; 0x6f
 8005820:	bf0c      	ite	eq
 8005822:	2308      	moveq	r3, #8
 8005824:	230a      	movne	r3, #10
 8005826:	4852      	ldr	r0, [pc, #328]	; (8005970 <_printf_i+0x244>)
 8005828:	2100      	movs	r1, #0
 800582a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800582e:	6865      	ldr	r5, [r4, #4]
 8005830:	2d00      	cmp	r5, #0
 8005832:	bfa8      	it	ge
 8005834:	6821      	ldrge	r1, [r4, #0]
 8005836:	60a5      	str	r5, [r4, #8]
 8005838:	bfa4      	itt	ge
 800583a:	f021 0104 	bicge.w	r1, r1, #4
 800583e:	6021      	strge	r1, [r4, #0]
 8005840:	b90e      	cbnz	r6, 8005846 <_printf_i+0x11a>
 8005842:	2d00      	cmp	r5, #0
 8005844:	d04d      	beq.n	80058e2 <_printf_i+0x1b6>
 8005846:	4615      	mov	r5, r2
 8005848:	fbb6 f1f3 	udiv	r1, r6, r3
 800584c:	fb03 6711 	mls	r7, r3, r1, r6
 8005850:	5dc7      	ldrb	r7, [r0, r7]
 8005852:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005856:	4637      	mov	r7, r6
 8005858:	42bb      	cmp	r3, r7
 800585a:	460e      	mov	r6, r1
 800585c:	d9f4      	bls.n	8005848 <_printf_i+0x11c>
 800585e:	2b08      	cmp	r3, #8
 8005860:	d10b      	bne.n	800587a <_printf_i+0x14e>
 8005862:	6823      	ldr	r3, [r4, #0]
 8005864:	07de      	lsls	r6, r3, #31
 8005866:	d508      	bpl.n	800587a <_printf_i+0x14e>
 8005868:	6923      	ldr	r3, [r4, #16]
 800586a:	6861      	ldr	r1, [r4, #4]
 800586c:	4299      	cmp	r1, r3
 800586e:	bfde      	ittt	le
 8005870:	2330      	movle	r3, #48	; 0x30
 8005872:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005876:	f105 35ff 	addle.w	r5, r5, #4294967295
 800587a:	1b52      	subs	r2, r2, r5
 800587c:	6122      	str	r2, [r4, #16]
 800587e:	464b      	mov	r3, r9
 8005880:	4621      	mov	r1, r4
 8005882:	4640      	mov	r0, r8
 8005884:	f8cd a000 	str.w	sl, [sp]
 8005888:	aa03      	add	r2, sp, #12
 800588a:	f7ff fedf 	bl	800564c <_printf_common>
 800588e:	3001      	adds	r0, #1
 8005890:	d14c      	bne.n	800592c <_printf_i+0x200>
 8005892:	f04f 30ff 	mov.w	r0, #4294967295
 8005896:	b004      	add	sp, #16
 8005898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800589c:	4834      	ldr	r0, [pc, #208]	; (8005970 <_printf_i+0x244>)
 800589e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058a2:	6829      	ldr	r1, [r5, #0]
 80058a4:	6823      	ldr	r3, [r4, #0]
 80058a6:	f851 6b04 	ldr.w	r6, [r1], #4
 80058aa:	6029      	str	r1, [r5, #0]
 80058ac:	061d      	lsls	r5, r3, #24
 80058ae:	d514      	bpl.n	80058da <_printf_i+0x1ae>
 80058b0:	07df      	lsls	r7, r3, #31
 80058b2:	bf44      	itt	mi
 80058b4:	f043 0320 	orrmi.w	r3, r3, #32
 80058b8:	6023      	strmi	r3, [r4, #0]
 80058ba:	b91e      	cbnz	r6, 80058c4 <_printf_i+0x198>
 80058bc:	6823      	ldr	r3, [r4, #0]
 80058be:	f023 0320 	bic.w	r3, r3, #32
 80058c2:	6023      	str	r3, [r4, #0]
 80058c4:	2310      	movs	r3, #16
 80058c6:	e7af      	b.n	8005828 <_printf_i+0xfc>
 80058c8:	6823      	ldr	r3, [r4, #0]
 80058ca:	f043 0320 	orr.w	r3, r3, #32
 80058ce:	6023      	str	r3, [r4, #0]
 80058d0:	2378      	movs	r3, #120	; 0x78
 80058d2:	4828      	ldr	r0, [pc, #160]	; (8005974 <_printf_i+0x248>)
 80058d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80058d8:	e7e3      	b.n	80058a2 <_printf_i+0x176>
 80058da:	0659      	lsls	r1, r3, #25
 80058dc:	bf48      	it	mi
 80058de:	b2b6      	uxthmi	r6, r6
 80058e0:	e7e6      	b.n	80058b0 <_printf_i+0x184>
 80058e2:	4615      	mov	r5, r2
 80058e4:	e7bb      	b.n	800585e <_printf_i+0x132>
 80058e6:	682b      	ldr	r3, [r5, #0]
 80058e8:	6826      	ldr	r6, [r4, #0]
 80058ea:	1d18      	adds	r0, r3, #4
 80058ec:	6961      	ldr	r1, [r4, #20]
 80058ee:	6028      	str	r0, [r5, #0]
 80058f0:	0635      	lsls	r5, r6, #24
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	d501      	bpl.n	80058fa <_printf_i+0x1ce>
 80058f6:	6019      	str	r1, [r3, #0]
 80058f8:	e002      	b.n	8005900 <_printf_i+0x1d4>
 80058fa:	0670      	lsls	r0, r6, #25
 80058fc:	d5fb      	bpl.n	80058f6 <_printf_i+0x1ca>
 80058fe:	8019      	strh	r1, [r3, #0]
 8005900:	2300      	movs	r3, #0
 8005902:	4615      	mov	r5, r2
 8005904:	6123      	str	r3, [r4, #16]
 8005906:	e7ba      	b.n	800587e <_printf_i+0x152>
 8005908:	682b      	ldr	r3, [r5, #0]
 800590a:	2100      	movs	r1, #0
 800590c:	1d1a      	adds	r2, r3, #4
 800590e:	602a      	str	r2, [r5, #0]
 8005910:	681d      	ldr	r5, [r3, #0]
 8005912:	6862      	ldr	r2, [r4, #4]
 8005914:	4628      	mov	r0, r5
 8005916:	f002 faed 	bl	8007ef4 <memchr>
 800591a:	b108      	cbz	r0, 8005920 <_printf_i+0x1f4>
 800591c:	1b40      	subs	r0, r0, r5
 800591e:	6060      	str	r0, [r4, #4]
 8005920:	6863      	ldr	r3, [r4, #4]
 8005922:	6123      	str	r3, [r4, #16]
 8005924:	2300      	movs	r3, #0
 8005926:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800592a:	e7a8      	b.n	800587e <_printf_i+0x152>
 800592c:	462a      	mov	r2, r5
 800592e:	4649      	mov	r1, r9
 8005930:	4640      	mov	r0, r8
 8005932:	6923      	ldr	r3, [r4, #16]
 8005934:	47d0      	blx	sl
 8005936:	3001      	adds	r0, #1
 8005938:	d0ab      	beq.n	8005892 <_printf_i+0x166>
 800593a:	6823      	ldr	r3, [r4, #0]
 800593c:	079b      	lsls	r3, r3, #30
 800593e:	d413      	bmi.n	8005968 <_printf_i+0x23c>
 8005940:	68e0      	ldr	r0, [r4, #12]
 8005942:	9b03      	ldr	r3, [sp, #12]
 8005944:	4298      	cmp	r0, r3
 8005946:	bfb8      	it	lt
 8005948:	4618      	movlt	r0, r3
 800594a:	e7a4      	b.n	8005896 <_printf_i+0x16a>
 800594c:	2301      	movs	r3, #1
 800594e:	4632      	mov	r2, r6
 8005950:	4649      	mov	r1, r9
 8005952:	4640      	mov	r0, r8
 8005954:	47d0      	blx	sl
 8005956:	3001      	adds	r0, #1
 8005958:	d09b      	beq.n	8005892 <_printf_i+0x166>
 800595a:	3501      	adds	r5, #1
 800595c:	68e3      	ldr	r3, [r4, #12]
 800595e:	9903      	ldr	r1, [sp, #12]
 8005960:	1a5b      	subs	r3, r3, r1
 8005962:	42ab      	cmp	r3, r5
 8005964:	dcf2      	bgt.n	800594c <_printf_i+0x220>
 8005966:	e7eb      	b.n	8005940 <_printf_i+0x214>
 8005968:	2500      	movs	r5, #0
 800596a:	f104 0619 	add.w	r6, r4, #25
 800596e:	e7f5      	b.n	800595c <_printf_i+0x230>
 8005970:	080099c2 	.word	0x080099c2
 8005974:	080099d3 	.word	0x080099d3

08005978 <_scanf_float>:
 8005978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800597c:	b087      	sub	sp, #28
 800597e:	9303      	str	r3, [sp, #12]
 8005980:	688b      	ldr	r3, [r1, #8]
 8005982:	4617      	mov	r7, r2
 8005984:	1e5a      	subs	r2, r3, #1
 8005986:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800598a:	bf85      	ittet	hi
 800598c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005990:	195b      	addhi	r3, r3, r5
 8005992:	2300      	movls	r3, #0
 8005994:	9302      	strhi	r3, [sp, #8]
 8005996:	bf88      	it	hi
 8005998:	f240 135d 	movwhi	r3, #349	; 0x15d
 800599c:	468b      	mov	fp, r1
 800599e:	f04f 0500 	mov.w	r5, #0
 80059a2:	bf8c      	ite	hi
 80059a4:	608b      	strhi	r3, [r1, #8]
 80059a6:	9302      	strls	r3, [sp, #8]
 80059a8:	680b      	ldr	r3, [r1, #0]
 80059aa:	4680      	mov	r8, r0
 80059ac:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80059b0:	f84b 3b1c 	str.w	r3, [fp], #28
 80059b4:	460c      	mov	r4, r1
 80059b6:	465e      	mov	r6, fp
 80059b8:	46aa      	mov	sl, r5
 80059ba:	46a9      	mov	r9, r5
 80059bc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80059c0:	9501      	str	r5, [sp, #4]
 80059c2:	68a2      	ldr	r2, [r4, #8]
 80059c4:	b152      	cbz	r2, 80059dc <_scanf_float+0x64>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	2b4e      	cmp	r3, #78	; 0x4e
 80059cc:	d864      	bhi.n	8005a98 <_scanf_float+0x120>
 80059ce:	2b40      	cmp	r3, #64	; 0x40
 80059d0:	d83c      	bhi.n	8005a4c <_scanf_float+0xd4>
 80059d2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80059d6:	b2c8      	uxtb	r0, r1
 80059d8:	280e      	cmp	r0, #14
 80059da:	d93a      	bls.n	8005a52 <_scanf_float+0xda>
 80059dc:	f1b9 0f00 	cmp.w	r9, #0
 80059e0:	d003      	beq.n	80059ea <_scanf_float+0x72>
 80059e2:	6823      	ldr	r3, [r4, #0]
 80059e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059e8:	6023      	str	r3, [r4, #0]
 80059ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059ee:	f1ba 0f01 	cmp.w	sl, #1
 80059f2:	f200 8113 	bhi.w	8005c1c <_scanf_float+0x2a4>
 80059f6:	455e      	cmp	r6, fp
 80059f8:	f200 8105 	bhi.w	8005c06 <_scanf_float+0x28e>
 80059fc:	2501      	movs	r5, #1
 80059fe:	4628      	mov	r0, r5
 8005a00:	b007      	add	sp, #28
 8005a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a06:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005a0a:	2a0d      	cmp	r2, #13
 8005a0c:	d8e6      	bhi.n	80059dc <_scanf_float+0x64>
 8005a0e:	a101      	add	r1, pc, #4	; (adr r1, 8005a14 <_scanf_float+0x9c>)
 8005a10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005a14:	08005b53 	.word	0x08005b53
 8005a18:	080059dd 	.word	0x080059dd
 8005a1c:	080059dd 	.word	0x080059dd
 8005a20:	080059dd 	.word	0x080059dd
 8005a24:	08005bb3 	.word	0x08005bb3
 8005a28:	08005b8b 	.word	0x08005b8b
 8005a2c:	080059dd 	.word	0x080059dd
 8005a30:	080059dd 	.word	0x080059dd
 8005a34:	08005b61 	.word	0x08005b61
 8005a38:	080059dd 	.word	0x080059dd
 8005a3c:	080059dd 	.word	0x080059dd
 8005a40:	080059dd 	.word	0x080059dd
 8005a44:	080059dd 	.word	0x080059dd
 8005a48:	08005b19 	.word	0x08005b19
 8005a4c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005a50:	e7db      	b.n	8005a0a <_scanf_float+0x92>
 8005a52:	290e      	cmp	r1, #14
 8005a54:	d8c2      	bhi.n	80059dc <_scanf_float+0x64>
 8005a56:	a001      	add	r0, pc, #4	; (adr r0, 8005a5c <_scanf_float+0xe4>)
 8005a58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005a5c:	08005b0b 	.word	0x08005b0b
 8005a60:	080059dd 	.word	0x080059dd
 8005a64:	08005b0b 	.word	0x08005b0b
 8005a68:	08005b9f 	.word	0x08005b9f
 8005a6c:	080059dd 	.word	0x080059dd
 8005a70:	08005ab9 	.word	0x08005ab9
 8005a74:	08005af5 	.word	0x08005af5
 8005a78:	08005af5 	.word	0x08005af5
 8005a7c:	08005af5 	.word	0x08005af5
 8005a80:	08005af5 	.word	0x08005af5
 8005a84:	08005af5 	.word	0x08005af5
 8005a88:	08005af5 	.word	0x08005af5
 8005a8c:	08005af5 	.word	0x08005af5
 8005a90:	08005af5 	.word	0x08005af5
 8005a94:	08005af5 	.word	0x08005af5
 8005a98:	2b6e      	cmp	r3, #110	; 0x6e
 8005a9a:	d809      	bhi.n	8005ab0 <_scanf_float+0x138>
 8005a9c:	2b60      	cmp	r3, #96	; 0x60
 8005a9e:	d8b2      	bhi.n	8005a06 <_scanf_float+0x8e>
 8005aa0:	2b54      	cmp	r3, #84	; 0x54
 8005aa2:	d077      	beq.n	8005b94 <_scanf_float+0x21c>
 8005aa4:	2b59      	cmp	r3, #89	; 0x59
 8005aa6:	d199      	bne.n	80059dc <_scanf_float+0x64>
 8005aa8:	2d07      	cmp	r5, #7
 8005aaa:	d197      	bne.n	80059dc <_scanf_float+0x64>
 8005aac:	2508      	movs	r5, #8
 8005aae:	e029      	b.n	8005b04 <_scanf_float+0x18c>
 8005ab0:	2b74      	cmp	r3, #116	; 0x74
 8005ab2:	d06f      	beq.n	8005b94 <_scanf_float+0x21c>
 8005ab4:	2b79      	cmp	r3, #121	; 0x79
 8005ab6:	e7f6      	b.n	8005aa6 <_scanf_float+0x12e>
 8005ab8:	6821      	ldr	r1, [r4, #0]
 8005aba:	05c8      	lsls	r0, r1, #23
 8005abc:	d51a      	bpl.n	8005af4 <_scanf_float+0x17c>
 8005abe:	9b02      	ldr	r3, [sp, #8]
 8005ac0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005ac4:	6021      	str	r1, [r4, #0]
 8005ac6:	f109 0901 	add.w	r9, r9, #1
 8005aca:	b11b      	cbz	r3, 8005ad4 <_scanf_float+0x15c>
 8005acc:	3b01      	subs	r3, #1
 8005ace:	3201      	adds	r2, #1
 8005ad0:	9302      	str	r3, [sp, #8]
 8005ad2:	60a2      	str	r2, [r4, #8]
 8005ad4:	68a3      	ldr	r3, [r4, #8]
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	60a3      	str	r3, [r4, #8]
 8005ada:	6923      	ldr	r3, [r4, #16]
 8005adc:	3301      	adds	r3, #1
 8005ade:	6123      	str	r3, [r4, #16]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	607b      	str	r3, [r7, #4]
 8005ae8:	f340 8084 	ble.w	8005bf4 <_scanf_float+0x27c>
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	3301      	adds	r3, #1
 8005af0:	603b      	str	r3, [r7, #0]
 8005af2:	e766      	b.n	80059c2 <_scanf_float+0x4a>
 8005af4:	eb1a 0f05 	cmn.w	sl, r5
 8005af8:	f47f af70 	bne.w	80059dc <_scanf_float+0x64>
 8005afc:	6822      	ldr	r2, [r4, #0]
 8005afe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005b02:	6022      	str	r2, [r4, #0]
 8005b04:	f806 3b01 	strb.w	r3, [r6], #1
 8005b08:	e7e4      	b.n	8005ad4 <_scanf_float+0x15c>
 8005b0a:	6822      	ldr	r2, [r4, #0]
 8005b0c:	0610      	lsls	r0, r2, #24
 8005b0e:	f57f af65 	bpl.w	80059dc <_scanf_float+0x64>
 8005b12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b16:	e7f4      	b.n	8005b02 <_scanf_float+0x18a>
 8005b18:	f1ba 0f00 	cmp.w	sl, #0
 8005b1c:	d10e      	bne.n	8005b3c <_scanf_float+0x1c4>
 8005b1e:	f1b9 0f00 	cmp.w	r9, #0
 8005b22:	d10e      	bne.n	8005b42 <_scanf_float+0x1ca>
 8005b24:	6822      	ldr	r2, [r4, #0]
 8005b26:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005b2a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005b2e:	d108      	bne.n	8005b42 <_scanf_float+0x1ca>
 8005b30:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005b34:	f04f 0a01 	mov.w	sl, #1
 8005b38:	6022      	str	r2, [r4, #0]
 8005b3a:	e7e3      	b.n	8005b04 <_scanf_float+0x18c>
 8005b3c:	f1ba 0f02 	cmp.w	sl, #2
 8005b40:	d055      	beq.n	8005bee <_scanf_float+0x276>
 8005b42:	2d01      	cmp	r5, #1
 8005b44:	d002      	beq.n	8005b4c <_scanf_float+0x1d4>
 8005b46:	2d04      	cmp	r5, #4
 8005b48:	f47f af48 	bne.w	80059dc <_scanf_float+0x64>
 8005b4c:	3501      	adds	r5, #1
 8005b4e:	b2ed      	uxtb	r5, r5
 8005b50:	e7d8      	b.n	8005b04 <_scanf_float+0x18c>
 8005b52:	f1ba 0f01 	cmp.w	sl, #1
 8005b56:	f47f af41 	bne.w	80059dc <_scanf_float+0x64>
 8005b5a:	f04f 0a02 	mov.w	sl, #2
 8005b5e:	e7d1      	b.n	8005b04 <_scanf_float+0x18c>
 8005b60:	b97d      	cbnz	r5, 8005b82 <_scanf_float+0x20a>
 8005b62:	f1b9 0f00 	cmp.w	r9, #0
 8005b66:	f47f af3c 	bne.w	80059e2 <_scanf_float+0x6a>
 8005b6a:	6822      	ldr	r2, [r4, #0]
 8005b6c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005b70:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005b74:	f47f af39 	bne.w	80059ea <_scanf_float+0x72>
 8005b78:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005b7c:	2501      	movs	r5, #1
 8005b7e:	6022      	str	r2, [r4, #0]
 8005b80:	e7c0      	b.n	8005b04 <_scanf_float+0x18c>
 8005b82:	2d03      	cmp	r5, #3
 8005b84:	d0e2      	beq.n	8005b4c <_scanf_float+0x1d4>
 8005b86:	2d05      	cmp	r5, #5
 8005b88:	e7de      	b.n	8005b48 <_scanf_float+0x1d0>
 8005b8a:	2d02      	cmp	r5, #2
 8005b8c:	f47f af26 	bne.w	80059dc <_scanf_float+0x64>
 8005b90:	2503      	movs	r5, #3
 8005b92:	e7b7      	b.n	8005b04 <_scanf_float+0x18c>
 8005b94:	2d06      	cmp	r5, #6
 8005b96:	f47f af21 	bne.w	80059dc <_scanf_float+0x64>
 8005b9a:	2507      	movs	r5, #7
 8005b9c:	e7b2      	b.n	8005b04 <_scanf_float+0x18c>
 8005b9e:	6822      	ldr	r2, [r4, #0]
 8005ba0:	0591      	lsls	r1, r2, #22
 8005ba2:	f57f af1b 	bpl.w	80059dc <_scanf_float+0x64>
 8005ba6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005baa:	6022      	str	r2, [r4, #0]
 8005bac:	f8cd 9004 	str.w	r9, [sp, #4]
 8005bb0:	e7a8      	b.n	8005b04 <_scanf_float+0x18c>
 8005bb2:	6822      	ldr	r2, [r4, #0]
 8005bb4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005bb8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005bbc:	d006      	beq.n	8005bcc <_scanf_float+0x254>
 8005bbe:	0550      	lsls	r0, r2, #21
 8005bc0:	f57f af0c 	bpl.w	80059dc <_scanf_float+0x64>
 8005bc4:	f1b9 0f00 	cmp.w	r9, #0
 8005bc8:	f43f af0f 	beq.w	80059ea <_scanf_float+0x72>
 8005bcc:	0591      	lsls	r1, r2, #22
 8005bce:	bf58      	it	pl
 8005bd0:	9901      	ldrpl	r1, [sp, #4]
 8005bd2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005bd6:	bf58      	it	pl
 8005bd8:	eba9 0101 	subpl.w	r1, r9, r1
 8005bdc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005be0:	f04f 0900 	mov.w	r9, #0
 8005be4:	bf58      	it	pl
 8005be6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005bea:	6022      	str	r2, [r4, #0]
 8005bec:	e78a      	b.n	8005b04 <_scanf_float+0x18c>
 8005bee:	f04f 0a03 	mov.w	sl, #3
 8005bf2:	e787      	b.n	8005b04 <_scanf_float+0x18c>
 8005bf4:	4639      	mov	r1, r7
 8005bf6:	4640      	mov	r0, r8
 8005bf8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005bfc:	4798      	blx	r3
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	f43f aedf 	beq.w	80059c2 <_scanf_float+0x4a>
 8005c04:	e6ea      	b.n	80059dc <_scanf_float+0x64>
 8005c06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c0a:	463a      	mov	r2, r7
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c12:	4798      	blx	r3
 8005c14:	6923      	ldr	r3, [r4, #16]
 8005c16:	3b01      	subs	r3, #1
 8005c18:	6123      	str	r3, [r4, #16]
 8005c1a:	e6ec      	b.n	80059f6 <_scanf_float+0x7e>
 8005c1c:	1e6b      	subs	r3, r5, #1
 8005c1e:	2b06      	cmp	r3, #6
 8005c20:	d825      	bhi.n	8005c6e <_scanf_float+0x2f6>
 8005c22:	2d02      	cmp	r5, #2
 8005c24:	d836      	bhi.n	8005c94 <_scanf_float+0x31c>
 8005c26:	455e      	cmp	r6, fp
 8005c28:	f67f aee8 	bls.w	80059fc <_scanf_float+0x84>
 8005c2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c30:	463a      	mov	r2, r7
 8005c32:	4640      	mov	r0, r8
 8005c34:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c38:	4798      	blx	r3
 8005c3a:	6923      	ldr	r3, [r4, #16]
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	6123      	str	r3, [r4, #16]
 8005c40:	e7f1      	b.n	8005c26 <_scanf_float+0x2ae>
 8005c42:	9802      	ldr	r0, [sp, #8]
 8005c44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c48:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005c4c:	463a      	mov	r2, r7
 8005c4e:	9002      	str	r0, [sp, #8]
 8005c50:	4640      	mov	r0, r8
 8005c52:	4798      	blx	r3
 8005c54:	6923      	ldr	r3, [r4, #16]
 8005c56:	3b01      	subs	r3, #1
 8005c58:	6123      	str	r3, [r4, #16]
 8005c5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c5e:	fa5f fa8a 	uxtb.w	sl, sl
 8005c62:	f1ba 0f02 	cmp.w	sl, #2
 8005c66:	d1ec      	bne.n	8005c42 <_scanf_float+0x2ca>
 8005c68:	3d03      	subs	r5, #3
 8005c6a:	b2ed      	uxtb	r5, r5
 8005c6c:	1b76      	subs	r6, r6, r5
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	05da      	lsls	r2, r3, #23
 8005c72:	d52f      	bpl.n	8005cd4 <_scanf_float+0x35c>
 8005c74:	055b      	lsls	r3, r3, #21
 8005c76:	d510      	bpl.n	8005c9a <_scanf_float+0x322>
 8005c78:	455e      	cmp	r6, fp
 8005c7a:	f67f aebf 	bls.w	80059fc <_scanf_float+0x84>
 8005c7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c82:	463a      	mov	r2, r7
 8005c84:	4640      	mov	r0, r8
 8005c86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c8a:	4798      	blx	r3
 8005c8c:	6923      	ldr	r3, [r4, #16]
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	6123      	str	r3, [r4, #16]
 8005c92:	e7f1      	b.n	8005c78 <_scanf_float+0x300>
 8005c94:	46aa      	mov	sl, r5
 8005c96:	9602      	str	r6, [sp, #8]
 8005c98:	e7df      	b.n	8005c5a <_scanf_float+0x2e2>
 8005c9a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005c9e:	6923      	ldr	r3, [r4, #16]
 8005ca0:	2965      	cmp	r1, #101	; 0x65
 8005ca2:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ca6:	f106 35ff 	add.w	r5, r6, #4294967295
 8005caa:	6123      	str	r3, [r4, #16]
 8005cac:	d00c      	beq.n	8005cc8 <_scanf_float+0x350>
 8005cae:	2945      	cmp	r1, #69	; 0x45
 8005cb0:	d00a      	beq.n	8005cc8 <_scanf_float+0x350>
 8005cb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005cb6:	463a      	mov	r2, r7
 8005cb8:	4640      	mov	r0, r8
 8005cba:	4798      	blx	r3
 8005cbc:	6923      	ldr	r3, [r4, #16]
 8005cbe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	1eb5      	subs	r5, r6, #2
 8005cc6:	6123      	str	r3, [r4, #16]
 8005cc8:	463a      	mov	r2, r7
 8005cca:	4640      	mov	r0, r8
 8005ccc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005cd0:	4798      	blx	r3
 8005cd2:	462e      	mov	r6, r5
 8005cd4:	6825      	ldr	r5, [r4, #0]
 8005cd6:	f015 0510 	ands.w	r5, r5, #16
 8005cda:	d155      	bne.n	8005d88 <_scanf_float+0x410>
 8005cdc:	7035      	strb	r5, [r6, #0]
 8005cde:	6823      	ldr	r3, [r4, #0]
 8005ce0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ce8:	d11b      	bne.n	8005d22 <_scanf_float+0x3aa>
 8005cea:	9b01      	ldr	r3, [sp, #4]
 8005cec:	454b      	cmp	r3, r9
 8005cee:	eba3 0209 	sub.w	r2, r3, r9
 8005cf2:	d123      	bne.n	8005d3c <_scanf_float+0x3c4>
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	4659      	mov	r1, fp
 8005cf8:	4640      	mov	r0, r8
 8005cfa:	f000 fe79 	bl	80069f0 <_strtod_r>
 8005cfe:	6822      	ldr	r2, [r4, #0]
 8005d00:	9b03      	ldr	r3, [sp, #12]
 8005d02:	f012 0f02 	tst.w	r2, #2
 8005d06:	4606      	mov	r6, r0
 8005d08:	460f      	mov	r7, r1
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	d021      	beq.n	8005d52 <_scanf_float+0x3da>
 8005d0e:	1d1a      	adds	r2, r3, #4
 8005d10:	9903      	ldr	r1, [sp, #12]
 8005d12:	600a      	str	r2, [r1, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	e9c3 6700 	strd	r6, r7, [r3]
 8005d1a:	68e3      	ldr	r3, [r4, #12]
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	60e3      	str	r3, [r4, #12]
 8005d20:	e66d      	b.n	80059fe <_scanf_float+0x86>
 8005d22:	9b04      	ldr	r3, [sp, #16]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d0e5      	beq.n	8005cf4 <_scanf_float+0x37c>
 8005d28:	9905      	ldr	r1, [sp, #20]
 8005d2a:	230a      	movs	r3, #10
 8005d2c:	462a      	mov	r2, r5
 8005d2e:	4640      	mov	r0, r8
 8005d30:	3101      	adds	r1, #1
 8005d32:	f000 fedf 	bl	8006af4 <_strtol_r>
 8005d36:	9b04      	ldr	r3, [sp, #16]
 8005d38:	9e05      	ldr	r6, [sp, #20]
 8005d3a:	1ac2      	subs	r2, r0, r3
 8005d3c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005d40:	429e      	cmp	r6, r3
 8005d42:	bf28      	it	cs
 8005d44:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005d48:	4630      	mov	r0, r6
 8005d4a:	4910      	ldr	r1, [pc, #64]	; (8005d8c <_scanf_float+0x414>)
 8005d4c:	f000 f826 	bl	8005d9c <siprintf>
 8005d50:	e7d0      	b.n	8005cf4 <_scanf_float+0x37c>
 8005d52:	f012 0f04 	tst.w	r2, #4
 8005d56:	f103 0204 	add.w	r2, r3, #4
 8005d5a:	d1d9      	bne.n	8005d10 <_scanf_float+0x398>
 8005d5c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8005d60:	f8cc 2000 	str.w	r2, [ip]
 8005d64:	f8d3 8000 	ldr.w	r8, [r3]
 8005d68:	4602      	mov	r2, r0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	f7fa fe4e 	bl	8000a0c <__aeabi_dcmpun>
 8005d70:	b128      	cbz	r0, 8005d7e <_scanf_float+0x406>
 8005d72:	4807      	ldr	r0, [pc, #28]	; (8005d90 <_scanf_float+0x418>)
 8005d74:	f000 f80e 	bl	8005d94 <nanf>
 8005d78:	f8c8 0000 	str.w	r0, [r8]
 8005d7c:	e7cd      	b.n	8005d1a <_scanf_float+0x3a2>
 8005d7e:	4630      	mov	r0, r6
 8005d80:	4639      	mov	r1, r7
 8005d82:	f7fa fea1 	bl	8000ac8 <__aeabi_d2f>
 8005d86:	e7f7      	b.n	8005d78 <_scanf_float+0x400>
 8005d88:	2500      	movs	r5, #0
 8005d8a:	e638      	b.n	80059fe <_scanf_float+0x86>
 8005d8c:	080099e4 	.word	0x080099e4
 8005d90:	08009df0 	.word	0x08009df0

08005d94 <nanf>:
 8005d94:	4800      	ldr	r0, [pc, #0]	; (8005d98 <nanf+0x4>)
 8005d96:	4770      	bx	lr
 8005d98:	7fc00000 	.word	0x7fc00000

08005d9c <siprintf>:
 8005d9c:	b40e      	push	{r1, r2, r3}
 8005d9e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005da2:	b500      	push	{lr}
 8005da4:	b09c      	sub	sp, #112	; 0x70
 8005da6:	ab1d      	add	r3, sp, #116	; 0x74
 8005da8:	9002      	str	r0, [sp, #8]
 8005daa:	9006      	str	r0, [sp, #24]
 8005dac:	9107      	str	r1, [sp, #28]
 8005dae:	9104      	str	r1, [sp, #16]
 8005db0:	4808      	ldr	r0, [pc, #32]	; (8005dd4 <siprintf+0x38>)
 8005db2:	4909      	ldr	r1, [pc, #36]	; (8005dd8 <siprintf+0x3c>)
 8005db4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005db8:	9105      	str	r1, [sp, #20]
 8005dba:	6800      	ldr	r0, [r0, #0]
 8005dbc:	a902      	add	r1, sp, #8
 8005dbe:	9301      	str	r3, [sp, #4]
 8005dc0:	f002 feb8 	bl	8008b34 <_svfiprintf_r>
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	9b02      	ldr	r3, [sp, #8]
 8005dc8:	701a      	strb	r2, [r3, #0]
 8005dca:	b01c      	add	sp, #112	; 0x70
 8005dcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005dd0:	b003      	add	sp, #12
 8005dd2:	4770      	bx	lr
 8005dd4:	2000000c 	.word	0x2000000c
 8005dd8:	ffff0208 	.word	0xffff0208

08005ddc <sulp>:
 8005ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005de0:	460f      	mov	r7, r1
 8005de2:	4690      	mov	r8, r2
 8005de4:	f002 fc12 	bl	800860c <__ulp>
 8005de8:	4604      	mov	r4, r0
 8005dea:	460d      	mov	r5, r1
 8005dec:	f1b8 0f00 	cmp.w	r8, #0
 8005df0:	d011      	beq.n	8005e16 <sulp+0x3a>
 8005df2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005df6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	dd0b      	ble.n	8005e16 <sulp+0x3a>
 8005dfe:	2400      	movs	r4, #0
 8005e00:	051b      	lsls	r3, r3, #20
 8005e02:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005e06:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005e0a:	4622      	mov	r2, r4
 8005e0c:	462b      	mov	r3, r5
 8005e0e:	f7fa fb63 	bl	80004d8 <__aeabi_dmul>
 8005e12:	4604      	mov	r4, r0
 8005e14:	460d      	mov	r5, r1
 8005e16:	4620      	mov	r0, r4
 8005e18:	4629      	mov	r1, r5
 8005e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08005e20 <_strtod_l>:
 8005e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e24:	469b      	mov	fp, r3
 8005e26:	2300      	movs	r3, #0
 8005e28:	b09f      	sub	sp, #124	; 0x7c
 8005e2a:	931a      	str	r3, [sp, #104]	; 0x68
 8005e2c:	4b9e      	ldr	r3, [pc, #632]	; (80060a8 <_strtod_l+0x288>)
 8005e2e:	4682      	mov	sl, r0
 8005e30:	681f      	ldr	r7, [r3, #0]
 8005e32:	460e      	mov	r6, r1
 8005e34:	4638      	mov	r0, r7
 8005e36:	9215      	str	r2, [sp, #84]	; 0x54
 8005e38:	f7fa f98a 	bl	8000150 <strlen>
 8005e3c:	f04f 0800 	mov.w	r8, #0
 8005e40:	4604      	mov	r4, r0
 8005e42:	f04f 0900 	mov.w	r9, #0
 8005e46:	9619      	str	r6, [sp, #100]	; 0x64
 8005e48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005e4a:	781a      	ldrb	r2, [r3, #0]
 8005e4c:	2a2b      	cmp	r2, #43	; 0x2b
 8005e4e:	d04c      	beq.n	8005eea <_strtod_l+0xca>
 8005e50:	d83a      	bhi.n	8005ec8 <_strtod_l+0xa8>
 8005e52:	2a0d      	cmp	r2, #13
 8005e54:	d833      	bhi.n	8005ebe <_strtod_l+0x9e>
 8005e56:	2a08      	cmp	r2, #8
 8005e58:	d833      	bhi.n	8005ec2 <_strtod_l+0xa2>
 8005e5a:	2a00      	cmp	r2, #0
 8005e5c:	d03d      	beq.n	8005eda <_strtod_l+0xba>
 8005e5e:	2300      	movs	r3, #0
 8005e60:	930a      	str	r3, [sp, #40]	; 0x28
 8005e62:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005e64:	782b      	ldrb	r3, [r5, #0]
 8005e66:	2b30      	cmp	r3, #48	; 0x30
 8005e68:	f040 80aa 	bne.w	8005fc0 <_strtod_l+0x1a0>
 8005e6c:	786b      	ldrb	r3, [r5, #1]
 8005e6e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005e72:	2b58      	cmp	r3, #88	; 0x58
 8005e74:	d166      	bne.n	8005f44 <_strtod_l+0x124>
 8005e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e78:	4650      	mov	r0, sl
 8005e7a:	9301      	str	r3, [sp, #4]
 8005e7c:	ab1a      	add	r3, sp, #104	; 0x68
 8005e7e:	9300      	str	r3, [sp, #0]
 8005e80:	4a8a      	ldr	r2, [pc, #552]	; (80060ac <_strtod_l+0x28c>)
 8005e82:	f8cd b008 	str.w	fp, [sp, #8]
 8005e86:	ab1b      	add	r3, sp, #108	; 0x6c
 8005e88:	a919      	add	r1, sp, #100	; 0x64
 8005e8a:	f001 fd17 	bl	80078bc <__gethex>
 8005e8e:	f010 0607 	ands.w	r6, r0, #7
 8005e92:	4604      	mov	r4, r0
 8005e94:	d005      	beq.n	8005ea2 <_strtod_l+0x82>
 8005e96:	2e06      	cmp	r6, #6
 8005e98:	d129      	bne.n	8005eee <_strtod_l+0xce>
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	3501      	adds	r5, #1
 8005e9e:	9519      	str	r5, [sp, #100]	; 0x64
 8005ea0:	930a      	str	r3, [sp, #40]	; 0x28
 8005ea2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f040 858a 	bne.w	80069be <_strtod_l+0xb9e>
 8005eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eac:	b1d3      	cbz	r3, 8005ee4 <_strtod_l+0xc4>
 8005eae:	4642      	mov	r2, r8
 8005eb0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005eb4:	4610      	mov	r0, r2
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	b01f      	add	sp, #124	; 0x7c
 8005eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ebe:	2a20      	cmp	r2, #32
 8005ec0:	d1cd      	bne.n	8005e5e <_strtod_l+0x3e>
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	9319      	str	r3, [sp, #100]	; 0x64
 8005ec6:	e7bf      	b.n	8005e48 <_strtod_l+0x28>
 8005ec8:	2a2d      	cmp	r2, #45	; 0x2d
 8005eca:	d1c8      	bne.n	8005e5e <_strtod_l+0x3e>
 8005ecc:	2201      	movs	r2, #1
 8005ece:	920a      	str	r2, [sp, #40]	; 0x28
 8005ed0:	1c5a      	adds	r2, r3, #1
 8005ed2:	9219      	str	r2, [sp, #100]	; 0x64
 8005ed4:	785b      	ldrb	r3, [r3, #1]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1c3      	bne.n	8005e62 <_strtod_l+0x42>
 8005eda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005edc:	9619      	str	r6, [sp, #100]	; 0x64
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	f040 856b 	bne.w	80069ba <_strtod_l+0xb9a>
 8005ee4:	4642      	mov	r2, r8
 8005ee6:	464b      	mov	r3, r9
 8005ee8:	e7e4      	b.n	8005eb4 <_strtod_l+0x94>
 8005eea:	2200      	movs	r2, #0
 8005eec:	e7ef      	b.n	8005ece <_strtod_l+0xae>
 8005eee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005ef0:	b13a      	cbz	r2, 8005f02 <_strtod_l+0xe2>
 8005ef2:	2135      	movs	r1, #53	; 0x35
 8005ef4:	a81c      	add	r0, sp, #112	; 0x70
 8005ef6:	f002 fc8d 	bl	8008814 <__copybits>
 8005efa:	4650      	mov	r0, sl
 8005efc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005efe:	f002 f855 	bl	8007fac <_Bfree>
 8005f02:	3e01      	subs	r6, #1
 8005f04:	2e04      	cmp	r6, #4
 8005f06:	d806      	bhi.n	8005f16 <_strtod_l+0xf6>
 8005f08:	e8df f006 	tbb	[pc, r6]
 8005f0c:	1714030a 	.word	0x1714030a
 8005f10:	0a          	.byte	0x0a
 8005f11:	00          	.byte	0x00
 8005f12:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8005f16:	0721      	lsls	r1, r4, #28
 8005f18:	d5c3      	bpl.n	8005ea2 <_strtod_l+0x82>
 8005f1a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005f1e:	e7c0      	b.n	8005ea2 <_strtod_l+0x82>
 8005f20:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005f22:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8005f26:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005f2a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005f2e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005f32:	e7f0      	b.n	8005f16 <_strtod_l+0xf6>
 8005f34:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80060b0 <_strtod_l+0x290>
 8005f38:	e7ed      	b.n	8005f16 <_strtod_l+0xf6>
 8005f3a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005f3e:	f04f 38ff 	mov.w	r8, #4294967295
 8005f42:	e7e8      	b.n	8005f16 <_strtod_l+0xf6>
 8005f44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005f46:	1c5a      	adds	r2, r3, #1
 8005f48:	9219      	str	r2, [sp, #100]	; 0x64
 8005f4a:	785b      	ldrb	r3, [r3, #1]
 8005f4c:	2b30      	cmp	r3, #48	; 0x30
 8005f4e:	d0f9      	beq.n	8005f44 <_strtod_l+0x124>
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0a6      	beq.n	8005ea2 <_strtod_l+0x82>
 8005f54:	2301      	movs	r3, #1
 8005f56:	9307      	str	r3, [sp, #28]
 8005f58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005f5a:	220a      	movs	r2, #10
 8005f5c:	9308      	str	r3, [sp, #32]
 8005f5e:	2300      	movs	r3, #0
 8005f60:	469b      	mov	fp, r3
 8005f62:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005f66:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005f68:	7805      	ldrb	r5, [r0, #0]
 8005f6a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8005f6e:	b2d9      	uxtb	r1, r3
 8005f70:	2909      	cmp	r1, #9
 8005f72:	d927      	bls.n	8005fc4 <_strtod_l+0x1a4>
 8005f74:	4622      	mov	r2, r4
 8005f76:	4639      	mov	r1, r7
 8005f78:	f002 fef2 	bl	8008d60 <strncmp>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d033      	beq.n	8005fe8 <_strtod_l+0x1c8>
 8005f80:	2000      	movs	r0, #0
 8005f82:	462a      	mov	r2, r5
 8005f84:	465c      	mov	r4, fp
 8005f86:	4603      	mov	r3, r0
 8005f88:	9004      	str	r0, [sp, #16]
 8005f8a:	2a65      	cmp	r2, #101	; 0x65
 8005f8c:	d001      	beq.n	8005f92 <_strtod_l+0x172>
 8005f8e:	2a45      	cmp	r2, #69	; 0x45
 8005f90:	d114      	bne.n	8005fbc <_strtod_l+0x19c>
 8005f92:	b91c      	cbnz	r4, 8005f9c <_strtod_l+0x17c>
 8005f94:	9a07      	ldr	r2, [sp, #28]
 8005f96:	4302      	orrs	r2, r0
 8005f98:	d09f      	beq.n	8005eda <_strtod_l+0xba>
 8005f9a:	2400      	movs	r4, #0
 8005f9c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005f9e:	1c72      	adds	r2, r6, #1
 8005fa0:	9219      	str	r2, [sp, #100]	; 0x64
 8005fa2:	7872      	ldrb	r2, [r6, #1]
 8005fa4:	2a2b      	cmp	r2, #43	; 0x2b
 8005fa6:	d079      	beq.n	800609c <_strtod_l+0x27c>
 8005fa8:	2a2d      	cmp	r2, #45	; 0x2d
 8005faa:	f000 8083 	beq.w	80060b4 <_strtod_l+0x294>
 8005fae:	2700      	movs	r7, #0
 8005fb0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005fb4:	2909      	cmp	r1, #9
 8005fb6:	f240 8083 	bls.w	80060c0 <_strtod_l+0x2a0>
 8005fba:	9619      	str	r6, [sp, #100]	; 0x64
 8005fbc:	2500      	movs	r5, #0
 8005fbe:	e09f      	b.n	8006100 <_strtod_l+0x2e0>
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	e7c8      	b.n	8005f56 <_strtod_l+0x136>
 8005fc4:	f1bb 0f08 	cmp.w	fp, #8
 8005fc8:	bfd5      	itete	le
 8005fca:	9906      	ldrle	r1, [sp, #24]
 8005fcc:	9905      	ldrgt	r1, [sp, #20]
 8005fce:	fb02 3301 	mlale	r3, r2, r1, r3
 8005fd2:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005fd6:	f100 0001 	add.w	r0, r0, #1
 8005fda:	bfd4      	ite	le
 8005fdc:	9306      	strle	r3, [sp, #24]
 8005fde:	9305      	strgt	r3, [sp, #20]
 8005fe0:	f10b 0b01 	add.w	fp, fp, #1
 8005fe4:	9019      	str	r0, [sp, #100]	; 0x64
 8005fe6:	e7be      	b.n	8005f66 <_strtod_l+0x146>
 8005fe8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005fea:	191a      	adds	r2, r3, r4
 8005fec:	9219      	str	r2, [sp, #100]	; 0x64
 8005fee:	5d1a      	ldrb	r2, [r3, r4]
 8005ff0:	f1bb 0f00 	cmp.w	fp, #0
 8005ff4:	d036      	beq.n	8006064 <_strtod_l+0x244>
 8005ff6:	465c      	mov	r4, fp
 8005ff8:	9004      	str	r0, [sp, #16]
 8005ffa:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005ffe:	2b09      	cmp	r3, #9
 8006000:	d912      	bls.n	8006028 <_strtod_l+0x208>
 8006002:	2301      	movs	r3, #1
 8006004:	e7c1      	b.n	8005f8a <_strtod_l+0x16a>
 8006006:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006008:	3001      	adds	r0, #1
 800600a:	1c5a      	adds	r2, r3, #1
 800600c:	9219      	str	r2, [sp, #100]	; 0x64
 800600e:	785a      	ldrb	r2, [r3, #1]
 8006010:	2a30      	cmp	r2, #48	; 0x30
 8006012:	d0f8      	beq.n	8006006 <_strtod_l+0x1e6>
 8006014:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006018:	2b08      	cmp	r3, #8
 800601a:	f200 84d5 	bhi.w	80069c8 <_strtod_l+0xba8>
 800601e:	9004      	str	r0, [sp, #16]
 8006020:	2000      	movs	r0, #0
 8006022:	4604      	mov	r4, r0
 8006024:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006026:	9308      	str	r3, [sp, #32]
 8006028:	3a30      	subs	r2, #48	; 0x30
 800602a:	f100 0301 	add.w	r3, r0, #1
 800602e:	d013      	beq.n	8006058 <_strtod_l+0x238>
 8006030:	9904      	ldr	r1, [sp, #16]
 8006032:	1905      	adds	r5, r0, r4
 8006034:	4419      	add	r1, r3
 8006036:	9104      	str	r1, [sp, #16]
 8006038:	4623      	mov	r3, r4
 800603a:	210a      	movs	r1, #10
 800603c:	42ab      	cmp	r3, r5
 800603e:	d113      	bne.n	8006068 <_strtod_l+0x248>
 8006040:	1823      	adds	r3, r4, r0
 8006042:	2b08      	cmp	r3, #8
 8006044:	f104 0401 	add.w	r4, r4, #1
 8006048:	4404      	add	r4, r0
 800604a:	dc1b      	bgt.n	8006084 <_strtod_l+0x264>
 800604c:	230a      	movs	r3, #10
 800604e:	9906      	ldr	r1, [sp, #24]
 8006050:	fb03 2301 	mla	r3, r3, r1, r2
 8006054:	9306      	str	r3, [sp, #24]
 8006056:	2300      	movs	r3, #0
 8006058:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800605a:	4618      	mov	r0, r3
 800605c:	1c51      	adds	r1, r2, #1
 800605e:	9119      	str	r1, [sp, #100]	; 0x64
 8006060:	7852      	ldrb	r2, [r2, #1]
 8006062:	e7ca      	b.n	8005ffa <_strtod_l+0x1da>
 8006064:	4658      	mov	r0, fp
 8006066:	e7d3      	b.n	8006010 <_strtod_l+0x1f0>
 8006068:	2b08      	cmp	r3, #8
 800606a:	dc04      	bgt.n	8006076 <_strtod_l+0x256>
 800606c:	9f06      	ldr	r7, [sp, #24]
 800606e:	434f      	muls	r7, r1
 8006070:	9706      	str	r7, [sp, #24]
 8006072:	3301      	adds	r3, #1
 8006074:	e7e2      	b.n	800603c <_strtod_l+0x21c>
 8006076:	1c5f      	adds	r7, r3, #1
 8006078:	2f10      	cmp	r7, #16
 800607a:	bfde      	ittt	le
 800607c:	9f05      	ldrle	r7, [sp, #20]
 800607e:	434f      	mulle	r7, r1
 8006080:	9705      	strle	r7, [sp, #20]
 8006082:	e7f6      	b.n	8006072 <_strtod_l+0x252>
 8006084:	2c10      	cmp	r4, #16
 8006086:	bfdf      	itttt	le
 8006088:	230a      	movle	r3, #10
 800608a:	9905      	ldrle	r1, [sp, #20]
 800608c:	fb03 2301 	mlale	r3, r3, r1, r2
 8006090:	9305      	strle	r3, [sp, #20]
 8006092:	e7e0      	b.n	8006056 <_strtod_l+0x236>
 8006094:	2300      	movs	r3, #0
 8006096:	9304      	str	r3, [sp, #16]
 8006098:	2301      	movs	r3, #1
 800609a:	e77b      	b.n	8005f94 <_strtod_l+0x174>
 800609c:	2700      	movs	r7, #0
 800609e:	1cb2      	adds	r2, r6, #2
 80060a0:	9219      	str	r2, [sp, #100]	; 0x64
 80060a2:	78b2      	ldrb	r2, [r6, #2]
 80060a4:	e784      	b.n	8005fb0 <_strtod_l+0x190>
 80060a6:	bf00      	nop
 80060a8:	08009c38 	.word	0x08009c38
 80060ac:	080099ec 	.word	0x080099ec
 80060b0:	7ff00000 	.word	0x7ff00000
 80060b4:	2701      	movs	r7, #1
 80060b6:	e7f2      	b.n	800609e <_strtod_l+0x27e>
 80060b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80060ba:	1c51      	adds	r1, r2, #1
 80060bc:	9119      	str	r1, [sp, #100]	; 0x64
 80060be:	7852      	ldrb	r2, [r2, #1]
 80060c0:	2a30      	cmp	r2, #48	; 0x30
 80060c2:	d0f9      	beq.n	80060b8 <_strtod_l+0x298>
 80060c4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80060c8:	2908      	cmp	r1, #8
 80060ca:	f63f af77 	bhi.w	8005fbc <_strtod_l+0x19c>
 80060ce:	f04f 0e0a 	mov.w	lr, #10
 80060d2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80060d6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80060d8:	9209      	str	r2, [sp, #36]	; 0x24
 80060da:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80060dc:	1c51      	adds	r1, r2, #1
 80060de:	9119      	str	r1, [sp, #100]	; 0x64
 80060e0:	7852      	ldrb	r2, [r2, #1]
 80060e2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80060e6:	2d09      	cmp	r5, #9
 80060e8:	d935      	bls.n	8006156 <_strtod_l+0x336>
 80060ea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80060ec:	1b49      	subs	r1, r1, r5
 80060ee:	2908      	cmp	r1, #8
 80060f0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80060f4:	dc02      	bgt.n	80060fc <_strtod_l+0x2dc>
 80060f6:	4565      	cmp	r5, ip
 80060f8:	bfa8      	it	ge
 80060fa:	4665      	movge	r5, ip
 80060fc:	b107      	cbz	r7, 8006100 <_strtod_l+0x2e0>
 80060fe:	426d      	negs	r5, r5
 8006100:	2c00      	cmp	r4, #0
 8006102:	d14c      	bne.n	800619e <_strtod_l+0x37e>
 8006104:	9907      	ldr	r1, [sp, #28]
 8006106:	4301      	orrs	r1, r0
 8006108:	f47f aecb 	bne.w	8005ea2 <_strtod_l+0x82>
 800610c:	2b00      	cmp	r3, #0
 800610e:	f47f aee4 	bne.w	8005eda <_strtod_l+0xba>
 8006112:	2a69      	cmp	r2, #105	; 0x69
 8006114:	d026      	beq.n	8006164 <_strtod_l+0x344>
 8006116:	dc23      	bgt.n	8006160 <_strtod_l+0x340>
 8006118:	2a49      	cmp	r2, #73	; 0x49
 800611a:	d023      	beq.n	8006164 <_strtod_l+0x344>
 800611c:	2a4e      	cmp	r2, #78	; 0x4e
 800611e:	f47f aedc 	bne.w	8005eda <_strtod_l+0xba>
 8006122:	499d      	ldr	r1, [pc, #628]	; (8006398 <_strtod_l+0x578>)
 8006124:	a819      	add	r0, sp, #100	; 0x64
 8006126:	f001 fe17 	bl	8007d58 <__match>
 800612a:	2800      	cmp	r0, #0
 800612c:	f43f aed5 	beq.w	8005eda <_strtod_l+0xba>
 8006130:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	2b28      	cmp	r3, #40	; 0x28
 8006136:	d12c      	bne.n	8006192 <_strtod_l+0x372>
 8006138:	4998      	ldr	r1, [pc, #608]	; (800639c <_strtod_l+0x57c>)
 800613a:	aa1c      	add	r2, sp, #112	; 0x70
 800613c:	a819      	add	r0, sp, #100	; 0x64
 800613e:	f001 fe1f 	bl	8007d80 <__hexnan>
 8006142:	2805      	cmp	r0, #5
 8006144:	d125      	bne.n	8006192 <_strtod_l+0x372>
 8006146:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006148:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800614c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006150:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006154:	e6a5      	b.n	8005ea2 <_strtod_l+0x82>
 8006156:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800615a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800615e:	e7bc      	b.n	80060da <_strtod_l+0x2ba>
 8006160:	2a6e      	cmp	r2, #110	; 0x6e
 8006162:	e7dc      	b.n	800611e <_strtod_l+0x2fe>
 8006164:	498e      	ldr	r1, [pc, #568]	; (80063a0 <_strtod_l+0x580>)
 8006166:	a819      	add	r0, sp, #100	; 0x64
 8006168:	f001 fdf6 	bl	8007d58 <__match>
 800616c:	2800      	cmp	r0, #0
 800616e:	f43f aeb4 	beq.w	8005eda <_strtod_l+0xba>
 8006172:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006174:	498b      	ldr	r1, [pc, #556]	; (80063a4 <_strtod_l+0x584>)
 8006176:	3b01      	subs	r3, #1
 8006178:	a819      	add	r0, sp, #100	; 0x64
 800617a:	9319      	str	r3, [sp, #100]	; 0x64
 800617c:	f001 fdec 	bl	8007d58 <__match>
 8006180:	b910      	cbnz	r0, 8006188 <_strtod_l+0x368>
 8006182:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006184:	3301      	adds	r3, #1
 8006186:	9319      	str	r3, [sp, #100]	; 0x64
 8006188:	f04f 0800 	mov.w	r8, #0
 800618c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 80063a8 <_strtod_l+0x588>
 8006190:	e687      	b.n	8005ea2 <_strtod_l+0x82>
 8006192:	4886      	ldr	r0, [pc, #536]	; (80063ac <_strtod_l+0x58c>)
 8006194:	f002 fdce 	bl	8008d34 <nan>
 8006198:	4680      	mov	r8, r0
 800619a:	4689      	mov	r9, r1
 800619c:	e681      	b.n	8005ea2 <_strtod_l+0x82>
 800619e:	9b04      	ldr	r3, [sp, #16]
 80061a0:	f1bb 0f00 	cmp.w	fp, #0
 80061a4:	bf08      	it	eq
 80061a6:	46a3      	moveq	fp, r4
 80061a8:	1aeb      	subs	r3, r5, r3
 80061aa:	2c10      	cmp	r4, #16
 80061ac:	9806      	ldr	r0, [sp, #24]
 80061ae:	4626      	mov	r6, r4
 80061b0:	9307      	str	r3, [sp, #28]
 80061b2:	bfa8      	it	ge
 80061b4:	2610      	movge	r6, #16
 80061b6:	f7fa f915 	bl	80003e4 <__aeabi_ui2d>
 80061ba:	2c09      	cmp	r4, #9
 80061bc:	4680      	mov	r8, r0
 80061be:	4689      	mov	r9, r1
 80061c0:	dd13      	ble.n	80061ea <_strtod_l+0x3ca>
 80061c2:	4b7b      	ldr	r3, [pc, #492]	; (80063b0 <_strtod_l+0x590>)
 80061c4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80061c8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80061cc:	f7fa f984 	bl	80004d8 <__aeabi_dmul>
 80061d0:	4680      	mov	r8, r0
 80061d2:	9805      	ldr	r0, [sp, #20]
 80061d4:	4689      	mov	r9, r1
 80061d6:	f7fa f905 	bl	80003e4 <__aeabi_ui2d>
 80061da:	4602      	mov	r2, r0
 80061dc:	460b      	mov	r3, r1
 80061de:	4640      	mov	r0, r8
 80061e0:	4649      	mov	r1, r9
 80061e2:	f7f9 ffc3 	bl	800016c <__adddf3>
 80061e6:	4680      	mov	r8, r0
 80061e8:	4689      	mov	r9, r1
 80061ea:	2c0f      	cmp	r4, #15
 80061ec:	dc36      	bgt.n	800625c <_strtod_l+0x43c>
 80061ee:	9b07      	ldr	r3, [sp, #28]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f43f ae56 	beq.w	8005ea2 <_strtod_l+0x82>
 80061f6:	dd22      	ble.n	800623e <_strtod_l+0x41e>
 80061f8:	2b16      	cmp	r3, #22
 80061fa:	dc09      	bgt.n	8006210 <_strtod_l+0x3f0>
 80061fc:	496c      	ldr	r1, [pc, #432]	; (80063b0 <_strtod_l+0x590>)
 80061fe:	4642      	mov	r2, r8
 8006200:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006204:	464b      	mov	r3, r9
 8006206:	e9d1 0100 	ldrd	r0, r1, [r1]
 800620a:	f7fa f965 	bl	80004d8 <__aeabi_dmul>
 800620e:	e7c3      	b.n	8006198 <_strtod_l+0x378>
 8006210:	9a07      	ldr	r2, [sp, #28]
 8006212:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006216:	4293      	cmp	r3, r2
 8006218:	db20      	blt.n	800625c <_strtod_l+0x43c>
 800621a:	4d65      	ldr	r5, [pc, #404]	; (80063b0 <_strtod_l+0x590>)
 800621c:	f1c4 040f 	rsb	r4, r4, #15
 8006220:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006224:	4642      	mov	r2, r8
 8006226:	e9d1 0100 	ldrd	r0, r1, [r1]
 800622a:	464b      	mov	r3, r9
 800622c:	f7fa f954 	bl	80004d8 <__aeabi_dmul>
 8006230:	9b07      	ldr	r3, [sp, #28]
 8006232:	1b1c      	subs	r4, r3, r4
 8006234:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006238:	e9d5 2300 	ldrd	r2, r3, [r5]
 800623c:	e7e5      	b.n	800620a <_strtod_l+0x3ea>
 800623e:	9b07      	ldr	r3, [sp, #28]
 8006240:	3316      	adds	r3, #22
 8006242:	db0b      	blt.n	800625c <_strtod_l+0x43c>
 8006244:	9b04      	ldr	r3, [sp, #16]
 8006246:	4640      	mov	r0, r8
 8006248:	1b5d      	subs	r5, r3, r5
 800624a:	4b59      	ldr	r3, [pc, #356]	; (80063b0 <_strtod_l+0x590>)
 800624c:	4649      	mov	r1, r9
 800624e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006252:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006256:	f7fa fa69 	bl	800072c <__aeabi_ddiv>
 800625a:	e79d      	b.n	8006198 <_strtod_l+0x378>
 800625c:	9b07      	ldr	r3, [sp, #28]
 800625e:	1ba6      	subs	r6, r4, r6
 8006260:	441e      	add	r6, r3
 8006262:	2e00      	cmp	r6, #0
 8006264:	dd74      	ble.n	8006350 <_strtod_l+0x530>
 8006266:	f016 030f 	ands.w	r3, r6, #15
 800626a:	d00a      	beq.n	8006282 <_strtod_l+0x462>
 800626c:	4950      	ldr	r1, [pc, #320]	; (80063b0 <_strtod_l+0x590>)
 800626e:	4642      	mov	r2, r8
 8006270:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006274:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006278:	464b      	mov	r3, r9
 800627a:	f7fa f92d 	bl	80004d8 <__aeabi_dmul>
 800627e:	4680      	mov	r8, r0
 8006280:	4689      	mov	r9, r1
 8006282:	f036 060f 	bics.w	r6, r6, #15
 8006286:	d052      	beq.n	800632e <_strtod_l+0x50e>
 8006288:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800628c:	dd27      	ble.n	80062de <_strtod_l+0x4be>
 800628e:	f04f 0b00 	mov.w	fp, #0
 8006292:	f8cd b010 	str.w	fp, [sp, #16]
 8006296:	f8cd b020 	str.w	fp, [sp, #32]
 800629a:	f8cd b018 	str.w	fp, [sp, #24]
 800629e:	2322      	movs	r3, #34	; 0x22
 80062a0:	f04f 0800 	mov.w	r8, #0
 80062a4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80063a8 <_strtod_l+0x588>
 80062a8:	f8ca 3000 	str.w	r3, [sl]
 80062ac:	9b08      	ldr	r3, [sp, #32]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f43f adf7 	beq.w	8005ea2 <_strtod_l+0x82>
 80062b4:	4650      	mov	r0, sl
 80062b6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80062b8:	f001 fe78 	bl	8007fac <_Bfree>
 80062bc:	4650      	mov	r0, sl
 80062be:	9906      	ldr	r1, [sp, #24]
 80062c0:	f001 fe74 	bl	8007fac <_Bfree>
 80062c4:	4650      	mov	r0, sl
 80062c6:	9904      	ldr	r1, [sp, #16]
 80062c8:	f001 fe70 	bl	8007fac <_Bfree>
 80062cc:	4650      	mov	r0, sl
 80062ce:	9908      	ldr	r1, [sp, #32]
 80062d0:	f001 fe6c 	bl	8007fac <_Bfree>
 80062d4:	4659      	mov	r1, fp
 80062d6:	4650      	mov	r0, sl
 80062d8:	f001 fe68 	bl	8007fac <_Bfree>
 80062dc:	e5e1      	b.n	8005ea2 <_strtod_l+0x82>
 80062de:	4b35      	ldr	r3, [pc, #212]	; (80063b4 <_strtod_l+0x594>)
 80062e0:	4640      	mov	r0, r8
 80062e2:	9305      	str	r3, [sp, #20]
 80062e4:	2300      	movs	r3, #0
 80062e6:	4649      	mov	r1, r9
 80062e8:	461f      	mov	r7, r3
 80062ea:	1136      	asrs	r6, r6, #4
 80062ec:	2e01      	cmp	r6, #1
 80062ee:	dc21      	bgt.n	8006334 <_strtod_l+0x514>
 80062f0:	b10b      	cbz	r3, 80062f6 <_strtod_l+0x4d6>
 80062f2:	4680      	mov	r8, r0
 80062f4:	4689      	mov	r9, r1
 80062f6:	4b2f      	ldr	r3, [pc, #188]	; (80063b4 <_strtod_l+0x594>)
 80062f8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80062fc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006300:	4642      	mov	r2, r8
 8006302:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006306:	464b      	mov	r3, r9
 8006308:	f7fa f8e6 	bl	80004d8 <__aeabi_dmul>
 800630c:	4b26      	ldr	r3, [pc, #152]	; (80063a8 <_strtod_l+0x588>)
 800630e:	460a      	mov	r2, r1
 8006310:	400b      	ands	r3, r1
 8006312:	4929      	ldr	r1, [pc, #164]	; (80063b8 <_strtod_l+0x598>)
 8006314:	4680      	mov	r8, r0
 8006316:	428b      	cmp	r3, r1
 8006318:	d8b9      	bhi.n	800628e <_strtod_l+0x46e>
 800631a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800631e:	428b      	cmp	r3, r1
 8006320:	bf86      	itte	hi
 8006322:	f04f 38ff 	movhi.w	r8, #4294967295
 8006326:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80063bc <_strtod_l+0x59c>
 800632a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800632e:	2300      	movs	r3, #0
 8006330:	9305      	str	r3, [sp, #20]
 8006332:	e07f      	b.n	8006434 <_strtod_l+0x614>
 8006334:	07f2      	lsls	r2, r6, #31
 8006336:	d505      	bpl.n	8006344 <_strtod_l+0x524>
 8006338:	9b05      	ldr	r3, [sp, #20]
 800633a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633e:	f7fa f8cb 	bl	80004d8 <__aeabi_dmul>
 8006342:	2301      	movs	r3, #1
 8006344:	9a05      	ldr	r2, [sp, #20]
 8006346:	3701      	adds	r7, #1
 8006348:	3208      	adds	r2, #8
 800634a:	1076      	asrs	r6, r6, #1
 800634c:	9205      	str	r2, [sp, #20]
 800634e:	e7cd      	b.n	80062ec <_strtod_l+0x4cc>
 8006350:	d0ed      	beq.n	800632e <_strtod_l+0x50e>
 8006352:	4276      	negs	r6, r6
 8006354:	f016 020f 	ands.w	r2, r6, #15
 8006358:	d00a      	beq.n	8006370 <_strtod_l+0x550>
 800635a:	4b15      	ldr	r3, [pc, #84]	; (80063b0 <_strtod_l+0x590>)
 800635c:	4640      	mov	r0, r8
 800635e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006362:	4649      	mov	r1, r9
 8006364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006368:	f7fa f9e0 	bl	800072c <__aeabi_ddiv>
 800636c:	4680      	mov	r8, r0
 800636e:	4689      	mov	r9, r1
 8006370:	1136      	asrs	r6, r6, #4
 8006372:	d0dc      	beq.n	800632e <_strtod_l+0x50e>
 8006374:	2e1f      	cmp	r6, #31
 8006376:	dd23      	ble.n	80063c0 <_strtod_l+0x5a0>
 8006378:	f04f 0b00 	mov.w	fp, #0
 800637c:	f8cd b010 	str.w	fp, [sp, #16]
 8006380:	f8cd b020 	str.w	fp, [sp, #32]
 8006384:	f8cd b018 	str.w	fp, [sp, #24]
 8006388:	2322      	movs	r3, #34	; 0x22
 800638a:	f04f 0800 	mov.w	r8, #0
 800638e:	f04f 0900 	mov.w	r9, #0
 8006392:	f8ca 3000 	str.w	r3, [sl]
 8006396:	e789      	b.n	80062ac <_strtod_l+0x48c>
 8006398:	080099bd 	.word	0x080099bd
 800639c:	08009a00 	.word	0x08009a00
 80063a0:	080099b5 	.word	0x080099b5
 80063a4:	08009b44 	.word	0x08009b44
 80063a8:	7ff00000 	.word	0x7ff00000
 80063ac:	08009df0 	.word	0x08009df0
 80063b0:	08009cd0 	.word	0x08009cd0
 80063b4:	08009ca8 	.word	0x08009ca8
 80063b8:	7ca00000 	.word	0x7ca00000
 80063bc:	7fefffff 	.word	0x7fefffff
 80063c0:	f016 0310 	ands.w	r3, r6, #16
 80063c4:	bf18      	it	ne
 80063c6:	236a      	movne	r3, #106	; 0x6a
 80063c8:	4640      	mov	r0, r8
 80063ca:	9305      	str	r3, [sp, #20]
 80063cc:	4649      	mov	r1, r9
 80063ce:	2300      	movs	r3, #0
 80063d0:	4fb0      	ldr	r7, [pc, #704]	; (8006694 <_strtod_l+0x874>)
 80063d2:	07f2      	lsls	r2, r6, #31
 80063d4:	d504      	bpl.n	80063e0 <_strtod_l+0x5c0>
 80063d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063da:	f7fa f87d 	bl	80004d8 <__aeabi_dmul>
 80063de:	2301      	movs	r3, #1
 80063e0:	1076      	asrs	r6, r6, #1
 80063e2:	f107 0708 	add.w	r7, r7, #8
 80063e6:	d1f4      	bne.n	80063d2 <_strtod_l+0x5b2>
 80063e8:	b10b      	cbz	r3, 80063ee <_strtod_l+0x5ce>
 80063ea:	4680      	mov	r8, r0
 80063ec:	4689      	mov	r9, r1
 80063ee:	9b05      	ldr	r3, [sp, #20]
 80063f0:	b1c3      	cbz	r3, 8006424 <_strtod_l+0x604>
 80063f2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80063f6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	4649      	mov	r1, r9
 80063fe:	dd11      	ble.n	8006424 <_strtod_l+0x604>
 8006400:	2b1f      	cmp	r3, #31
 8006402:	f340 8127 	ble.w	8006654 <_strtod_l+0x834>
 8006406:	2b34      	cmp	r3, #52	; 0x34
 8006408:	bfd8      	it	le
 800640a:	f04f 33ff 	movle.w	r3, #4294967295
 800640e:	f04f 0800 	mov.w	r8, #0
 8006412:	bfcf      	iteee	gt
 8006414:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006418:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800641c:	fa03 f202 	lslle.w	r2, r3, r2
 8006420:	ea02 0901 	andle.w	r9, r2, r1
 8006424:	2200      	movs	r2, #0
 8006426:	2300      	movs	r3, #0
 8006428:	4640      	mov	r0, r8
 800642a:	4649      	mov	r1, r9
 800642c:	f7fa fabc 	bl	80009a8 <__aeabi_dcmpeq>
 8006430:	2800      	cmp	r0, #0
 8006432:	d1a1      	bne.n	8006378 <_strtod_l+0x558>
 8006434:	9b06      	ldr	r3, [sp, #24]
 8006436:	465a      	mov	r2, fp
 8006438:	9300      	str	r3, [sp, #0]
 800643a:	4650      	mov	r0, sl
 800643c:	4623      	mov	r3, r4
 800643e:	9908      	ldr	r1, [sp, #32]
 8006440:	f001 fe1c 	bl	800807c <__s2b>
 8006444:	9008      	str	r0, [sp, #32]
 8006446:	2800      	cmp	r0, #0
 8006448:	f43f af21 	beq.w	800628e <_strtod_l+0x46e>
 800644c:	9b04      	ldr	r3, [sp, #16]
 800644e:	f04f 0b00 	mov.w	fp, #0
 8006452:	1b5d      	subs	r5, r3, r5
 8006454:	9b07      	ldr	r3, [sp, #28]
 8006456:	f8cd b010 	str.w	fp, [sp, #16]
 800645a:	2b00      	cmp	r3, #0
 800645c:	bfb4      	ite	lt
 800645e:	462b      	movlt	r3, r5
 8006460:	2300      	movge	r3, #0
 8006462:	930e      	str	r3, [sp, #56]	; 0x38
 8006464:	9b07      	ldr	r3, [sp, #28]
 8006466:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800646a:	9314      	str	r3, [sp, #80]	; 0x50
 800646c:	9b08      	ldr	r3, [sp, #32]
 800646e:	4650      	mov	r0, sl
 8006470:	6859      	ldr	r1, [r3, #4]
 8006472:	f001 fd5b 	bl	8007f2c <_Balloc>
 8006476:	9006      	str	r0, [sp, #24]
 8006478:	2800      	cmp	r0, #0
 800647a:	f43f af10 	beq.w	800629e <_strtod_l+0x47e>
 800647e:	9b08      	ldr	r3, [sp, #32]
 8006480:	300c      	adds	r0, #12
 8006482:	691a      	ldr	r2, [r3, #16]
 8006484:	f103 010c 	add.w	r1, r3, #12
 8006488:	3202      	adds	r2, #2
 800648a:	0092      	lsls	r2, r2, #2
 800648c:	f001 fd40 	bl	8007f10 <memcpy>
 8006490:	ab1c      	add	r3, sp, #112	; 0x70
 8006492:	9301      	str	r3, [sp, #4]
 8006494:	ab1b      	add	r3, sp, #108	; 0x6c
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	4642      	mov	r2, r8
 800649a:	464b      	mov	r3, r9
 800649c:	4650      	mov	r0, sl
 800649e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80064a2:	f002 f92d 	bl	8008700 <__d2b>
 80064a6:	901a      	str	r0, [sp, #104]	; 0x68
 80064a8:	2800      	cmp	r0, #0
 80064aa:	f43f aef8 	beq.w	800629e <_strtod_l+0x47e>
 80064ae:	2101      	movs	r1, #1
 80064b0:	4650      	mov	r0, sl
 80064b2:	f001 fe7b 	bl	80081ac <__i2b>
 80064b6:	4603      	mov	r3, r0
 80064b8:	9004      	str	r0, [sp, #16]
 80064ba:	2800      	cmp	r0, #0
 80064bc:	f43f aeef 	beq.w	800629e <_strtod_l+0x47e>
 80064c0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80064c2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80064c4:	2d00      	cmp	r5, #0
 80064c6:	bfab      	itete	ge
 80064c8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80064ca:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 80064cc:	18ee      	addge	r6, r5, r3
 80064ce:	1b5c      	sublt	r4, r3, r5
 80064d0:	9b05      	ldr	r3, [sp, #20]
 80064d2:	bfa8      	it	ge
 80064d4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80064d6:	eba5 0503 	sub.w	r5, r5, r3
 80064da:	4415      	add	r5, r2
 80064dc:	4b6e      	ldr	r3, [pc, #440]	; (8006698 <_strtod_l+0x878>)
 80064de:	f105 35ff 	add.w	r5, r5, #4294967295
 80064e2:	bfb8      	it	lt
 80064e4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80064e6:	429d      	cmp	r5, r3
 80064e8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80064ec:	f280 80c4 	bge.w	8006678 <_strtod_l+0x858>
 80064f0:	1b5b      	subs	r3, r3, r5
 80064f2:	2b1f      	cmp	r3, #31
 80064f4:	f04f 0701 	mov.w	r7, #1
 80064f8:	eba2 0203 	sub.w	r2, r2, r3
 80064fc:	f300 80b1 	bgt.w	8006662 <_strtod_l+0x842>
 8006500:	2500      	movs	r5, #0
 8006502:	fa07 f303 	lsl.w	r3, r7, r3
 8006506:	930f      	str	r3, [sp, #60]	; 0x3c
 8006508:	18b7      	adds	r7, r6, r2
 800650a:	9b05      	ldr	r3, [sp, #20]
 800650c:	42be      	cmp	r6, r7
 800650e:	4414      	add	r4, r2
 8006510:	441c      	add	r4, r3
 8006512:	4633      	mov	r3, r6
 8006514:	bfa8      	it	ge
 8006516:	463b      	movge	r3, r7
 8006518:	42a3      	cmp	r3, r4
 800651a:	bfa8      	it	ge
 800651c:	4623      	movge	r3, r4
 800651e:	2b00      	cmp	r3, #0
 8006520:	bfc2      	ittt	gt
 8006522:	1aff      	subgt	r7, r7, r3
 8006524:	1ae4      	subgt	r4, r4, r3
 8006526:	1af6      	subgt	r6, r6, r3
 8006528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800652a:	2b00      	cmp	r3, #0
 800652c:	dd17      	ble.n	800655e <_strtod_l+0x73e>
 800652e:	461a      	mov	r2, r3
 8006530:	4650      	mov	r0, sl
 8006532:	9904      	ldr	r1, [sp, #16]
 8006534:	f001 fef8 	bl	8008328 <__pow5mult>
 8006538:	9004      	str	r0, [sp, #16]
 800653a:	2800      	cmp	r0, #0
 800653c:	f43f aeaf 	beq.w	800629e <_strtod_l+0x47e>
 8006540:	4601      	mov	r1, r0
 8006542:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006544:	4650      	mov	r0, sl
 8006546:	f001 fe47 	bl	80081d8 <__multiply>
 800654a:	9009      	str	r0, [sp, #36]	; 0x24
 800654c:	2800      	cmp	r0, #0
 800654e:	f43f aea6 	beq.w	800629e <_strtod_l+0x47e>
 8006552:	4650      	mov	r0, sl
 8006554:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006556:	f001 fd29 	bl	8007fac <_Bfree>
 800655a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800655c:	931a      	str	r3, [sp, #104]	; 0x68
 800655e:	2f00      	cmp	r7, #0
 8006560:	f300 808e 	bgt.w	8006680 <_strtod_l+0x860>
 8006564:	9b07      	ldr	r3, [sp, #28]
 8006566:	2b00      	cmp	r3, #0
 8006568:	dd08      	ble.n	800657c <_strtod_l+0x75c>
 800656a:	4650      	mov	r0, sl
 800656c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800656e:	9906      	ldr	r1, [sp, #24]
 8006570:	f001 feda 	bl	8008328 <__pow5mult>
 8006574:	9006      	str	r0, [sp, #24]
 8006576:	2800      	cmp	r0, #0
 8006578:	f43f ae91 	beq.w	800629e <_strtod_l+0x47e>
 800657c:	2c00      	cmp	r4, #0
 800657e:	dd08      	ble.n	8006592 <_strtod_l+0x772>
 8006580:	4622      	mov	r2, r4
 8006582:	4650      	mov	r0, sl
 8006584:	9906      	ldr	r1, [sp, #24]
 8006586:	f001 ff29 	bl	80083dc <__lshift>
 800658a:	9006      	str	r0, [sp, #24]
 800658c:	2800      	cmp	r0, #0
 800658e:	f43f ae86 	beq.w	800629e <_strtod_l+0x47e>
 8006592:	2e00      	cmp	r6, #0
 8006594:	dd08      	ble.n	80065a8 <_strtod_l+0x788>
 8006596:	4632      	mov	r2, r6
 8006598:	4650      	mov	r0, sl
 800659a:	9904      	ldr	r1, [sp, #16]
 800659c:	f001 ff1e 	bl	80083dc <__lshift>
 80065a0:	9004      	str	r0, [sp, #16]
 80065a2:	2800      	cmp	r0, #0
 80065a4:	f43f ae7b 	beq.w	800629e <_strtod_l+0x47e>
 80065a8:	4650      	mov	r0, sl
 80065aa:	9a06      	ldr	r2, [sp, #24]
 80065ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 80065ae:	f001 ffa1 	bl	80084f4 <__mdiff>
 80065b2:	4683      	mov	fp, r0
 80065b4:	2800      	cmp	r0, #0
 80065b6:	f43f ae72 	beq.w	800629e <_strtod_l+0x47e>
 80065ba:	2400      	movs	r4, #0
 80065bc:	68c3      	ldr	r3, [r0, #12]
 80065be:	9904      	ldr	r1, [sp, #16]
 80065c0:	60c4      	str	r4, [r0, #12]
 80065c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80065c4:	f001 ff7a 	bl	80084bc <__mcmp>
 80065c8:	42a0      	cmp	r0, r4
 80065ca:	da6b      	bge.n	80066a4 <_strtod_l+0x884>
 80065cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065ce:	ea53 0308 	orrs.w	r3, r3, r8
 80065d2:	f040 8091 	bne.w	80066f8 <_strtod_l+0x8d8>
 80065d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80065da:	2b00      	cmp	r3, #0
 80065dc:	f040 808c 	bne.w	80066f8 <_strtod_l+0x8d8>
 80065e0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80065e4:	0d1b      	lsrs	r3, r3, #20
 80065e6:	051b      	lsls	r3, r3, #20
 80065e8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80065ec:	f240 8084 	bls.w	80066f8 <_strtod_l+0x8d8>
 80065f0:	f8db 3014 	ldr.w	r3, [fp, #20]
 80065f4:	b91b      	cbnz	r3, 80065fe <_strtod_l+0x7de>
 80065f6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	dd7c      	ble.n	80066f8 <_strtod_l+0x8d8>
 80065fe:	4659      	mov	r1, fp
 8006600:	2201      	movs	r2, #1
 8006602:	4650      	mov	r0, sl
 8006604:	f001 feea 	bl	80083dc <__lshift>
 8006608:	9904      	ldr	r1, [sp, #16]
 800660a:	4683      	mov	fp, r0
 800660c:	f001 ff56 	bl	80084bc <__mcmp>
 8006610:	2800      	cmp	r0, #0
 8006612:	dd71      	ble.n	80066f8 <_strtod_l+0x8d8>
 8006614:	9905      	ldr	r1, [sp, #20]
 8006616:	464b      	mov	r3, r9
 8006618:	4a20      	ldr	r2, [pc, #128]	; (800669c <_strtod_l+0x87c>)
 800661a:	2900      	cmp	r1, #0
 800661c:	f000 808c 	beq.w	8006738 <_strtod_l+0x918>
 8006620:	ea02 0109 	and.w	r1, r2, r9
 8006624:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006628:	f300 8086 	bgt.w	8006738 <_strtod_l+0x918>
 800662c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006630:	f77f aeaa 	ble.w	8006388 <_strtod_l+0x568>
 8006634:	4640      	mov	r0, r8
 8006636:	4649      	mov	r1, r9
 8006638:	4b19      	ldr	r3, [pc, #100]	; (80066a0 <_strtod_l+0x880>)
 800663a:	2200      	movs	r2, #0
 800663c:	f7f9 ff4c 	bl	80004d8 <__aeabi_dmul>
 8006640:	460b      	mov	r3, r1
 8006642:	4303      	orrs	r3, r0
 8006644:	bf08      	it	eq
 8006646:	2322      	moveq	r3, #34	; 0x22
 8006648:	4680      	mov	r8, r0
 800664a:	4689      	mov	r9, r1
 800664c:	bf08      	it	eq
 800664e:	f8ca 3000 	streq.w	r3, [sl]
 8006652:	e62f      	b.n	80062b4 <_strtod_l+0x494>
 8006654:	f04f 32ff 	mov.w	r2, #4294967295
 8006658:	fa02 f303 	lsl.w	r3, r2, r3
 800665c:	ea03 0808 	and.w	r8, r3, r8
 8006660:	e6e0      	b.n	8006424 <_strtod_l+0x604>
 8006662:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8006666:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800666a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800666e:	35e2      	adds	r5, #226	; 0xe2
 8006670:	fa07 f505 	lsl.w	r5, r7, r5
 8006674:	970f      	str	r7, [sp, #60]	; 0x3c
 8006676:	e747      	b.n	8006508 <_strtod_l+0x6e8>
 8006678:	2301      	movs	r3, #1
 800667a:	2500      	movs	r5, #0
 800667c:	930f      	str	r3, [sp, #60]	; 0x3c
 800667e:	e743      	b.n	8006508 <_strtod_l+0x6e8>
 8006680:	463a      	mov	r2, r7
 8006682:	4650      	mov	r0, sl
 8006684:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006686:	f001 fea9 	bl	80083dc <__lshift>
 800668a:	901a      	str	r0, [sp, #104]	; 0x68
 800668c:	2800      	cmp	r0, #0
 800668e:	f47f af69 	bne.w	8006564 <_strtod_l+0x744>
 8006692:	e604      	b.n	800629e <_strtod_l+0x47e>
 8006694:	08009a18 	.word	0x08009a18
 8006698:	fffffc02 	.word	0xfffffc02
 800669c:	7ff00000 	.word	0x7ff00000
 80066a0:	39500000 	.word	0x39500000
 80066a4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80066a8:	d165      	bne.n	8006776 <_strtod_l+0x956>
 80066aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80066ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80066b0:	b35a      	cbz	r2, 800670a <_strtod_l+0x8ea>
 80066b2:	4a99      	ldr	r2, [pc, #612]	; (8006918 <_strtod_l+0xaf8>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d12b      	bne.n	8006710 <_strtod_l+0x8f0>
 80066b8:	9b05      	ldr	r3, [sp, #20]
 80066ba:	4641      	mov	r1, r8
 80066bc:	b303      	cbz	r3, 8006700 <_strtod_l+0x8e0>
 80066be:	464a      	mov	r2, r9
 80066c0:	4b96      	ldr	r3, [pc, #600]	; (800691c <_strtod_l+0xafc>)
 80066c2:	4013      	ands	r3, r2
 80066c4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80066c8:	f04f 32ff 	mov.w	r2, #4294967295
 80066cc:	d81b      	bhi.n	8006706 <_strtod_l+0x8e6>
 80066ce:	0d1b      	lsrs	r3, r3, #20
 80066d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80066d4:	fa02 f303 	lsl.w	r3, r2, r3
 80066d8:	4299      	cmp	r1, r3
 80066da:	d119      	bne.n	8006710 <_strtod_l+0x8f0>
 80066dc:	4b90      	ldr	r3, [pc, #576]	; (8006920 <_strtod_l+0xb00>)
 80066de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d102      	bne.n	80066ea <_strtod_l+0x8ca>
 80066e4:	3101      	adds	r1, #1
 80066e6:	f43f adda 	beq.w	800629e <_strtod_l+0x47e>
 80066ea:	f04f 0800 	mov.w	r8, #0
 80066ee:	4b8b      	ldr	r3, [pc, #556]	; (800691c <_strtod_l+0xafc>)
 80066f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066f2:	401a      	ands	r2, r3
 80066f4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80066f8:	9b05      	ldr	r3, [sp, #20]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d19a      	bne.n	8006634 <_strtod_l+0x814>
 80066fe:	e5d9      	b.n	80062b4 <_strtod_l+0x494>
 8006700:	f04f 33ff 	mov.w	r3, #4294967295
 8006704:	e7e8      	b.n	80066d8 <_strtod_l+0x8b8>
 8006706:	4613      	mov	r3, r2
 8006708:	e7e6      	b.n	80066d8 <_strtod_l+0x8b8>
 800670a:	ea53 0308 	orrs.w	r3, r3, r8
 800670e:	d081      	beq.n	8006614 <_strtod_l+0x7f4>
 8006710:	b1e5      	cbz	r5, 800674c <_strtod_l+0x92c>
 8006712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006714:	421d      	tst	r5, r3
 8006716:	d0ef      	beq.n	80066f8 <_strtod_l+0x8d8>
 8006718:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800671a:	4640      	mov	r0, r8
 800671c:	4649      	mov	r1, r9
 800671e:	9a05      	ldr	r2, [sp, #20]
 8006720:	b1c3      	cbz	r3, 8006754 <_strtod_l+0x934>
 8006722:	f7ff fb5b 	bl	8005ddc <sulp>
 8006726:	4602      	mov	r2, r0
 8006728:	460b      	mov	r3, r1
 800672a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800672e:	f7f9 fd1d 	bl	800016c <__adddf3>
 8006732:	4680      	mov	r8, r0
 8006734:	4689      	mov	r9, r1
 8006736:	e7df      	b.n	80066f8 <_strtod_l+0x8d8>
 8006738:	4013      	ands	r3, r2
 800673a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800673e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006742:	f04f 38ff 	mov.w	r8, #4294967295
 8006746:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800674a:	e7d5      	b.n	80066f8 <_strtod_l+0x8d8>
 800674c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800674e:	ea13 0f08 	tst.w	r3, r8
 8006752:	e7e0      	b.n	8006716 <_strtod_l+0x8f6>
 8006754:	f7ff fb42 	bl	8005ddc <sulp>
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006760:	f7f9 fd02 	bl	8000168 <__aeabi_dsub>
 8006764:	2200      	movs	r2, #0
 8006766:	2300      	movs	r3, #0
 8006768:	4680      	mov	r8, r0
 800676a:	4689      	mov	r9, r1
 800676c:	f7fa f91c 	bl	80009a8 <__aeabi_dcmpeq>
 8006770:	2800      	cmp	r0, #0
 8006772:	d0c1      	beq.n	80066f8 <_strtod_l+0x8d8>
 8006774:	e608      	b.n	8006388 <_strtod_l+0x568>
 8006776:	4658      	mov	r0, fp
 8006778:	9904      	ldr	r1, [sp, #16]
 800677a:	f002 f81d 	bl	80087b8 <__ratio>
 800677e:	2200      	movs	r2, #0
 8006780:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006784:	4606      	mov	r6, r0
 8006786:	460f      	mov	r7, r1
 8006788:	f7fa f922 	bl	80009d0 <__aeabi_dcmple>
 800678c:	2800      	cmp	r0, #0
 800678e:	d070      	beq.n	8006872 <_strtod_l+0xa52>
 8006790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006792:	2b00      	cmp	r3, #0
 8006794:	d042      	beq.n	800681c <_strtod_l+0x9fc>
 8006796:	2600      	movs	r6, #0
 8006798:	4f62      	ldr	r7, [pc, #392]	; (8006924 <_strtod_l+0xb04>)
 800679a:	4d62      	ldr	r5, [pc, #392]	; (8006924 <_strtod_l+0xb04>)
 800679c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800679e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067a2:	0d1b      	lsrs	r3, r3, #20
 80067a4:	051b      	lsls	r3, r3, #20
 80067a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80067a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80067aa:	4b5f      	ldr	r3, [pc, #380]	; (8006928 <_strtod_l+0xb08>)
 80067ac:	429a      	cmp	r2, r3
 80067ae:	f040 80c3 	bne.w	8006938 <_strtod_l+0xb18>
 80067b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067b4:	4640      	mov	r0, r8
 80067b6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80067ba:	4649      	mov	r1, r9
 80067bc:	f001 ff26 	bl	800860c <__ulp>
 80067c0:	4602      	mov	r2, r0
 80067c2:	460b      	mov	r3, r1
 80067c4:	4630      	mov	r0, r6
 80067c6:	4639      	mov	r1, r7
 80067c8:	f7f9 fe86 	bl	80004d8 <__aeabi_dmul>
 80067cc:	4642      	mov	r2, r8
 80067ce:	464b      	mov	r3, r9
 80067d0:	f7f9 fccc 	bl	800016c <__adddf3>
 80067d4:	460b      	mov	r3, r1
 80067d6:	4951      	ldr	r1, [pc, #324]	; (800691c <_strtod_l+0xafc>)
 80067d8:	4a54      	ldr	r2, [pc, #336]	; (800692c <_strtod_l+0xb0c>)
 80067da:	4019      	ands	r1, r3
 80067dc:	4291      	cmp	r1, r2
 80067de:	4680      	mov	r8, r0
 80067e0:	d95d      	bls.n	800689e <_strtod_l+0xa7e>
 80067e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067e4:	4b4e      	ldr	r3, [pc, #312]	; (8006920 <_strtod_l+0xb00>)
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d103      	bne.n	80067f2 <_strtod_l+0x9d2>
 80067ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067ec:	3301      	adds	r3, #1
 80067ee:	f43f ad56 	beq.w	800629e <_strtod_l+0x47e>
 80067f2:	f04f 38ff 	mov.w	r8, #4294967295
 80067f6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8006920 <_strtod_l+0xb00>
 80067fa:	4650      	mov	r0, sl
 80067fc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80067fe:	f001 fbd5 	bl	8007fac <_Bfree>
 8006802:	4650      	mov	r0, sl
 8006804:	9906      	ldr	r1, [sp, #24]
 8006806:	f001 fbd1 	bl	8007fac <_Bfree>
 800680a:	4650      	mov	r0, sl
 800680c:	9904      	ldr	r1, [sp, #16]
 800680e:	f001 fbcd 	bl	8007fac <_Bfree>
 8006812:	4659      	mov	r1, fp
 8006814:	4650      	mov	r0, sl
 8006816:	f001 fbc9 	bl	8007fac <_Bfree>
 800681a:	e627      	b.n	800646c <_strtod_l+0x64c>
 800681c:	f1b8 0f00 	cmp.w	r8, #0
 8006820:	d119      	bne.n	8006856 <_strtod_l+0xa36>
 8006822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006824:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006828:	b9e3      	cbnz	r3, 8006864 <_strtod_l+0xa44>
 800682a:	2200      	movs	r2, #0
 800682c:	4630      	mov	r0, r6
 800682e:	4639      	mov	r1, r7
 8006830:	4b3c      	ldr	r3, [pc, #240]	; (8006924 <_strtod_l+0xb04>)
 8006832:	f7fa f8c3 	bl	80009bc <__aeabi_dcmplt>
 8006836:	b9c8      	cbnz	r0, 800686c <_strtod_l+0xa4c>
 8006838:	2200      	movs	r2, #0
 800683a:	4630      	mov	r0, r6
 800683c:	4639      	mov	r1, r7
 800683e:	4b3c      	ldr	r3, [pc, #240]	; (8006930 <_strtod_l+0xb10>)
 8006840:	f7f9 fe4a 	bl	80004d8 <__aeabi_dmul>
 8006844:	4604      	mov	r4, r0
 8006846:	460d      	mov	r5, r1
 8006848:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800684c:	9416      	str	r4, [sp, #88]	; 0x58
 800684e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006850:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8006854:	e7a2      	b.n	800679c <_strtod_l+0x97c>
 8006856:	f1b8 0f01 	cmp.w	r8, #1
 800685a:	d103      	bne.n	8006864 <_strtod_l+0xa44>
 800685c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800685e:	2b00      	cmp	r3, #0
 8006860:	f43f ad92 	beq.w	8006388 <_strtod_l+0x568>
 8006864:	2600      	movs	r6, #0
 8006866:	2400      	movs	r4, #0
 8006868:	4f32      	ldr	r7, [pc, #200]	; (8006934 <_strtod_l+0xb14>)
 800686a:	e796      	b.n	800679a <_strtod_l+0x97a>
 800686c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800686e:	4d30      	ldr	r5, [pc, #192]	; (8006930 <_strtod_l+0xb10>)
 8006870:	e7ea      	b.n	8006848 <_strtod_l+0xa28>
 8006872:	4b2f      	ldr	r3, [pc, #188]	; (8006930 <_strtod_l+0xb10>)
 8006874:	2200      	movs	r2, #0
 8006876:	4630      	mov	r0, r6
 8006878:	4639      	mov	r1, r7
 800687a:	f7f9 fe2d 	bl	80004d8 <__aeabi_dmul>
 800687e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006880:	4604      	mov	r4, r0
 8006882:	460d      	mov	r5, r1
 8006884:	b933      	cbnz	r3, 8006894 <_strtod_l+0xa74>
 8006886:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800688a:	9010      	str	r0, [sp, #64]	; 0x40
 800688c:	9311      	str	r3, [sp, #68]	; 0x44
 800688e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006892:	e783      	b.n	800679c <_strtod_l+0x97c>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800689c:	e7f7      	b.n	800688e <_strtod_l+0xa6e>
 800689e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80068a2:	9b05      	ldr	r3, [sp, #20]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d1a8      	bne.n	80067fa <_strtod_l+0x9da>
 80068a8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80068ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068ae:	0d1b      	lsrs	r3, r3, #20
 80068b0:	051b      	lsls	r3, r3, #20
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d1a1      	bne.n	80067fa <_strtod_l+0x9da>
 80068b6:	4620      	mov	r0, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	f7fa fc49 	bl	8001150 <__aeabi_d2lz>
 80068be:	f7f9 fddd 	bl	800047c <__aeabi_l2d>
 80068c2:	4602      	mov	r2, r0
 80068c4:	460b      	mov	r3, r1
 80068c6:	4620      	mov	r0, r4
 80068c8:	4629      	mov	r1, r5
 80068ca:	f7f9 fc4d 	bl	8000168 <__aeabi_dsub>
 80068ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068d4:	ea43 0308 	orr.w	r3, r3, r8
 80068d8:	4313      	orrs	r3, r2
 80068da:	4604      	mov	r4, r0
 80068dc:	460d      	mov	r5, r1
 80068de:	d066      	beq.n	80069ae <_strtod_l+0xb8e>
 80068e0:	a309      	add	r3, pc, #36	; (adr r3, 8006908 <_strtod_l+0xae8>)
 80068e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e6:	f7fa f869 	bl	80009bc <__aeabi_dcmplt>
 80068ea:	2800      	cmp	r0, #0
 80068ec:	f47f ace2 	bne.w	80062b4 <_strtod_l+0x494>
 80068f0:	a307      	add	r3, pc, #28	; (adr r3, 8006910 <_strtod_l+0xaf0>)
 80068f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f6:	4620      	mov	r0, r4
 80068f8:	4629      	mov	r1, r5
 80068fa:	f7fa f87d 	bl	80009f8 <__aeabi_dcmpgt>
 80068fe:	2800      	cmp	r0, #0
 8006900:	f43f af7b 	beq.w	80067fa <_strtod_l+0x9da>
 8006904:	e4d6      	b.n	80062b4 <_strtod_l+0x494>
 8006906:	bf00      	nop
 8006908:	94a03595 	.word	0x94a03595
 800690c:	3fdfffff 	.word	0x3fdfffff
 8006910:	35afe535 	.word	0x35afe535
 8006914:	3fe00000 	.word	0x3fe00000
 8006918:	000fffff 	.word	0x000fffff
 800691c:	7ff00000 	.word	0x7ff00000
 8006920:	7fefffff 	.word	0x7fefffff
 8006924:	3ff00000 	.word	0x3ff00000
 8006928:	7fe00000 	.word	0x7fe00000
 800692c:	7c9fffff 	.word	0x7c9fffff
 8006930:	3fe00000 	.word	0x3fe00000
 8006934:	bff00000 	.word	0xbff00000
 8006938:	9b05      	ldr	r3, [sp, #20]
 800693a:	b313      	cbz	r3, 8006982 <_strtod_l+0xb62>
 800693c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800693e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006942:	d81e      	bhi.n	8006982 <_strtod_l+0xb62>
 8006944:	a326      	add	r3, pc, #152	; (adr r3, 80069e0 <_strtod_l+0xbc0>)
 8006946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800694a:	4620      	mov	r0, r4
 800694c:	4629      	mov	r1, r5
 800694e:	f7fa f83f 	bl	80009d0 <__aeabi_dcmple>
 8006952:	b190      	cbz	r0, 800697a <_strtod_l+0xb5a>
 8006954:	4629      	mov	r1, r5
 8006956:	4620      	mov	r0, r4
 8006958:	f7fa f896 	bl	8000a88 <__aeabi_d2uiz>
 800695c:	2801      	cmp	r0, #1
 800695e:	bf38      	it	cc
 8006960:	2001      	movcc	r0, #1
 8006962:	f7f9 fd3f 	bl	80003e4 <__aeabi_ui2d>
 8006966:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006968:	4604      	mov	r4, r0
 800696a:	460d      	mov	r5, r1
 800696c:	b9d3      	cbnz	r3, 80069a4 <_strtod_l+0xb84>
 800696e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006972:	9012      	str	r0, [sp, #72]	; 0x48
 8006974:	9313      	str	r3, [sp, #76]	; 0x4c
 8006976:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800697a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800697c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8006980:	1a9f      	subs	r7, r3, r2
 8006982:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006986:	f001 fe41 	bl	800860c <__ulp>
 800698a:	4602      	mov	r2, r0
 800698c:	460b      	mov	r3, r1
 800698e:	4630      	mov	r0, r6
 8006990:	4639      	mov	r1, r7
 8006992:	f7f9 fda1 	bl	80004d8 <__aeabi_dmul>
 8006996:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800699a:	f7f9 fbe7 	bl	800016c <__adddf3>
 800699e:	4680      	mov	r8, r0
 80069a0:	4689      	mov	r9, r1
 80069a2:	e77e      	b.n	80068a2 <_strtod_l+0xa82>
 80069a4:	4602      	mov	r2, r0
 80069a6:	460b      	mov	r3, r1
 80069a8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80069ac:	e7e3      	b.n	8006976 <_strtod_l+0xb56>
 80069ae:	a30e      	add	r3, pc, #56	; (adr r3, 80069e8 <_strtod_l+0xbc8>)
 80069b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b4:	f7fa f802 	bl	80009bc <__aeabi_dcmplt>
 80069b8:	e7a1      	b.n	80068fe <_strtod_l+0xade>
 80069ba:	2300      	movs	r3, #0
 80069bc:	930a      	str	r3, [sp, #40]	; 0x28
 80069be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80069c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80069c2:	6013      	str	r3, [r2, #0]
 80069c4:	f7ff ba71 	b.w	8005eaa <_strtod_l+0x8a>
 80069c8:	2a65      	cmp	r2, #101	; 0x65
 80069ca:	f43f ab63 	beq.w	8006094 <_strtod_l+0x274>
 80069ce:	2a45      	cmp	r2, #69	; 0x45
 80069d0:	f43f ab60 	beq.w	8006094 <_strtod_l+0x274>
 80069d4:	2301      	movs	r3, #1
 80069d6:	f7ff bb95 	b.w	8006104 <_strtod_l+0x2e4>
 80069da:	bf00      	nop
 80069dc:	f3af 8000 	nop.w
 80069e0:	ffc00000 	.word	0xffc00000
 80069e4:	41dfffff 	.word	0x41dfffff
 80069e8:	94a03595 	.word	0x94a03595
 80069ec:	3fcfffff 	.word	0x3fcfffff

080069f0 <_strtod_r>:
 80069f0:	4b01      	ldr	r3, [pc, #4]	; (80069f8 <_strtod_r+0x8>)
 80069f2:	f7ff ba15 	b.w	8005e20 <_strtod_l>
 80069f6:	bf00      	nop
 80069f8:	20000074 	.word	0x20000074

080069fc <_strtol_l.constprop.0>:
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a02:	4680      	mov	r8, r0
 8006a04:	d001      	beq.n	8006a0a <_strtol_l.constprop.0+0xe>
 8006a06:	2b24      	cmp	r3, #36	; 0x24
 8006a08:	d906      	bls.n	8006a18 <_strtol_l.constprop.0+0x1c>
 8006a0a:	f7fe fb23 	bl	8005054 <__errno>
 8006a0e:	2316      	movs	r3, #22
 8006a10:	6003      	str	r3, [r0, #0]
 8006a12:	2000      	movs	r0, #0
 8006a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a18:	460d      	mov	r5, r1
 8006a1a:	4f35      	ldr	r7, [pc, #212]	; (8006af0 <_strtol_l.constprop.0+0xf4>)
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a22:	5de6      	ldrb	r6, [r4, r7]
 8006a24:	f016 0608 	ands.w	r6, r6, #8
 8006a28:	d1f8      	bne.n	8006a1c <_strtol_l.constprop.0+0x20>
 8006a2a:	2c2d      	cmp	r4, #45	; 0x2d
 8006a2c:	d12f      	bne.n	8006a8e <_strtol_l.constprop.0+0x92>
 8006a2e:	2601      	movs	r6, #1
 8006a30:	782c      	ldrb	r4, [r5, #0]
 8006a32:	1c85      	adds	r5, r0, #2
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d057      	beq.n	8006ae8 <_strtol_l.constprop.0+0xec>
 8006a38:	2b10      	cmp	r3, #16
 8006a3a:	d109      	bne.n	8006a50 <_strtol_l.constprop.0+0x54>
 8006a3c:	2c30      	cmp	r4, #48	; 0x30
 8006a3e:	d107      	bne.n	8006a50 <_strtol_l.constprop.0+0x54>
 8006a40:	7828      	ldrb	r0, [r5, #0]
 8006a42:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006a46:	2858      	cmp	r0, #88	; 0x58
 8006a48:	d149      	bne.n	8006ade <_strtol_l.constprop.0+0xe2>
 8006a4a:	2310      	movs	r3, #16
 8006a4c:	786c      	ldrb	r4, [r5, #1]
 8006a4e:	3502      	adds	r5, #2
 8006a50:	2700      	movs	r7, #0
 8006a52:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8006a56:	f10e 3eff 	add.w	lr, lr, #4294967295
 8006a5a:	fbbe f9f3 	udiv	r9, lr, r3
 8006a5e:	4638      	mov	r0, r7
 8006a60:	fb03 ea19 	mls	sl, r3, r9, lr
 8006a64:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006a68:	f1bc 0f09 	cmp.w	ip, #9
 8006a6c:	d814      	bhi.n	8006a98 <_strtol_l.constprop.0+0x9c>
 8006a6e:	4664      	mov	r4, ip
 8006a70:	42a3      	cmp	r3, r4
 8006a72:	dd22      	ble.n	8006aba <_strtol_l.constprop.0+0xbe>
 8006a74:	2f00      	cmp	r7, #0
 8006a76:	db1d      	blt.n	8006ab4 <_strtol_l.constprop.0+0xb8>
 8006a78:	4581      	cmp	r9, r0
 8006a7a:	d31b      	bcc.n	8006ab4 <_strtol_l.constprop.0+0xb8>
 8006a7c:	d101      	bne.n	8006a82 <_strtol_l.constprop.0+0x86>
 8006a7e:	45a2      	cmp	sl, r4
 8006a80:	db18      	blt.n	8006ab4 <_strtol_l.constprop.0+0xb8>
 8006a82:	2701      	movs	r7, #1
 8006a84:	fb00 4003 	mla	r0, r0, r3, r4
 8006a88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a8c:	e7ea      	b.n	8006a64 <_strtol_l.constprop.0+0x68>
 8006a8e:	2c2b      	cmp	r4, #43	; 0x2b
 8006a90:	bf04      	itt	eq
 8006a92:	782c      	ldrbeq	r4, [r5, #0]
 8006a94:	1c85      	addeq	r5, r0, #2
 8006a96:	e7cd      	b.n	8006a34 <_strtol_l.constprop.0+0x38>
 8006a98:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006a9c:	f1bc 0f19 	cmp.w	ip, #25
 8006aa0:	d801      	bhi.n	8006aa6 <_strtol_l.constprop.0+0xaa>
 8006aa2:	3c37      	subs	r4, #55	; 0x37
 8006aa4:	e7e4      	b.n	8006a70 <_strtol_l.constprop.0+0x74>
 8006aa6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006aaa:	f1bc 0f19 	cmp.w	ip, #25
 8006aae:	d804      	bhi.n	8006aba <_strtol_l.constprop.0+0xbe>
 8006ab0:	3c57      	subs	r4, #87	; 0x57
 8006ab2:	e7dd      	b.n	8006a70 <_strtol_l.constprop.0+0x74>
 8006ab4:	f04f 37ff 	mov.w	r7, #4294967295
 8006ab8:	e7e6      	b.n	8006a88 <_strtol_l.constprop.0+0x8c>
 8006aba:	2f00      	cmp	r7, #0
 8006abc:	da07      	bge.n	8006ace <_strtol_l.constprop.0+0xd2>
 8006abe:	2322      	movs	r3, #34	; 0x22
 8006ac0:	4670      	mov	r0, lr
 8006ac2:	f8c8 3000 	str.w	r3, [r8]
 8006ac6:	2a00      	cmp	r2, #0
 8006ac8:	d0a4      	beq.n	8006a14 <_strtol_l.constprop.0+0x18>
 8006aca:	1e69      	subs	r1, r5, #1
 8006acc:	e005      	b.n	8006ada <_strtol_l.constprop.0+0xde>
 8006ace:	b106      	cbz	r6, 8006ad2 <_strtol_l.constprop.0+0xd6>
 8006ad0:	4240      	negs	r0, r0
 8006ad2:	2a00      	cmp	r2, #0
 8006ad4:	d09e      	beq.n	8006a14 <_strtol_l.constprop.0+0x18>
 8006ad6:	2f00      	cmp	r7, #0
 8006ad8:	d1f7      	bne.n	8006aca <_strtol_l.constprop.0+0xce>
 8006ada:	6011      	str	r1, [r2, #0]
 8006adc:	e79a      	b.n	8006a14 <_strtol_l.constprop.0+0x18>
 8006ade:	2430      	movs	r4, #48	; 0x30
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1b5      	bne.n	8006a50 <_strtol_l.constprop.0+0x54>
 8006ae4:	2308      	movs	r3, #8
 8006ae6:	e7b3      	b.n	8006a50 <_strtol_l.constprop.0+0x54>
 8006ae8:	2c30      	cmp	r4, #48	; 0x30
 8006aea:	d0a9      	beq.n	8006a40 <_strtol_l.constprop.0+0x44>
 8006aec:	230a      	movs	r3, #10
 8006aee:	e7af      	b.n	8006a50 <_strtol_l.constprop.0+0x54>
 8006af0:	08009a41 	.word	0x08009a41

08006af4 <_strtol_r>:
 8006af4:	f7ff bf82 	b.w	80069fc <_strtol_l.constprop.0>

08006af8 <quorem>:
 8006af8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afc:	6903      	ldr	r3, [r0, #16]
 8006afe:	690c      	ldr	r4, [r1, #16]
 8006b00:	4607      	mov	r7, r0
 8006b02:	42a3      	cmp	r3, r4
 8006b04:	f2c0 8082 	blt.w	8006c0c <quorem+0x114>
 8006b08:	3c01      	subs	r4, #1
 8006b0a:	f100 0514 	add.w	r5, r0, #20
 8006b0e:	f101 0814 	add.w	r8, r1, #20
 8006b12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b16:	9301      	str	r3, [sp, #4]
 8006b18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b20:	3301      	adds	r3, #1
 8006b22:	429a      	cmp	r2, r3
 8006b24:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b28:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006b2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b30:	d331      	bcc.n	8006b96 <quorem+0x9e>
 8006b32:	f04f 0e00 	mov.w	lr, #0
 8006b36:	4640      	mov	r0, r8
 8006b38:	46ac      	mov	ip, r5
 8006b3a:	46f2      	mov	sl, lr
 8006b3c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006b40:	b293      	uxth	r3, r2
 8006b42:	fb06 e303 	mla	r3, r6, r3, lr
 8006b46:	0c12      	lsrs	r2, r2, #16
 8006b48:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	fb06 e202 	mla	r2, r6, r2, lr
 8006b52:	ebaa 0303 	sub.w	r3, sl, r3
 8006b56:	f8dc a000 	ldr.w	sl, [ip]
 8006b5a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b5e:	fa1f fa8a 	uxth.w	sl, sl
 8006b62:	4453      	add	r3, sl
 8006b64:	f8dc a000 	ldr.w	sl, [ip]
 8006b68:	b292      	uxth	r2, r2
 8006b6a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006b6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b78:	4581      	cmp	r9, r0
 8006b7a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b7e:	f84c 3b04 	str.w	r3, [ip], #4
 8006b82:	d2db      	bcs.n	8006b3c <quorem+0x44>
 8006b84:	f855 300b 	ldr.w	r3, [r5, fp]
 8006b88:	b92b      	cbnz	r3, 8006b96 <quorem+0x9e>
 8006b8a:	9b01      	ldr	r3, [sp, #4]
 8006b8c:	3b04      	subs	r3, #4
 8006b8e:	429d      	cmp	r5, r3
 8006b90:	461a      	mov	r2, r3
 8006b92:	d32f      	bcc.n	8006bf4 <quorem+0xfc>
 8006b94:	613c      	str	r4, [r7, #16]
 8006b96:	4638      	mov	r0, r7
 8006b98:	f001 fc90 	bl	80084bc <__mcmp>
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	db25      	blt.n	8006bec <quorem+0xf4>
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	f04f 0c00 	mov.w	ip, #0
 8006ba6:	3601      	adds	r6, #1
 8006ba8:	f858 1b04 	ldr.w	r1, [r8], #4
 8006bac:	f8d0 e000 	ldr.w	lr, [r0]
 8006bb0:	b28b      	uxth	r3, r1
 8006bb2:	ebac 0303 	sub.w	r3, ip, r3
 8006bb6:	fa1f f28e 	uxth.w	r2, lr
 8006bba:	4413      	add	r3, r2
 8006bbc:	0c0a      	lsrs	r2, r1, #16
 8006bbe:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006bc2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bcc:	45c1      	cmp	r9, r8
 8006bce:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006bd2:	f840 3b04 	str.w	r3, [r0], #4
 8006bd6:	d2e7      	bcs.n	8006ba8 <quorem+0xb0>
 8006bd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006be0:	b922      	cbnz	r2, 8006bec <quorem+0xf4>
 8006be2:	3b04      	subs	r3, #4
 8006be4:	429d      	cmp	r5, r3
 8006be6:	461a      	mov	r2, r3
 8006be8:	d30a      	bcc.n	8006c00 <quorem+0x108>
 8006bea:	613c      	str	r4, [r7, #16]
 8006bec:	4630      	mov	r0, r6
 8006bee:	b003      	add	sp, #12
 8006bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf4:	6812      	ldr	r2, [r2, #0]
 8006bf6:	3b04      	subs	r3, #4
 8006bf8:	2a00      	cmp	r2, #0
 8006bfa:	d1cb      	bne.n	8006b94 <quorem+0x9c>
 8006bfc:	3c01      	subs	r4, #1
 8006bfe:	e7c6      	b.n	8006b8e <quorem+0x96>
 8006c00:	6812      	ldr	r2, [r2, #0]
 8006c02:	3b04      	subs	r3, #4
 8006c04:	2a00      	cmp	r2, #0
 8006c06:	d1f0      	bne.n	8006bea <quorem+0xf2>
 8006c08:	3c01      	subs	r4, #1
 8006c0a:	e7eb      	b.n	8006be4 <quorem+0xec>
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	e7ee      	b.n	8006bee <quorem+0xf6>

08006c10 <_dtoa_r>:
 8006c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c14:	4616      	mov	r6, r2
 8006c16:	461f      	mov	r7, r3
 8006c18:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006c1a:	b099      	sub	sp, #100	; 0x64
 8006c1c:	4605      	mov	r5, r0
 8006c1e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006c22:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006c26:	b974      	cbnz	r4, 8006c46 <_dtoa_r+0x36>
 8006c28:	2010      	movs	r0, #16
 8006c2a:	f001 f949 	bl	8007ec0 <malloc>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	6268      	str	r0, [r5, #36]	; 0x24
 8006c32:	b920      	cbnz	r0, 8006c3e <_dtoa_r+0x2e>
 8006c34:	21ea      	movs	r1, #234	; 0xea
 8006c36:	4ba8      	ldr	r3, [pc, #672]	; (8006ed8 <_dtoa_r+0x2c8>)
 8006c38:	48a8      	ldr	r0, [pc, #672]	; (8006edc <_dtoa_r+0x2cc>)
 8006c3a:	f002 f8b3 	bl	8008da4 <__assert_func>
 8006c3e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c42:	6004      	str	r4, [r0, #0]
 8006c44:	60c4      	str	r4, [r0, #12]
 8006c46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006c48:	6819      	ldr	r1, [r3, #0]
 8006c4a:	b151      	cbz	r1, 8006c62 <_dtoa_r+0x52>
 8006c4c:	685a      	ldr	r2, [r3, #4]
 8006c4e:	2301      	movs	r3, #1
 8006c50:	4093      	lsls	r3, r2
 8006c52:	604a      	str	r2, [r1, #4]
 8006c54:	608b      	str	r3, [r1, #8]
 8006c56:	4628      	mov	r0, r5
 8006c58:	f001 f9a8 	bl	8007fac <_Bfree>
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006c60:	601a      	str	r2, [r3, #0]
 8006c62:	1e3b      	subs	r3, r7, #0
 8006c64:	bfaf      	iteee	ge
 8006c66:	2300      	movge	r3, #0
 8006c68:	2201      	movlt	r2, #1
 8006c6a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c6e:	9305      	strlt	r3, [sp, #20]
 8006c70:	bfa8      	it	ge
 8006c72:	f8c8 3000 	strge.w	r3, [r8]
 8006c76:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006c7a:	4b99      	ldr	r3, [pc, #612]	; (8006ee0 <_dtoa_r+0x2d0>)
 8006c7c:	bfb8      	it	lt
 8006c7e:	f8c8 2000 	strlt.w	r2, [r8]
 8006c82:	ea33 0309 	bics.w	r3, r3, r9
 8006c86:	d119      	bne.n	8006cbc <_dtoa_r+0xac>
 8006c88:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c8c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c8e:	6013      	str	r3, [r2, #0]
 8006c90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c94:	4333      	orrs	r3, r6
 8006c96:	f000 857f 	beq.w	8007798 <_dtoa_r+0xb88>
 8006c9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006c9c:	b953      	cbnz	r3, 8006cb4 <_dtoa_r+0xa4>
 8006c9e:	4b91      	ldr	r3, [pc, #580]	; (8006ee4 <_dtoa_r+0x2d4>)
 8006ca0:	e022      	b.n	8006ce8 <_dtoa_r+0xd8>
 8006ca2:	4b91      	ldr	r3, [pc, #580]	; (8006ee8 <_dtoa_r+0x2d8>)
 8006ca4:	9303      	str	r3, [sp, #12]
 8006ca6:	3308      	adds	r3, #8
 8006ca8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006caa:	6013      	str	r3, [r2, #0]
 8006cac:	9803      	ldr	r0, [sp, #12]
 8006cae:	b019      	add	sp, #100	; 0x64
 8006cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb4:	4b8b      	ldr	r3, [pc, #556]	; (8006ee4 <_dtoa_r+0x2d4>)
 8006cb6:	9303      	str	r3, [sp, #12]
 8006cb8:	3303      	adds	r3, #3
 8006cba:	e7f5      	b.n	8006ca8 <_dtoa_r+0x98>
 8006cbc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006cc0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006cc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006cc8:	2200      	movs	r2, #0
 8006cca:	2300      	movs	r3, #0
 8006ccc:	f7f9 fe6c 	bl	80009a8 <__aeabi_dcmpeq>
 8006cd0:	4680      	mov	r8, r0
 8006cd2:	b158      	cbz	r0, 8006cec <_dtoa_r+0xdc>
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006cd8:	6013      	str	r3, [r2, #0]
 8006cda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f000 8558 	beq.w	8007792 <_dtoa_r+0xb82>
 8006ce2:	4882      	ldr	r0, [pc, #520]	; (8006eec <_dtoa_r+0x2dc>)
 8006ce4:	6018      	str	r0, [r3, #0]
 8006ce6:	1e43      	subs	r3, r0, #1
 8006ce8:	9303      	str	r3, [sp, #12]
 8006cea:	e7df      	b.n	8006cac <_dtoa_r+0x9c>
 8006cec:	ab16      	add	r3, sp, #88	; 0x58
 8006cee:	9301      	str	r3, [sp, #4]
 8006cf0:	ab17      	add	r3, sp, #92	; 0x5c
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	4628      	mov	r0, r5
 8006cf6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006cfa:	f001 fd01 	bl	8008700 <__d2b>
 8006cfe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006d02:	4683      	mov	fp, r0
 8006d04:	2c00      	cmp	r4, #0
 8006d06:	d07f      	beq.n	8006e08 <_dtoa_r+0x1f8>
 8006d08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d0e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006d12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d16:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006d1a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006d1e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006d22:	2200      	movs	r2, #0
 8006d24:	4b72      	ldr	r3, [pc, #456]	; (8006ef0 <_dtoa_r+0x2e0>)
 8006d26:	f7f9 fa1f 	bl	8000168 <__aeabi_dsub>
 8006d2a:	a365      	add	r3, pc, #404	; (adr r3, 8006ec0 <_dtoa_r+0x2b0>)
 8006d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d30:	f7f9 fbd2 	bl	80004d8 <__aeabi_dmul>
 8006d34:	a364      	add	r3, pc, #400	; (adr r3, 8006ec8 <_dtoa_r+0x2b8>)
 8006d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3a:	f7f9 fa17 	bl	800016c <__adddf3>
 8006d3e:	4606      	mov	r6, r0
 8006d40:	4620      	mov	r0, r4
 8006d42:	460f      	mov	r7, r1
 8006d44:	f7f9 fb5e 	bl	8000404 <__aeabi_i2d>
 8006d48:	a361      	add	r3, pc, #388	; (adr r3, 8006ed0 <_dtoa_r+0x2c0>)
 8006d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4e:	f7f9 fbc3 	bl	80004d8 <__aeabi_dmul>
 8006d52:	4602      	mov	r2, r0
 8006d54:	460b      	mov	r3, r1
 8006d56:	4630      	mov	r0, r6
 8006d58:	4639      	mov	r1, r7
 8006d5a:	f7f9 fa07 	bl	800016c <__adddf3>
 8006d5e:	4606      	mov	r6, r0
 8006d60:	460f      	mov	r7, r1
 8006d62:	f7f9 fe69 	bl	8000a38 <__aeabi_d2iz>
 8006d66:	2200      	movs	r2, #0
 8006d68:	4682      	mov	sl, r0
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	4639      	mov	r1, r7
 8006d70:	f7f9 fe24 	bl	80009bc <__aeabi_dcmplt>
 8006d74:	b148      	cbz	r0, 8006d8a <_dtoa_r+0x17a>
 8006d76:	4650      	mov	r0, sl
 8006d78:	f7f9 fb44 	bl	8000404 <__aeabi_i2d>
 8006d7c:	4632      	mov	r2, r6
 8006d7e:	463b      	mov	r3, r7
 8006d80:	f7f9 fe12 	bl	80009a8 <__aeabi_dcmpeq>
 8006d84:	b908      	cbnz	r0, 8006d8a <_dtoa_r+0x17a>
 8006d86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d8a:	f1ba 0f16 	cmp.w	sl, #22
 8006d8e:	d858      	bhi.n	8006e42 <_dtoa_r+0x232>
 8006d90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d94:	4b57      	ldr	r3, [pc, #348]	; (8006ef4 <_dtoa_r+0x2e4>)
 8006d96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9e:	f7f9 fe0d 	bl	80009bc <__aeabi_dcmplt>
 8006da2:	2800      	cmp	r0, #0
 8006da4:	d04f      	beq.n	8006e46 <_dtoa_r+0x236>
 8006da6:	2300      	movs	r3, #0
 8006da8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dac:	930f      	str	r3, [sp, #60]	; 0x3c
 8006dae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006db0:	1b1c      	subs	r4, r3, r4
 8006db2:	1e63      	subs	r3, r4, #1
 8006db4:	9309      	str	r3, [sp, #36]	; 0x24
 8006db6:	bf49      	itett	mi
 8006db8:	f1c4 0301 	rsbmi	r3, r4, #1
 8006dbc:	2300      	movpl	r3, #0
 8006dbe:	9306      	strmi	r3, [sp, #24]
 8006dc0:	2300      	movmi	r3, #0
 8006dc2:	bf54      	ite	pl
 8006dc4:	9306      	strpl	r3, [sp, #24]
 8006dc6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006dc8:	f1ba 0f00 	cmp.w	sl, #0
 8006dcc:	db3d      	blt.n	8006e4a <_dtoa_r+0x23a>
 8006dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dd0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006dd4:	4453      	add	r3, sl
 8006dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8006dd8:	2300      	movs	r3, #0
 8006dda:	930a      	str	r3, [sp, #40]	; 0x28
 8006ddc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dde:	2b09      	cmp	r3, #9
 8006de0:	f200 808c 	bhi.w	8006efc <_dtoa_r+0x2ec>
 8006de4:	2b05      	cmp	r3, #5
 8006de6:	bfc4      	itt	gt
 8006de8:	3b04      	subgt	r3, #4
 8006dea:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006dec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dee:	bfc8      	it	gt
 8006df0:	2400      	movgt	r4, #0
 8006df2:	f1a3 0302 	sub.w	r3, r3, #2
 8006df6:	bfd8      	it	le
 8006df8:	2401      	movle	r4, #1
 8006dfa:	2b03      	cmp	r3, #3
 8006dfc:	f200 808a 	bhi.w	8006f14 <_dtoa_r+0x304>
 8006e00:	e8df f003 	tbb	[pc, r3]
 8006e04:	5b4d4f2d 	.word	0x5b4d4f2d
 8006e08:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006e0c:	441c      	add	r4, r3
 8006e0e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	bfc3      	ittte	gt
 8006e16:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006e1a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006e1e:	fa09 f303 	lslgt.w	r3, r9, r3
 8006e22:	f1c3 0320 	rsble	r3, r3, #32
 8006e26:	bfc6      	itte	gt
 8006e28:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006e2c:	4318      	orrgt	r0, r3
 8006e2e:	fa06 f003 	lslle.w	r0, r6, r3
 8006e32:	f7f9 fad7 	bl	80003e4 <__aeabi_ui2d>
 8006e36:	2301      	movs	r3, #1
 8006e38:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006e3c:	3c01      	subs	r4, #1
 8006e3e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006e40:	e76f      	b.n	8006d22 <_dtoa_r+0x112>
 8006e42:	2301      	movs	r3, #1
 8006e44:	e7b2      	b.n	8006dac <_dtoa_r+0x19c>
 8006e46:	900f      	str	r0, [sp, #60]	; 0x3c
 8006e48:	e7b1      	b.n	8006dae <_dtoa_r+0x19e>
 8006e4a:	9b06      	ldr	r3, [sp, #24]
 8006e4c:	eba3 030a 	sub.w	r3, r3, sl
 8006e50:	9306      	str	r3, [sp, #24]
 8006e52:	f1ca 0300 	rsb	r3, sl, #0
 8006e56:	930a      	str	r3, [sp, #40]	; 0x28
 8006e58:	2300      	movs	r3, #0
 8006e5a:	930e      	str	r3, [sp, #56]	; 0x38
 8006e5c:	e7be      	b.n	8006ddc <_dtoa_r+0x1cc>
 8006e5e:	2300      	movs	r3, #0
 8006e60:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	dc58      	bgt.n	8006f1a <_dtoa_r+0x30a>
 8006e68:	f04f 0901 	mov.w	r9, #1
 8006e6c:	464b      	mov	r3, r9
 8006e6e:	f8cd 9020 	str.w	r9, [sp, #32]
 8006e72:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006e76:	2200      	movs	r2, #0
 8006e78:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006e7a:	6042      	str	r2, [r0, #4]
 8006e7c:	2204      	movs	r2, #4
 8006e7e:	f102 0614 	add.w	r6, r2, #20
 8006e82:	429e      	cmp	r6, r3
 8006e84:	6841      	ldr	r1, [r0, #4]
 8006e86:	d94e      	bls.n	8006f26 <_dtoa_r+0x316>
 8006e88:	4628      	mov	r0, r5
 8006e8a:	f001 f84f 	bl	8007f2c <_Balloc>
 8006e8e:	9003      	str	r0, [sp, #12]
 8006e90:	2800      	cmp	r0, #0
 8006e92:	d14c      	bne.n	8006f2e <_dtoa_r+0x31e>
 8006e94:	4602      	mov	r2, r0
 8006e96:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006e9a:	4b17      	ldr	r3, [pc, #92]	; (8006ef8 <_dtoa_r+0x2e8>)
 8006e9c:	e6cc      	b.n	8006c38 <_dtoa_r+0x28>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e7de      	b.n	8006e60 <_dtoa_r+0x250>
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ea6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006ea8:	eb0a 0903 	add.w	r9, sl, r3
 8006eac:	f109 0301 	add.w	r3, r9, #1
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	9308      	str	r3, [sp, #32]
 8006eb4:	bfb8      	it	lt
 8006eb6:	2301      	movlt	r3, #1
 8006eb8:	e7dd      	b.n	8006e76 <_dtoa_r+0x266>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e7f2      	b.n	8006ea4 <_dtoa_r+0x294>
 8006ebe:	bf00      	nop
 8006ec0:	636f4361 	.word	0x636f4361
 8006ec4:	3fd287a7 	.word	0x3fd287a7
 8006ec8:	8b60c8b3 	.word	0x8b60c8b3
 8006ecc:	3fc68a28 	.word	0x3fc68a28
 8006ed0:	509f79fb 	.word	0x509f79fb
 8006ed4:	3fd34413 	.word	0x3fd34413
 8006ed8:	08009b4e 	.word	0x08009b4e
 8006edc:	08009b65 	.word	0x08009b65
 8006ee0:	7ff00000 	.word	0x7ff00000
 8006ee4:	08009b4a 	.word	0x08009b4a
 8006ee8:	08009b41 	.word	0x08009b41
 8006eec:	080099c1 	.word	0x080099c1
 8006ef0:	3ff80000 	.word	0x3ff80000
 8006ef4:	08009cd0 	.word	0x08009cd0
 8006ef8:	08009bc0 	.word	0x08009bc0
 8006efc:	2401      	movs	r4, #1
 8006efe:	2300      	movs	r3, #0
 8006f00:	940b      	str	r4, [sp, #44]	; 0x2c
 8006f02:	9322      	str	r3, [sp, #136]	; 0x88
 8006f04:	f04f 39ff 	mov.w	r9, #4294967295
 8006f08:	2200      	movs	r2, #0
 8006f0a:	2312      	movs	r3, #18
 8006f0c:	f8cd 9020 	str.w	r9, [sp, #32]
 8006f10:	9223      	str	r2, [sp, #140]	; 0x8c
 8006f12:	e7b0      	b.n	8006e76 <_dtoa_r+0x266>
 8006f14:	2301      	movs	r3, #1
 8006f16:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f18:	e7f4      	b.n	8006f04 <_dtoa_r+0x2f4>
 8006f1a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8006f1e:	464b      	mov	r3, r9
 8006f20:	f8cd 9020 	str.w	r9, [sp, #32]
 8006f24:	e7a7      	b.n	8006e76 <_dtoa_r+0x266>
 8006f26:	3101      	adds	r1, #1
 8006f28:	6041      	str	r1, [r0, #4]
 8006f2a:	0052      	lsls	r2, r2, #1
 8006f2c:	e7a7      	b.n	8006e7e <_dtoa_r+0x26e>
 8006f2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f30:	9a03      	ldr	r2, [sp, #12]
 8006f32:	601a      	str	r2, [r3, #0]
 8006f34:	9b08      	ldr	r3, [sp, #32]
 8006f36:	2b0e      	cmp	r3, #14
 8006f38:	f200 80a8 	bhi.w	800708c <_dtoa_r+0x47c>
 8006f3c:	2c00      	cmp	r4, #0
 8006f3e:	f000 80a5 	beq.w	800708c <_dtoa_r+0x47c>
 8006f42:	f1ba 0f00 	cmp.w	sl, #0
 8006f46:	dd34      	ble.n	8006fb2 <_dtoa_r+0x3a2>
 8006f48:	4a9a      	ldr	r2, [pc, #616]	; (80071b4 <_dtoa_r+0x5a4>)
 8006f4a:	f00a 030f 	and.w	r3, sl, #15
 8006f4e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006f52:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006f56:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f5a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006f5e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006f62:	d016      	beq.n	8006f92 <_dtoa_r+0x382>
 8006f64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f68:	4b93      	ldr	r3, [pc, #588]	; (80071b8 <_dtoa_r+0x5a8>)
 8006f6a:	2703      	movs	r7, #3
 8006f6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f70:	f7f9 fbdc 	bl	800072c <__aeabi_ddiv>
 8006f74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f78:	f004 040f 	and.w	r4, r4, #15
 8006f7c:	4e8e      	ldr	r6, [pc, #568]	; (80071b8 <_dtoa_r+0x5a8>)
 8006f7e:	b954      	cbnz	r4, 8006f96 <_dtoa_r+0x386>
 8006f80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006f84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f88:	f7f9 fbd0 	bl	800072c <__aeabi_ddiv>
 8006f8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f90:	e029      	b.n	8006fe6 <_dtoa_r+0x3d6>
 8006f92:	2702      	movs	r7, #2
 8006f94:	e7f2      	b.n	8006f7c <_dtoa_r+0x36c>
 8006f96:	07e1      	lsls	r1, r4, #31
 8006f98:	d508      	bpl.n	8006fac <_dtoa_r+0x39c>
 8006f9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f9e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006fa2:	f7f9 fa99 	bl	80004d8 <__aeabi_dmul>
 8006fa6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006faa:	3701      	adds	r7, #1
 8006fac:	1064      	asrs	r4, r4, #1
 8006fae:	3608      	adds	r6, #8
 8006fb0:	e7e5      	b.n	8006f7e <_dtoa_r+0x36e>
 8006fb2:	f000 80a5 	beq.w	8007100 <_dtoa_r+0x4f0>
 8006fb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fba:	f1ca 0400 	rsb	r4, sl, #0
 8006fbe:	4b7d      	ldr	r3, [pc, #500]	; (80071b4 <_dtoa_r+0x5a4>)
 8006fc0:	f004 020f 	and.w	r2, r4, #15
 8006fc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fcc:	f7f9 fa84 	bl	80004d8 <__aeabi_dmul>
 8006fd0:	2702      	movs	r7, #2
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fd8:	4e77      	ldr	r6, [pc, #476]	; (80071b8 <_dtoa_r+0x5a8>)
 8006fda:	1124      	asrs	r4, r4, #4
 8006fdc:	2c00      	cmp	r4, #0
 8006fde:	f040 8084 	bne.w	80070ea <_dtoa_r+0x4da>
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1d2      	bne.n	8006f8c <_dtoa_r+0x37c>
 8006fe6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	f000 808b 	beq.w	8007104 <_dtoa_r+0x4f4>
 8006fee:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006ff2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006ff6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	4b6f      	ldr	r3, [pc, #444]	; (80071bc <_dtoa_r+0x5ac>)
 8006ffe:	f7f9 fcdd 	bl	80009bc <__aeabi_dcmplt>
 8007002:	2800      	cmp	r0, #0
 8007004:	d07e      	beq.n	8007104 <_dtoa_r+0x4f4>
 8007006:	9b08      	ldr	r3, [sp, #32]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d07b      	beq.n	8007104 <_dtoa_r+0x4f4>
 800700c:	f1b9 0f00 	cmp.w	r9, #0
 8007010:	dd38      	ble.n	8007084 <_dtoa_r+0x474>
 8007012:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007016:	2200      	movs	r2, #0
 8007018:	4b69      	ldr	r3, [pc, #420]	; (80071c0 <_dtoa_r+0x5b0>)
 800701a:	f7f9 fa5d 	bl	80004d8 <__aeabi_dmul>
 800701e:	464c      	mov	r4, r9
 8007020:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007024:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007028:	3701      	adds	r7, #1
 800702a:	4638      	mov	r0, r7
 800702c:	f7f9 f9ea 	bl	8000404 <__aeabi_i2d>
 8007030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007034:	f7f9 fa50 	bl	80004d8 <__aeabi_dmul>
 8007038:	2200      	movs	r2, #0
 800703a:	4b62      	ldr	r3, [pc, #392]	; (80071c4 <_dtoa_r+0x5b4>)
 800703c:	f7f9 f896 	bl	800016c <__adddf3>
 8007040:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007044:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007048:	9611      	str	r6, [sp, #68]	; 0x44
 800704a:	2c00      	cmp	r4, #0
 800704c:	d15d      	bne.n	800710a <_dtoa_r+0x4fa>
 800704e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007052:	2200      	movs	r2, #0
 8007054:	4b5c      	ldr	r3, [pc, #368]	; (80071c8 <_dtoa_r+0x5b8>)
 8007056:	f7f9 f887 	bl	8000168 <__aeabi_dsub>
 800705a:	4602      	mov	r2, r0
 800705c:	460b      	mov	r3, r1
 800705e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007062:	4633      	mov	r3, r6
 8007064:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007066:	f7f9 fcc7 	bl	80009f8 <__aeabi_dcmpgt>
 800706a:	2800      	cmp	r0, #0
 800706c:	f040 829c 	bne.w	80075a8 <_dtoa_r+0x998>
 8007070:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007074:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007076:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800707a:	f7f9 fc9f 	bl	80009bc <__aeabi_dcmplt>
 800707e:	2800      	cmp	r0, #0
 8007080:	f040 8290 	bne.w	80075a4 <_dtoa_r+0x994>
 8007084:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007088:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800708c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800708e:	2b00      	cmp	r3, #0
 8007090:	f2c0 8152 	blt.w	8007338 <_dtoa_r+0x728>
 8007094:	f1ba 0f0e 	cmp.w	sl, #14
 8007098:	f300 814e 	bgt.w	8007338 <_dtoa_r+0x728>
 800709c:	4b45      	ldr	r3, [pc, #276]	; (80071b4 <_dtoa_r+0x5a4>)
 800709e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80070a2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80070a6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80070aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f280 80db 	bge.w	8007268 <_dtoa_r+0x658>
 80070b2:	9b08      	ldr	r3, [sp, #32]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f300 80d7 	bgt.w	8007268 <_dtoa_r+0x658>
 80070ba:	f040 8272 	bne.w	80075a2 <_dtoa_r+0x992>
 80070be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070c2:	2200      	movs	r2, #0
 80070c4:	4b40      	ldr	r3, [pc, #256]	; (80071c8 <_dtoa_r+0x5b8>)
 80070c6:	f7f9 fa07 	bl	80004d8 <__aeabi_dmul>
 80070ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070ce:	f7f9 fc89 	bl	80009e4 <__aeabi_dcmpge>
 80070d2:	9c08      	ldr	r4, [sp, #32]
 80070d4:	4626      	mov	r6, r4
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f040 8248 	bne.w	800756c <_dtoa_r+0x95c>
 80070dc:	2331      	movs	r3, #49	; 0x31
 80070de:	9f03      	ldr	r7, [sp, #12]
 80070e0:	f10a 0a01 	add.w	sl, sl, #1
 80070e4:	f807 3b01 	strb.w	r3, [r7], #1
 80070e8:	e244      	b.n	8007574 <_dtoa_r+0x964>
 80070ea:	07e2      	lsls	r2, r4, #31
 80070ec:	d505      	bpl.n	80070fa <_dtoa_r+0x4ea>
 80070ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80070f2:	f7f9 f9f1 	bl	80004d8 <__aeabi_dmul>
 80070f6:	2301      	movs	r3, #1
 80070f8:	3701      	adds	r7, #1
 80070fa:	1064      	asrs	r4, r4, #1
 80070fc:	3608      	adds	r6, #8
 80070fe:	e76d      	b.n	8006fdc <_dtoa_r+0x3cc>
 8007100:	2702      	movs	r7, #2
 8007102:	e770      	b.n	8006fe6 <_dtoa_r+0x3d6>
 8007104:	46d0      	mov	r8, sl
 8007106:	9c08      	ldr	r4, [sp, #32]
 8007108:	e78f      	b.n	800702a <_dtoa_r+0x41a>
 800710a:	9903      	ldr	r1, [sp, #12]
 800710c:	4b29      	ldr	r3, [pc, #164]	; (80071b4 <_dtoa_r+0x5a4>)
 800710e:	4421      	add	r1, r4
 8007110:	9112      	str	r1, [sp, #72]	; 0x48
 8007112:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007118:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800711c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007120:	2900      	cmp	r1, #0
 8007122:	d055      	beq.n	80071d0 <_dtoa_r+0x5c0>
 8007124:	2000      	movs	r0, #0
 8007126:	4929      	ldr	r1, [pc, #164]	; (80071cc <_dtoa_r+0x5bc>)
 8007128:	f7f9 fb00 	bl	800072c <__aeabi_ddiv>
 800712c:	463b      	mov	r3, r7
 800712e:	4632      	mov	r2, r6
 8007130:	f7f9 f81a 	bl	8000168 <__aeabi_dsub>
 8007134:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007138:	9f03      	ldr	r7, [sp, #12]
 800713a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800713e:	f7f9 fc7b 	bl	8000a38 <__aeabi_d2iz>
 8007142:	4604      	mov	r4, r0
 8007144:	f7f9 f95e 	bl	8000404 <__aeabi_i2d>
 8007148:	4602      	mov	r2, r0
 800714a:	460b      	mov	r3, r1
 800714c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007150:	f7f9 f80a 	bl	8000168 <__aeabi_dsub>
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	3430      	adds	r4, #48	; 0x30
 800715a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800715e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007162:	f807 4b01 	strb.w	r4, [r7], #1
 8007166:	f7f9 fc29 	bl	80009bc <__aeabi_dcmplt>
 800716a:	2800      	cmp	r0, #0
 800716c:	d174      	bne.n	8007258 <_dtoa_r+0x648>
 800716e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007172:	2000      	movs	r0, #0
 8007174:	4911      	ldr	r1, [pc, #68]	; (80071bc <_dtoa_r+0x5ac>)
 8007176:	f7f8 fff7 	bl	8000168 <__aeabi_dsub>
 800717a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800717e:	f7f9 fc1d 	bl	80009bc <__aeabi_dcmplt>
 8007182:	2800      	cmp	r0, #0
 8007184:	f040 80b7 	bne.w	80072f6 <_dtoa_r+0x6e6>
 8007188:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800718a:	429f      	cmp	r7, r3
 800718c:	f43f af7a 	beq.w	8007084 <_dtoa_r+0x474>
 8007190:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007194:	2200      	movs	r2, #0
 8007196:	4b0a      	ldr	r3, [pc, #40]	; (80071c0 <_dtoa_r+0x5b0>)
 8007198:	f7f9 f99e 	bl	80004d8 <__aeabi_dmul>
 800719c:	2200      	movs	r2, #0
 800719e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071a6:	4b06      	ldr	r3, [pc, #24]	; (80071c0 <_dtoa_r+0x5b0>)
 80071a8:	f7f9 f996 	bl	80004d8 <__aeabi_dmul>
 80071ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071b0:	e7c3      	b.n	800713a <_dtoa_r+0x52a>
 80071b2:	bf00      	nop
 80071b4:	08009cd0 	.word	0x08009cd0
 80071b8:	08009ca8 	.word	0x08009ca8
 80071bc:	3ff00000 	.word	0x3ff00000
 80071c0:	40240000 	.word	0x40240000
 80071c4:	401c0000 	.word	0x401c0000
 80071c8:	40140000 	.word	0x40140000
 80071cc:	3fe00000 	.word	0x3fe00000
 80071d0:	4630      	mov	r0, r6
 80071d2:	4639      	mov	r1, r7
 80071d4:	f7f9 f980 	bl	80004d8 <__aeabi_dmul>
 80071d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071da:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071de:	9c03      	ldr	r4, [sp, #12]
 80071e0:	9314      	str	r3, [sp, #80]	; 0x50
 80071e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071e6:	f7f9 fc27 	bl	8000a38 <__aeabi_d2iz>
 80071ea:	9015      	str	r0, [sp, #84]	; 0x54
 80071ec:	f7f9 f90a 	bl	8000404 <__aeabi_i2d>
 80071f0:	4602      	mov	r2, r0
 80071f2:	460b      	mov	r3, r1
 80071f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071f8:	f7f8 ffb6 	bl	8000168 <__aeabi_dsub>
 80071fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071fe:	4606      	mov	r6, r0
 8007200:	3330      	adds	r3, #48	; 0x30
 8007202:	f804 3b01 	strb.w	r3, [r4], #1
 8007206:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007208:	460f      	mov	r7, r1
 800720a:	429c      	cmp	r4, r3
 800720c:	f04f 0200 	mov.w	r2, #0
 8007210:	d124      	bne.n	800725c <_dtoa_r+0x64c>
 8007212:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007216:	4bb0      	ldr	r3, [pc, #704]	; (80074d8 <_dtoa_r+0x8c8>)
 8007218:	f7f8 ffa8 	bl	800016c <__adddf3>
 800721c:	4602      	mov	r2, r0
 800721e:	460b      	mov	r3, r1
 8007220:	4630      	mov	r0, r6
 8007222:	4639      	mov	r1, r7
 8007224:	f7f9 fbe8 	bl	80009f8 <__aeabi_dcmpgt>
 8007228:	2800      	cmp	r0, #0
 800722a:	d163      	bne.n	80072f4 <_dtoa_r+0x6e4>
 800722c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007230:	2000      	movs	r0, #0
 8007232:	49a9      	ldr	r1, [pc, #676]	; (80074d8 <_dtoa_r+0x8c8>)
 8007234:	f7f8 ff98 	bl	8000168 <__aeabi_dsub>
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	4630      	mov	r0, r6
 800723e:	4639      	mov	r1, r7
 8007240:	f7f9 fbbc 	bl	80009bc <__aeabi_dcmplt>
 8007244:	2800      	cmp	r0, #0
 8007246:	f43f af1d 	beq.w	8007084 <_dtoa_r+0x474>
 800724a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800724c:	1e7b      	subs	r3, r7, #1
 800724e:	9314      	str	r3, [sp, #80]	; 0x50
 8007250:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007254:	2b30      	cmp	r3, #48	; 0x30
 8007256:	d0f8      	beq.n	800724a <_dtoa_r+0x63a>
 8007258:	46c2      	mov	sl, r8
 800725a:	e03b      	b.n	80072d4 <_dtoa_r+0x6c4>
 800725c:	4b9f      	ldr	r3, [pc, #636]	; (80074dc <_dtoa_r+0x8cc>)
 800725e:	f7f9 f93b 	bl	80004d8 <__aeabi_dmul>
 8007262:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007266:	e7bc      	b.n	80071e2 <_dtoa_r+0x5d2>
 8007268:	9f03      	ldr	r7, [sp, #12]
 800726a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800726e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007272:	4640      	mov	r0, r8
 8007274:	4649      	mov	r1, r9
 8007276:	f7f9 fa59 	bl	800072c <__aeabi_ddiv>
 800727a:	f7f9 fbdd 	bl	8000a38 <__aeabi_d2iz>
 800727e:	4604      	mov	r4, r0
 8007280:	f7f9 f8c0 	bl	8000404 <__aeabi_i2d>
 8007284:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007288:	f7f9 f926 	bl	80004d8 <__aeabi_dmul>
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	4640      	mov	r0, r8
 8007292:	4649      	mov	r1, r9
 8007294:	f7f8 ff68 	bl	8000168 <__aeabi_dsub>
 8007298:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800729c:	f807 6b01 	strb.w	r6, [r7], #1
 80072a0:	9e03      	ldr	r6, [sp, #12]
 80072a2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80072a6:	1bbe      	subs	r6, r7, r6
 80072a8:	45b4      	cmp	ip, r6
 80072aa:	4602      	mov	r2, r0
 80072ac:	460b      	mov	r3, r1
 80072ae:	d136      	bne.n	800731e <_dtoa_r+0x70e>
 80072b0:	f7f8 ff5c 	bl	800016c <__adddf3>
 80072b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072b8:	4680      	mov	r8, r0
 80072ba:	4689      	mov	r9, r1
 80072bc:	f7f9 fb9c 	bl	80009f8 <__aeabi_dcmpgt>
 80072c0:	bb58      	cbnz	r0, 800731a <_dtoa_r+0x70a>
 80072c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072c6:	4640      	mov	r0, r8
 80072c8:	4649      	mov	r1, r9
 80072ca:	f7f9 fb6d 	bl	80009a8 <__aeabi_dcmpeq>
 80072ce:	b108      	cbz	r0, 80072d4 <_dtoa_r+0x6c4>
 80072d0:	07e1      	lsls	r1, r4, #31
 80072d2:	d422      	bmi.n	800731a <_dtoa_r+0x70a>
 80072d4:	4628      	mov	r0, r5
 80072d6:	4659      	mov	r1, fp
 80072d8:	f000 fe68 	bl	8007fac <_Bfree>
 80072dc:	2300      	movs	r3, #0
 80072de:	703b      	strb	r3, [r7, #0]
 80072e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80072e2:	f10a 0001 	add.w	r0, sl, #1
 80072e6:	6018      	str	r0, [r3, #0]
 80072e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f43f acde 	beq.w	8006cac <_dtoa_r+0x9c>
 80072f0:	601f      	str	r7, [r3, #0]
 80072f2:	e4db      	b.n	8006cac <_dtoa_r+0x9c>
 80072f4:	4627      	mov	r7, r4
 80072f6:	463b      	mov	r3, r7
 80072f8:	461f      	mov	r7, r3
 80072fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072fe:	2a39      	cmp	r2, #57	; 0x39
 8007300:	d107      	bne.n	8007312 <_dtoa_r+0x702>
 8007302:	9a03      	ldr	r2, [sp, #12]
 8007304:	429a      	cmp	r2, r3
 8007306:	d1f7      	bne.n	80072f8 <_dtoa_r+0x6e8>
 8007308:	2230      	movs	r2, #48	; 0x30
 800730a:	9903      	ldr	r1, [sp, #12]
 800730c:	f108 0801 	add.w	r8, r8, #1
 8007310:	700a      	strb	r2, [r1, #0]
 8007312:	781a      	ldrb	r2, [r3, #0]
 8007314:	3201      	adds	r2, #1
 8007316:	701a      	strb	r2, [r3, #0]
 8007318:	e79e      	b.n	8007258 <_dtoa_r+0x648>
 800731a:	46d0      	mov	r8, sl
 800731c:	e7eb      	b.n	80072f6 <_dtoa_r+0x6e6>
 800731e:	2200      	movs	r2, #0
 8007320:	4b6e      	ldr	r3, [pc, #440]	; (80074dc <_dtoa_r+0x8cc>)
 8007322:	f7f9 f8d9 	bl	80004d8 <__aeabi_dmul>
 8007326:	2200      	movs	r2, #0
 8007328:	2300      	movs	r3, #0
 800732a:	4680      	mov	r8, r0
 800732c:	4689      	mov	r9, r1
 800732e:	f7f9 fb3b 	bl	80009a8 <__aeabi_dcmpeq>
 8007332:	2800      	cmp	r0, #0
 8007334:	d09b      	beq.n	800726e <_dtoa_r+0x65e>
 8007336:	e7cd      	b.n	80072d4 <_dtoa_r+0x6c4>
 8007338:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800733a:	2a00      	cmp	r2, #0
 800733c:	f000 80d0 	beq.w	80074e0 <_dtoa_r+0x8d0>
 8007340:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007342:	2a01      	cmp	r2, #1
 8007344:	f300 80ae 	bgt.w	80074a4 <_dtoa_r+0x894>
 8007348:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800734a:	2a00      	cmp	r2, #0
 800734c:	f000 80a6 	beq.w	800749c <_dtoa_r+0x88c>
 8007350:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007354:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007356:	9f06      	ldr	r7, [sp, #24]
 8007358:	9a06      	ldr	r2, [sp, #24]
 800735a:	2101      	movs	r1, #1
 800735c:	441a      	add	r2, r3
 800735e:	9206      	str	r2, [sp, #24]
 8007360:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007362:	4628      	mov	r0, r5
 8007364:	441a      	add	r2, r3
 8007366:	9209      	str	r2, [sp, #36]	; 0x24
 8007368:	f000 ff20 	bl	80081ac <__i2b>
 800736c:	4606      	mov	r6, r0
 800736e:	2f00      	cmp	r7, #0
 8007370:	dd0c      	ble.n	800738c <_dtoa_r+0x77c>
 8007372:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007374:	2b00      	cmp	r3, #0
 8007376:	dd09      	ble.n	800738c <_dtoa_r+0x77c>
 8007378:	42bb      	cmp	r3, r7
 800737a:	bfa8      	it	ge
 800737c:	463b      	movge	r3, r7
 800737e:	9a06      	ldr	r2, [sp, #24]
 8007380:	1aff      	subs	r7, r7, r3
 8007382:	1ad2      	subs	r2, r2, r3
 8007384:	9206      	str	r2, [sp, #24]
 8007386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	9309      	str	r3, [sp, #36]	; 0x24
 800738c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800738e:	b1f3      	cbz	r3, 80073ce <_dtoa_r+0x7be>
 8007390:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007392:	2b00      	cmp	r3, #0
 8007394:	f000 80a8 	beq.w	80074e8 <_dtoa_r+0x8d8>
 8007398:	2c00      	cmp	r4, #0
 800739a:	dd10      	ble.n	80073be <_dtoa_r+0x7ae>
 800739c:	4631      	mov	r1, r6
 800739e:	4622      	mov	r2, r4
 80073a0:	4628      	mov	r0, r5
 80073a2:	f000 ffc1 	bl	8008328 <__pow5mult>
 80073a6:	465a      	mov	r2, fp
 80073a8:	4601      	mov	r1, r0
 80073aa:	4606      	mov	r6, r0
 80073ac:	4628      	mov	r0, r5
 80073ae:	f000 ff13 	bl	80081d8 <__multiply>
 80073b2:	4680      	mov	r8, r0
 80073b4:	4659      	mov	r1, fp
 80073b6:	4628      	mov	r0, r5
 80073b8:	f000 fdf8 	bl	8007fac <_Bfree>
 80073bc:	46c3      	mov	fp, r8
 80073be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c0:	1b1a      	subs	r2, r3, r4
 80073c2:	d004      	beq.n	80073ce <_dtoa_r+0x7be>
 80073c4:	4659      	mov	r1, fp
 80073c6:	4628      	mov	r0, r5
 80073c8:	f000 ffae 	bl	8008328 <__pow5mult>
 80073cc:	4683      	mov	fp, r0
 80073ce:	2101      	movs	r1, #1
 80073d0:	4628      	mov	r0, r5
 80073d2:	f000 feeb 	bl	80081ac <__i2b>
 80073d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073d8:	4604      	mov	r4, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f340 8086 	ble.w	80074ec <_dtoa_r+0x8dc>
 80073e0:	461a      	mov	r2, r3
 80073e2:	4601      	mov	r1, r0
 80073e4:	4628      	mov	r0, r5
 80073e6:	f000 ff9f 	bl	8008328 <__pow5mult>
 80073ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073ec:	4604      	mov	r4, r0
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	dd7f      	ble.n	80074f2 <_dtoa_r+0x8e2>
 80073f2:	f04f 0800 	mov.w	r8, #0
 80073f6:	6923      	ldr	r3, [r4, #16]
 80073f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073fc:	6918      	ldr	r0, [r3, #16]
 80073fe:	f000 fe87 	bl	8008110 <__hi0bits>
 8007402:	f1c0 0020 	rsb	r0, r0, #32
 8007406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007408:	4418      	add	r0, r3
 800740a:	f010 001f 	ands.w	r0, r0, #31
 800740e:	f000 8092 	beq.w	8007536 <_dtoa_r+0x926>
 8007412:	f1c0 0320 	rsb	r3, r0, #32
 8007416:	2b04      	cmp	r3, #4
 8007418:	f340 808a 	ble.w	8007530 <_dtoa_r+0x920>
 800741c:	f1c0 001c 	rsb	r0, r0, #28
 8007420:	9b06      	ldr	r3, [sp, #24]
 8007422:	4407      	add	r7, r0
 8007424:	4403      	add	r3, r0
 8007426:	9306      	str	r3, [sp, #24]
 8007428:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800742a:	4403      	add	r3, r0
 800742c:	9309      	str	r3, [sp, #36]	; 0x24
 800742e:	9b06      	ldr	r3, [sp, #24]
 8007430:	2b00      	cmp	r3, #0
 8007432:	dd05      	ble.n	8007440 <_dtoa_r+0x830>
 8007434:	4659      	mov	r1, fp
 8007436:	461a      	mov	r2, r3
 8007438:	4628      	mov	r0, r5
 800743a:	f000 ffcf 	bl	80083dc <__lshift>
 800743e:	4683      	mov	fp, r0
 8007440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007442:	2b00      	cmp	r3, #0
 8007444:	dd05      	ble.n	8007452 <_dtoa_r+0x842>
 8007446:	4621      	mov	r1, r4
 8007448:	461a      	mov	r2, r3
 800744a:	4628      	mov	r0, r5
 800744c:	f000 ffc6 	bl	80083dc <__lshift>
 8007450:	4604      	mov	r4, r0
 8007452:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007454:	2b00      	cmp	r3, #0
 8007456:	d070      	beq.n	800753a <_dtoa_r+0x92a>
 8007458:	4621      	mov	r1, r4
 800745a:	4658      	mov	r0, fp
 800745c:	f001 f82e 	bl	80084bc <__mcmp>
 8007460:	2800      	cmp	r0, #0
 8007462:	da6a      	bge.n	800753a <_dtoa_r+0x92a>
 8007464:	2300      	movs	r3, #0
 8007466:	4659      	mov	r1, fp
 8007468:	220a      	movs	r2, #10
 800746a:	4628      	mov	r0, r5
 800746c:	f000 fdc0 	bl	8007ff0 <__multadd>
 8007470:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007472:	4683      	mov	fp, r0
 8007474:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007478:	2b00      	cmp	r3, #0
 800747a:	f000 8194 	beq.w	80077a6 <_dtoa_r+0xb96>
 800747e:	4631      	mov	r1, r6
 8007480:	2300      	movs	r3, #0
 8007482:	220a      	movs	r2, #10
 8007484:	4628      	mov	r0, r5
 8007486:	f000 fdb3 	bl	8007ff0 <__multadd>
 800748a:	f1b9 0f00 	cmp.w	r9, #0
 800748e:	4606      	mov	r6, r0
 8007490:	f300 8093 	bgt.w	80075ba <_dtoa_r+0x9aa>
 8007494:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007496:	2b02      	cmp	r3, #2
 8007498:	dc57      	bgt.n	800754a <_dtoa_r+0x93a>
 800749a:	e08e      	b.n	80075ba <_dtoa_r+0x9aa>
 800749c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800749e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80074a2:	e757      	b.n	8007354 <_dtoa_r+0x744>
 80074a4:	9b08      	ldr	r3, [sp, #32]
 80074a6:	1e5c      	subs	r4, r3, #1
 80074a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074aa:	42a3      	cmp	r3, r4
 80074ac:	bfb7      	itett	lt
 80074ae:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80074b0:	1b1c      	subge	r4, r3, r4
 80074b2:	1ae2      	sublt	r2, r4, r3
 80074b4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80074b6:	bfbe      	ittt	lt
 80074b8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80074ba:	189b      	addlt	r3, r3, r2
 80074bc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80074be:	9b08      	ldr	r3, [sp, #32]
 80074c0:	bfb8      	it	lt
 80074c2:	2400      	movlt	r4, #0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	bfbb      	ittet	lt
 80074c8:	9b06      	ldrlt	r3, [sp, #24]
 80074ca:	9a08      	ldrlt	r2, [sp, #32]
 80074cc:	9f06      	ldrge	r7, [sp, #24]
 80074ce:	1a9f      	sublt	r7, r3, r2
 80074d0:	bfac      	ite	ge
 80074d2:	9b08      	ldrge	r3, [sp, #32]
 80074d4:	2300      	movlt	r3, #0
 80074d6:	e73f      	b.n	8007358 <_dtoa_r+0x748>
 80074d8:	3fe00000 	.word	0x3fe00000
 80074dc:	40240000 	.word	0x40240000
 80074e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80074e2:	9f06      	ldr	r7, [sp, #24]
 80074e4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80074e6:	e742      	b.n	800736e <_dtoa_r+0x75e>
 80074e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074ea:	e76b      	b.n	80073c4 <_dtoa_r+0x7b4>
 80074ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	dc19      	bgt.n	8007526 <_dtoa_r+0x916>
 80074f2:	9b04      	ldr	r3, [sp, #16]
 80074f4:	b9bb      	cbnz	r3, 8007526 <_dtoa_r+0x916>
 80074f6:	9b05      	ldr	r3, [sp, #20]
 80074f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074fc:	b99b      	cbnz	r3, 8007526 <_dtoa_r+0x916>
 80074fe:	9b05      	ldr	r3, [sp, #20]
 8007500:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007504:	0d1b      	lsrs	r3, r3, #20
 8007506:	051b      	lsls	r3, r3, #20
 8007508:	b183      	cbz	r3, 800752c <_dtoa_r+0x91c>
 800750a:	f04f 0801 	mov.w	r8, #1
 800750e:	9b06      	ldr	r3, [sp, #24]
 8007510:	3301      	adds	r3, #1
 8007512:	9306      	str	r3, [sp, #24]
 8007514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007516:	3301      	adds	r3, #1
 8007518:	9309      	str	r3, [sp, #36]	; 0x24
 800751a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800751c:	2b00      	cmp	r3, #0
 800751e:	f47f af6a 	bne.w	80073f6 <_dtoa_r+0x7e6>
 8007522:	2001      	movs	r0, #1
 8007524:	e76f      	b.n	8007406 <_dtoa_r+0x7f6>
 8007526:	f04f 0800 	mov.w	r8, #0
 800752a:	e7f6      	b.n	800751a <_dtoa_r+0x90a>
 800752c:	4698      	mov	r8, r3
 800752e:	e7f4      	b.n	800751a <_dtoa_r+0x90a>
 8007530:	f43f af7d 	beq.w	800742e <_dtoa_r+0x81e>
 8007534:	4618      	mov	r0, r3
 8007536:	301c      	adds	r0, #28
 8007538:	e772      	b.n	8007420 <_dtoa_r+0x810>
 800753a:	9b08      	ldr	r3, [sp, #32]
 800753c:	2b00      	cmp	r3, #0
 800753e:	dc36      	bgt.n	80075ae <_dtoa_r+0x99e>
 8007540:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007542:	2b02      	cmp	r3, #2
 8007544:	dd33      	ble.n	80075ae <_dtoa_r+0x99e>
 8007546:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800754a:	f1b9 0f00 	cmp.w	r9, #0
 800754e:	d10d      	bne.n	800756c <_dtoa_r+0x95c>
 8007550:	4621      	mov	r1, r4
 8007552:	464b      	mov	r3, r9
 8007554:	2205      	movs	r2, #5
 8007556:	4628      	mov	r0, r5
 8007558:	f000 fd4a 	bl	8007ff0 <__multadd>
 800755c:	4601      	mov	r1, r0
 800755e:	4604      	mov	r4, r0
 8007560:	4658      	mov	r0, fp
 8007562:	f000 ffab 	bl	80084bc <__mcmp>
 8007566:	2800      	cmp	r0, #0
 8007568:	f73f adb8 	bgt.w	80070dc <_dtoa_r+0x4cc>
 800756c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800756e:	9f03      	ldr	r7, [sp, #12]
 8007570:	ea6f 0a03 	mvn.w	sl, r3
 8007574:	f04f 0800 	mov.w	r8, #0
 8007578:	4621      	mov	r1, r4
 800757a:	4628      	mov	r0, r5
 800757c:	f000 fd16 	bl	8007fac <_Bfree>
 8007580:	2e00      	cmp	r6, #0
 8007582:	f43f aea7 	beq.w	80072d4 <_dtoa_r+0x6c4>
 8007586:	f1b8 0f00 	cmp.w	r8, #0
 800758a:	d005      	beq.n	8007598 <_dtoa_r+0x988>
 800758c:	45b0      	cmp	r8, r6
 800758e:	d003      	beq.n	8007598 <_dtoa_r+0x988>
 8007590:	4641      	mov	r1, r8
 8007592:	4628      	mov	r0, r5
 8007594:	f000 fd0a 	bl	8007fac <_Bfree>
 8007598:	4631      	mov	r1, r6
 800759a:	4628      	mov	r0, r5
 800759c:	f000 fd06 	bl	8007fac <_Bfree>
 80075a0:	e698      	b.n	80072d4 <_dtoa_r+0x6c4>
 80075a2:	2400      	movs	r4, #0
 80075a4:	4626      	mov	r6, r4
 80075a6:	e7e1      	b.n	800756c <_dtoa_r+0x95c>
 80075a8:	46c2      	mov	sl, r8
 80075aa:	4626      	mov	r6, r4
 80075ac:	e596      	b.n	80070dc <_dtoa_r+0x4cc>
 80075ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f000 80fd 	beq.w	80077b4 <_dtoa_r+0xba4>
 80075ba:	2f00      	cmp	r7, #0
 80075bc:	dd05      	ble.n	80075ca <_dtoa_r+0x9ba>
 80075be:	4631      	mov	r1, r6
 80075c0:	463a      	mov	r2, r7
 80075c2:	4628      	mov	r0, r5
 80075c4:	f000 ff0a 	bl	80083dc <__lshift>
 80075c8:	4606      	mov	r6, r0
 80075ca:	f1b8 0f00 	cmp.w	r8, #0
 80075ce:	d05c      	beq.n	800768a <_dtoa_r+0xa7a>
 80075d0:	4628      	mov	r0, r5
 80075d2:	6871      	ldr	r1, [r6, #4]
 80075d4:	f000 fcaa 	bl	8007f2c <_Balloc>
 80075d8:	4607      	mov	r7, r0
 80075da:	b928      	cbnz	r0, 80075e8 <_dtoa_r+0x9d8>
 80075dc:	4602      	mov	r2, r0
 80075de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80075e2:	4b7f      	ldr	r3, [pc, #508]	; (80077e0 <_dtoa_r+0xbd0>)
 80075e4:	f7ff bb28 	b.w	8006c38 <_dtoa_r+0x28>
 80075e8:	6932      	ldr	r2, [r6, #16]
 80075ea:	f106 010c 	add.w	r1, r6, #12
 80075ee:	3202      	adds	r2, #2
 80075f0:	0092      	lsls	r2, r2, #2
 80075f2:	300c      	adds	r0, #12
 80075f4:	f000 fc8c 	bl	8007f10 <memcpy>
 80075f8:	2201      	movs	r2, #1
 80075fa:	4639      	mov	r1, r7
 80075fc:	4628      	mov	r0, r5
 80075fe:	f000 feed 	bl	80083dc <__lshift>
 8007602:	46b0      	mov	r8, r6
 8007604:	4606      	mov	r6, r0
 8007606:	9b03      	ldr	r3, [sp, #12]
 8007608:	3301      	adds	r3, #1
 800760a:	9308      	str	r3, [sp, #32]
 800760c:	9b03      	ldr	r3, [sp, #12]
 800760e:	444b      	add	r3, r9
 8007610:	930a      	str	r3, [sp, #40]	; 0x28
 8007612:	9b04      	ldr	r3, [sp, #16]
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	9309      	str	r3, [sp, #36]	; 0x24
 800761a:	9b08      	ldr	r3, [sp, #32]
 800761c:	4621      	mov	r1, r4
 800761e:	3b01      	subs	r3, #1
 8007620:	4658      	mov	r0, fp
 8007622:	9304      	str	r3, [sp, #16]
 8007624:	f7ff fa68 	bl	8006af8 <quorem>
 8007628:	4603      	mov	r3, r0
 800762a:	4641      	mov	r1, r8
 800762c:	3330      	adds	r3, #48	; 0x30
 800762e:	9006      	str	r0, [sp, #24]
 8007630:	4658      	mov	r0, fp
 8007632:	930b      	str	r3, [sp, #44]	; 0x2c
 8007634:	f000 ff42 	bl	80084bc <__mcmp>
 8007638:	4632      	mov	r2, r6
 800763a:	4681      	mov	r9, r0
 800763c:	4621      	mov	r1, r4
 800763e:	4628      	mov	r0, r5
 8007640:	f000 ff58 	bl	80084f4 <__mdiff>
 8007644:	68c2      	ldr	r2, [r0, #12]
 8007646:	4607      	mov	r7, r0
 8007648:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800764a:	bb02      	cbnz	r2, 800768e <_dtoa_r+0xa7e>
 800764c:	4601      	mov	r1, r0
 800764e:	4658      	mov	r0, fp
 8007650:	f000 ff34 	bl	80084bc <__mcmp>
 8007654:	4602      	mov	r2, r0
 8007656:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007658:	4639      	mov	r1, r7
 800765a:	4628      	mov	r0, r5
 800765c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007660:	f000 fca4 	bl	8007fac <_Bfree>
 8007664:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007666:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007668:	9f08      	ldr	r7, [sp, #32]
 800766a:	ea43 0102 	orr.w	r1, r3, r2
 800766e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007670:	430b      	orrs	r3, r1
 8007672:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007674:	d10d      	bne.n	8007692 <_dtoa_r+0xa82>
 8007676:	2b39      	cmp	r3, #57	; 0x39
 8007678:	d029      	beq.n	80076ce <_dtoa_r+0xabe>
 800767a:	f1b9 0f00 	cmp.w	r9, #0
 800767e:	dd01      	ble.n	8007684 <_dtoa_r+0xa74>
 8007680:	9b06      	ldr	r3, [sp, #24]
 8007682:	3331      	adds	r3, #49	; 0x31
 8007684:	9a04      	ldr	r2, [sp, #16]
 8007686:	7013      	strb	r3, [r2, #0]
 8007688:	e776      	b.n	8007578 <_dtoa_r+0x968>
 800768a:	4630      	mov	r0, r6
 800768c:	e7b9      	b.n	8007602 <_dtoa_r+0x9f2>
 800768e:	2201      	movs	r2, #1
 8007690:	e7e2      	b.n	8007658 <_dtoa_r+0xa48>
 8007692:	f1b9 0f00 	cmp.w	r9, #0
 8007696:	db06      	blt.n	80076a6 <_dtoa_r+0xa96>
 8007698:	9922      	ldr	r1, [sp, #136]	; 0x88
 800769a:	ea41 0909 	orr.w	r9, r1, r9
 800769e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076a0:	ea59 0101 	orrs.w	r1, r9, r1
 80076a4:	d120      	bne.n	80076e8 <_dtoa_r+0xad8>
 80076a6:	2a00      	cmp	r2, #0
 80076a8:	ddec      	ble.n	8007684 <_dtoa_r+0xa74>
 80076aa:	4659      	mov	r1, fp
 80076ac:	2201      	movs	r2, #1
 80076ae:	4628      	mov	r0, r5
 80076b0:	9308      	str	r3, [sp, #32]
 80076b2:	f000 fe93 	bl	80083dc <__lshift>
 80076b6:	4621      	mov	r1, r4
 80076b8:	4683      	mov	fp, r0
 80076ba:	f000 feff 	bl	80084bc <__mcmp>
 80076be:	2800      	cmp	r0, #0
 80076c0:	9b08      	ldr	r3, [sp, #32]
 80076c2:	dc02      	bgt.n	80076ca <_dtoa_r+0xaba>
 80076c4:	d1de      	bne.n	8007684 <_dtoa_r+0xa74>
 80076c6:	07da      	lsls	r2, r3, #31
 80076c8:	d5dc      	bpl.n	8007684 <_dtoa_r+0xa74>
 80076ca:	2b39      	cmp	r3, #57	; 0x39
 80076cc:	d1d8      	bne.n	8007680 <_dtoa_r+0xa70>
 80076ce:	2339      	movs	r3, #57	; 0x39
 80076d0:	9a04      	ldr	r2, [sp, #16]
 80076d2:	7013      	strb	r3, [r2, #0]
 80076d4:	463b      	mov	r3, r7
 80076d6:	461f      	mov	r7, r3
 80076d8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80076dc:	3b01      	subs	r3, #1
 80076de:	2a39      	cmp	r2, #57	; 0x39
 80076e0:	d050      	beq.n	8007784 <_dtoa_r+0xb74>
 80076e2:	3201      	adds	r2, #1
 80076e4:	701a      	strb	r2, [r3, #0]
 80076e6:	e747      	b.n	8007578 <_dtoa_r+0x968>
 80076e8:	2a00      	cmp	r2, #0
 80076ea:	dd03      	ble.n	80076f4 <_dtoa_r+0xae4>
 80076ec:	2b39      	cmp	r3, #57	; 0x39
 80076ee:	d0ee      	beq.n	80076ce <_dtoa_r+0xabe>
 80076f0:	3301      	adds	r3, #1
 80076f2:	e7c7      	b.n	8007684 <_dtoa_r+0xa74>
 80076f4:	9a08      	ldr	r2, [sp, #32]
 80076f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80076f8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80076fc:	428a      	cmp	r2, r1
 80076fe:	d02a      	beq.n	8007756 <_dtoa_r+0xb46>
 8007700:	4659      	mov	r1, fp
 8007702:	2300      	movs	r3, #0
 8007704:	220a      	movs	r2, #10
 8007706:	4628      	mov	r0, r5
 8007708:	f000 fc72 	bl	8007ff0 <__multadd>
 800770c:	45b0      	cmp	r8, r6
 800770e:	4683      	mov	fp, r0
 8007710:	f04f 0300 	mov.w	r3, #0
 8007714:	f04f 020a 	mov.w	r2, #10
 8007718:	4641      	mov	r1, r8
 800771a:	4628      	mov	r0, r5
 800771c:	d107      	bne.n	800772e <_dtoa_r+0xb1e>
 800771e:	f000 fc67 	bl	8007ff0 <__multadd>
 8007722:	4680      	mov	r8, r0
 8007724:	4606      	mov	r6, r0
 8007726:	9b08      	ldr	r3, [sp, #32]
 8007728:	3301      	adds	r3, #1
 800772a:	9308      	str	r3, [sp, #32]
 800772c:	e775      	b.n	800761a <_dtoa_r+0xa0a>
 800772e:	f000 fc5f 	bl	8007ff0 <__multadd>
 8007732:	4631      	mov	r1, r6
 8007734:	4680      	mov	r8, r0
 8007736:	2300      	movs	r3, #0
 8007738:	220a      	movs	r2, #10
 800773a:	4628      	mov	r0, r5
 800773c:	f000 fc58 	bl	8007ff0 <__multadd>
 8007740:	4606      	mov	r6, r0
 8007742:	e7f0      	b.n	8007726 <_dtoa_r+0xb16>
 8007744:	f1b9 0f00 	cmp.w	r9, #0
 8007748:	bfcc      	ite	gt
 800774a:	464f      	movgt	r7, r9
 800774c:	2701      	movle	r7, #1
 800774e:	f04f 0800 	mov.w	r8, #0
 8007752:	9a03      	ldr	r2, [sp, #12]
 8007754:	4417      	add	r7, r2
 8007756:	4659      	mov	r1, fp
 8007758:	2201      	movs	r2, #1
 800775a:	4628      	mov	r0, r5
 800775c:	9308      	str	r3, [sp, #32]
 800775e:	f000 fe3d 	bl	80083dc <__lshift>
 8007762:	4621      	mov	r1, r4
 8007764:	4683      	mov	fp, r0
 8007766:	f000 fea9 	bl	80084bc <__mcmp>
 800776a:	2800      	cmp	r0, #0
 800776c:	dcb2      	bgt.n	80076d4 <_dtoa_r+0xac4>
 800776e:	d102      	bne.n	8007776 <_dtoa_r+0xb66>
 8007770:	9b08      	ldr	r3, [sp, #32]
 8007772:	07db      	lsls	r3, r3, #31
 8007774:	d4ae      	bmi.n	80076d4 <_dtoa_r+0xac4>
 8007776:	463b      	mov	r3, r7
 8007778:	461f      	mov	r7, r3
 800777a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800777e:	2a30      	cmp	r2, #48	; 0x30
 8007780:	d0fa      	beq.n	8007778 <_dtoa_r+0xb68>
 8007782:	e6f9      	b.n	8007578 <_dtoa_r+0x968>
 8007784:	9a03      	ldr	r2, [sp, #12]
 8007786:	429a      	cmp	r2, r3
 8007788:	d1a5      	bne.n	80076d6 <_dtoa_r+0xac6>
 800778a:	2331      	movs	r3, #49	; 0x31
 800778c:	f10a 0a01 	add.w	sl, sl, #1
 8007790:	e779      	b.n	8007686 <_dtoa_r+0xa76>
 8007792:	4b14      	ldr	r3, [pc, #80]	; (80077e4 <_dtoa_r+0xbd4>)
 8007794:	f7ff baa8 	b.w	8006ce8 <_dtoa_r+0xd8>
 8007798:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800779a:	2b00      	cmp	r3, #0
 800779c:	f47f aa81 	bne.w	8006ca2 <_dtoa_r+0x92>
 80077a0:	4b11      	ldr	r3, [pc, #68]	; (80077e8 <_dtoa_r+0xbd8>)
 80077a2:	f7ff baa1 	b.w	8006ce8 <_dtoa_r+0xd8>
 80077a6:	f1b9 0f00 	cmp.w	r9, #0
 80077aa:	dc03      	bgt.n	80077b4 <_dtoa_r+0xba4>
 80077ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	f73f aecb 	bgt.w	800754a <_dtoa_r+0x93a>
 80077b4:	9f03      	ldr	r7, [sp, #12]
 80077b6:	4621      	mov	r1, r4
 80077b8:	4658      	mov	r0, fp
 80077ba:	f7ff f99d 	bl	8006af8 <quorem>
 80077be:	9a03      	ldr	r2, [sp, #12]
 80077c0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80077c4:	f807 3b01 	strb.w	r3, [r7], #1
 80077c8:	1aba      	subs	r2, r7, r2
 80077ca:	4591      	cmp	r9, r2
 80077cc:	ddba      	ble.n	8007744 <_dtoa_r+0xb34>
 80077ce:	4659      	mov	r1, fp
 80077d0:	2300      	movs	r3, #0
 80077d2:	220a      	movs	r2, #10
 80077d4:	4628      	mov	r0, r5
 80077d6:	f000 fc0b 	bl	8007ff0 <__multadd>
 80077da:	4683      	mov	fp, r0
 80077dc:	e7eb      	b.n	80077b6 <_dtoa_r+0xba6>
 80077de:	bf00      	nop
 80077e0:	08009bc0 	.word	0x08009bc0
 80077e4:	080099c0 	.word	0x080099c0
 80077e8:	08009b41 	.word	0x08009b41

080077ec <rshift>:
 80077ec:	6903      	ldr	r3, [r0, #16]
 80077ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80077f2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80077f6:	f100 0414 	add.w	r4, r0, #20
 80077fa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80077fe:	dd46      	ble.n	800788e <rshift+0xa2>
 8007800:	f011 011f 	ands.w	r1, r1, #31
 8007804:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007808:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800780c:	d10c      	bne.n	8007828 <rshift+0x3c>
 800780e:	4629      	mov	r1, r5
 8007810:	f100 0710 	add.w	r7, r0, #16
 8007814:	42b1      	cmp	r1, r6
 8007816:	d335      	bcc.n	8007884 <rshift+0x98>
 8007818:	1a9b      	subs	r3, r3, r2
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	1eea      	subs	r2, r5, #3
 800781e:	4296      	cmp	r6, r2
 8007820:	bf38      	it	cc
 8007822:	2300      	movcc	r3, #0
 8007824:	4423      	add	r3, r4
 8007826:	e015      	b.n	8007854 <rshift+0x68>
 8007828:	46a1      	mov	r9, r4
 800782a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800782e:	f1c1 0820 	rsb	r8, r1, #32
 8007832:	40cf      	lsrs	r7, r1
 8007834:	f105 0e04 	add.w	lr, r5, #4
 8007838:	4576      	cmp	r6, lr
 800783a:	46f4      	mov	ip, lr
 800783c:	d816      	bhi.n	800786c <rshift+0x80>
 800783e:	1a9a      	subs	r2, r3, r2
 8007840:	0092      	lsls	r2, r2, #2
 8007842:	3a04      	subs	r2, #4
 8007844:	3501      	adds	r5, #1
 8007846:	42ae      	cmp	r6, r5
 8007848:	bf38      	it	cc
 800784a:	2200      	movcc	r2, #0
 800784c:	18a3      	adds	r3, r4, r2
 800784e:	50a7      	str	r7, [r4, r2]
 8007850:	b107      	cbz	r7, 8007854 <rshift+0x68>
 8007852:	3304      	adds	r3, #4
 8007854:	42a3      	cmp	r3, r4
 8007856:	eba3 0204 	sub.w	r2, r3, r4
 800785a:	bf08      	it	eq
 800785c:	2300      	moveq	r3, #0
 800785e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007862:	6102      	str	r2, [r0, #16]
 8007864:	bf08      	it	eq
 8007866:	6143      	streq	r3, [r0, #20]
 8007868:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800786c:	f8dc c000 	ldr.w	ip, [ip]
 8007870:	fa0c fc08 	lsl.w	ip, ip, r8
 8007874:	ea4c 0707 	orr.w	r7, ip, r7
 8007878:	f849 7b04 	str.w	r7, [r9], #4
 800787c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007880:	40cf      	lsrs	r7, r1
 8007882:	e7d9      	b.n	8007838 <rshift+0x4c>
 8007884:	f851 cb04 	ldr.w	ip, [r1], #4
 8007888:	f847 cf04 	str.w	ip, [r7, #4]!
 800788c:	e7c2      	b.n	8007814 <rshift+0x28>
 800788e:	4623      	mov	r3, r4
 8007890:	e7e0      	b.n	8007854 <rshift+0x68>

08007892 <__hexdig_fun>:
 8007892:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007896:	2b09      	cmp	r3, #9
 8007898:	d802      	bhi.n	80078a0 <__hexdig_fun+0xe>
 800789a:	3820      	subs	r0, #32
 800789c:	b2c0      	uxtb	r0, r0
 800789e:	4770      	bx	lr
 80078a0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80078a4:	2b05      	cmp	r3, #5
 80078a6:	d801      	bhi.n	80078ac <__hexdig_fun+0x1a>
 80078a8:	3847      	subs	r0, #71	; 0x47
 80078aa:	e7f7      	b.n	800789c <__hexdig_fun+0xa>
 80078ac:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80078b0:	2b05      	cmp	r3, #5
 80078b2:	d801      	bhi.n	80078b8 <__hexdig_fun+0x26>
 80078b4:	3827      	subs	r0, #39	; 0x27
 80078b6:	e7f1      	b.n	800789c <__hexdig_fun+0xa>
 80078b8:	2000      	movs	r0, #0
 80078ba:	4770      	bx	lr

080078bc <__gethex>:
 80078bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c0:	b08b      	sub	sp, #44	; 0x2c
 80078c2:	9305      	str	r3, [sp, #20]
 80078c4:	4bb2      	ldr	r3, [pc, #712]	; (8007b90 <__gethex+0x2d4>)
 80078c6:	9002      	str	r0, [sp, #8]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	468b      	mov	fp, r1
 80078cc:	4618      	mov	r0, r3
 80078ce:	4690      	mov	r8, r2
 80078d0:	9303      	str	r3, [sp, #12]
 80078d2:	f7f8 fc3d 	bl	8000150 <strlen>
 80078d6:	4682      	mov	sl, r0
 80078d8:	9b03      	ldr	r3, [sp, #12]
 80078da:	f8db 2000 	ldr.w	r2, [fp]
 80078de:	4403      	add	r3, r0
 80078e0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80078e4:	9306      	str	r3, [sp, #24]
 80078e6:	1c93      	adds	r3, r2, #2
 80078e8:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80078ec:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80078f0:	32fe      	adds	r2, #254	; 0xfe
 80078f2:	18d1      	adds	r1, r2, r3
 80078f4:	461f      	mov	r7, r3
 80078f6:	f813 0b01 	ldrb.w	r0, [r3], #1
 80078fa:	9101      	str	r1, [sp, #4]
 80078fc:	2830      	cmp	r0, #48	; 0x30
 80078fe:	d0f8      	beq.n	80078f2 <__gethex+0x36>
 8007900:	f7ff ffc7 	bl	8007892 <__hexdig_fun>
 8007904:	4604      	mov	r4, r0
 8007906:	2800      	cmp	r0, #0
 8007908:	d13a      	bne.n	8007980 <__gethex+0xc4>
 800790a:	4652      	mov	r2, sl
 800790c:	4638      	mov	r0, r7
 800790e:	9903      	ldr	r1, [sp, #12]
 8007910:	f001 fa26 	bl	8008d60 <strncmp>
 8007914:	4605      	mov	r5, r0
 8007916:	2800      	cmp	r0, #0
 8007918:	d166      	bne.n	80079e8 <__gethex+0x12c>
 800791a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800791e:	eb07 060a 	add.w	r6, r7, sl
 8007922:	f7ff ffb6 	bl	8007892 <__hexdig_fun>
 8007926:	2800      	cmp	r0, #0
 8007928:	d060      	beq.n	80079ec <__gethex+0x130>
 800792a:	4633      	mov	r3, r6
 800792c:	7818      	ldrb	r0, [r3, #0]
 800792e:	461f      	mov	r7, r3
 8007930:	2830      	cmp	r0, #48	; 0x30
 8007932:	f103 0301 	add.w	r3, r3, #1
 8007936:	d0f9      	beq.n	800792c <__gethex+0x70>
 8007938:	f7ff ffab 	bl	8007892 <__hexdig_fun>
 800793c:	2301      	movs	r3, #1
 800793e:	fab0 f480 	clz	r4, r0
 8007942:	4635      	mov	r5, r6
 8007944:	0964      	lsrs	r4, r4, #5
 8007946:	9301      	str	r3, [sp, #4]
 8007948:	463a      	mov	r2, r7
 800794a:	4616      	mov	r6, r2
 800794c:	7830      	ldrb	r0, [r6, #0]
 800794e:	3201      	adds	r2, #1
 8007950:	f7ff ff9f 	bl	8007892 <__hexdig_fun>
 8007954:	2800      	cmp	r0, #0
 8007956:	d1f8      	bne.n	800794a <__gethex+0x8e>
 8007958:	4652      	mov	r2, sl
 800795a:	4630      	mov	r0, r6
 800795c:	9903      	ldr	r1, [sp, #12]
 800795e:	f001 f9ff 	bl	8008d60 <strncmp>
 8007962:	b980      	cbnz	r0, 8007986 <__gethex+0xca>
 8007964:	b94d      	cbnz	r5, 800797a <__gethex+0xbe>
 8007966:	eb06 050a 	add.w	r5, r6, sl
 800796a:	462a      	mov	r2, r5
 800796c:	4616      	mov	r6, r2
 800796e:	7830      	ldrb	r0, [r6, #0]
 8007970:	3201      	adds	r2, #1
 8007972:	f7ff ff8e 	bl	8007892 <__hexdig_fun>
 8007976:	2800      	cmp	r0, #0
 8007978:	d1f8      	bne.n	800796c <__gethex+0xb0>
 800797a:	1bad      	subs	r5, r5, r6
 800797c:	00ad      	lsls	r5, r5, #2
 800797e:	e004      	b.n	800798a <__gethex+0xce>
 8007980:	2400      	movs	r4, #0
 8007982:	4625      	mov	r5, r4
 8007984:	e7e0      	b.n	8007948 <__gethex+0x8c>
 8007986:	2d00      	cmp	r5, #0
 8007988:	d1f7      	bne.n	800797a <__gethex+0xbe>
 800798a:	7833      	ldrb	r3, [r6, #0]
 800798c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007990:	2b50      	cmp	r3, #80	; 0x50
 8007992:	d139      	bne.n	8007a08 <__gethex+0x14c>
 8007994:	7873      	ldrb	r3, [r6, #1]
 8007996:	2b2b      	cmp	r3, #43	; 0x2b
 8007998:	d02a      	beq.n	80079f0 <__gethex+0x134>
 800799a:	2b2d      	cmp	r3, #45	; 0x2d
 800799c:	d02c      	beq.n	80079f8 <__gethex+0x13c>
 800799e:	f04f 0900 	mov.w	r9, #0
 80079a2:	1c71      	adds	r1, r6, #1
 80079a4:	7808      	ldrb	r0, [r1, #0]
 80079a6:	f7ff ff74 	bl	8007892 <__hexdig_fun>
 80079aa:	1e43      	subs	r3, r0, #1
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b18      	cmp	r3, #24
 80079b0:	d82a      	bhi.n	8007a08 <__gethex+0x14c>
 80079b2:	f1a0 0210 	sub.w	r2, r0, #16
 80079b6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80079ba:	f7ff ff6a 	bl	8007892 <__hexdig_fun>
 80079be:	1e43      	subs	r3, r0, #1
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b18      	cmp	r3, #24
 80079c4:	d91b      	bls.n	80079fe <__gethex+0x142>
 80079c6:	f1b9 0f00 	cmp.w	r9, #0
 80079ca:	d000      	beq.n	80079ce <__gethex+0x112>
 80079cc:	4252      	negs	r2, r2
 80079ce:	4415      	add	r5, r2
 80079d0:	f8cb 1000 	str.w	r1, [fp]
 80079d4:	b1d4      	cbz	r4, 8007a0c <__gethex+0x150>
 80079d6:	9b01      	ldr	r3, [sp, #4]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	bf14      	ite	ne
 80079dc:	2700      	movne	r7, #0
 80079de:	2706      	moveq	r7, #6
 80079e0:	4638      	mov	r0, r7
 80079e2:	b00b      	add	sp, #44	; 0x2c
 80079e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e8:	463e      	mov	r6, r7
 80079ea:	4625      	mov	r5, r4
 80079ec:	2401      	movs	r4, #1
 80079ee:	e7cc      	b.n	800798a <__gethex+0xce>
 80079f0:	f04f 0900 	mov.w	r9, #0
 80079f4:	1cb1      	adds	r1, r6, #2
 80079f6:	e7d5      	b.n	80079a4 <__gethex+0xe8>
 80079f8:	f04f 0901 	mov.w	r9, #1
 80079fc:	e7fa      	b.n	80079f4 <__gethex+0x138>
 80079fe:	230a      	movs	r3, #10
 8007a00:	fb03 0202 	mla	r2, r3, r2, r0
 8007a04:	3a10      	subs	r2, #16
 8007a06:	e7d6      	b.n	80079b6 <__gethex+0xfa>
 8007a08:	4631      	mov	r1, r6
 8007a0a:	e7e1      	b.n	80079d0 <__gethex+0x114>
 8007a0c:	4621      	mov	r1, r4
 8007a0e:	1bf3      	subs	r3, r6, r7
 8007a10:	3b01      	subs	r3, #1
 8007a12:	2b07      	cmp	r3, #7
 8007a14:	dc0a      	bgt.n	8007a2c <__gethex+0x170>
 8007a16:	9802      	ldr	r0, [sp, #8]
 8007a18:	f000 fa88 	bl	8007f2c <_Balloc>
 8007a1c:	4604      	mov	r4, r0
 8007a1e:	b940      	cbnz	r0, 8007a32 <__gethex+0x176>
 8007a20:	4602      	mov	r2, r0
 8007a22:	21de      	movs	r1, #222	; 0xde
 8007a24:	4b5b      	ldr	r3, [pc, #364]	; (8007b94 <__gethex+0x2d8>)
 8007a26:	485c      	ldr	r0, [pc, #368]	; (8007b98 <__gethex+0x2dc>)
 8007a28:	f001 f9bc 	bl	8008da4 <__assert_func>
 8007a2c:	3101      	adds	r1, #1
 8007a2e:	105b      	asrs	r3, r3, #1
 8007a30:	e7ef      	b.n	8007a12 <__gethex+0x156>
 8007a32:	f04f 0b00 	mov.w	fp, #0
 8007a36:	f100 0914 	add.w	r9, r0, #20
 8007a3a:	f1ca 0301 	rsb	r3, sl, #1
 8007a3e:	f8cd 9010 	str.w	r9, [sp, #16]
 8007a42:	f8cd b004 	str.w	fp, [sp, #4]
 8007a46:	9308      	str	r3, [sp, #32]
 8007a48:	42b7      	cmp	r7, r6
 8007a4a:	d33f      	bcc.n	8007acc <__gethex+0x210>
 8007a4c:	9f04      	ldr	r7, [sp, #16]
 8007a4e:	9b01      	ldr	r3, [sp, #4]
 8007a50:	f847 3b04 	str.w	r3, [r7], #4
 8007a54:	eba7 0709 	sub.w	r7, r7, r9
 8007a58:	10bf      	asrs	r7, r7, #2
 8007a5a:	6127      	str	r7, [r4, #16]
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f000 fb57 	bl	8008110 <__hi0bits>
 8007a62:	017f      	lsls	r7, r7, #5
 8007a64:	f8d8 6000 	ldr.w	r6, [r8]
 8007a68:	1a3f      	subs	r7, r7, r0
 8007a6a:	42b7      	cmp	r7, r6
 8007a6c:	dd62      	ble.n	8007b34 <__gethex+0x278>
 8007a6e:	1bbf      	subs	r7, r7, r6
 8007a70:	4639      	mov	r1, r7
 8007a72:	4620      	mov	r0, r4
 8007a74:	f000 fef1 	bl	800885a <__any_on>
 8007a78:	4682      	mov	sl, r0
 8007a7a:	b1a8      	cbz	r0, 8007aa8 <__gethex+0x1ec>
 8007a7c:	f04f 0a01 	mov.w	sl, #1
 8007a80:	1e7b      	subs	r3, r7, #1
 8007a82:	1159      	asrs	r1, r3, #5
 8007a84:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007a88:	f003 021f 	and.w	r2, r3, #31
 8007a8c:	fa0a f202 	lsl.w	r2, sl, r2
 8007a90:	420a      	tst	r2, r1
 8007a92:	d009      	beq.n	8007aa8 <__gethex+0x1ec>
 8007a94:	4553      	cmp	r3, sl
 8007a96:	dd05      	ble.n	8007aa4 <__gethex+0x1e8>
 8007a98:	4620      	mov	r0, r4
 8007a9a:	1eb9      	subs	r1, r7, #2
 8007a9c:	f000 fedd 	bl	800885a <__any_on>
 8007aa0:	2800      	cmp	r0, #0
 8007aa2:	d144      	bne.n	8007b2e <__gethex+0x272>
 8007aa4:	f04f 0a02 	mov.w	sl, #2
 8007aa8:	4639      	mov	r1, r7
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f7ff fe9e 	bl	80077ec <rshift>
 8007ab0:	443d      	add	r5, r7
 8007ab2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ab6:	42ab      	cmp	r3, r5
 8007ab8:	da4a      	bge.n	8007b50 <__gethex+0x294>
 8007aba:	4621      	mov	r1, r4
 8007abc:	9802      	ldr	r0, [sp, #8]
 8007abe:	f000 fa75 	bl	8007fac <_Bfree>
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007ac6:	27a3      	movs	r7, #163	; 0xa3
 8007ac8:	6013      	str	r3, [r2, #0]
 8007aca:	e789      	b.n	80079e0 <__gethex+0x124>
 8007acc:	1e73      	subs	r3, r6, #1
 8007ace:	9a06      	ldr	r2, [sp, #24]
 8007ad0:	9307      	str	r3, [sp, #28]
 8007ad2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d019      	beq.n	8007b0e <__gethex+0x252>
 8007ada:	f1bb 0f20 	cmp.w	fp, #32
 8007ade:	d107      	bne.n	8007af0 <__gethex+0x234>
 8007ae0:	9b04      	ldr	r3, [sp, #16]
 8007ae2:	9a01      	ldr	r2, [sp, #4]
 8007ae4:	f843 2b04 	str.w	r2, [r3], #4
 8007ae8:	9304      	str	r3, [sp, #16]
 8007aea:	2300      	movs	r3, #0
 8007aec:	469b      	mov	fp, r3
 8007aee:	9301      	str	r3, [sp, #4]
 8007af0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007af4:	f7ff fecd 	bl	8007892 <__hexdig_fun>
 8007af8:	9b01      	ldr	r3, [sp, #4]
 8007afa:	f000 000f 	and.w	r0, r0, #15
 8007afe:	fa00 f00b 	lsl.w	r0, r0, fp
 8007b02:	4303      	orrs	r3, r0
 8007b04:	9301      	str	r3, [sp, #4]
 8007b06:	f10b 0b04 	add.w	fp, fp, #4
 8007b0a:	9b07      	ldr	r3, [sp, #28]
 8007b0c:	e00d      	b.n	8007b2a <__gethex+0x26e>
 8007b0e:	9a08      	ldr	r2, [sp, #32]
 8007b10:	1e73      	subs	r3, r6, #1
 8007b12:	4413      	add	r3, r2
 8007b14:	42bb      	cmp	r3, r7
 8007b16:	d3e0      	bcc.n	8007ada <__gethex+0x21e>
 8007b18:	4618      	mov	r0, r3
 8007b1a:	4652      	mov	r2, sl
 8007b1c:	9903      	ldr	r1, [sp, #12]
 8007b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b20:	f001 f91e 	bl	8008d60 <strncmp>
 8007b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b26:	2800      	cmp	r0, #0
 8007b28:	d1d7      	bne.n	8007ada <__gethex+0x21e>
 8007b2a:	461e      	mov	r6, r3
 8007b2c:	e78c      	b.n	8007a48 <__gethex+0x18c>
 8007b2e:	f04f 0a03 	mov.w	sl, #3
 8007b32:	e7b9      	b.n	8007aa8 <__gethex+0x1ec>
 8007b34:	da09      	bge.n	8007b4a <__gethex+0x28e>
 8007b36:	1bf7      	subs	r7, r6, r7
 8007b38:	4621      	mov	r1, r4
 8007b3a:	463a      	mov	r2, r7
 8007b3c:	9802      	ldr	r0, [sp, #8]
 8007b3e:	f000 fc4d 	bl	80083dc <__lshift>
 8007b42:	4604      	mov	r4, r0
 8007b44:	1bed      	subs	r5, r5, r7
 8007b46:	f100 0914 	add.w	r9, r0, #20
 8007b4a:	f04f 0a00 	mov.w	sl, #0
 8007b4e:	e7b0      	b.n	8007ab2 <__gethex+0x1f6>
 8007b50:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007b54:	42a8      	cmp	r0, r5
 8007b56:	dd72      	ble.n	8007c3e <__gethex+0x382>
 8007b58:	1b45      	subs	r5, r0, r5
 8007b5a:	42ae      	cmp	r6, r5
 8007b5c:	dc35      	bgt.n	8007bca <__gethex+0x30e>
 8007b5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d029      	beq.n	8007bba <__gethex+0x2fe>
 8007b66:	2b03      	cmp	r3, #3
 8007b68:	d02b      	beq.n	8007bc2 <__gethex+0x306>
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d11c      	bne.n	8007ba8 <__gethex+0x2ec>
 8007b6e:	42ae      	cmp	r6, r5
 8007b70:	d11a      	bne.n	8007ba8 <__gethex+0x2ec>
 8007b72:	2e01      	cmp	r6, #1
 8007b74:	d112      	bne.n	8007b9c <__gethex+0x2e0>
 8007b76:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007b7a:	9a05      	ldr	r2, [sp, #20]
 8007b7c:	2762      	movs	r7, #98	; 0x62
 8007b7e:	6013      	str	r3, [r2, #0]
 8007b80:	2301      	movs	r3, #1
 8007b82:	6123      	str	r3, [r4, #16]
 8007b84:	f8c9 3000 	str.w	r3, [r9]
 8007b88:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b8a:	601c      	str	r4, [r3, #0]
 8007b8c:	e728      	b.n	80079e0 <__gethex+0x124>
 8007b8e:	bf00      	nop
 8007b90:	08009c38 	.word	0x08009c38
 8007b94:	08009bc0 	.word	0x08009bc0
 8007b98:	08009bd1 	.word	0x08009bd1
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	1e71      	subs	r1, r6, #1
 8007ba0:	f000 fe5b 	bl	800885a <__any_on>
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	d1e6      	bne.n	8007b76 <__gethex+0x2ba>
 8007ba8:	4621      	mov	r1, r4
 8007baa:	9802      	ldr	r0, [sp, #8]
 8007bac:	f000 f9fe 	bl	8007fac <_Bfree>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007bb4:	2750      	movs	r7, #80	; 0x50
 8007bb6:	6013      	str	r3, [r2, #0]
 8007bb8:	e712      	b.n	80079e0 <__gethex+0x124>
 8007bba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d1f3      	bne.n	8007ba8 <__gethex+0x2ec>
 8007bc0:	e7d9      	b.n	8007b76 <__gethex+0x2ba>
 8007bc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d1d6      	bne.n	8007b76 <__gethex+0x2ba>
 8007bc8:	e7ee      	b.n	8007ba8 <__gethex+0x2ec>
 8007bca:	1e6f      	subs	r7, r5, #1
 8007bcc:	f1ba 0f00 	cmp.w	sl, #0
 8007bd0:	d132      	bne.n	8007c38 <__gethex+0x37c>
 8007bd2:	b127      	cbz	r7, 8007bde <__gethex+0x322>
 8007bd4:	4639      	mov	r1, r7
 8007bd6:	4620      	mov	r0, r4
 8007bd8:	f000 fe3f 	bl	800885a <__any_on>
 8007bdc:	4682      	mov	sl, r0
 8007bde:	2101      	movs	r1, #1
 8007be0:	117b      	asrs	r3, r7, #5
 8007be2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007be6:	f007 071f 	and.w	r7, r7, #31
 8007bea:	fa01 f707 	lsl.w	r7, r1, r7
 8007bee:	421f      	tst	r7, r3
 8007bf0:	f04f 0702 	mov.w	r7, #2
 8007bf4:	4629      	mov	r1, r5
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	bf18      	it	ne
 8007bfa:	f04a 0a02 	orrne.w	sl, sl, #2
 8007bfe:	1b76      	subs	r6, r6, r5
 8007c00:	f7ff fdf4 	bl	80077ec <rshift>
 8007c04:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007c08:	f1ba 0f00 	cmp.w	sl, #0
 8007c0c:	d048      	beq.n	8007ca0 <__gethex+0x3e4>
 8007c0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d015      	beq.n	8007c42 <__gethex+0x386>
 8007c16:	2b03      	cmp	r3, #3
 8007c18:	d017      	beq.n	8007c4a <__gethex+0x38e>
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d109      	bne.n	8007c32 <__gethex+0x376>
 8007c1e:	f01a 0f02 	tst.w	sl, #2
 8007c22:	d006      	beq.n	8007c32 <__gethex+0x376>
 8007c24:	f8d9 0000 	ldr.w	r0, [r9]
 8007c28:	ea4a 0a00 	orr.w	sl, sl, r0
 8007c2c:	f01a 0f01 	tst.w	sl, #1
 8007c30:	d10e      	bne.n	8007c50 <__gethex+0x394>
 8007c32:	f047 0710 	orr.w	r7, r7, #16
 8007c36:	e033      	b.n	8007ca0 <__gethex+0x3e4>
 8007c38:	f04f 0a01 	mov.w	sl, #1
 8007c3c:	e7cf      	b.n	8007bde <__gethex+0x322>
 8007c3e:	2701      	movs	r7, #1
 8007c40:	e7e2      	b.n	8007c08 <__gethex+0x34c>
 8007c42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c44:	f1c3 0301 	rsb	r3, r3, #1
 8007c48:	9315      	str	r3, [sp, #84]	; 0x54
 8007c4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d0f0      	beq.n	8007c32 <__gethex+0x376>
 8007c50:	f04f 0c00 	mov.w	ip, #0
 8007c54:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007c58:	f104 0314 	add.w	r3, r4, #20
 8007c5c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007c60:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007c64:	4618      	mov	r0, r3
 8007c66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c6a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007c6e:	d01c      	beq.n	8007caa <__gethex+0x3ee>
 8007c70:	3201      	adds	r2, #1
 8007c72:	6002      	str	r2, [r0, #0]
 8007c74:	2f02      	cmp	r7, #2
 8007c76:	f104 0314 	add.w	r3, r4, #20
 8007c7a:	d13d      	bne.n	8007cf8 <__gethex+0x43c>
 8007c7c:	f8d8 2000 	ldr.w	r2, [r8]
 8007c80:	3a01      	subs	r2, #1
 8007c82:	42b2      	cmp	r2, r6
 8007c84:	d10a      	bne.n	8007c9c <__gethex+0x3e0>
 8007c86:	2201      	movs	r2, #1
 8007c88:	1171      	asrs	r1, r6, #5
 8007c8a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007c8e:	f006 061f 	and.w	r6, r6, #31
 8007c92:	fa02 f606 	lsl.w	r6, r2, r6
 8007c96:	421e      	tst	r6, r3
 8007c98:	bf18      	it	ne
 8007c9a:	4617      	movne	r7, r2
 8007c9c:	f047 0720 	orr.w	r7, r7, #32
 8007ca0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ca2:	601c      	str	r4, [r3, #0]
 8007ca4:	9b05      	ldr	r3, [sp, #20]
 8007ca6:	601d      	str	r5, [r3, #0]
 8007ca8:	e69a      	b.n	80079e0 <__gethex+0x124>
 8007caa:	4299      	cmp	r1, r3
 8007cac:	f843 cc04 	str.w	ip, [r3, #-4]
 8007cb0:	d8d8      	bhi.n	8007c64 <__gethex+0x3a8>
 8007cb2:	68a3      	ldr	r3, [r4, #8]
 8007cb4:	459b      	cmp	fp, r3
 8007cb6:	db17      	blt.n	8007ce8 <__gethex+0x42c>
 8007cb8:	6861      	ldr	r1, [r4, #4]
 8007cba:	9802      	ldr	r0, [sp, #8]
 8007cbc:	3101      	adds	r1, #1
 8007cbe:	f000 f935 	bl	8007f2c <_Balloc>
 8007cc2:	4681      	mov	r9, r0
 8007cc4:	b918      	cbnz	r0, 8007cce <__gethex+0x412>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	2184      	movs	r1, #132	; 0x84
 8007cca:	4b19      	ldr	r3, [pc, #100]	; (8007d30 <__gethex+0x474>)
 8007ccc:	e6ab      	b.n	8007a26 <__gethex+0x16a>
 8007cce:	6922      	ldr	r2, [r4, #16]
 8007cd0:	f104 010c 	add.w	r1, r4, #12
 8007cd4:	3202      	adds	r2, #2
 8007cd6:	0092      	lsls	r2, r2, #2
 8007cd8:	300c      	adds	r0, #12
 8007cda:	f000 f919 	bl	8007f10 <memcpy>
 8007cde:	4621      	mov	r1, r4
 8007ce0:	9802      	ldr	r0, [sp, #8]
 8007ce2:	f000 f963 	bl	8007fac <_Bfree>
 8007ce6:	464c      	mov	r4, r9
 8007ce8:	6923      	ldr	r3, [r4, #16]
 8007cea:	1c5a      	adds	r2, r3, #1
 8007cec:	6122      	str	r2, [r4, #16]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007cf4:	615a      	str	r2, [r3, #20]
 8007cf6:	e7bd      	b.n	8007c74 <__gethex+0x3b8>
 8007cf8:	6922      	ldr	r2, [r4, #16]
 8007cfa:	455a      	cmp	r2, fp
 8007cfc:	dd0b      	ble.n	8007d16 <__gethex+0x45a>
 8007cfe:	2101      	movs	r1, #1
 8007d00:	4620      	mov	r0, r4
 8007d02:	f7ff fd73 	bl	80077ec <rshift>
 8007d06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d0a:	3501      	adds	r5, #1
 8007d0c:	42ab      	cmp	r3, r5
 8007d0e:	f6ff aed4 	blt.w	8007aba <__gethex+0x1fe>
 8007d12:	2701      	movs	r7, #1
 8007d14:	e7c2      	b.n	8007c9c <__gethex+0x3e0>
 8007d16:	f016 061f 	ands.w	r6, r6, #31
 8007d1a:	d0fa      	beq.n	8007d12 <__gethex+0x456>
 8007d1c:	4453      	add	r3, sl
 8007d1e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007d22:	f000 f9f5 	bl	8008110 <__hi0bits>
 8007d26:	f1c6 0620 	rsb	r6, r6, #32
 8007d2a:	42b0      	cmp	r0, r6
 8007d2c:	dbe7      	blt.n	8007cfe <__gethex+0x442>
 8007d2e:	e7f0      	b.n	8007d12 <__gethex+0x456>
 8007d30:	08009bc0 	.word	0x08009bc0

08007d34 <L_shift>:
 8007d34:	f1c2 0208 	rsb	r2, r2, #8
 8007d38:	0092      	lsls	r2, r2, #2
 8007d3a:	b570      	push	{r4, r5, r6, lr}
 8007d3c:	f1c2 0620 	rsb	r6, r2, #32
 8007d40:	6843      	ldr	r3, [r0, #4]
 8007d42:	6804      	ldr	r4, [r0, #0]
 8007d44:	fa03 f506 	lsl.w	r5, r3, r6
 8007d48:	432c      	orrs	r4, r5
 8007d4a:	40d3      	lsrs	r3, r2
 8007d4c:	6004      	str	r4, [r0, #0]
 8007d4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007d52:	4288      	cmp	r0, r1
 8007d54:	d3f4      	bcc.n	8007d40 <L_shift+0xc>
 8007d56:	bd70      	pop	{r4, r5, r6, pc}

08007d58 <__match>:
 8007d58:	b530      	push	{r4, r5, lr}
 8007d5a:	6803      	ldr	r3, [r0, #0]
 8007d5c:	3301      	adds	r3, #1
 8007d5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d62:	b914      	cbnz	r4, 8007d6a <__match+0x12>
 8007d64:	6003      	str	r3, [r0, #0]
 8007d66:	2001      	movs	r0, #1
 8007d68:	bd30      	pop	{r4, r5, pc}
 8007d6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d6e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007d72:	2d19      	cmp	r5, #25
 8007d74:	bf98      	it	ls
 8007d76:	3220      	addls	r2, #32
 8007d78:	42a2      	cmp	r2, r4
 8007d7a:	d0f0      	beq.n	8007d5e <__match+0x6>
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	e7f3      	b.n	8007d68 <__match+0x10>

08007d80 <__hexnan>:
 8007d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d84:	2500      	movs	r5, #0
 8007d86:	680b      	ldr	r3, [r1, #0]
 8007d88:	4682      	mov	sl, r0
 8007d8a:	115e      	asrs	r6, r3, #5
 8007d8c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007d90:	f013 031f 	ands.w	r3, r3, #31
 8007d94:	bf18      	it	ne
 8007d96:	3604      	addne	r6, #4
 8007d98:	1f37      	subs	r7, r6, #4
 8007d9a:	46b9      	mov	r9, r7
 8007d9c:	463c      	mov	r4, r7
 8007d9e:	46ab      	mov	fp, r5
 8007da0:	b087      	sub	sp, #28
 8007da2:	4690      	mov	r8, r2
 8007da4:	6802      	ldr	r2, [r0, #0]
 8007da6:	9301      	str	r3, [sp, #4]
 8007da8:	f846 5c04 	str.w	r5, [r6, #-4]
 8007dac:	9502      	str	r5, [sp, #8]
 8007dae:	7851      	ldrb	r1, [r2, #1]
 8007db0:	1c53      	adds	r3, r2, #1
 8007db2:	9303      	str	r3, [sp, #12]
 8007db4:	b341      	cbz	r1, 8007e08 <__hexnan+0x88>
 8007db6:	4608      	mov	r0, r1
 8007db8:	9205      	str	r2, [sp, #20]
 8007dba:	9104      	str	r1, [sp, #16]
 8007dbc:	f7ff fd69 	bl	8007892 <__hexdig_fun>
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	d14f      	bne.n	8007e64 <__hexnan+0xe4>
 8007dc4:	9904      	ldr	r1, [sp, #16]
 8007dc6:	9a05      	ldr	r2, [sp, #20]
 8007dc8:	2920      	cmp	r1, #32
 8007dca:	d818      	bhi.n	8007dfe <__hexnan+0x7e>
 8007dcc:	9b02      	ldr	r3, [sp, #8]
 8007dce:	459b      	cmp	fp, r3
 8007dd0:	dd13      	ble.n	8007dfa <__hexnan+0x7a>
 8007dd2:	454c      	cmp	r4, r9
 8007dd4:	d206      	bcs.n	8007de4 <__hexnan+0x64>
 8007dd6:	2d07      	cmp	r5, #7
 8007dd8:	dc04      	bgt.n	8007de4 <__hexnan+0x64>
 8007dda:	462a      	mov	r2, r5
 8007ddc:	4649      	mov	r1, r9
 8007dde:	4620      	mov	r0, r4
 8007de0:	f7ff ffa8 	bl	8007d34 <L_shift>
 8007de4:	4544      	cmp	r4, r8
 8007de6:	d950      	bls.n	8007e8a <__hexnan+0x10a>
 8007de8:	2300      	movs	r3, #0
 8007dea:	f1a4 0904 	sub.w	r9, r4, #4
 8007dee:	f844 3c04 	str.w	r3, [r4, #-4]
 8007df2:	461d      	mov	r5, r3
 8007df4:	464c      	mov	r4, r9
 8007df6:	f8cd b008 	str.w	fp, [sp, #8]
 8007dfa:	9a03      	ldr	r2, [sp, #12]
 8007dfc:	e7d7      	b.n	8007dae <__hexnan+0x2e>
 8007dfe:	2929      	cmp	r1, #41	; 0x29
 8007e00:	d156      	bne.n	8007eb0 <__hexnan+0x130>
 8007e02:	3202      	adds	r2, #2
 8007e04:	f8ca 2000 	str.w	r2, [sl]
 8007e08:	f1bb 0f00 	cmp.w	fp, #0
 8007e0c:	d050      	beq.n	8007eb0 <__hexnan+0x130>
 8007e0e:	454c      	cmp	r4, r9
 8007e10:	d206      	bcs.n	8007e20 <__hexnan+0xa0>
 8007e12:	2d07      	cmp	r5, #7
 8007e14:	dc04      	bgt.n	8007e20 <__hexnan+0xa0>
 8007e16:	462a      	mov	r2, r5
 8007e18:	4649      	mov	r1, r9
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f7ff ff8a 	bl	8007d34 <L_shift>
 8007e20:	4544      	cmp	r4, r8
 8007e22:	d934      	bls.n	8007e8e <__hexnan+0x10e>
 8007e24:	4623      	mov	r3, r4
 8007e26:	f1a8 0204 	sub.w	r2, r8, #4
 8007e2a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007e2e:	429f      	cmp	r7, r3
 8007e30:	f842 1f04 	str.w	r1, [r2, #4]!
 8007e34:	d2f9      	bcs.n	8007e2a <__hexnan+0xaa>
 8007e36:	1b3b      	subs	r3, r7, r4
 8007e38:	f023 0303 	bic.w	r3, r3, #3
 8007e3c:	3304      	adds	r3, #4
 8007e3e:	3401      	adds	r4, #1
 8007e40:	3e03      	subs	r6, #3
 8007e42:	42b4      	cmp	r4, r6
 8007e44:	bf88      	it	hi
 8007e46:	2304      	movhi	r3, #4
 8007e48:	2200      	movs	r2, #0
 8007e4a:	4443      	add	r3, r8
 8007e4c:	f843 2b04 	str.w	r2, [r3], #4
 8007e50:	429f      	cmp	r7, r3
 8007e52:	d2fb      	bcs.n	8007e4c <__hexnan+0xcc>
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	b91b      	cbnz	r3, 8007e60 <__hexnan+0xe0>
 8007e58:	4547      	cmp	r7, r8
 8007e5a:	d127      	bne.n	8007eac <__hexnan+0x12c>
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	603b      	str	r3, [r7, #0]
 8007e60:	2005      	movs	r0, #5
 8007e62:	e026      	b.n	8007eb2 <__hexnan+0x132>
 8007e64:	3501      	adds	r5, #1
 8007e66:	2d08      	cmp	r5, #8
 8007e68:	f10b 0b01 	add.w	fp, fp, #1
 8007e6c:	dd06      	ble.n	8007e7c <__hexnan+0xfc>
 8007e6e:	4544      	cmp	r4, r8
 8007e70:	d9c3      	bls.n	8007dfa <__hexnan+0x7a>
 8007e72:	2300      	movs	r3, #0
 8007e74:	2501      	movs	r5, #1
 8007e76:	f844 3c04 	str.w	r3, [r4, #-4]
 8007e7a:	3c04      	subs	r4, #4
 8007e7c:	6822      	ldr	r2, [r4, #0]
 8007e7e:	f000 000f 	and.w	r0, r0, #15
 8007e82:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007e86:	6022      	str	r2, [r4, #0]
 8007e88:	e7b7      	b.n	8007dfa <__hexnan+0x7a>
 8007e8a:	2508      	movs	r5, #8
 8007e8c:	e7b5      	b.n	8007dfa <__hexnan+0x7a>
 8007e8e:	9b01      	ldr	r3, [sp, #4]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d0df      	beq.n	8007e54 <__hexnan+0xd4>
 8007e94:	f04f 32ff 	mov.w	r2, #4294967295
 8007e98:	f1c3 0320 	rsb	r3, r3, #32
 8007e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8007ea0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007ea4:	401a      	ands	r2, r3
 8007ea6:	f846 2c04 	str.w	r2, [r6, #-4]
 8007eaa:	e7d3      	b.n	8007e54 <__hexnan+0xd4>
 8007eac:	3f04      	subs	r7, #4
 8007eae:	e7d1      	b.n	8007e54 <__hexnan+0xd4>
 8007eb0:	2004      	movs	r0, #4
 8007eb2:	b007      	add	sp, #28
 8007eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007eb8 <_localeconv_r>:
 8007eb8:	4800      	ldr	r0, [pc, #0]	; (8007ebc <_localeconv_r+0x4>)
 8007eba:	4770      	bx	lr
 8007ebc:	20000164 	.word	0x20000164

08007ec0 <malloc>:
 8007ec0:	4b02      	ldr	r3, [pc, #8]	; (8007ecc <malloc+0xc>)
 8007ec2:	4601      	mov	r1, r0
 8007ec4:	6818      	ldr	r0, [r3, #0]
 8007ec6:	f000 bd65 	b.w	8008994 <_malloc_r>
 8007eca:	bf00      	nop
 8007ecc:	2000000c 	.word	0x2000000c

08007ed0 <__ascii_mbtowc>:
 8007ed0:	b082      	sub	sp, #8
 8007ed2:	b901      	cbnz	r1, 8007ed6 <__ascii_mbtowc+0x6>
 8007ed4:	a901      	add	r1, sp, #4
 8007ed6:	b142      	cbz	r2, 8007eea <__ascii_mbtowc+0x1a>
 8007ed8:	b14b      	cbz	r3, 8007eee <__ascii_mbtowc+0x1e>
 8007eda:	7813      	ldrb	r3, [r2, #0]
 8007edc:	600b      	str	r3, [r1, #0]
 8007ede:	7812      	ldrb	r2, [r2, #0]
 8007ee0:	1e10      	subs	r0, r2, #0
 8007ee2:	bf18      	it	ne
 8007ee4:	2001      	movne	r0, #1
 8007ee6:	b002      	add	sp, #8
 8007ee8:	4770      	bx	lr
 8007eea:	4610      	mov	r0, r2
 8007eec:	e7fb      	b.n	8007ee6 <__ascii_mbtowc+0x16>
 8007eee:	f06f 0001 	mvn.w	r0, #1
 8007ef2:	e7f8      	b.n	8007ee6 <__ascii_mbtowc+0x16>

08007ef4 <memchr>:
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	b510      	push	{r4, lr}
 8007ef8:	b2c9      	uxtb	r1, r1
 8007efa:	4402      	add	r2, r0
 8007efc:	4293      	cmp	r3, r2
 8007efe:	4618      	mov	r0, r3
 8007f00:	d101      	bne.n	8007f06 <memchr+0x12>
 8007f02:	2000      	movs	r0, #0
 8007f04:	e003      	b.n	8007f0e <memchr+0x1a>
 8007f06:	7804      	ldrb	r4, [r0, #0]
 8007f08:	3301      	adds	r3, #1
 8007f0a:	428c      	cmp	r4, r1
 8007f0c:	d1f6      	bne.n	8007efc <memchr+0x8>
 8007f0e:	bd10      	pop	{r4, pc}

08007f10 <memcpy>:
 8007f10:	440a      	add	r2, r1
 8007f12:	4291      	cmp	r1, r2
 8007f14:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f18:	d100      	bne.n	8007f1c <memcpy+0xc>
 8007f1a:	4770      	bx	lr
 8007f1c:	b510      	push	{r4, lr}
 8007f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f22:	4291      	cmp	r1, r2
 8007f24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f28:	d1f9      	bne.n	8007f1e <memcpy+0xe>
 8007f2a:	bd10      	pop	{r4, pc}

08007f2c <_Balloc>:
 8007f2c:	b570      	push	{r4, r5, r6, lr}
 8007f2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007f30:	4604      	mov	r4, r0
 8007f32:	460d      	mov	r5, r1
 8007f34:	b976      	cbnz	r6, 8007f54 <_Balloc+0x28>
 8007f36:	2010      	movs	r0, #16
 8007f38:	f7ff ffc2 	bl	8007ec0 <malloc>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	6260      	str	r0, [r4, #36]	; 0x24
 8007f40:	b920      	cbnz	r0, 8007f4c <_Balloc+0x20>
 8007f42:	2166      	movs	r1, #102	; 0x66
 8007f44:	4b17      	ldr	r3, [pc, #92]	; (8007fa4 <_Balloc+0x78>)
 8007f46:	4818      	ldr	r0, [pc, #96]	; (8007fa8 <_Balloc+0x7c>)
 8007f48:	f000 ff2c 	bl	8008da4 <__assert_func>
 8007f4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f50:	6006      	str	r6, [r0, #0]
 8007f52:	60c6      	str	r6, [r0, #12]
 8007f54:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007f56:	68f3      	ldr	r3, [r6, #12]
 8007f58:	b183      	cbz	r3, 8007f7c <_Balloc+0x50>
 8007f5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f62:	b9b8      	cbnz	r0, 8007f94 <_Balloc+0x68>
 8007f64:	2101      	movs	r1, #1
 8007f66:	fa01 f605 	lsl.w	r6, r1, r5
 8007f6a:	1d72      	adds	r2, r6, #5
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	0092      	lsls	r2, r2, #2
 8007f70:	f000 fc94 	bl	800889c <_calloc_r>
 8007f74:	b160      	cbz	r0, 8007f90 <_Balloc+0x64>
 8007f76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f7a:	e00e      	b.n	8007f9a <_Balloc+0x6e>
 8007f7c:	2221      	movs	r2, #33	; 0x21
 8007f7e:	2104      	movs	r1, #4
 8007f80:	4620      	mov	r0, r4
 8007f82:	f000 fc8b 	bl	800889c <_calloc_r>
 8007f86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f88:	60f0      	str	r0, [r6, #12]
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1e4      	bne.n	8007f5a <_Balloc+0x2e>
 8007f90:	2000      	movs	r0, #0
 8007f92:	bd70      	pop	{r4, r5, r6, pc}
 8007f94:	6802      	ldr	r2, [r0, #0]
 8007f96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007fa0:	e7f7      	b.n	8007f92 <_Balloc+0x66>
 8007fa2:	bf00      	nop
 8007fa4:	08009b4e 	.word	0x08009b4e
 8007fa8:	08009c4c 	.word	0x08009c4c

08007fac <_Bfree>:
 8007fac:	b570      	push	{r4, r5, r6, lr}
 8007fae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007fb0:	4605      	mov	r5, r0
 8007fb2:	460c      	mov	r4, r1
 8007fb4:	b976      	cbnz	r6, 8007fd4 <_Bfree+0x28>
 8007fb6:	2010      	movs	r0, #16
 8007fb8:	f7ff ff82 	bl	8007ec0 <malloc>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	6268      	str	r0, [r5, #36]	; 0x24
 8007fc0:	b920      	cbnz	r0, 8007fcc <_Bfree+0x20>
 8007fc2:	218a      	movs	r1, #138	; 0x8a
 8007fc4:	4b08      	ldr	r3, [pc, #32]	; (8007fe8 <_Bfree+0x3c>)
 8007fc6:	4809      	ldr	r0, [pc, #36]	; (8007fec <_Bfree+0x40>)
 8007fc8:	f000 feec 	bl	8008da4 <__assert_func>
 8007fcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fd0:	6006      	str	r6, [r0, #0]
 8007fd2:	60c6      	str	r6, [r0, #12]
 8007fd4:	b13c      	cbz	r4, 8007fe6 <_Bfree+0x3a>
 8007fd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007fd8:	6862      	ldr	r2, [r4, #4]
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fe0:	6021      	str	r1, [r4, #0]
 8007fe2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007fe6:	bd70      	pop	{r4, r5, r6, pc}
 8007fe8:	08009b4e 	.word	0x08009b4e
 8007fec:	08009c4c 	.word	0x08009c4c

08007ff0 <__multadd>:
 8007ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff4:	4607      	mov	r7, r0
 8007ff6:	460c      	mov	r4, r1
 8007ff8:	461e      	mov	r6, r3
 8007ffa:	2000      	movs	r0, #0
 8007ffc:	690d      	ldr	r5, [r1, #16]
 8007ffe:	f101 0c14 	add.w	ip, r1, #20
 8008002:	f8dc 3000 	ldr.w	r3, [ip]
 8008006:	3001      	adds	r0, #1
 8008008:	b299      	uxth	r1, r3
 800800a:	fb02 6101 	mla	r1, r2, r1, r6
 800800e:	0c1e      	lsrs	r6, r3, #16
 8008010:	0c0b      	lsrs	r3, r1, #16
 8008012:	fb02 3306 	mla	r3, r2, r6, r3
 8008016:	b289      	uxth	r1, r1
 8008018:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800801c:	4285      	cmp	r5, r0
 800801e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008022:	f84c 1b04 	str.w	r1, [ip], #4
 8008026:	dcec      	bgt.n	8008002 <__multadd+0x12>
 8008028:	b30e      	cbz	r6, 800806e <__multadd+0x7e>
 800802a:	68a3      	ldr	r3, [r4, #8]
 800802c:	42ab      	cmp	r3, r5
 800802e:	dc19      	bgt.n	8008064 <__multadd+0x74>
 8008030:	6861      	ldr	r1, [r4, #4]
 8008032:	4638      	mov	r0, r7
 8008034:	3101      	adds	r1, #1
 8008036:	f7ff ff79 	bl	8007f2c <_Balloc>
 800803a:	4680      	mov	r8, r0
 800803c:	b928      	cbnz	r0, 800804a <__multadd+0x5a>
 800803e:	4602      	mov	r2, r0
 8008040:	21b5      	movs	r1, #181	; 0xb5
 8008042:	4b0c      	ldr	r3, [pc, #48]	; (8008074 <__multadd+0x84>)
 8008044:	480c      	ldr	r0, [pc, #48]	; (8008078 <__multadd+0x88>)
 8008046:	f000 fead 	bl	8008da4 <__assert_func>
 800804a:	6922      	ldr	r2, [r4, #16]
 800804c:	f104 010c 	add.w	r1, r4, #12
 8008050:	3202      	adds	r2, #2
 8008052:	0092      	lsls	r2, r2, #2
 8008054:	300c      	adds	r0, #12
 8008056:	f7ff ff5b 	bl	8007f10 <memcpy>
 800805a:	4621      	mov	r1, r4
 800805c:	4638      	mov	r0, r7
 800805e:	f7ff ffa5 	bl	8007fac <_Bfree>
 8008062:	4644      	mov	r4, r8
 8008064:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008068:	3501      	adds	r5, #1
 800806a:	615e      	str	r6, [r3, #20]
 800806c:	6125      	str	r5, [r4, #16]
 800806e:	4620      	mov	r0, r4
 8008070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008074:	08009bc0 	.word	0x08009bc0
 8008078:	08009c4c 	.word	0x08009c4c

0800807c <__s2b>:
 800807c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008080:	4615      	mov	r5, r2
 8008082:	2209      	movs	r2, #9
 8008084:	461f      	mov	r7, r3
 8008086:	3308      	adds	r3, #8
 8008088:	460c      	mov	r4, r1
 800808a:	fb93 f3f2 	sdiv	r3, r3, r2
 800808e:	4606      	mov	r6, r0
 8008090:	2201      	movs	r2, #1
 8008092:	2100      	movs	r1, #0
 8008094:	429a      	cmp	r2, r3
 8008096:	db09      	blt.n	80080ac <__s2b+0x30>
 8008098:	4630      	mov	r0, r6
 800809a:	f7ff ff47 	bl	8007f2c <_Balloc>
 800809e:	b940      	cbnz	r0, 80080b2 <__s2b+0x36>
 80080a0:	4602      	mov	r2, r0
 80080a2:	21ce      	movs	r1, #206	; 0xce
 80080a4:	4b18      	ldr	r3, [pc, #96]	; (8008108 <__s2b+0x8c>)
 80080a6:	4819      	ldr	r0, [pc, #100]	; (800810c <__s2b+0x90>)
 80080a8:	f000 fe7c 	bl	8008da4 <__assert_func>
 80080ac:	0052      	lsls	r2, r2, #1
 80080ae:	3101      	adds	r1, #1
 80080b0:	e7f0      	b.n	8008094 <__s2b+0x18>
 80080b2:	9b08      	ldr	r3, [sp, #32]
 80080b4:	2d09      	cmp	r5, #9
 80080b6:	6143      	str	r3, [r0, #20]
 80080b8:	f04f 0301 	mov.w	r3, #1
 80080bc:	6103      	str	r3, [r0, #16]
 80080be:	dd16      	ble.n	80080ee <__s2b+0x72>
 80080c0:	f104 0909 	add.w	r9, r4, #9
 80080c4:	46c8      	mov	r8, r9
 80080c6:	442c      	add	r4, r5
 80080c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80080cc:	4601      	mov	r1, r0
 80080ce:	220a      	movs	r2, #10
 80080d0:	4630      	mov	r0, r6
 80080d2:	3b30      	subs	r3, #48	; 0x30
 80080d4:	f7ff ff8c 	bl	8007ff0 <__multadd>
 80080d8:	45a0      	cmp	r8, r4
 80080da:	d1f5      	bne.n	80080c8 <__s2b+0x4c>
 80080dc:	f1a5 0408 	sub.w	r4, r5, #8
 80080e0:	444c      	add	r4, r9
 80080e2:	1b2d      	subs	r5, r5, r4
 80080e4:	1963      	adds	r3, r4, r5
 80080e6:	42bb      	cmp	r3, r7
 80080e8:	db04      	blt.n	80080f4 <__s2b+0x78>
 80080ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080ee:	2509      	movs	r5, #9
 80080f0:	340a      	adds	r4, #10
 80080f2:	e7f6      	b.n	80080e2 <__s2b+0x66>
 80080f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80080f8:	4601      	mov	r1, r0
 80080fa:	220a      	movs	r2, #10
 80080fc:	4630      	mov	r0, r6
 80080fe:	3b30      	subs	r3, #48	; 0x30
 8008100:	f7ff ff76 	bl	8007ff0 <__multadd>
 8008104:	e7ee      	b.n	80080e4 <__s2b+0x68>
 8008106:	bf00      	nop
 8008108:	08009bc0 	.word	0x08009bc0
 800810c:	08009c4c 	.word	0x08009c4c

08008110 <__hi0bits>:
 8008110:	0c02      	lsrs	r2, r0, #16
 8008112:	0412      	lsls	r2, r2, #16
 8008114:	4603      	mov	r3, r0
 8008116:	b9ca      	cbnz	r2, 800814c <__hi0bits+0x3c>
 8008118:	0403      	lsls	r3, r0, #16
 800811a:	2010      	movs	r0, #16
 800811c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008120:	bf04      	itt	eq
 8008122:	021b      	lsleq	r3, r3, #8
 8008124:	3008      	addeq	r0, #8
 8008126:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800812a:	bf04      	itt	eq
 800812c:	011b      	lsleq	r3, r3, #4
 800812e:	3004      	addeq	r0, #4
 8008130:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008134:	bf04      	itt	eq
 8008136:	009b      	lsleq	r3, r3, #2
 8008138:	3002      	addeq	r0, #2
 800813a:	2b00      	cmp	r3, #0
 800813c:	db05      	blt.n	800814a <__hi0bits+0x3a>
 800813e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008142:	f100 0001 	add.w	r0, r0, #1
 8008146:	bf08      	it	eq
 8008148:	2020      	moveq	r0, #32
 800814a:	4770      	bx	lr
 800814c:	2000      	movs	r0, #0
 800814e:	e7e5      	b.n	800811c <__hi0bits+0xc>

08008150 <__lo0bits>:
 8008150:	6803      	ldr	r3, [r0, #0]
 8008152:	4602      	mov	r2, r0
 8008154:	f013 0007 	ands.w	r0, r3, #7
 8008158:	d00b      	beq.n	8008172 <__lo0bits+0x22>
 800815a:	07d9      	lsls	r1, r3, #31
 800815c:	d421      	bmi.n	80081a2 <__lo0bits+0x52>
 800815e:	0798      	lsls	r0, r3, #30
 8008160:	bf49      	itett	mi
 8008162:	085b      	lsrmi	r3, r3, #1
 8008164:	089b      	lsrpl	r3, r3, #2
 8008166:	2001      	movmi	r0, #1
 8008168:	6013      	strmi	r3, [r2, #0]
 800816a:	bf5c      	itt	pl
 800816c:	2002      	movpl	r0, #2
 800816e:	6013      	strpl	r3, [r2, #0]
 8008170:	4770      	bx	lr
 8008172:	b299      	uxth	r1, r3
 8008174:	b909      	cbnz	r1, 800817a <__lo0bits+0x2a>
 8008176:	2010      	movs	r0, #16
 8008178:	0c1b      	lsrs	r3, r3, #16
 800817a:	b2d9      	uxtb	r1, r3
 800817c:	b909      	cbnz	r1, 8008182 <__lo0bits+0x32>
 800817e:	3008      	adds	r0, #8
 8008180:	0a1b      	lsrs	r3, r3, #8
 8008182:	0719      	lsls	r1, r3, #28
 8008184:	bf04      	itt	eq
 8008186:	091b      	lsreq	r3, r3, #4
 8008188:	3004      	addeq	r0, #4
 800818a:	0799      	lsls	r1, r3, #30
 800818c:	bf04      	itt	eq
 800818e:	089b      	lsreq	r3, r3, #2
 8008190:	3002      	addeq	r0, #2
 8008192:	07d9      	lsls	r1, r3, #31
 8008194:	d403      	bmi.n	800819e <__lo0bits+0x4e>
 8008196:	085b      	lsrs	r3, r3, #1
 8008198:	f100 0001 	add.w	r0, r0, #1
 800819c:	d003      	beq.n	80081a6 <__lo0bits+0x56>
 800819e:	6013      	str	r3, [r2, #0]
 80081a0:	4770      	bx	lr
 80081a2:	2000      	movs	r0, #0
 80081a4:	4770      	bx	lr
 80081a6:	2020      	movs	r0, #32
 80081a8:	4770      	bx	lr
	...

080081ac <__i2b>:
 80081ac:	b510      	push	{r4, lr}
 80081ae:	460c      	mov	r4, r1
 80081b0:	2101      	movs	r1, #1
 80081b2:	f7ff febb 	bl	8007f2c <_Balloc>
 80081b6:	4602      	mov	r2, r0
 80081b8:	b928      	cbnz	r0, 80081c6 <__i2b+0x1a>
 80081ba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80081be:	4b04      	ldr	r3, [pc, #16]	; (80081d0 <__i2b+0x24>)
 80081c0:	4804      	ldr	r0, [pc, #16]	; (80081d4 <__i2b+0x28>)
 80081c2:	f000 fdef 	bl	8008da4 <__assert_func>
 80081c6:	2301      	movs	r3, #1
 80081c8:	6144      	str	r4, [r0, #20]
 80081ca:	6103      	str	r3, [r0, #16]
 80081cc:	bd10      	pop	{r4, pc}
 80081ce:	bf00      	nop
 80081d0:	08009bc0 	.word	0x08009bc0
 80081d4:	08009c4c 	.word	0x08009c4c

080081d8 <__multiply>:
 80081d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	4691      	mov	r9, r2
 80081de:	690a      	ldr	r2, [r1, #16]
 80081e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081e4:	460c      	mov	r4, r1
 80081e6:	429a      	cmp	r2, r3
 80081e8:	bfbe      	ittt	lt
 80081ea:	460b      	movlt	r3, r1
 80081ec:	464c      	movlt	r4, r9
 80081ee:	4699      	movlt	r9, r3
 80081f0:	6927      	ldr	r7, [r4, #16]
 80081f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80081f6:	68a3      	ldr	r3, [r4, #8]
 80081f8:	6861      	ldr	r1, [r4, #4]
 80081fa:	eb07 060a 	add.w	r6, r7, sl
 80081fe:	42b3      	cmp	r3, r6
 8008200:	b085      	sub	sp, #20
 8008202:	bfb8      	it	lt
 8008204:	3101      	addlt	r1, #1
 8008206:	f7ff fe91 	bl	8007f2c <_Balloc>
 800820a:	b930      	cbnz	r0, 800821a <__multiply+0x42>
 800820c:	4602      	mov	r2, r0
 800820e:	f240 115d 	movw	r1, #349	; 0x15d
 8008212:	4b43      	ldr	r3, [pc, #268]	; (8008320 <__multiply+0x148>)
 8008214:	4843      	ldr	r0, [pc, #268]	; (8008324 <__multiply+0x14c>)
 8008216:	f000 fdc5 	bl	8008da4 <__assert_func>
 800821a:	f100 0514 	add.w	r5, r0, #20
 800821e:	462b      	mov	r3, r5
 8008220:	2200      	movs	r2, #0
 8008222:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008226:	4543      	cmp	r3, r8
 8008228:	d321      	bcc.n	800826e <__multiply+0x96>
 800822a:	f104 0314 	add.w	r3, r4, #20
 800822e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008232:	f109 0314 	add.w	r3, r9, #20
 8008236:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800823a:	9202      	str	r2, [sp, #8]
 800823c:	1b3a      	subs	r2, r7, r4
 800823e:	3a15      	subs	r2, #21
 8008240:	f022 0203 	bic.w	r2, r2, #3
 8008244:	3204      	adds	r2, #4
 8008246:	f104 0115 	add.w	r1, r4, #21
 800824a:	428f      	cmp	r7, r1
 800824c:	bf38      	it	cc
 800824e:	2204      	movcc	r2, #4
 8008250:	9201      	str	r2, [sp, #4]
 8008252:	9a02      	ldr	r2, [sp, #8]
 8008254:	9303      	str	r3, [sp, #12]
 8008256:	429a      	cmp	r2, r3
 8008258:	d80c      	bhi.n	8008274 <__multiply+0x9c>
 800825a:	2e00      	cmp	r6, #0
 800825c:	dd03      	ble.n	8008266 <__multiply+0x8e>
 800825e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008262:	2b00      	cmp	r3, #0
 8008264:	d059      	beq.n	800831a <__multiply+0x142>
 8008266:	6106      	str	r6, [r0, #16]
 8008268:	b005      	add	sp, #20
 800826a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800826e:	f843 2b04 	str.w	r2, [r3], #4
 8008272:	e7d8      	b.n	8008226 <__multiply+0x4e>
 8008274:	f8b3 a000 	ldrh.w	sl, [r3]
 8008278:	f1ba 0f00 	cmp.w	sl, #0
 800827c:	d023      	beq.n	80082c6 <__multiply+0xee>
 800827e:	46a9      	mov	r9, r5
 8008280:	f04f 0c00 	mov.w	ip, #0
 8008284:	f104 0e14 	add.w	lr, r4, #20
 8008288:	f85e 2b04 	ldr.w	r2, [lr], #4
 800828c:	f8d9 1000 	ldr.w	r1, [r9]
 8008290:	fa1f fb82 	uxth.w	fp, r2
 8008294:	b289      	uxth	r1, r1
 8008296:	fb0a 110b 	mla	r1, sl, fp, r1
 800829a:	4461      	add	r1, ip
 800829c:	f8d9 c000 	ldr.w	ip, [r9]
 80082a0:	0c12      	lsrs	r2, r2, #16
 80082a2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80082a6:	fb0a c202 	mla	r2, sl, r2, ip
 80082aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80082ae:	b289      	uxth	r1, r1
 80082b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082b4:	4577      	cmp	r7, lr
 80082b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082ba:	f849 1b04 	str.w	r1, [r9], #4
 80082be:	d8e3      	bhi.n	8008288 <__multiply+0xb0>
 80082c0:	9a01      	ldr	r2, [sp, #4]
 80082c2:	f845 c002 	str.w	ip, [r5, r2]
 80082c6:	9a03      	ldr	r2, [sp, #12]
 80082c8:	3304      	adds	r3, #4
 80082ca:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80082ce:	f1b9 0f00 	cmp.w	r9, #0
 80082d2:	d020      	beq.n	8008316 <__multiply+0x13e>
 80082d4:	46ae      	mov	lr, r5
 80082d6:	f04f 0a00 	mov.w	sl, #0
 80082da:	6829      	ldr	r1, [r5, #0]
 80082dc:	f104 0c14 	add.w	ip, r4, #20
 80082e0:	f8bc b000 	ldrh.w	fp, [ip]
 80082e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80082e8:	b289      	uxth	r1, r1
 80082ea:	fb09 220b 	mla	r2, r9, fp, r2
 80082ee:	4492      	add	sl, r2
 80082f0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80082f4:	f84e 1b04 	str.w	r1, [lr], #4
 80082f8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80082fc:	f8be 1000 	ldrh.w	r1, [lr]
 8008300:	0c12      	lsrs	r2, r2, #16
 8008302:	fb09 1102 	mla	r1, r9, r2, r1
 8008306:	4567      	cmp	r7, ip
 8008308:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800830c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008310:	d8e6      	bhi.n	80082e0 <__multiply+0x108>
 8008312:	9a01      	ldr	r2, [sp, #4]
 8008314:	50a9      	str	r1, [r5, r2]
 8008316:	3504      	adds	r5, #4
 8008318:	e79b      	b.n	8008252 <__multiply+0x7a>
 800831a:	3e01      	subs	r6, #1
 800831c:	e79d      	b.n	800825a <__multiply+0x82>
 800831e:	bf00      	nop
 8008320:	08009bc0 	.word	0x08009bc0
 8008324:	08009c4c 	.word	0x08009c4c

08008328 <__pow5mult>:
 8008328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800832c:	4615      	mov	r5, r2
 800832e:	f012 0203 	ands.w	r2, r2, #3
 8008332:	4606      	mov	r6, r0
 8008334:	460f      	mov	r7, r1
 8008336:	d007      	beq.n	8008348 <__pow5mult+0x20>
 8008338:	4c25      	ldr	r4, [pc, #148]	; (80083d0 <__pow5mult+0xa8>)
 800833a:	3a01      	subs	r2, #1
 800833c:	2300      	movs	r3, #0
 800833e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008342:	f7ff fe55 	bl	8007ff0 <__multadd>
 8008346:	4607      	mov	r7, r0
 8008348:	10ad      	asrs	r5, r5, #2
 800834a:	d03d      	beq.n	80083c8 <__pow5mult+0xa0>
 800834c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800834e:	b97c      	cbnz	r4, 8008370 <__pow5mult+0x48>
 8008350:	2010      	movs	r0, #16
 8008352:	f7ff fdb5 	bl	8007ec0 <malloc>
 8008356:	4602      	mov	r2, r0
 8008358:	6270      	str	r0, [r6, #36]	; 0x24
 800835a:	b928      	cbnz	r0, 8008368 <__pow5mult+0x40>
 800835c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008360:	4b1c      	ldr	r3, [pc, #112]	; (80083d4 <__pow5mult+0xac>)
 8008362:	481d      	ldr	r0, [pc, #116]	; (80083d8 <__pow5mult+0xb0>)
 8008364:	f000 fd1e 	bl	8008da4 <__assert_func>
 8008368:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800836c:	6004      	str	r4, [r0, #0]
 800836e:	60c4      	str	r4, [r0, #12]
 8008370:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008374:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008378:	b94c      	cbnz	r4, 800838e <__pow5mult+0x66>
 800837a:	f240 2171 	movw	r1, #625	; 0x271
 800837e:	4630      	mov	r0, r6
 8008380:	f7ff ff14 	bl	80081ac <__i2b>
 8008384:	2300      	movs	r3, #0
 8008386:	4604      	mov	r4, r0
 8008388:	f8c8 0008 	str.w	r0, [r8, #8]
 800838c:	6003      	str	r3, [r0, #0]
 800838e:	f04f 0900 	mov.w	r9, #0
 8008392:	07eb      	lsls	r3, r5, #31
 8008394:	d50a      	bpl.n	80083ac <__pow5mult+0x84>
 8008396:	4639      	mov	r1, r7
 8008398:	4622      	mov	r2, r4
 800839a:	4630      	mov	r0, r6
 800839c:	f7ff ff1c 	bl	80081d8 <__multiply>
 80083a0:	4680      	mov	r8, r0
 80083a2:	4639      	mov	r1, r7
 80083a4:	4630      	mov	r0, r6
 80083a6:	f7ff fe01 	bl	8007fac <_Bfree>
 80083aa:	4647      	mov	r7, r8
 80083ac:	106d      	asrs	r5, r5, #1
 80083ae:	d00b      	beq.n	80083c8 <__pow5mult+0xa0>
 80083b0:	6820      	ldr	r0, [r4, #0]
 80083b2:	b938      	cbnz	r0, 80083c4 <__pow5mult+0x9c>
 80083b4:	4622      	mov	r2, r4
 80083b6:	4621      	mov	r1, r4
 80083b8:	4630      	mov	r0, r6
 80083ba:	f7ff ff0d 	bl	80081d8 <__multiply>
 80083be:	6020      	str	r0, [r4, #0]
 80083c0:	f8c0 9000 	str.w	r9, [r0]
 80083c4:	4604      	mov	r4, r0
 80083c6:	e7e4      	b.n	8008392 <__pow5mult+0x6a>
 80083c8:	4638      	mov	r0, r7
 80083ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ce:	bf00      	nop
 80083d0:	08009d98 	.word	0x08009d98
 80083d4:	08009b4e 	.word	0x08009b4e
 80083d8:	08009c4c 	.word	0x08009c4c

080083dc <__lshift>:
 80083dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083e0:	460c      	mov	r4, r1
 80083e2:	4607      	mov	r7, r0
 80083e4:	4691      	mov	r9, r2
 80083e6:	6923      	ldr	r3, [r4, #16]
 80083e8:	6849      	ldr	r1, [r1, #4]
 80083ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083ee:	68a3      	ldr	r3, [r4, #8]
 80083f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083f4:	f108 0601 	add.w	r6, r8, #1
 80083f8:	42b3      	cmp	r3, r6
 80083fa:	db0b      	blt.n	8008414 <__lshift+0x38>
 80083fc:	4638      	mov	r0, r7
 80083fe:	f7ff fd95 	bl	8007f2c <_Balloc>
 8008402:	4605      	mov	r5, r0
 8008404:	b948      	cbnz	r0, 800841a <__lshift+0x3e>
 8008406:	4602      	mov	r2, r0
 8008408:	f240 11d9 	movw	r1, #473	; 0x1d9
 800840c:	4b29      	ldr	r3, [pc, #164]	; (80084b4 <__lshift+0xd8>)
 800840e:	482a      	ldr	r0, [pc, #168]	; (80084b8 <__lshift+0xdc>)
 8008410:	f000 fcc8 	bl	8008da4 <__assert_func>
 8008414:	3101      	adds	r1, #1
 8008416:	005b      	lsls	r3, r3, #1
 8008418:	e7ee      	b.n	80083f8 <__lshift+0x1c>
 800841a:	2300      	movs	r3, #0
 800841c:	f100 0114 	add.w	r1, r0, #20
 8008420:	f100 0210 	add.w	r2, r0, #16
 8008424:	4618      	mov	r0, r3
 8008426:	4553      	cmp	r3, sl
 8008428:	db37      	blt.n	800849a <__lshift+0xbe>
 800842a:	6920      	ldr	r0, [r4, #16]
 800842c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008430:	f104 0314 	add.w	r3, r4, #20
 8008434:	f019 091f 	ands.w	r9, r9, #31
 8008438:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800843c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008440:	d02f      	beq.n	80084a2 <__lshift+0xc6>
 8008442:	468a      	mov	sl, r1
 8008444:	f04f 0c00 	mov.w	ip, #0
 8008448:	f1c9 0e20 	rsb	lr, r9, #32
 800844c:	681a      	ldr	r2, [r3, #0]
 800844e:	fa02 f209 	lsl.w	r2, r2, r9
 8008452:	ea42 020c 	orr.w	r2, r2, ip
 8008456:	f84a 2b04 	str.w	r2, [sl], #4
 800845a:	f853 2b04 	ldr.w	r2, [r3], #4
 800845e:	4298      	cmp	r0, r3
 8008460:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008464:	d8f2      	bhi.n	800844c <__lshift+0x70>
 8008466:	1b03      	subs	r3, r0, r4
 8008468:	3b15      	subs	r3, #21
 800846a:	f023 0303 	bic.w	r3, r3, #3
 800846e:	3304      	adds	r3, #4
 8008470:	f104 0215 	add.w	r2, r4, #21
 8008474:	4290      	cmp	r0, r2
 8008476:	bf38      	it	cc
 8008478:	2304      	movcc	r3, #4
 800847a:	f841 c003 	str.w	ip, [r1, r3]
 800847e:	f1bc 0f00 	cmp.w	ip, #0
 8008482:	d001      	beq.n	8008488 <__lshift+0xac>
 8008484:	f108 0602 	add.w	r6, r8, #2
 8008488:	3e01      	subs	r6, #1
 800848a:	4638      	mov	r0, r7
 800848c:	4621      	mov	r1, r4
 800848e:	612e      	str	r6, [r5, #16]
 8008490:	f7ff fd8c 	bl	8007fac <_Bfree>
 8008494:	4628      	mov	r0, r5
 8008496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800849a:	f842 0f04 	str.w	r0, [r2, #4]!
 800849e:	3301      	adds	r3, #1
 80084a0:	e7c1      	b.n	8008426 <__lshift+0x4a>
 80084a2:	3904      	subs	r1, #4
 80084a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80084a8:	4298      	cmp	r0, r3
 80084aa:	f841 2f04 	str.w	r2, [r1, #4]!
 80084ae:	d8f9      	bhi.n	80084a4 <__lshift+0xc8>
 80084b0:	e7ea      	b.n	8008488 <__lshift+0xac>
 80084b2:	bf00      	nop
 80084b4:	08009bc0 	.word	0x08009bc0
 80084b8:	08009c4c 	.word	0x08009c4c

080084bc <__mcmp>:
 80084bc:	4603      	mov	r3, r0
 80084be:	690a      	ldr	r2, [r1, #16]
 80084c0:	6900      	ldr	r0, [r0, #16]
 80084c2:	b530      	push	{r4, r5, lr}
 80084c4:	1a80      	subs	r0, r0, r2
 80084c6:	d10d      	bne.n	80084e4 <__mcmp+0x28>
 80084c8:	3314      	adds	r3, #20
 80084ca:	3114      	adds	r1, #20
 80084cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80084d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80084d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80084d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80084dc:	4295      	cmp	r5, r2
 80084de:	d002      	beq.n	80084e6 <__mcmp+0x2a>
 80084e0:	d304      	bcc.n	80084ec <__mcmp+0x30>
 80084e2:	2001      	movs	r0, #1
 80084e4:	bd30      	pop	{r4, r5, pc}
 80084e6:	42a3      	cmp	r3, r4
 80084e8:	d3f4      	bcc.n	80084d4 <__mcmp+0x18>
 80084ea:	e7fb      	b.n	80084e4 <__mcmp+0x28>
 80084ec:	f04f 30ff 	mov.w	r0, #4294967295
 80084f0:	e7f8      	b.n	80084e4 <__mcmp+0x28>
	...

080084f4 <__mdiff>:
 80084f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f8:	460d      	mov	r5, r1
 80084fa:	4607      	mov	r7, r0
 80084fc:	4611      	mov	r1, r2
 80084fe:	4628      	mov	r0, r5
 8008500:	4614      	mov	r4, r2
 8008502:	f7ff ffdb 	bl	80084bc <__mcmp>
 8008506:	1e06      	subs	r6, r0, #0
 8008508:	d111      	bne.n	800852e <__mdiff+0x3a>
 800850a:	4631      	mov	r1, r6
 800850c:	4638      	mov	r0, r7
 800850e:	f7ff fd0d 	bl	8007f2c <_Balloc>
 8008512:	4602      	mov	r2, r0
 8008514:	b928      	cbnz	r0, 8008522 <__mdiff+0x2e>
 8008516:	f240 2132 	movw	r1, #562	; 0x232
 800851a:	4b3a      	ldr	r3, [pc, #232]	; (8008604 <__mdiff+0x110>)
 800851c:	483a      	ldr	r0, [pc, #232]	; (8008608 <__mdiff+0x114>)
 800851e:	f000 fc41 	bl	8008da4 <__assert_func>
 8008522:	2301      	movs	r3, #1
 8008524:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008528:	4610      	mov	r0, r2
 800852a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800852e:	bfa4      	itt	ge
 8008530:	4623      	movge	r3, r4
 8008532:	462c      	movge	r4, r5
 8008534:	4638      	mov	r0, r7
 8008536:	6861      	ldr	r1, [r4, #4]
 8008538:	bfa6      	itte	ge
 800853a:	461d      	movge	r5, r3
 800853c:	2600      	movge	r6, #0
 800853e:	2601      	movlt	r6, #1
 8008540:	f7ff fcf4 	bl	8007f2c <_Balloc>
 8008544:	4602      	mov	r2, r0
 8008546:	b918      	cbnz	r0, 8008550 <__mdiff+0x5c>
 8008548:	f44f 7110 	mov.w	r1, #576	; 0x240
 800854c:	4b2d      	ldr	r3, [pc, #180]	; (8008604 <__mdiff+0x110>)
 800854e:	e7e5      	b.n	800851c <__mdiff+0x28>
 8008550:	f102 0814 	add.w	r8, r2, #20
 8008554:	46c2      	mov	sl, r8
 8008556:	f04f 0c00 	mov.w	ip, #0
 800855a:	6927      	ldr	r7, [r4, #16]
 800855c:	60c6      	str	r6, [r0, #12]
 800855e:	692e      	ldr	r6, [r5, #16]
 8008560:	f104 0014 	add.w	r0, r4, #20
 8008564:	f105 0914 	add.w	r9, r5, #20
 8008568:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800856c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008570:	3410      	adds	r4, #16
 8008572:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008576:	f859 3b04 	ldr.w	r3, [r9], #4
 800857a:	fa1f f18b 	uxth.w	r1, fp
 800857e:	448c      	add	ip, r1
 8008580:	b299      	uxth	r1, r3
 8008582:	0c1b      	lsrs	r3, r3, #16
 8008584:	ebac 0101 	sub.w	r1, ip, r1
 8008588:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800858c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008590:	b289      	uxth	r1, r1
 8008592:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008596:	454e      	cmp	r6, r9
 8008598:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800859c:	f84a 3b04 	str.w	r3, [sl], #4
 80085a0:	d8e7      	bhi.n	8008572 <__mdiff+0x7e>
 80085a2:	1b73      	subs	r3, r6, r5
 80085a4:	3b15      	subs	r3, #21
 80085a6:	f023 0303 	bic.w	r3, r3, #3
 80085aa:	3515      	adds	r5, #21
 80085ac:	3304      	adds	r3, #4
 80085ae:	42ae      	cmp	r6, r5
 80085b0:	bf38      	it	cc
 80085b2:	2304      	movcc	r3, #4
 80085b4:	4418      	add	r0, r3
 80085b6:	4443      	add	r3, r8
 80085b8:	461e      	mov	r6, r3
 80085ba:	4605      	mov	r5, r0
 80085bc:	4575      	cmp	r5, lr
 80085be:	d30e      	bcc.n	80085de <__mdiff+0xea>
 80085c0:	f10e 0103 	add.w	r1, lr, #3
 80085c4:	1a09      	subs	r1, r1, r0
 80085c6:	f021 0103 	bic.w	r1, r1, #3
 80085ca:	3803      	subs	r0, #3
 80085cc:	4586      	cmp	lr, r0
 80085ce:	bf38      	it	cc
 80085d0:	2100      	movcc	r1, #0
 80085d2:	4419      	add	r1, r3
 80085d4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80085d8:	b18b      	cbz	r3, 80085fe <__mdiff+0x10a>
 80085da:	6117      	str	r7, [r2, #16]
 80085dc:	e7a4      	b.n	8008528 <__mdiff+0x34>
 80085de:	f855 8b04 	ldr.w	r8, [r5], #4
 80085e2:	fa1f f188 	uxth.w	r1, r8
 80085e6:	4461      	add	r1, ip
 80085e8:	140c      	asrs	r4, r1, #16
 80085ea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80085ee:	b289      	uxth	r1, r1
 80085f0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80085f4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80085f8:	f846 1b04 	str.w	r1, [r6], #4
 80085fc:	e7de      	b.n	80085bc <__mdiff+0xc8>
 80085fe:	3f01      	subs	r7, #1
 8008600:	e7e8      	b.n	80085d4 <__mdiff+0xe0>
 8008602:	bf00      	nop
 8008604:	08009bc0 	.word	0x08009bc0
 8008608:	08009c4c 	.word	0x08009c4c

0800860c <__ulp>:
 800860c:	4b11      	ldr	r3, [pc, #68]	; (8008654 <__ulp+0x48>)
 800860e:	400b      	ands	r3, r1
 8008610:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008614:	2b00      	cmp	r3, #0
 8008616:	dd02      	ble.n	800861e <__ulp+0x12>
 8008618:	2000      	movs	r0, #0
 800861a:	4619      	mov	r1, r3
 800861c:	4770      	bx	lr
 800861e:	425b      	negs	r3, r3
 8008620:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008624:	f04f 0000 	mov.w	r0, #0
 8008628:	f04f 0100 	mov.w	r1, #0
 800862c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008630:	da04      	bge.n	800863c <__ulp+0x30>
 8008632:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008636:	fa43 f102 	asr.w	r1, r3, r2
 800863a:	4770      	bx	lr
 800863c:	f1a2 0314 	sub.w	r3, r2, #20
 8008640:	2b1e      	cmp	r3, #30
 8008642:	bfd6      	itet	le
 8008644:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008648:	2301      	movgt	r3, #1
 800864a:	fa22 f303 	lsrle.w	r3, r2, r3
 800864e:	4618      	mov	r0, r3
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop
 8008654:	7ff00000 	.word	0x7ff00000

08008658 <__b2d>:
 8008658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800865c:	6907      	ldr	r7, [r0, #16]
 800865e:	f100 0914 	add.w	r9, r0, #20
 8008662:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8008666:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800866a:	f1a7 0804 	sub.w	r8, r7, #4
 800866e:	4630      	mov	r0, r6
 8008670:	f7ff fd4e 	bl	8008110 <__hi0bits>
 8008674:	f1c0 0320 	rsb	r3, r0, #32
 8008678:	280a      	cmp	r0, #10
 800867a:	600b      	str	r3, [r1, #0]
 800867c:	491f      	ldr	r1, [pc, #124]	; (80086fc <__b2d+0xa4>)
 800867e:	dc17      	bgt.n	80086b0 <__b2d+0x58>
 8008680:	45c1      	cmp	r9, r8
 8008682:	bf28      	it	cs
 8008684:	2200      	movcs	r2, #0
 8008686:	f1c0 0c0b 	rsb	ip, r0, #11
 800868a:	fa26 f30c 	lsr.w	r3, r6, ip
 800868e:	bf38      	it	cc
 8008690:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8008694:	ea43 0501 	orr.w	r5, r3, r1
 8008698:	f100 0315 	add.w	r3, r0, #21
 800869c:	fa06 f303 	lsl.w	r3, r6, r3
 80086a0:	fa22 f20c 	lsr.w	r2, r2, ip
 80086a4:	ea43 0402 	orr.w	r4, r3, r2
 80086a8:	4620      	mov	r0, r4
 80086aa:	4629      	mov	r1, r5
 80086ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086b0:	45c1      	cmp	r9, r8
 80086b2:	bf2e      	itee	cs
 80086b4:	2200      	movcs	r2, #0
 80086b6:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80086ba:	f1a7 0808 	subcc.w	r8, r7, #8
 80086be:	f1b0 030b 	subs.w	r3, r0, #11
 80086c2:	d016      	beq.n	80086f2 <__b2d+0x9a>
 80086c4:	f1c3 0720 	rsb	r7, r3, #32
 80086c8:	fa22 f107 	lsr.w	r1, r2, r7
 80086cc:	45c8      	cmp	r8, r9
 80086ce:	fa06 f603 	lsl.w	r6, r6, r3
 80086d2:	ea46 0601 	orr.w	r6, r6, r1
 80086d6:	bf94      	ite	ls
 80086d8:	2100      	movls	r1, #0
 80086da:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80086de:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80086e2:	fa02 f003 	lsl.w	r0, r2, r3
 80086e6:	40f9      	lsrs	r1, r7
 80086e8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80086ec:	ea40 0401 	orr.w	r4, r0, r1
 80086f0:	e7da      	b.n	80086a8 <__b2d+0x50>
 80086f2:	4614      	mov	r4, r2
 80086f4:	ea46 0501 	orr.w	r5, r6, r1
 80086f8:	e7d6      	b.n	80086a8 <__b2d+0x50>
 80086fa:	bf00      	nop
 80086fc:	3ff00000 	.word	0x3ff00000

08008700 <__d2b>:
 8008700:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008704:	2101      	movs	r1, #1
 8008706:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800870a:	4690      	mov	r8, r2
 800870c:	461d      	mov	r5, r3
 800870e:	f7ff fc0d 	bl	8007f2c <_Balloc>
 8008712:	4604      	mov	r4, r0
 8008714:	b930      	cbnz	r0, 8008724 <__d2b+0x24>
 8008716:	4602      	mov	r2, r0
 8008718:	f240 310a 	movw	r1, #778	; 0x30a
 800871c:	4b24      	ldr	r3, [pc, #144]	; (80087b0 <__d2b+0xb0>)
 800871e:	4825      	ldr	r0, [pc, #148]	; (80087b4 <__d2b+0xb4>)
 8008720:	f000 fb40 	bl	8008da4 <__assert_func>
 8008724:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008728:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800872c:	bb2d      	cbnz	r5, 800877a <__d2b+0x7a>
 800872e:	9301      	str	r3, [sp, #4]
 8008730:	f1b8 0300 	subs.w	r3, r8, #0
 8008734:	d026      	beq.n	8008784 <__d2b+0x84>
 8008736:	4668      	mov	r0, sp
 8008738:	9300      	str	r3, [sp, #0]
 800873a:	f7ff fd09 	bl	8008150 <__lo0bits>
 800873e:	9900      	ldr	r1, [sp, #0]
 8008740:	b1f0      	cbz	r0, 8008780 <__d2b+0x80>
 8008742:	9a01      	ldr	r2, [sp, #4]
 8008744:	f1c0 0320 	rsb	r3, r0, #32
 8008748:	fa02 f303 	lsl.w	r3, r2, r3
 800874c:	430b      	orrs	r3, r1
 800874e:	40c2      	lsrs	r2, r0
 8008750:	6163      	str	r3, [r4, #20]
 8008752:	9201      	str	r2, [sp, #4]
 8008754:	9b01      	ldr	r3, [sp, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	bf14      	ite	ne
 800875a:	2102      	movne	r1, #2
 800875c:	2101      	moveq	r1, #1
 800875e:	61a3      	str	r3, [r4, #24]
 8008760:	6121      	str	r1, [r4, #16]
 8008762:	b1c5      	cbz	r5, 8008796 <__d2b+0x96>
 8008764:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008768:	4405      	add	r5, r0
 800876a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800876e:	603d      	str	r5, [r7, #0]
 8008770:	6030      	str	r0, [r6, #0]
 8008772:	4620      	mov	r0, r4
 8008774:	b002      	add	sp, #8
 8008776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800877a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800877e:	e7d6      	b.n	800872e <__d2b+0x2e>
 8008780:	6161      	str	r1, [r4, #20]
 8008782:	e7e7      	b.n	8008754 <__d2b+0x54>
 8008784:	a801      	add	r0, sp, #4
 8008786:	f7ff fce3 	bl	8008150 <__lo0bits>
 800878a:	2101      	movs	r1, #1
 800878c:	9b01      	ldr	r3, [sp, #4]
 800878e:	6121      	str	r1, [r4, #16]
 8008790:	6163      	str	r3, [r4, #20]
 8008792:	3020      	adds	r0, #32
 8008794:	e7e5      	b.n	8008762 <__d2b+0x62>
 8008796:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800879a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800879e:	6038      	str	r0, [r7, #0]
 80087a0:	6918      	ldr	r0, [r3, #16]
 80087a2:	f7ff fcb5 	bl	8008110 <__hi0bits>
 80087a6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80087aa:	6031      	str	r1, [r6, #0]
 80087ac:	e7e1      	b.n	8008772 <__d2b+0x72>
 80087ae:	bf00      	nop
 80087b0:	08009bc0 	.word	0x08009bc0
 80087b4:	08009c4c 	.word	0x08009c4c

080087b8 <__ratio>:
 80087b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087bc:	4688      	mov	r8, r1
 80087be:	4669      	mov	r1, sp
 80087c0:	4681      	mov	r9, r0
 80087c2:	f7ff ff49 	bl	8008658 <__b2d>
 80087c6:	460f      	mov	r7, r1
 80087c8:	4604      	mov	r4, r0
 80087ca:	460d      	mov	r5, r1
 80087cc:	4640      	mov	r0, r8
 80087ce:	a901      	add	r1, sp, #4
 80087d0:	f7ff ff42 	bl	8008658 <__b2d>
 80087d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80087d8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80087dc:	468b      	mov	fp, r1
 80087de:	eba3 0c02 	sub.w	ip, r3, r2
 80087e2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80087e6:	1a9b      	subs	r3, r3, r2
 80087e8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	bfd5      	itete	le
 80087f0:	460a      	movle	r2, r1
 80087f2:	462a      	movgt	r2, r5
 80087f4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80087f8:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80087fc:	bfd8      	it	le
 80087fe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008802:	465b      	mov	r3, fp
 8008804:	4602      	mov	r2, r0
 8008806:	4639      	mov	r1, r7
 8008808:	4620      	mov	r0, r4
 800880a:	f7f7 ff8f 	bl	800072c <__aeabi_ddiv>
 800880e:	b003      	add	sp, #12
 8008810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008814 <__copybits>:
 8008814:	3901      	subs	r1, #1
 8008816:	b570      	push	{r4, r5, r6, lr}
 8008818:	1149      	asrs	r1, r1, #5
 800881a:	6914      	ldr	r4, [r2, #16]
 800881c:	3101      	adds	r1, #1
 800881e:	f102 0314 	add.w	r3, r2, #20
 8008822:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008826:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800882a:	1f05      	subs	r5, r0, #4
 800882c:	42a3      	cmp	r3, r4
 800882e:	d30c      	bcc.n	800884a <__copybits+0x36>
 8008830:	1aa3      	subs	r3, r4, r2
 8008832:	3b11      	subs	r3, #17
 8008834:	f023 0303 	bic.w	r3, r3, #3
 8008838:	3211      	adds	r2, #17
 800883a:	42a2      	cmp	r2, r4
 800883c:	bf88      	it	hi
 800883e:	2300      	movhi	r3, #0
 8008840:	4418      	add	r0, r3
 8008842:	2300      	movs	r3, #0
 8008844:	4288      	cmp	r0, r1
 8008846:	d305      	bcc.n	8008854 <__copybits+0x40>
 8008848:	bd70      	pop	{r4, r5, r6, pc}
 800884a:	f853 6b04 	ldr.w	r6, [r3], #4
 800884e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008852:	e7eb      	b.n	800882c <__copybits+0x18>
 8008854:	f840 3b04 	str.w	r3, [r0], #4
 8008858:	e7f4      	b.n	8008844 <__copybits+0x30>

0800885a <__any_on>:
 800885a:	f100 0214 	add.w	r2, r0, #20
 800885e:	6900      	ldr	r0, [r0, #16]
 8008860:	114b      	asrs	r3, r1, #5
 8008862:	4298      	cmp	r0, r3
 8008864:	b510      	push	{r4, lr}
 8008866:	db11      	blt.n	800888c <__any_on+0x32>
 8008868:	dd0a      	ble.n	8008880 <__any_on+0x26>
 800886a:	f011 011f 	ands.w	r1, r1, #31
 800886e:	d007      	beq.n	8008880 <__any_on+0x26>
 8008870:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008874:	fa24 f001 	lsr.w	r0, r4, r1
 8008878:	fa00 f101 	lsl.w	r1, r0, r1
 800887c:	428c      	cmp	r4, r1
 800887e:	d10b      	bne.n	8008898 <__any_on+0x3e>
 8008880:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008884:	4293      	cmp	r3, r2
 8008886:	d803      	bhi.n	8008890 <__any_on+0x36>
 8008888:	2000      	movs	r0, #0
 800888a:	bd10      	pop	{r4, pc}
 800888c:	4603      	mov	r3, r0
 800888e:	e7f7      	b.n	8008880 <__any_on+0x26>
 8008890:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008894:	2900      	cmp	r1, #0
 8008896:	d0f5      	beq.n	8008884 <__any_on+0x2a>
 8008898:	2001      	movs	r0, #1
 800889a:	e7f6      	b.n	800888a <__any_on+0x30>

0800889c <_calloc_r>:
 800889c:	b570      	push	{r4, r5, r6, lr}
 800889e:	fba1 5402 	umull	r5, r4, r1, r2
 80088a2:	b934      	cbnz	r4, 80088b2 <_calloc_r+0x16>
 80088a4:	4629      	mov	r1, r5
 80088a6:	f000 f875 	bl	8008994 <_malloc_r>
 80088aa:	4606      	mov	r6, r0
 80088ac:	b928      	cbnz	r0, 80088ba <_calloc_r+0x1e>
 80088ae:	4630      	mov	r0, r6
 80088b0:	bd70      	pop	{r4, r5, r6, pc}
 80088b2:	220c      	movs	r2, #12
 80088b4:	2600      	movs	r6, #0
 80088b6:	6002      	str	r2, [r0, #0]
 80088b8:	e7f9      	b.n	80088ae <_calloc_r+0x12>
 80088ba:	462a      	mov	r2, r5
 80088bc:	4621      	mov	r1, r4
 80088be:	f7fc fbf3 	bl	80050a8 <memset>
 80088c2:	e7f4      	b.n	80088ae <_calloc_r+0x12>

080088c4 <_free_r>:
 80088c4:	b538      	push	{r3, r4, r5, lr}
 80088c6:	4605      	mov	r5, r0
 80088c8:	2900      	cmp	r1, #0
 80088ca:	d040      	beq.n	800894e <_free_r+0x8a>
 80088cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088d0:	1f0c      	subs	r4, r1, #4
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	bfb8      	it	lt
 80088d6:	18e4      	addlt	r4, r4, r3
 80088d8:	f000 faae 	bl	8008e38 <__malloc_lock>
 80088dc:	4a1c      	ldr	r2, [pc, #112]	; (8008950 <_free_r+0x8c>)
 80088de:	6813      	ldr	r3, [r2, #0]
 80088e0:	b933      	cbnz	r3, 80088f0 <_free_r+0x2c>
 80088e2:	6063      	str	r3, [r4, #4]
 80088e4:	6014      	str	r4, [r2, #0]
 80088e6:	4628      	mov	r0, r5
 80088e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088ec:	f000 baaa 	b.w	8008e44 <__malloc_unlock>
 80088f0:	42a3      	cmp	r3, r4
 80088f2:	d908      	bls.n	8008906 <_free_r+0x42>
 80088f4:	6820      	ldr	r0, [r4, #0]
 80088f6:	1821      	adds	r1, r4, r0
 80088f8:	428b      	cmp	r3, r1
 80088fa:	bf01      	itttt	eq
 80088fc:	6819      	ldreq	r1, [r3, #0]
 80088fe:	685b      	ldreq	r3, [r3, #4]
 8008900:	1809      	addeq	r1, r1, r0
 8008902:	6021      	streq	r1, [r4, #0]
 8008904:	e7ed      	b.n	80088e2 <_free_r+0x1e>
 8008906:	461a      	mov	r2, r3
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	b10b      	cbz	r3, 8008910 <_free_r+0x4c>
 800890c:	42a3      	cmp	r3, r4
 800890e:	d9fa      	bls.n	8008906 <_free_r+0x42>
 8008910:	6811      	ldr	r1, [r2, #0]
 8008912:	1850      	adds	r0, r2, r1
 8008914:	42a0      	cmp	r0, r4
 8008916:	d10b      	bne.n	8008930 <_free_r+0x6c>
 8008918:	6820      	ldr	r0, [r4, #0]
 800891a:	4401      	add	r1, r0
 800891c:	1850      	adds	r0, r2, r1
 800891e:	4283      	cmp	r3, r0
 8008920:	6011      	str	r1, [r2, #0]
 8008922:	d1e0      	bne.n	80088e6 <_free_r+0x22>
 8008924:	6818      	ldr	r0, [r3, #0]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	4401      	add	r1, r0
 800892a:	6011      	str	r1, [r2, #0]
 800892c:	6053      	str	r3, [r2, #4]
 800892e:	e7da      	b.n	80088e6 <_free_r+0x22>
 8008930:	d902      	bls.n	8008938 <_free_r+0x74>
 8008932:	230c      	movs	r3, #12
 8008934:	602b      	str	r3, [r5, #0]
 8008936:	e7d6      	b.n	80088e6 <_free_r+0x22>
 8008938:	6820      	ldr	r0, [r4, #0]
 800893a:	1821      	adds	r1, r4, r0
 800893c:	428b      	cmp	r3, r1
 800893e:	bf01      	itttt	eq
 8008940:	6819      	ldreq	r1, [r3, #0]
 8008942:	685b      	ldreq	r3, [r3, #4]
 8008944:	1809      	addeq	r1, r1, r0
 8008946:	6021      	streq	r1, [r4, #0]
 8008948:	6063      	str	r3, [r4, #4]
 800894a:	6054      	str	r4, [r2, #4]
 800894c:	e7cb      	b.n	80088e6 <_free_r+0x22>
 800894e:	bd38      	pop	{r3, r4, r5, pc}
 8008950:	2000036c 	.word	0x2000036c

08008954 <sbrk_aligned>:
 8008954:	b570      	push	{r4, r5, r6, lr}
 8008956:	4e0e      	ldr	r6, [pc, #56]	; (8008990 <sbrk_aligned+0x3c>)
 8008958:	460c      	mov	r4, r1
 800895a:	6831      	ldr	r1, [r6, #0]
 800895c:	4605      	mov	r5, r0
 800895e:	b911      	cbnz	r1, 8008966 <sbrk_aligned+0x12>
 8008960:	f000 f9ee 	bl	8008d40 <_sbrk_r>
 8008964:	6030      	str	r0, [r6, #0]
 8008966:	4621      	mov	r1, r4
 8008968:	4628      	mov	r0, r5
 800896a:	f000 f9e9 	bl	8008d40 <_sbrk_r>
 800896e:	1c43      	adds	r3, r0, #1
 8008970:	d00a      	beq.n	8008988 <sbrk_aligned+0x34>
 8008972:	1cc4      	adds	r4, r0, #3
 8008974:	f024 0403 	bic.w	r4, r4, #3
 8008978:	42a0      	cmp	r0, r4
 800897a:	d007      	beq.n	800898c <sbrk_aligned+0x38>
 800897c:	1a21      	subs	r1, r4, r0
 800897e:	4628      	mov	r0, r5
 8008980:	f000 f9de 	bl	8008d40 <_sbrk_r>
 8008984:	3001      	adds	r0, #1
 8008986:	d101      	bne.n	800898c <sbrk_aligned+0x38>
 8008988:	f04f 34ff 	mov.w	r4, #4294967295
 800898c:	4620      	mov	r0, r4
 800898e:	bd70      	pop	{r4, r5, r6, pc}
 8008990:	20000370 	.word	0x20000370

08008994 <_malloc_r>:
 8008994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008998:	1ccd      	adds	r5, r1, #3
 800899a:	f025 0503 	bic.w	r5, r5, #3
 800899e:	3508      	adds	r5, #8
 80089a0:	2d0c      	cmp	r5, #12
 80089a2:	bf38      	it	cc
 80089a4:	250c      	movcc	r5, #12
 80089a6:	2d00      	cmp	r5, #0
 80089a8:	4607      	mov	r7, r0
 80089aa:	db01      	blt.n	80089b0 <_malloc_r+0x1c>
 80089ac:	42a9      	cmp	r1, r5
 80089ae:	d905      	bls.n	80089bc <_malloc_r+0x28>
 80089b0:	230c      	movs	r3, #12
 80089b2:	2600      	movs	r6, #0
 80089b4:	603b      	str	r3, [r7, #0]
 80089b6:	4630      	mov	r0, r6
 80089b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089bc:	4e2e      	ldr	r6, [pc, #184]	; (8008a78 <_malloc_r+0xe4>)
 80089be:	f000 fa3b 	bl	8008e38 <__malloc_lock>
 80089c2:	6833      	ldr	r3, [r6, #0]
 80089c4:	461c      	mov	r4, r3
 80089c6:	bb34      	cbnz	r4, 8008a16 <_malloc_r+0x82>
 80089c8:	4629      	mov	r1, r5
 80089ca:	4638      	mov	r0, r7
 80089cc:	f7ff ffc2 	bl	8008954 <sbrk_aligned>
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	4604      	mov	r4, r0
 80089d4:	d14d      	bne.n	8008a72 <_malloc_r+0xde>
 80089d6:	6834      	ldr	r4, [r6, #0]
 80089d8:	4626      	mov	r6, r4
 80089da:	2e00      	cmp	r6, #0
 80089dc:	d140      	bne.n	8008a60 <_malloc_r+0xcc>
 80089de:	6823      	ldr	r3, [r4, #0]
 80089e0:	4631      	mov	r1, r6
 80089e2:	4638      	mov	r0, r7
 80089e4:	eb04 0803 	add.w	r8, r4, r3
 80089e8:	f000 f9aa 	bl	8008d40 <_sbrk_r>
 80089ec:	4580      	cmp	r8, r0
 80089ee:	d13a      	bne.n	8008a66 <_malloc_r+0xd2>
 80089f0:	6821      	ldr	r1, [r4, #0]
 80089f2:	3503      	adds	r5, #3
 80089f4:	1a6d      	subs	r5, r5, r1
 80089f6:	f025 0503 	bic.w	r5, r5, #3
 80089fa:	3508      	adds	r5, #8
 80089fc:	2d0c      	cmp	r5, #12
 80089fe:	bf38      	it	cc
 8008a00:	250c      	movcc	r5, #12
 8008a02:	4638      	mov	r0, r7
 8008a04:	4629      	mov	r1, r5
 8008a06:	f7ff ffa5 	bl	8008954 <sbrk_aligned>
 8008a0a:	3001      	adds	r0, #1
 8008a0c:	d02b      	beq.n	8008a66 <_malloc_r+0xd2>
 8008a0e:	6823      	ldr	r3, [r4, #0]
 8008a10:	442b      	add	r3, r5
 8008a12:	6023      	str	r3, [r4, #0]
 8008a14:	e00e      	b.n	8008a34 <_malloc_r+0xa0>
 8008a16:	6822      	ldr	r2, [r4, #0]
 8008a18:	1b52      	subs	r2, r2, r5
 8008a1a:	d41e      	bmi.n	8008a5a <_malloc_r+0xc6>
 8008a1c:	2a0b      	cmp	r2, #11
 8008a1e:	d916      	bls.n	8008a4e <_malloc_r+0xba>
 8008a20:	1961      	adds	r1, r4, r5
 8008a22:	42a3      	cmp	r3, r4
 8008a24:	6025      	str	r5, [r4, #0]
 8008a26:	bf18      	it	ne
 8008a28:	6059      	strne	r1, [r3, #4]
 8008a2a:	6863      	ldr	r3, [r4, #4]
 8008a2c:	bf08      	it	eq
 8008a2e:	6031      	streq	r1, [r6, #0]
 8008a30:	5162      	str	r2, [r4, r5]
 8008a32:	604b      	str	r3, [r1, #4]
 8008a34:	4638      	mov	r0, r7
 8008a36:	f104 060b 	add.w	r6, r4, #11
 8008a3a:	f000 fa03 	bl	8008e44 <__malloc_unlock>
 8008a3e:	f026 0607 	bic.w	r6, r6, #7
 8008a42:	1d23      	adds	r3, r4, #4
 8008a44:	1af2      	subs	r2, r6, r3
 8008a46:	d0b6      	beq.n	80089b6 <_malloc_r+0x22>
 8008a48:	1b9b      	subs	r3, r3, r6
 8008a4a:	50a3      	str	r3, [r4, r2]
 8008a4c:	e7b3      	b.n	80089b6 <_malloc_r+0x22>
 8008a4e:	6862      	ldr	r2, [r4, #4]
 8008a50:	42a3      	cmp	r3, r4
 8008a52:	bf0c      	ite	eq
 8008a54:	6032      	streq	r2, [r6, #0]
 8008a56:	605a      	strne	r2, [r3, #4]
 8008a58:	e7ec      	b.n	8008a34 <_malloc_r+0xa0>
 8008a5a:	4623      	mov	r3, r4
 8008a5c:	6864      	ldr	r4, [r4, #4]
 8008a5e:	e7b2      	b.n	80089c6 <_malloc_r+0x32>
 8008a60:	4634      	mov	r4, r6
 8008a62:	6876      	ldr	r6, [r6, #4]
 8008a64:	e7b9      	b.n	80089da <_malloc_r+0x46>
 8008a66:	230c      	movs	r3, #12
 8008a68:	4638      	mov	r0, r7
 8008a6a:	603b      	str	r3, [r7, #0]
 8008a6c:	f000 f9ea 	bl	8008e44 <__malloc_unlock>
 8008a70:	e7a1      	b.n	80089b6 <_malloc_r+0x22>
 8008a72:	6025      	str	r5, [r4, #0]
 8008a74:	e7de      	b.n	8008a34 <_malloc_r+0xa0>
 8008a76:	bf00      	nop
 8008a78:	2000036c 	.word	0x2000036c

08008a7c <__ssputs_r>:
 8008a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a80:	688e      	ldr	r6, [r1, #8]
 8008a82:	4682      	mov	sl, r0
 8008a84:	429e      	cmp	r6, r3
 8008a86:	460c      	mov	r4, r1
 8008a88:	4690      	mov	r8, r2
 8008a8a:	461f      	mov	r7, r3
 8008a8c:	d838      	bhi.n	8008b00 <__ssputs_r+0x84>
 8008a8e:	898a      	ldrh	r2, [r1, #12]
 8008a90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a94:	d032      	beq.n	8008afc <__ssputs_r+0x80>
 8008a96:	6825      	ldr	r5, [r4, #0]
 8008a98:	6909      	ldr	r1, [r1, #16]
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	eba5 0901 	sub.w	r9, r5, r1
 8008aa0:	6965      	ldr	r5, [r4, #20]
 8008aa2:	444b      	add	r3, r9
 8008aa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008aa8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008aac:	106d      	asrs	r5, r5, #1
 8008aae:	429d      	cmp	r5, r3
 8008ab0:	bf38      	it	cc
 8008ab2:	461d      	movcc	r5, r3
 8008ab4:	0553      	lsls	r3, r2, #21
 8008ab6:	d531      	bpl.n	8008b1c <__ssputs_r+0xa0>
 8008ab8:	4629      	mov	r1, r5
 8008aba:	f7ff ff6b 	bl	8008994 <_malloc_r>
 8008abe:	4606      	mov	r6, r0
 8008ac0:	b950      	cbnz	r0, 8008ad8 <__ssputs_r+0x5c>
 8008ac2:	230c      	movs	r3, #12
 8008ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac8:	f8ca 3000 	str.w	r3, [sl]
 8008acc:	89a3      	ldrh	r3, [r4, #12]
 8008ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ad2:	81a3      	strh	r3, [r4, #12]
 8008ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ad8:	464a      	mov	r2, r9
 8008ada:	6921      	ldr	r1, [r4, #16]
 8008adc:	f7ff fa18 	bl	8007f10 <memcpy>
 8008ae0:	89a3      	ldrh	r3, [r4, #12]
 8008ae2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aea:	81a3      	strh	r3, [r4, #12]
 8008aec:	6126      	str	r6, [r4, #16]
 8008aee:	444e      	add	r6, r9
 8008af0:	6026      	str	r6, [r4, #0]
 8008af2:	463e      	mov	r6, r7
 8008af4:	6165      	str	r5, [r4, #20]
 8008af6:	eba5 0509 	sub.w	r5, r5, r9
 8008afa:	60a5      	str	r5, [r4, #8]
 8008afc:	42be      	cmp	r6, r7
 8008afe:	d900      	bls.n	8008b02 <__ssputs_r+0x86>
 8008b00:	463e      	mov	r6, r7
 8008b02:	4632      	mov	r2, r6
 8008b04:	4641      	mov	r1, r8
 8008b06:	6820      	ldr	r0, [r4, #0]
 8008b08:	f000 f97c 	bl	8008e04 <memmove>
 8008b0c:	68a3      	ldr	r3, [r4, #8]
 8008b0e:	2000      	movs	r0, #0
 8008b10:	1b9b      	subs	r3, r3, r6
 8008b12:	60a3      	str	r3, [r4, #8]
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	4433      	add	r3, r6
 8008b18:	6023      	str	r3, [r4, #0]
 8008b1a:	e7db      	b.n	8008ad4 <__ssputs_r+0x58>
 8008b1c:	462a      	mov	r2, r5
 8008b1e:	f000 f997 	bl	8008e50 <_realloc_r>
 8008b22:	4606      	mov	r6, r0
 8008b24:	2800      	cmp	r0, #0
 8008b26:	d1e1      	bne.n	8008aec <__ssputs_r+0x70>
 8008b28:	4650      	mov	r0, sl
 8008b2a:	6921      	ldr	r1, [r4, #16]
 8008b2c:	f7ff feca 	bl	80088c4 <_free_r>
 8008b30:	e7c7      	b.n	8008ac2 <__ssputs_r+0x46>
	...

08008b34 <_svfiprintf_r>:
 8008b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b38:	4698      	mov	r8, r3
 8008b3a:	898b      	ldrh	r3, [r1, #12]
 8008b3c:	4607      	mov	r7, r0
 8008b3e:	061b      	lsls	r3, r3, #24
 8008b40:	460d      	mov	r5, r1
 8008b42:	4614      	mov	r4, r2
 8008b44:	b09d      	sub	sp, #116	; 0x74
 8008b46:	d50e      	bpl.n	8008b66 <_svfiprintf_r+0x32>
 8008b48:	690b      	ldr	r3, [r1, #16]
 8008b4a:	b963      	cbnz	r3, 8008b66 <_svfiprintf_r+0x32>
 8008b4c:	2140      	movs	r1, #64	; 0x40
 8008b4e:	f7ff ff21 	bl	8008994 <_malloc_r>
 8008b52:	6028      	str	r0, [r5, #0]
 8008b54:	6128      	str	r0, [r5, #16]
 8008b56:	b920      	cbnz	r0, 8008b62 <_svfiprintf_r+0x2e>
 8008b58:	230c      	movs	r3, #12
 8008b5a:	603b      	str	r3, [r7, #0]
 8008b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b60:	e0d1      	b.n	8008d06 <_svfiprintf_r+0x1d2>
 8008b62:	2340      	movs	r3, #64	; 0x40
 8008b64:	616b      	str	r3, [r5, #20]
 8008b66:	2300      	movs	r3, #0
 8008b68:	9309      	str	r3, [sp, #36]	; 0x24
 8008b6a:	2320      	movs	r3, #32
 8008b6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b70:	2330      	movs	r3, #48	; 0x30
 8008b72:	f04f 0901 	mov.w	r9, #1
 8008b76:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b7a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008d20 <_svfiprintf_r+0x1ec>
 8008b7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b82:	4623      	mov	r3, r4
 8008b84:	469a      	mov	sl, r3
 8008b86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b8a:	b10a      	cbz	r2, 8008b90 <_svfiprintf_r+0x5c>
 8008b8c:	2a25      	cmp	r2, #37	; 0x25
 8008b8e:	d1f9      	bne.n	8008b84 <_svfiprintf_r+0x50>
 8008b90:	ebba 0b04 	subs.w	fp, sl, r4
 8008b94:	d00b      	beq.n	8008bae <_svfiprintf_r+0x7a>
 8008b96:	465b      	mov	r3, fp
 8008b98:	4622      	mov	r2, r4
 8008b9a:	4629      	mov	r1, r5
 8008b9c:	4638      	mov	r0, r7
 8008b9e:	f7ff ff6d 	bl	8008a7c <__ssputs_r>
 8008ba2:	3001      	adds	r0, #1
 8008ba4:	f000 80aa 	beq.w	8008cfc <_svfiprintf_r+0x1c8>
 8008ba8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008baa:	445a      	add	r2, fp
 8008bac:	9209      	str	r2, [sp, #36]	; 0x24
 8008bae:	f89a 3000 	ldrb.w	r3, [sl]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	f000 80a2 	beq.w	8008cfc <_svfiprintf_r+0x1c8>
 8008bb8:	2300      	movs	r3, #0
 8008bba:	f04f 32ff 	mov.w	r2, #4294967295
 8008bbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bc2:	f10a 0a01 	add.w	sl, sl, #1
 8008bc6:	9304      	str	r3, [sp, #16]
 8008bc8:	9307      	str	r3, [sp, #28]
 8008bca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bce:	931a      	str	r3, [sp, #104]	; 0x68
 8008bd0:	4654      	mov	r4, sl
 8008bd2:	2205      	movs	r2, #5
 8008bd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bd8:	4851      	ldr	r0, [pc, #324]	; (8008d20 <_svfiprintf_r+0x1ec>)
 8008bda:	f7ff f98b 	bl	8007ef4 <memchr>
 8008bde:	9a04      	ldr	r2, [sp, #16]
 8008be0:	b9d8      	cbnz	r0, 8008c1a <_svfiprintf_r+0xe6>
 8008be2:	06d0      	lsls	r0, r2, #27
 8008be4:	bf44      	itt	mi
 8008be6:	2320      	movmi	r3, #32
 8008be8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bec:	0711      	lsls	r1, r2, #28
 8008bee:	bf44      	itt	mi
 8008bf0:	232b      	movmi	r3, #43	; 0x2b
 8008bf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bf6:	f89a 3000 	ldrb.w	r3, [sl]
 8008bfa:	2b2a      	cmp	r3, #42	; 0x2a
 8008bfc:	d015      	beq.n	8008c2a <_svfiprintf_r+0xf6>
 8008bfe:	4654      	mov	r4, sl
 8008c00:	2000      	movs	r0, #0
 8008c02:	f04f 0c0a 	mov.w	ip, #10
 8008c06:	9a07      	ldr	r2, [sp, #28]
 8008c08:	4621      	mov	r1, r4
 8008c0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c0e:	3b30      	subs	r3, #48	; 0x30
 8008c10:	2b09      	cmp	r3, #9
 8008c12:	d94e      	bls.n	8008cb2 <_svfiprintf_r+0x17e>
 8008c14:	b1b0      	cbz	r0, 8008c44 <_svfiprintf_r+0x110>
 8008c16:	9207      	str	r2, [sp, #28]
 8008c18:	e014      	b.n	8008c44 <_svfiprintf_r+0x110>
 8008c1a:	eba0 0308 	sub.w	r3, r0, r8
 8008c1e:	fa09 f303 	lsl.w	r3, r9, r3
 8008c22:	4313      	orrs	r3, r2
 8008c24:	46a2      	mov	sl, r4
 8008c26:	9304      	str	r3, [sp, #16]
 8008c28:	e7d2      	b.n	8008bd0 <_svfiprintf_r+0x9c>
 8008c2a:	9b03      	ldr	r3, [sp, #12]
 8008c2c:	1d19      	adds	r1, r3, #4
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	9103      	str	r1, [sp, #12]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	bfbb      	ittet	lt
 8008c36:	425b      	neglt	r3, r3
 8008c38:	f042 0202 	orrlt.w	r2, r2, #2
 8008c3c:	9307      	strge	r3, [sp, #28]
 8008c3e:	9307      	strlt	r3, [sp, #28]
 8008c40:	bfb8      	it	lt
 8008c42:	9204      	strlt	r2, [sp, #16]
 8008c44:	7823      	ldrb	r3, [r4, #0]
 8008c46:	2b2e      	cmp	r3, #46	; 0x2e
 8008c48:	d10c      	bne.n	8008c64 <_svfiprintf_r+0x130>
 8008c4a:	7863      	ldrb	r3, [r4, #1]
 8008c4c:	2b2a      	cmp	r3, #42	; 0x2a
 8008c4e:	d135      	bne.n	8008cbc <_svfiprintf_r+0x188>
 8008c50:	9b03      	ldr	r3, [sp, #12]
 8008c52:	3402      	adds	r4, #2
 8008c54:	1d1a      	adds	r2, r3, #4
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	9203      	str	r2, [sp, #12]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	bfb8      	it	lt
 8008c5e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c62:	9305      	str	r3, [sp, #20]
 8008c64:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008d24 <_svfiprintf_r+0x1f0>
 8008c68:	2203      	movs	r2, #3
 8008c6a:	4650      	mov	r0, sl
 8008c6c:	7821      	ldrb	r1, [r4, #0]
 8008c6e:	f7ff f941 	bl	8007ef4 <memchr>
 8008c72:	b140      	cbz	r0, 8008c86 <_svfiprintf_r+0x152>
 8008c74:	2340      	movs	r3, #64	; 0x40
 8008c76:	eba0 000a 	sub.w	r0, r0, sl
 8008c7a:	fa03 f000 	lsl.w	r0, r3, r0
 8008c7e:	9b04      	ldr	r3, [sp, #16]
 8008c80:	3401      	adds	r4, #1
 8008c82:	4303      	orrs	r3, r0
 8008c84:	9304      	str	r3, [sp, #16]
 8008c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c8a:	2206      	movs	r2, #6
 8008c8c:	4826      	ldr	r0, [pc, #152]	; (8008d28 <_svfiprintf_r+0x1f4>)
 8008c8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c92:	f7ff f92f 	bl	8007ef4 <memchr>
 8008c96:	2800      	cmp	r0, #0
 8008c98:	d038      	beq.n	8008d0c <_svfiprintf_r+0x1d8>
 8008c9a:	4b24      	ldr	r3, [pc, #144]	; (8008d2c <_svfiprintf_r+0x1f8>)
 8008c9c:	bb1b      	cbnz	r3, 8008ce6 <_svfiprintf_r+0x1b2>
 8008c9e:	9b03      	ldr	r3, [sp, #12]
 8008ca0:	3307      	adds	r3, #7
 8008ca2:	f023 0307 	bic.w	r3, r3, #7
 8008ca6:	3308      	adds	r3, #8
 8008ca8:	9303      	str	r3, [sp, #12]
 8008caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cac:	4433      	add	r3, r6
 8008cae:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb0:	e767      	b.n	8008b82 <_svfiprintf_r+0x4e>
 8008cb2:	460c      	mov	r4, r1
 8008cb4:	2001      	movs	r0, #1
 8008cb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cba:	e7a5      	b.n	8008c08 <_svfiprintf_r+0xd4>
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	f04f 0c0a 	mov.w	ip, #10
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	3401      	adds	r4, #1
 8008cc6:	9305      	str	r3, [sp, #20]
 8008cc8:	4620      	mov	r0, r4
 8008cca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cce:	3a30      	subs	r2, #48	; 0x30
 8008cd0:	2a09      	cmp	r2, #9
 8008cd2:	d903      	bls.n	8008cdc <_svfiprintf_r+0x1a8>
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d0c5      	beq.n	8008c64 <_svfiprintf_r+0x130>
 8008cd8:	9105      	str	r1, [sp, #20]
 8008cda:	e7c3      	b.n	8008c64 <_svfiprintf_r+0x130>
 8008cdc:	4604      	mov	r4, r0
 8008cde:	2301      	movs	r3, #1
 8008ce0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ce4:	e7f0      	b.n	8008cc8 <_svfiprintf_r+0x194>
 8008ce6:	ab03      	add	r3, sp, #12
 8008ce8:	9300      	str	r3, [sp, #0]
 8008cea:	462a      	mov	r2, r5
 8008cec:	4638      	mov	r0, r7
 8008cee:	4b10      	ldr	r3, [pc, #64]	; (8008d30 <_svfiprintf_r+0x1fc>)
 8008cf0:	a904      	add	r1, sp, #16
 8008cf2:	f7fc fa7f 	bl	80051f4 <_printf_float>
 8008cf6:	1c42      	adds	r2, r0, #1
 8008cf8:	4606      	mov	r6, r0
 8008cfa:	d1d6      	bne.n	8008caa <_svfiprintf_r+0x176>
 8008cfc:	89ab      	ldrh	r3, [r5, #12]
 8008cfe:	065b      	lsls	r3, r3, #25
 8008d00:	f53f af2c 	bmi.w	8008b5c <_svfiprintf_r+0x28>
 8008d04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d06:	b01d      	add	sp, #116	; 0x74
 8008d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d0c:	ab03      	add	r3, sp, #12
 8008d0e:	9300      	str	r3, [sp, #0]
 8008d10:	462a      	mov	r2, r5
 8008d12:	4638      	mov	r0, r7
 8008d14:	4b06      	ldr	r3, [pc, #24]	; (8008d30 <_svfiprintf_r+0x1fc>)
 8008d16:	a904      	add	r1, sp, #16
 8008d18:	f7fc fd08 	bl	800572c <_printf_i>
 8008d1c:	e7eb      	b.n	8008cf6 <_svfiprintf_r+0x1c2>
 8008d1e:	bf00      	nop
 8008d20:	08009da4 	.word	0x08009da4
 8008d24:	08009daa 	.word	0x08009daa
 8008d28:	08009dae 	.word	0x08009dae
 8008d2c:	080051f5 	.word	0x080051f5
 8008d30:	08008a7d 	.word	0x08008a7d

08008d34 <nan>:
 8008d34:	2000      	movs	r0, #0
 8008d36:	4901      	ldr	r1, [pc, #4]	; (8008d3c <nan+0x8>)
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	7ff80000 	.word	0x7ff80000

08008d40 <_sbrk_r>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	2300      	movs	r3, #0
 8008d44:	4d05      	ldr	r5, [pc, #20]	; (8008d5c <_sbrk_r+0x1c>)
 8008d46:	4604      	mov	r4, r0
 8008d48:	4608      	mov	r0, r1
 8008d4a:	602b      	str	r3, [r5, #0]
 8008d4c:	f7f9 f98a 	bl	8002064 <_sbrk>
 8008d50:	1c43      	adds	r3, r0, #1
 8008d52:	d102      	bne.n	8008d5a <_sbrk_r+0x1a>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	b103      	cbz	r3, 8008d5a <_sbrk_r+0x1a>
 8008d58:	6023      	str	r3, [r4, #0]
 8008d5a:	bd38      	pop	{r3, r4, r5, pc}
 8008d5c:	20000374 	.word	0x20000374

08008d60 <strncmp>:
 8008d60:	4603      	mov	r3, r0
 8008d62:	b510      	push	{r4, lr}
 8008d64:	b172      	cbz	r2, 8008d84 <strncmp+0x24>
 8008d66:	3901      	subs	r1, #1
 8008d68:	1884      	adds	r4, r0, r2
 8008d6a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008d6e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008d72:	4290      	cmp	r0, r2
 8008d74:	d101      	bne.n	8008d7a <strncmp+0x1a>
 8008d76:	42a3      	cmp	r3, r4
 8008d78:	d101      	bne.n	8008d7e <strncmp+0x1e>
 8008d7a:	1a80      	subs	r0, r0, r2
 8008d7c:	bd10      	pop	{r4, pc}
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	d1f3      	bne.n	8008d6a <strncmp+0xa>
 8008d82:	e7fa      	b.n	8008d7a <strncmp+0x1a>
 8008d84:	4610      	mov	r0, r2
 8008d86:	e7f9      	b.n	8008d7c <strncmp+0x1c>

08008d88 <__ascii_wctomb>:
 8008d88:	4603      	mov	r3, r0
 8008d8a:	4608      	mov	r0, r1
 8008d8c:	b141      	cbz	r1, 8008da0 <__ascii_wctomb+0x18>
 8008d8e:	2aff      	cmp	r2, #255	; 0xff
 8008d90:	d904      	bls.n	8008d9c <__ascii_wctomb+0x14>
 8008d92:	228a      	movs	r2, #138	; 0x8a
 8008d94:	f04f 30ff 	mov.w	r0, #4294967295
 8008d98:	601a      	str	r2, [r3, #0]
 8008d9a:	4770      	bx	lr
 8008d9c:	2001      	movs	r0, #1
 8008d9e:	700a      	strb	r2, [r1, #0]
 8008da0:	4770      	bx	lr
	...

08008da4 <__assert_func>:
 8008da4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008da6:	4614      	mov	r4, r2
 8008da8:	461a      	mov	r2, r3
 8008daa:	4b09      	ldr	r3, [pc, #36]	; (8008dd0 <__assert_func+0x2c>)
 8008dac:	4605      	mov	r5, r0
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	68d8      	ldr	r0, [r3, #12]
 8008db2:	b14c      	cbz	r4, 8008dc8 <__assert_func+0x24>
 8008db4:	4b07      	ldr	r3, [pc, #28]	; (8008dd4 <__assert_func+0x30>)
 8008db6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008dba:	9100      	str	r1, [sp, #0]
 8008dbc:	462b      	mov	r3, r5
 8008dbe:	4906      	ldr	r1, [pc, #24]	; (8008dd8 <__assert_func+0x34>)
 8008dc0:	f000 f80e 	bl	8008de0 <fiprintf>
 8008dc4:	f000 fa8a 	bl	80092dc <abort>
 8008dc8:	4b04      	ldr	r3, [pc, #16]	; (8008ddc <__assert_func+0x38>)
 8008dca:	461c      	mov	r4, r3
 8008dcc:	e7f3      	b.n	8008db6 <__assert_func+0x12>
 8008dce:	bf00      	nop
 8008dd0:	2000000c 	.word	0x2000000c
 8008dd4:	08009db5 	.word	0x08009db5
 8008dd8:	08009dc2 	.word	0x08009dc2
 8008ddc:	08009df0 	.word	0x08009df0

08008de0 <fiprintf>:
 8008de0:	b40e      	push	{r1, r2, r3}
 8008de2:	b503      	push	{r0, r1, lr}
 8008de4:	4601      	mov	r1, r0
 8008de6:	ab03      	add	r3, sp, #12
 8008de8:	4805      	ldr	r0, [pc, #20]	; (8008e00 <fiprintf+0x20>)
 8008dea:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dee:	6800      	ldr	r0, [r0, #0]
 8008df0:	9301      	str	r3, [sp, #4]
 8008df2:	f000 f883 	bl	8008efc <_vfiprintf_r>
 8008df6:	b002      	add	sp, #8
 8008df8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dfc:	b003      	add	sp, #12
 8008dfe:	4770      	bx	lr
 8008e00:	2000000c 	.word	0x2000000c

08008e04 <memmove>:
 8008e04:	4288      	cmp	r0, r1
 8008e06:	b510      	push	{r4, lr}
 8008e08:	eb01 0402 	add.w	r4, r1, r2
 8008e0c:	d902      	bls.n	8008e14 <memmove+0x10>
 8008e0e:	4284      	cmp	r4, r0
 8008e10:	4623      	mov	r3, r4
 8008e12:	d807      	bhi.n	8008e24 <memmove+0x20>
 8008e14:	1e43      	subs	r3, r0, #1
 8008e16:	42a1      	cmp	r1, r4
 8008e18:	d008      	beq.n	8008e2c <memmove+0x28>
 8008e1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e22:	e7f8      	b.n	8008e16 <memmove+0x12>
 8008e24:	4601      	mov	r1, r0
 8008e26:	4402      	add	r2, r0
 8008e28:	428a      	cmp	r2, r1
 8008e2a:	d100      	bne.n	8008e2e <memmove+0x2a>
 8008e2c:	bd10      	pop	{r4, pc}
 8008e2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e36:	e7f7      	b.n	8008e28 <memmove+0x24>

08008e38 <__malloc_lock>:
 8008e38:	4801      	ldr	r0, [pc, #4]	; (8008e40 <__malloc_lock+0x8>)
 8008e3a:	f000 bc0b 	b.w	8009654 <__retarget_lock_acquire_recursive>
 8008e3e:	bf00      	nop
 8008e40:	20000378 	.word	0x20000378

08008e44 <__malloc_unlock>:
 8008e44:	4801      	ldr	r0, [pc, #4]	; (8008e4c <__malloc_unlock+0x8>)
 8008e46:	f000 bc06 	b.w	8009656 <__retarget_lock_release_recursive>
 8008e4a:	bf00      	nop
 8008e4c:	20000378 	.word	0x20000378

08008e50 <_realloc_r>:
 8008e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e54:	4680      	mov	r8, r0
 8008e56:	4614      	mov	r4, r2
 8008e58:	460e      	mov	r6, r1
 8008e5a:	b921      	cbnz	r1, 8008e66 <_realloc_r+0x16>
 8008e5c:	4611      	mov	r1, r2
 8008e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e62:	f7ff bd97 	b.w	8008994 <_malloc_r>
 8008e66:	b92a      	cbnz	r2, 8008e74 <_realloc_r+0x24>
 8008e68:	f7ff fd2c 	bl	80088c4 <_free_r>
 8008e6c:	4625      	mov	r5, r4
 8008e6e:	4628      	mov	r0, r5
 8008e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e74:	f000 fc56 	bl	8009724 <_malloc_usable_size_r>
 8008e78:	4284      	cmp	r4, r0
 8008e7a:	4607      	mov	r7, r0
 8008e7c:	d802      	bhi.n	8008e84 <_realloc_r+0x34>
 8008e7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e82:	d812      	bhi.n	8008eaa <_realloc_r+0x5a>
 8008e84:	4621      	mov	r1, r4
 8008e86:	4640      	mov	r0, r8
 8008e88:	f7ff fd84 	bl	8008994 <_malloc_r>
 8008e8c:	4605      	mov	r5, r0
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	d0ed      	beq.n	8008e6e <_realloc_r+0x1e>
 8008e92:	42bc      	cmp	r4, r7
 8008e94:	4622      	mov	r2, r4
 8008e96:	4631      	mov	r1, r6
 8008e98:	bf28      	it	cs
 8008e9a:	463a      	movcs	r2, r7
 8008e9c:	f7ff f838 	bl	8007f10 <memcpy>
 8008ea0:	4631      	mov	r1, r6
 8008ea2:	4640      	mov	r0, r8
 8008ea4:	f7ff fd0e 	bl	80088c4 <_free_r>
 8008ea8:	e7e1      	b.n	8008e6e <_realloc_r+0x1e>
 8008eaa:	4635      	mov	r5, r6
 8008eac:	e7df      	b.n	8008e6e <_realloc_r+0x1e>

08008eae <__sfputc_r>:
 8008eae:	6893      	ldr	r3, [r2, #8]
 8008eb0:	b410      	push	{r4}
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	6093      	str	r3, [r2, #8]
 8008eb8:	da07      	bge.n	8008eca <__sfputc_r+0x1c>
 8008eba:	6994      	ldr	r4, [r2, #24]
 8008ebc:	42a3      	cmp	r3, r4
 8008ebe:	db01      	blt.n	8008ec4 <__sfputc_r+0x16>
 8008ec0:	290a      	cmp	r1, #10
 8008ec2:	d102      	bne.n	8008eca <__sfputc_r+0x1c>
 8008ec4:	bc10      	pop	{r4}
 8008ec6:	f000 b949 	b.w	800915c <__swbuf_r>
 8008eca:	6813      	ldr	r3, [r2, #0]
 8008ecc:	1c58      	adds	r0, r3, #1
 8008ece:	6010      	str	r0, [r2, #0]
 8008ed0:	7019      	strb	r1, [r3, #0]
 8008ed2:	4608      	mov	r0, r1
 8008ed4:	bc10      	pop	{r4}
 8008ed6:	4770      	bx	lr

08008ed8 <__sfputs_r>:
 8008ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eda:	4606      	mov	r6, r0
 8008edc:	460f      	mov	r7, r1
 8008ede:	4614      	mov	r4, r2
 8008ee0:	18d5      	adds	r5, r2, r3
 8008ee2:	42ac      	cmp	r4, r5
 8008ee4:	d101      	bne.n	8008eea <__sfputs_r+0x12>
 8008ee6:	2000      	movs	r0, #0
 8008ee8:	e007      	b.n	8008efa <__sfputs_r+0x22>
 8008eea:	463a      	mov	r2, r7
 8008eec:	4630      	mov	r0, r6
 8008eee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ef2:	f7ff ffdc 	bl	8008eae <__sfputc_r>
 8008ef6:	1c43      	adds	r3, r0, #1
 8008ef8:	d1f3      	bne.n	8008ee2 <__sfputs_r+0xa>
 8008efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008efc <_vfiprintf_r>:
 8008efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f00:	460d      	mov	r5, r1
 8008f02:	4614      	mov	r4, r2
 8008f04:	4698      	mov	r8, r3
 8008f06:	4606      	mov	r6, r0
 8008f08:	b09d      	sub	sp, #116	; 0x74
 8008f0a:	b118      	cbz	r0, 8008f14 <_vfiprintf_r+0x18>
 8008f0c:	6983      	ldr	r3, [r0, #24]
 8008f0e:	b90b      	cbnz	r3, 8008f14 <_vfiprintf_r+0x18>
 8008f10:	f000 fb02 	bl	8009518 <__sinit>
 8008f14:	4b89      	ldr	r3, [pc, #548]	; (800913c <_vfiprintf_r+0x240>)
 8008f16:	429d      	cmp	r5, r3
 8008f18:	d11b      	bne.n	8008f52 <_vfiprintf_r+0x56>
 8008f1a:	6875      	ldr	r5, [r6, #4]
 8008f1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f1e:	07d9      	lsls	r1, r3, #31
 8008f20:	d405      	bmi.n	8008f2e <_vfiprintf_r+0x32>
 8008f22:	89ab      	ldrh	r3, [r5, #12]
 8008f24:	059a      	lsls	r2, r3, #22
 8008f26:	d402      	bmi.n	8008f2e <_vfiprintf_r+0x32>
 8008f28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f2a:	f000 fb93 	bl	8009654 <__retarget_lock_acquire_recursive>
 8008f2e:	89ab      	ldrh	r3, [r5, #12]
 8008f30:	071b      	lsls	r3, r3, #28
 8008f32:	d501      	bpl.n	8008f38 <_vfiprintf_r+0x3c>
 8008f34:	692b      	ldr	r3, [r5, #16]
 8008f36:	b9eb      	cbnz	r3, 8008f74 <_vfiprintf_r+0x78>
 8008f38:	4629      	mov	r1, r5
 8008f3a:	4630      	mov	r0, r6
 8008f3c:	f000 f960 	bl	8009200 <__swsetup_r>
 8008f40:	b1c0      	cbz	r0, 8008f74 <_vfiprintf_r+0x78>
 8008f42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f44:	07dc      	lsls	r4, r3, #31
 8008f46:	d50e      	bpl.n	8008f66 <_vfiprintf_r+0x6a>
 8008f48:	f04f 30ff 	mov.w	r0, #4294967295
 8008f4c:	b01d      	add	sp, #116	; 0x74
 8008f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f52:	4b7b      	ldr	r3, [pc, #492]	; (8009140 <_vfiprintf_r+0x244>)
 8008f54:	429d      	cmp	r5, r3
 8008f56:	d101      	bne.n	8008f5c <_vfiprintf_r+0x60>
 8008f58:	68b5      	ldr	r5, [r6, #8]
 8008f5a:	e7df      	b.n	8008f1c <_vfiprintf_r+0x20>
 8008f5c:	4b79      	ldr	r3, [pc, #484]	; (8009144 <_vfiprintf_r+0x248>)
 8008f5e:	429d      	cmp	r5, r3
 8008f60:	bf08      	it	eq
 8008f62:	68f5      	ldreq	r5, [r6, #12]
 8008f64:	e7da      	b.n	8008f1c <_vfiprintf_r+0x20>
 8008f66:	89ab      	ldrh	r3, [r5, #12]
 8008f68:	0598      	lsls	r0, r3, #22
 8008f6a:	d4ed      	bmi.n	8008f48 <_vfiprintf_r+0x4c>
 8008f6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f6e:	f000 fb72 	bl	8009656 <__retarget_lock_release_recursive>
 8008f72:	e7e9      	b.n	8008f48 <_vfiprintf_r+0x4c>
 8008f74:	2300      	movs	r3, #0
 8008f76:	9309      	str	r3, [sp, #36]	; 0x24
 8008f78:	2320      	movs	r3, #32
 8008f7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f7e:	2330      	movs	r3, #48	; 0x30
 8008f80:	f04f 0901 	mov.w	r9, #1
 8008f84:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f88:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009148 <_vfiprintf_r+0x24c>
 8008f8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f90:	4623      	mov	r3, r4
 8008f92:	469a      	mov	sl, r3
 8008f94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f98:	b10a      	cbz	r2, 8008f9e <_vfiprintf_r+0xa2>
 8008f9a:	2a25      	cmp	r2, #37	; 0x25
 8008f9c:	d1f9      	bne.n	8008f92 <_vfiprintf_r+0x96>
 8008f9e:	ebba 0b04 	subs.w	fp, sl, r4
 8008fa2:	d00b      	beq.n	8008fbc <_vfiprintf_r+0xc0>
 8008fa4:	465b      	mov	r3, fp
 8008fa6:	4622      	mov	r2, r4
 8008fa8:	4629      	mov	r1, r5
 8008faa:	4630      	mov	r0, r6
 8008fac:	f7ff ff94 	bl	8008ed8 <__sfputs_r>
 8008fb0:	3001      	adds	r0, #1
 8008fb2:	f000 80aa 	beq.w	800910a <_vfiprintf_r+0x20e>
 8008fb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fb8:	445a      	add	r2, fp
 8008fba:	9209      	str	r2, [sp, #36]	; 0x24
 8008fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 80a2 	beq.w	800910a <_vfiprintf_r+0x20e>
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8008fcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fd0:	f10a 0a01 	add.w	sl, sl, #1
 8008fd4:	9304      	str	r3, [sp, #16]
 8008fd6:	9307      	str	r3, [sp, #28]
 8008fd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fdc:	931a      	str	r3, [sp, #104]	; 0x68
 8008fde:	4654      	mov	r4, sl
 8008fe0:	2205      	movs	r2, #5
 8008fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fe6:	4858      	ldr	r0, [pc, #352]	; (8009148 <_vfiprintf_r+0x24c>)
 8008fe8:	f7fe ff84 	bl	8007ef4 <memchr>
 8008fec:	9a04      	ldr	r2, [sp, #16]
 8008fee:	b9d8      	cbnz	r0, 8009028 <_vfiprintf_r+0x12c>
 8008ff0:	06d1      	lsls	r1, r2, #27
 8008ff2:	bf44      	itt	mi
 8008ff4:	2320      	movmi	r3, #32
 8008ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ffa:	0713      	lsls	r3, r2, #28
 8008ffc:	bf44      	itt	mi
 8008ffe:	232b      	movmi	r3, #43	; 0x2b
 8009000:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009004:	f89a 3000 	ldrb.w	r3, [sl]
 8009008:	2b2a      	cmp	r3, #42	; 0x2a
 800900a:	d015      	beq.n	8009038 <_vfiprintf_r+0x13c>
 800900c:	4654      	mov	r4, sl
 800900e:	2000      	movs	r0, #0
 8009010:	f04f 0c0a 	mov.w	ip, #10
 8009014:	9a07      	ldr	r2, [sp, #28]
 8009016:	4621      	mov	r1, r4
 8009018:	f811 3b01 	ldrb.w	r3, [r1], #1
 800901c:	3b30      	subs	r3, #48	; 0x30
 800901e:	2b09      	cmp	r3, #9
 8009020:	d94e      	bls.n	80090c0 <_vfiprintf_r+0x1c4>
 8009022:	b1b0      	cbz	r0, 8009052 <_vfiprintf_r+0x156>
 8009024:	9207      	str	r2, [sp, #28]
 8009026:	e014      	b.n	8009052 <_vfiprintf_r+0x156>
 8009028:	eba0 0308 	sub.w	r3, r0, r8
 800902c:	fa09 f303 	lsl.w	r3, r9, r3
 8009030:	4313      	orrs	r3, r2
 8009032:	46a2      	mov	sl, r4
 8009034:	9304      	str	r3, [sp, #16]
 8009036:	e7d2      	b.n	8008fde <_vfiprintf_r+0xe2>
 8009038:	9b03      	ldr	r3, [sp, #12]
 800903a:	1d19      	adds	r1, r3, #4
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	9103      	str	r1, [sp, #12]
 8009040:	2b00      	cmp	r3, #0
 8009042:	bfbb      	ittet	lt
 8009044:	425b      	neglt	r3, r3
 8009046:	f042 0202 	orrlt.w	r2, r2, #2
 800904a:	9307      	strge	r3, [sp, #28]
 800904c:	9307      	strlt	r3, [sp, #28]
 800904e:	bfb8      	it	lt
 8009050:	9204      	strlt	r2, [sp, #16]
 8009052:	7823      	ldrb	r3, [r4, #0]
 8009054:	2b2e      	cmp	r3, #46	; 0x2e
 8009056:	d10c      	bne.n	8009072 <_vfiprintf_r+0x176>
 8009058:	7863      	ldrb	r3, [r4, #1]
 800905a:	2b2a      	cmp	r3, #42	; 0x2a
 800905c:	d135      	bne.n	80090ca <_vfiprintf_r+0x1ce>
 800905e:	9b03      	ldr	r3, [sp, #12]
 8009060:	3402      	adds	r4, #2
 8009062:	1d1a      	adds	r2, r3, #4
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	9203      	str	r2, [sp, #12]
 8009068:	2b00      	cmp	r3, #0
 800906a:	bfb8      	it	lt
 800906c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009070:	9305      	str	r3, [sp, #20]
 8009072:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800914c <_vfiprintf_r+0x250>
 8009076:	2203      	movs	r2, #3
 8009078:	4650      	mov	r0, sl
 800907a:	7821      	ldrb	r1, [r4, #0]
 800907c:	f7fe ff3a 	bl	8007ef4 <memchr>
 8009080:	b140      	cbz	r0, 8009094 <_vfiprintf_r+0x198>
 8009082:	2340      	movs	r3, #64	; 0x40
 8009084:	eba0 000a 	sub.w	r0, r0, sl
 8009088:	fa03 f000 	lsl.w	r0, r3, r0
 800908c:	9b04      	ldr	r3, [sp, #16]
 800908e:	3401      	adds	r4, #1
 8009090:	4303      	orrs	r3, r0
 8009092:	9304      	str	r3, [sp, #16]
 8009094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009098:	2206      	movs	r2, #6
 800909a:	482d      	ldr	r0, [pc, #180]	; (8009150 <_vfiprintf_r+0x254>)
 800909c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090a0:	f7fe ff28 	bl	8007ef4 <memchr>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d03f      	beq.n	8009128 <_vfiprintf_r+0x22c>
 80090a8:	4b2a      	ldr	r3, [pc, #168]	; (8009154 <_vfiprintf_r+0x258>)
 80090aa:	bb1b      	cbnz	r3, 80090f4 <_vfiprintf_r+0x1f8>
 80090ac:	9b03      	ldr	r3, [sp, #12]
 80090ae:	3307      	adds	r3, #7
 80090b0:	f023 0307 	bic.w	r3, r3, #7
 80090b4:	3308      	adds	r3, #8
 80090b6:	9303      	str	r3, [sp, #12]
 80090b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090ba:	443b      	add	r3, r7
 80090bc:	9309      	str	r3, [sp, #36]	; 0x24
 80090be:	e767      	b.n	8008f90 <_vfiprintf_r+0x94>
 80090c0:	460c      	mov	r4, r1
 80090c2:	2001      	movs	r0, #1
 80090c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80090c8:	e7a5      	b.n	8009016 <_vfiprintf_r+0x11a>
 80090ca:	2300      	movs	r3, #0
 80090cc:	f04f 0c0a 	mov.w	ip, #10
 80090d0:	4619      	mov	r1, r3
 80090d2:	3401      	adds	r4, #1
 80090d4:	9305      	str	r3, [sp, #20]
 80090d6:	4620      	mov	r0, r4
 80090d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090dc:	3a30      	subs	r2, #48	; 0x30
 80090de:	2a09      	cmp	r2, #9
 80090e0:	d903      	bls.n	80090ea <_vfiprintf_r+0x1ee>
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d0c5      	beq.n	8009072 <_vfiprintf_r+0x176>
 80090e6:	9105      	str	r1, [sp, #20]
 80090e8:	e7c3      	b.n	8009072 <_vfiprintf_r+0x176>
 80090ea:	4604      	mov	r4, r0
 80090ec:	2301      	movs	r3, #1
 80090ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80090f2:	e7f0      	b.n	80090d6 <_vfiprintf_r+0x1da>
 80090f4:	ab03      	add	r3, sp, #12
 80090f6:	9300      	str	r3, [sp, #0]
 80090f8:	462a      	mov	r2, r5
 80090fa:	4630      	mov	r0, r6
 80090fc:	4b16      	ldr	r3, [pc, #88]	; (8009158 <_vfiprintf_r+0x25c>)
 80090fe:	a904      	add	r1, sp, #16
 8009100:	f7fc f878 	bl	80051f4 <_printf_float>
 8009104:	4607      	mov	r7, r0
 8009106:	1c78      	adds	r0, r7, #1
 8009108:	d1d6      	bne.n	80090b8 <_vfiprintf_r+0x1bc>
 800910a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800910c:	07d9      	lsls	r1, r3, #31
 800910e:	d405      	bmi.n	800911c <_vfiprintf_r+0x220>
 8009110:	89ab      	ldrh	r3, [r5, #12]
 8009112:	059a      	lsls	r2, r3, #22
 8009114:	d402      	bmi.n	800911c <_vfiprintf_r+0x220>
 8009116:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009118:	f000 fa9d 	bl	8009656 <__retarget_lock_release_recursive>
 800911c:	89ab      	ldrh	r3, [r5, #12]
 800911e:	065b      	lsls	r3, r3, #25
 8009120:	f53f af12 	bmi.w	8008f48 <_vfiprintf_r+0x4c>
 8009124:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009126:	e711      	b.n	8008f4c <_vfiprintf_r+0x50>
 8009128:	ab03      	add	r3, sp, #12
 800912a:	9300      	str	r3, [sp, #0]
 800912c:	462a      	mov	r2, r5
 800912e:	4630      	mov	r0, r6
 8009130:	4b09      	ldr	r3, [pc, #36]	; (8009158 <_vfiprintf_r+0x25c>)
 8009132:	a904      	add	r1, sp, #16
 8009134:	f7fc fafa 	bl	800572c <_printf_i>
 8009138:	e7e4      	b.n	8009104 <_vfiprintf_r+0x208>
 800913a:	bf00      	nop
 800913c:	08009e14 	.word	0x08009e14
 8009140:	08009e34 	.word	0x08009e34
 8009144:	08009df4 	.word	0x08009df4
 8009148:	08009da4 	.word	0x08009da4
 800914c:	08009daa 	.word	0x08009daa
 8009150:	08009dae 	.word	0x08009dae
 8009154:	080051f5 	.word	0x080051f5
 8009158:	08008ed9 	.word	0x08008ed9

0800915c <__swbuf_r>:
 800915c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800915e:	460e      	mov	r6, r1
 8009160:	4614      	mov	r4, r2
 8009162:	4605      	mov	r5, r0
 8009164:	b118      	cbz	r0, 800916e <__swbuf_r+0x12>
 8009166:	6983      	ldr	r3, [r0, #24]
 8009168:	b90b      	cbnz	r3, 800916e <__swbuf_r+0x12>
 800916a:	f000 f9d5 	bl	8009518 <__sinit>
 800916e:	4b21      	ldr	r3, [pc, #132]	; (80091f4 <__swbuf_r+0x98>)
 8009170:	429c      	cmp	r4, r3
 8009172:	d12b      	bne.n	80091cc <__swbuf_r+0x70>
 8009174:	686c      	ldr	r4, [r5, #4]
 8009176:	69a3      	ldr	r3, [r4, #24]
 8009178:	60a3      	str	r3, [r4, #8]
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	071a      	lsls	r2, r3, #28
 800917e:	d52f      	bpl.n	80091e0 <__swbuf_r+0x84>
 8009180:	6923      	ldr	r3, [r4, #16]
 8009182:	b36b      	cbz	r3, 80091e0 <__swbuf_r+0x84>
 8009184:	6923      	ldr	r3, [r4, #16]
 8009186:	6820      	ldr	r0, [r4, #0]
 8009188:	b2f6      	uxtb	r6, r6
 800918a:	1ac0      	subs	r0, r0, r3
 800918c:	6963      	ldr	r3, [r4, #20]
 800918e:	4637      	mov	r7, r6
 8009190:	4283      	cmp	r3, r0
 8009192:	dc04      	bgt.n	800919e <__swbuf_r+0x42>
 8009194:	4621      	mov	r1, r4
 8009196:	4628      	mov	r0, r5
 8009198:	f000 f92a 	bl	80093f0 <_fflush_r>
 800919c:	bb30      	cbnz	r0, 80091ec <__swbuf_r+0x90>
 800919e:	68a3      	ldr	r3, [r4, #8]
 80091a0:	3001      	adds	r0, #1
 80091a2:	3b01      	subs	r3, #1
 80091a4:	60a3      	str	r3, [r4, #8]
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	1c5a      	adds	r2, r3, #1
 80091aa:	6022      	str	r2, [r4, #0]
 80091ac:	701e      	strb	r6, [r3, #0]
 80091ae:	6963      	ldr	r3, [r4, #20]
 80091b0:	4283      	cmp	r3, r0
 80091b2:	d004      	beq.n	80091be <__swbuf_r+0x62>
 80091b4:	89a3      	ldrh	r3, [r4, #12]
 80091b6:	07db      	lsls	r3, r3, #31
 80091b8:	d506      	bpl.n	80091c8 <__swbuf_r+0x6c>
 80091ba:	2e0a      	cmp	r6, #10
 80091bc:	d104      	bne.n	80091c8 <__swbuf_r+0x6c>
 80091be:	4621      	mov	r1, r4
 80091c0:	4628      	mov	r0, r5
 80091c2:	f000 f915 	bl	80093f0 <_fflush_r>
 80091c6:	b988      	cbnz	r0, 80091ec <__swbuf_r+0x90>
 80091c8:	4638      	mov	r0, r7
 80091ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091cc:	4b0a      	ldr	r3, [pc, #40]	; (80091f8 <__swbuf_r+0x9c>)
 80091ce:	429c      	cmp	r4, r3
 80091d0:	d101      	bne.n	80091d6 <__swbuf_r+0x7a>
 80091d2:	68ac      	ldr	r4, [r5, #8]
 80091d4:	e7cf      	b.n	8009176 <__swbuf_r+0x1a>
 80091d6:	4b09      	ldr	r3, [pc, #36]	; (80091fc <__swbuf_r+0xa0>)
 80091d8:	429c      	cmp	r4, r3
 80091da:	bf08      	it	eq
 80091dc:	68ec      	ldreq	r4, [r5, #12]
 80091de:	e7ca      	b.n	8009176 <__swbuf_r+0x1a>
 80091e0:	4621      	mov	r1, r4
 80091e2:	4628      	mov	r0, r5
 80091e4:	f000 f80c 	bl	8009200 <__swsetup_r>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	d0cb      	beq.n	8009184 <__swbuf_r+0x28>
 80091ec:	f04f 37ff 	mov.w	r7, #4294967295
 80091f0:	e7ea      	b.n	80091c8 <__swbuf_r+0x6c>
 80091f2:	bf00      	nop
 80091f4:	08009e14 	.word	0x08009e14
 80091f8:	08009e34 	.word	0x08009e34
 80091fc:	08009df4 	.word	0x08009df4

08009200 <__swsetup_r>:
 8009200:	4b32      	ldr	r3, [pc, #200]	; (80092cc <__swsetup_r+0xcc>)
 8009202:	b570      	push	{r4, r5, r6, lr}
 8009204:	681d      	ldr	r5, [r3, #0]
 8009206:	4606      	mov	r6, r0
 8009208:	460c      	mov	r4, r1
 800920a:	b125      	cbz	r5, 8009216 <__swsetup_r+0x16>
 800920c:	69ab      	ldr	r3, [r5, #24]
 800920e:	b913      	cbnz	r3, 8009216 <__swsetup_r+0x16>
 8009210:	4628      	mov	r0, r5
 8009212:	f000 f981 	bl	8009518 <__sinit>
 8009216:	4b2e      	ldr	r3, [pc, #184]	; (80092d0 <__swsetup_r+0xd0>)
 8009218:	429c      	cmp	r4, r3
 800921a:	d10f      	bne.n	800923c <__swsetup_r+0x3c>
 800921c:	686c      	ldr	r4, [r5, #4]
 800921e:	89a3      	ldrh	r3, [r4, #12]
 8009220:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009224:	0719      	lsls	r1, r3, #28
 8009226:	d42c      	bmi.n	8009282 <__swsetup_r+0x82>
 8009228:	06dd      	lsls	r5, r3, #27
 800922a:	d411      	bmi.n	8009250 <__swsetup_r+0x50>
 800922c:	2309      	movs	r3, #9
 800922e:	6033      	str	r3, [r6, #0]
 8009230:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009234:	f04f 30ff 	mov.w	r0, #4294967295
 8009238:	81a3      	strh	r3, [r4, #12]
 800923a:	e03e      	b.n	80092ba <__swsetup_r+0xba>
 800923c:	4b25      	ldr	r3, [pc, #148]	; (80092d4 <__swsetup_r+0xd4>)
 800923e:	429c      	cmp	r4, r3
 8009240:	d101      	bne.n	8009246 <__swsetup_r+0x46>
 8009242:	68ac      	ldr	r4, [r5, #8]
 8009244:	e7eb      	b.n	800921e <__swsetup_r+0x1e>
 8009246:	4b24      	ldr	r3, [pc, #144]	; (80092d8 <__swsetup_r+0xd8>)
 8009248:	429c      	cmp	r4, r3
 800924a:	bf08      	it	eq
 800924c:	68ec      	ldreq	r4, [r5, #12]
 800924e:	e7e6      	b.n	800921e <__swsetup_r+0x1e>
 8009250:	0758      	lsls	r0, r3, #29
 8009252:	d512      	bpl.n	800927a <__swsetup_r+0x7a>
 8009254:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009256:	b141      	cbz	r1, 800926a <__swsetup_r+0x6a>
 8009258:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800925c:	4299      	cmp	r1, r3
 800925e:	d002      	beq.n	8009266 <__swsetup_r+0x66>
 8009260:	4630      	mov	r0, r6
 8009262:	f7ff fb2f 	bl	80088c4 <_free_r>
 8009266:	2300      	movs	r3, #0
 8009268:	6363      	str	r3, [r4, #52]	; 0x34
 800926a:	89a3      	ldrh	r3, [r4, #12]
 800926c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009270:	81a3      	strh	r3, [r4, #12]
 8009272:	2300      	movs	r3, #0
 8009274:	6063      	str	r3, [r4, #4]
 8009276:	6923      	ldr	r3, [r4, #16]
 8009278:	6023      	str	r3, [r4, #0]
 800927a:	89a3      	ldrh	r3, [r4, #12]
 800927c:	f043 0308 	orr.w	r3, r3, #8
 8009280:	81a3      	strh	r3, [r4, #12]
 8009282:	6923      	ldr	r3, [r4, #16]
 8009284:	b94b      	cbnz	r3, 800929a <__swsetup_r+0x9a>
 8009286:	89a3      	ldrh	r3, [r4, #12]
 8009288:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800928c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009290:	d003      	beq.n	800929a <__swsetup_r+0x9a>
 8009292:	4621      	mov	r1, r4
 8009294:	4630      	mov	r0, r6
 8009296:	f000 fa05 	bl	80096a4 <__smakebuf_r>
 800929a:	89a0      	ldrh	r0, [r4, #12]
 800929c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092a0:	f010 0301 	ands.w	r3, r0, #1
 80092a4:	d00a      	beq.n	80092bc <__swsetup_r+0xbc>
 80092a6:	2300      	movs	r3, #0
 80092a8:	60a3      	str	r3, [r4, #8]
 80092aa:	6963      	ldr	r3, [r4, #20]
 80092ac:	425b      	negs	r3, r3
 80092ae:	61a3      	str	r3, [r4, #24]
 80092b0:	6923      	ldr	r3, [r4, #16]
 80092b2:	b943      	cbnz	r3, 80092c6 <__swsetup_r+0xc6>
 80092b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092b8:	d1ba      	bne.n	8009230 <__swsetup_r+0x30>
 80092ba:	bd70      	pop	{r4, r5, r6, pc}
 80092bc:	0781      	lsls	r1, r0, #30
 80092be:	bf58      	it	pl
 80092c0:	6963      	ldrpl	r3, [r4, #20]
 80092c2:	60a3      	str	r3, [r4, #8]
 80092c4:	e7f4      	b.n	80092b0 <__swsetup_r+0xb0>
 80092c6:	2000      	movs	r0, #0
 80092c8:	e7f7      	b.n	80092ba <__swsetup_r+0xba>
 80092ca:	bf00      	nop
 80092cc:	2000000c 	.word	0x2000000c
 80092d0:	08009e14 	.word	0x08009e14
 80092d4:	08009e34 	.word	0x08009e34
 80092d8:	08009df4 	.word	0x08009df4

080092dc <abort>:
 80092dc:	2006      	movs	r0, #6
 80092de:	b508      	push	{r3, lr}
 80092e0:	f000 fa50 	bl	8009784 <raise>
 80092e4:	2001      	movs	r0, #1
 80092e6:	f7f8 fe4a 	bl	8001f7e <_exit>
	...

080092ec <__sflush_r>:
 80092ec:	898a      	ldrh	r2, [r1, #12]
 80092ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092f0:	4605      	mov	r5, r0
 80092f2:	0710      	lsls	r0, r2, #28
 80092f4:	460c      	mov	r4, r1
 80092f6:	d457      	bmi.n	80093a8 <__sflush_r+0xbc>
 80092f8:	684b      	ldr	r3, [r1, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	dc04      	bgt.n	8009308 <__sflush_r+0x1c>
 80092fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009300:	2b00      	cmp	r3, #0
 8009302:	dc01      	bgt.n	8009308 <__sflush_r+0x1c>
 8009304:	2000      	movs	r0, #0
 8009306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009308:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800930a:	2e00      	cmp	r6, #0
 800930c:	d0fa      	beq.n	8009304 <__sflush_r+0x18>
 800930e:	2300      	movs	r3, #0
 8009310:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009314:	682f      	ldr	r7, [r5, #0]
 8009316:	602b      	str	r3, [r5, #0]
 8009318:	d032      	beq.n	8009380 <__sflush_r+0x94>
 800931a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800931c:	89a3      	ldrh	r3, [r4, #12]
 800931e:	075a      	lsls	r2, r3, #29
 8009320:	d505      	bpl.n	800932e <__sflush_r+0x42>
 8009322:	6863      	ldr	r3, [r4, #4]
 8009324:	1ac0      	subs	r0, r0, r3
 8009326:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009328:	b10b      	cbz	r3, 800932e <__sflush_r+0x42>
 800932a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800932c:	1ac0      	subs	r0, r0, r3
 800932e:	2300      	movs	r3, #0
 8009330:	4602      	mov	r2, r0
 8009332:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009334:	4628      	mov	r0, r5
 8009336:	6a21      	ldr	r1, [r4, #32]
 8009338:	47b0      	blx	r6
 800933a:	1c43      	adds	r3, r0, #1
 800933c:	89a3      	ldrh	r3, [r4, #12]
 800933e:	d106      	bne.n	800934e <__sflush_r+0x62>
 8009340:	6829      	ldr	r1, [r5, #0]
 8009342:	291d      	cmp	r1, #29
 8009344:	d82c      	bhi.n	80093a0 <__sflush_r+0xb4>
 8009346:	4a29      	ldr	r2, [pc, #164]	; (80093ec <__sflush_r+0x100>)
 8009348:	40ca      	lsrs	r2, r1
 800934a:	07d6      	lsls	r6, r2, #31
 800934c:	d528      	bpl.n	80093a0 <__sflush_r+0xb4>
 800934e:	2200      	movs	r2, #0
 8009350:	6062      	str	r2, [r4, #4]
 8009352:	6922      	ldr	r2, [r4, #16]
 8009354:	04d9      	lsls	r1, r3, #19
 8009356:	6022      	str	r2, [r4, #0]
 8009358:	d504      	bpl.n	8009364 <__sflush_r+0x78>
 800935a:	1c42      	adds	r2, r0, #1
 800935c:	d101      	bne.n	8009362 <__sflush_r+0x76>
 800935e:	682b      	ldr	r3, [r5, #0]
 8009360:	b903      	cbnz	r3, 8009364 <__sflush_r+0x78>
 8009362:	6560      	str	r0, [r4, #84]	; 0x54
 8009364:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009366:	602f      	str	r7, [r5, #0]
 8009368:	2900      	cmp	r1, #0
 800936a:	d0cb      	beq.n	8009304 <__sflush_r+0x18>
 800936c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009370:	4299      	cmp	r1, r3
 8009372:	d002      	beq.n	800937a <__sflush_r+0x8e>
 8009374:	4628      	mov	r0, r5
 8009376:	f7ff faa5 	bl	80088c4 <_free_r>
 800937a:	2000      	movs	r0, #0
 800937c:	6360      	str	r0, [r4, #52]	; 0x34
 800937e:	e7c2      	b.n	8009306 <__sflush_r+0x1a>
 8009380:	6a21      	ldr	r1, [r4, #32]
 8009382:	2301      	movs	r3, #1
 8009384:	4628      	mov	r0, r5
 8009386:	47b0      	blx	r6
 8009388:	1c41      	adds	r1, r0, #1
 800938a:	d1c7      	bne.n	800931c <__sflush_r+0x30>
 800938c:	682b      	ldr	r3, [r5, #0]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d0c4      	beq.n	800931c <__sflush_r+0x30>
 8009392:	2b1d      	cmp	r3, #29
 8009394:	d001      	beq.n	800939a <__sflush_r+0xae>
 8009396:	2b16      	cmp	r3, #22
 8009398:	d101      	bne.n	800939e <__sflush_r+0xb2>
 800939a:	602f      	str	r7, [r5, #0]
 800939c:	e7b2      	b.n	8009304 <__sflush_r+0x18>
 800939e:	89a3      	ldrh	r3, [r4, #12]
 80093a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093a4:	81a3      	strh	r3, [r4, #12]
 80093a6:	e7ae      	b.n	8009306 <__sflush_r+0x1a>
 80093a8:	690f      	ldr	r7, [r1, #16]
 80093aa:	2f00      	cmp	r7, #0
 80093ac:	d0aa      	beq.n	8009304 <__sflush_r+0x18>
 80093ae:	0793      	lsls	r3, r2, #30
 80093b0:	bf18      	it	ne
 80093b2:	2300      	movne	r3, #0
 80093b4:	680e      	ldr	r6, [r1, #0]
 80093b6:	bf08      	it	eq
 80093b8:	694b      	ldreq	r3, [r1, #20]
 80093ba:	1bf6      	subs	r6, r6, r7
 80093bc:	600f      	str	r7, [r1, #0]
 80093be:	608b      	str	r3, [r1, #8]
 80093c0:	2e00      	cmp	r6, #0
 80093c2:	dd9f      	ble.n	8009304 <__sflush_r+0x18>
 80093c4:	4633      	mov	r3, r6
 80093c6:	463a      	mov	r2, r7
 80093c8:	4628      	mov	r0, r5
 80093ca:	6a21      	ldr	r1, [r4, #32]
 80093cc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80093d0:	47e0      	blx	ip
 80093d2:	2800      	cmp	r0, #0
 80093d4:	dc06      	bgt.n	80093e4 <__sflush_r+0xf8>
 80093d6:	89a3      	ldrh	r3, [r4, #12]
 80093d8:	f04f 30ff 	mov.w	r0, #4294967295
 80093dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093e0:	81a3      	strh	r3, [r4, #12]
 80093e2:	e790      	b.n	8009306 <__sflush_r+0x1a>
 80093e4:	4407      	add	r7, r0
 80093e6:	1a36      	subs	r6, r6, r0
 80093e8:	e7ea      	b.n	80093c0 <__sflush_r+0xd4>
 80093ea:	bf00      	nop
 80093ec:	20400001 	.word	0x20400001

080093f0 <_fflush_r>:
 80093f0:	b538      	push	{r3, r4, r5, lr}
 80093f2:	690b      	ldr	r3, [r1, #16]
 80093f4:	4605      	mov	r5, r0
 80093f6:	460c      	mov	r4, r1
 80093f8:	b913      	cbnz	r3, 8009400 <_fflush_r+0x10>
 80093fa:	2500      	movs	r5, #0
 80093fc:	4628      	mov	r0, r5
 80093fe:	bd38      	pop	{r3, r4, r5, pc}
 8009400:	b118      	cbz	r0, 800940a <_fflush_r+0x1a>
 8009402:	6983      	ldr	r3, [r0, #24]
 8009404:	b90b      	cbnz	r3, 800940a <_fflush_r+0x1a>
 8009406:	f000 f887 	bl	8009518 <__sinit>
 800940a:	4b14      	ldr	r3, [pc, #80]	; (800945c <_fflush_r+0x6c>)
 800940c:	429c      	cmp	r4, r3
 800940e:	d11b      	bne.n	8009448 <_fflush_r+0x58>
 8009410:	686c      	ldr	r4, [r5, #4]
 8009412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d0ef      	beq.n	80093fa <_fflush_r+0xa>
 800941a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800941c:	07d0      	lsls	r0, r2, #31
 800941e:	d404      	bmi.n	800942a <_fflush_r+0x3a>
 8009420:	0599      	lsls	r1, r3, #22
 8009422:	d402      	bmi.n	800942a <_fflush_r+0x3a>
 8009424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009426:	f000 f915 	bl	8009654 <__retarget_lock_acquire_recursive>
 800942a:	4628      	mov	r0, r5
 800942c:	4621      	mov	r1, r4
 800942e:	f7ff ff5d 	bl	80092ec <__sflush_r>
 8009432:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009434:	4605      	mov	r5, r0
 8009436:	07da      	lsls	r2, r3, #31
 8009438:	d4e0      	bmi.n	80093fc <_fflush_r+0xc>
 800943a:	89a3      	ldrh	r3, [r4, #12]
 800943c:	059b      	lsls	r3, r3, #22
 800943e:	d4dd      	bmi.n	80093fc <_fflush_r+0xc>
 8009440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009442:	f000 f908 	bl	8009656 <__retarget_lock_release_recursive>
 8009446:	e7d9      	b.n	80093fc <_fflush_r+0xc>
 8009448:	4b05      	ldr	r3, [pc, #20]	; (8009460 <_fflush_r+0x70>)
 800944a:	429c      	cmp	r4, r3
 800944c:	d101      	bne.n	8009452 <_fflush_r+0x62>
 800944e:	68ac      	ldr	r4, [r5, #8]
 8009450:	e7df      	b.n	8009412 <_fflush_r+0x22>
 8009452:	4b04      	ldr	r3, [pc, #16]	; (8009464 <_fflush_r+0x74>)
 8009454:	429c      	cmp	r4, r3
 8009456:	bf08      	it	eq
 8009458:	68ec      	ldreq	r4, [r5, #12]
 800945a:	e7da      	b.n	8009412 <_fflush_r+0x22>
 800945c:	08009e14 	.word	0x08009e14
 8009460:	08009e34 	.word	0x08009e34
 8009464:	08009df4 	.word	0x08009df4

08009468 <std>:
 8009468:	2300      	movs	r3, #0
 800946a:	b510      	push	{r4, lr}
 800946c:	4604      	mov	r4, r0
 800946e:	e9c0 3300 	strd	r3, r3, [r0]
 8009472:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009476:	6083      	str	r3, [r0, #8]
 8009478:	8181      	strh	r1, [r0, #12]
 800947a:	6643      	str	r3, [r0, #100]	; 0x64
 800947c:	81c2      	strh	r2, [r0, #14]
 800947e:	6183      	str	r3, [r0, #24]
 8009480:	4619      	mov	r1, r3
 8009482:	2208      	movs	r2, #8
 8009484:	305c      	adds	r0, #92	; 0x5c
 8009486:	f7fb fe0f 	bl	80050a8 <memset>
 800948a:	4b05      	ldr	r3, [pc, #20]	; (80094a0 <std+0x38>)
 800948c:	6224      	str	r4, [r4, #32]
 800948e:	6263      	str	r3, [r4, #36]	; 0x24
 8009490:	4b04      	ldr	r3, [pc, #16]	; (80094a4 <std+0x3c>)
 8009492:	62a3      	str	r3, [r4, #40]	; 0x28
 8009494:	4b04      	ldr	r3, [pc, #16]	; (80094a8 <std+0x40>)
 8009496:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009498:	4b04      	ldr	r3, [pc, #16]	; (80094ac <std+0x44>)
 800949a:	6323      	str	r3, [r4, #48]	; 0x30
 800949c:	bd10      	pop	{r4, pc}
 800949e:	bf00      	nop
 80094a0:	080097bd 	.word	0x080097bd
 80094a4:	080097df 	.word	0x080097df
 80094a8:	08009817 	.word	0x08009817
 80094ac:	0800983b 	.word	0x0800983b

080094b0 <_cleanup_r>:
 80094b0:	4901      	ldr	r1, [pc, #4]	; (80094b8 <_cleanup_r+0x8>)
 80094b2:	f000 b8af 	b.w	8009614 <_fwalk_reent>
 80094b6:	bf00      	nop
 80094b8:	080093f1 	.word	0x080093f1

080094bc <__sfmoreglue>:
 80094bc:	2268      	movs	r2, #104	; 0x68
 80094be:	b570      	push	{r4, r5, r6, lr}
 80094c0:	1e4d      	subs	r5, r1, #1
 80094c2:	4355      	muls	r5, r2
 80094c4:	460e      	mov	r6, r1
 80094c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80094ca:	f7ff fa63 	bl	8008994 <_malloc_r>
 80094ce:	4604      	mov	r4, r0
 80094d0:	b140      	cbz	r0, 80094e4 <__sfmoreglue+0x28>
 80094d2:	2100      	movs	r1, #0
 80094d4:	e9c0 1600 	strd	r1, r6, [r0]
 80094d8:	300c      	adds	r0, #12
 80094da:	60a0      	str	r0, [r4, #8]
 80094dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80094e0:	f7fb fde2 	bl	80050a8 <memset>
 80094e4:	4620      	mov	r0, r4
 80094e6:	bd70      	pop	{r4, r5, r6, pc}

080094e8 <__sfp_lock_acquire>:
 80094e8:	4801      	ldr	r0, [pc, #4]	; (80094f0 <__sfp_lock_acquire+0x8>)
 80094ea:	f000 b8b3 	b.w	8009654 <__retarget_lock_acquire_recursive>
 80094ee:	bf00      	nop
 80094f0:	20000379 	.word	0x20000379

080094f4 <__sfp_lock_release>:
 80094f4:	4801      	ldr	r0, [pc, #4]	; (80094fc <__sfp_lock_release+0x8>)
 80094f6:	f000 b8ae 	b.w	8009656 <__retarget_lock_release_recursive>
 80094fa:	bf00      	nop
 80094fc:	20000379 	.word	0x20000379

08009500 <__sinit_lock_acquire>:
 8009500:	4801      	ldr	r0, [pc, #4]	; (8009508 <__sinit_lock_acquire+0x8>)
 8009502:	f000 b8a7 	b.w	8009654 <__retarget_lock_acquire_recursive>
 8009506:	bf00      	nop
 8009508:	2000037a 	.word	0x2000037a

0800950c <__sinit_lock_release>:
 800950c:	4801      	ldr	r0, [pc, #4]	; (8009514 <__sinit_lock_release+0x8>)
 800950e:	f000 b8a2 	b.w	8009656 <__retarget_lock_release_recursive>
 8009512:	bf00      	nop
 8009514:	2000037a 	.word	0x2000037a

08009518 <__sinit>:
 8009518:	b510      	push	{r4, lr}
 800951a:	4604      	mov	r4, r0
 800951c:	f7ff fff0 	bl	8009500 <__sinit_lock_acquire>
 8009520:	69a3      	ldr	r3, [r4, #24]
 8009522:	b11b      	cbz	r3, 800952c <__sinit+0x14>
 8009524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009528:	f7ff bff0 	b.w	800950c <__sinit_lock_release>
 800952c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009530:	6523      	str	r3, [r4, #80]	; 0x50
 8009532:	4b13      	ldr	r3, [pc, #76]	; (8009580 <__sinit+0x68>)
 8009534:	4a13      	ldr	r2, [pc, #76]	; (8009584 <__sinit+0x6c>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	62a2      	str	r2, [r4, #40]	; 0x28
 800953a:	42a3      	cmp	r3, r4
 800953c:	bf08      	it	eq
 800953e:	2301      	moveq	r3, #1
 8009540:	4620      	mov	r0, r4
 8009542:	bf08      	it	eq
 8009544:	61a3      	streq	r3, [r4, #24]
 8009546:	f000 f81f 	bl	8009588 <__sfp>
 800954a:	6060      	str	r0, [r4, #4]
 800954c:	4620      	mov	r0, r4
 800954e:	f000 f81b 	bl	8009588 <__sfp>
 8009552:	60a0      	str	r0, [r4, #8]
 8009554:	4620      	mov	r0, r4
 8009556:	f000 f817 	bl	8009588 <__sfp>
 800955a:	2200      	movs	r2, #0
 800955c:	2104      	movs	r1, #4
 800955e:	60e0      	str	r0, [r4, #12]
 8009560:	6860      	ldr	r0, [r4, #4]
 8009562:	f7ff ff81 	bl	8009468 <std>
 8009566:	2201      	movs	r2, #1
 8009568:	2109      	movs	r1, #9
 800956a:	68a0      	ldr	r0, [r4, #8]
 800956c:	f7ff ff7c 	bl	8009468 <std>
 8009570:	2202      	movs	r2, #2
 8009572:	2112      	movs	r1, #18
 8009574:	68e0      	ldr	r0, [r4, #12]
 8009576:	f7ff ff77 	bl	8009468 <std>
 800957a:	2301      	movs	r3, #1
 800957c:	61a3      	str	r3, [r4, #24]
 800957e:	e7d1      	b.n	8009524 <__sinit+0xc>
 8009580:	080099ac 	.word	0x080099ac
 8009584:	080094b1 	.word	0x080094b1

08009588 <__sfp>:
 8009588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800958a:	4607      	mov	r7, r0
 800958c:	f7ff ffac 	bl	80094e8 <__sfp_lock_acquire>
 8009590:	4b1e      	ldr	r3, [pc, #120]	; (800960c <__sfp+0x84>)
 8009592:	681e      	ldr	r6, [r3, #0]
 8009594:	69b3      	ldr	r3, [r6, #24]
 8009596:	b913      	cbnz	r3, 800959e <__sfp+0x16>
 8009598:	4630      	mov	r0, r6
 800959a:	f7ff ffbd 	bl	8009518 <__sinit>
 800959e:	3648      	adds	r6, #72	; 0x48
 80095a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80095a4:	3b01      	subs	r3, #1
 80095a6:	d503      	bpl.n	80095b0 <__sfp+0x28>
 80095a8:	6833      	ldr	r3, [r6, #0]
 80095aa:	b30b      	cbz	r3, 80095f0 <__sfp+0x68>
 80095ac:	6836      	ldr	r6, [r6, #0]
 80095ae:	e7f7      	b.n	80095a0 <__sfp+0x18>
 80095b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80095b4:	b9d5      	cbnz	r5, 80095ec <__sfp+0x64>
 80095b6:	4b16      	ldr	r3, [pc, #88]	; (8009610 <__sfp+0x88>)
 80095b8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80095bc:	60e3      	str	r3, [r4, #12]
 80095be:	6665      	str	r5, [r4, #100]	; 0x64
 80095c0:	f000 f847 	bl	8009652 <__retarget_lock_init_recursive>
 80095c4:	f7ff ff96 	bl	80094f4 <__sfp_lock_release>
 80095c8:	2208      	movs	r2, #8
 80095ca:	4629      	mov	r1, r5
 80095cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80095d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80095d4:	6025      	str	r5, [r4, #0]
 80095d6:	61a5      	str	r5, [r4, #24]
 80095d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80095dc:	f7fb fd64 	bl	80050a8 <memset>
 80095e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80095e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80095e8:	4620      	mov	r0, r4
 80095ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095ec:	3468      	adds	r4, #104	; 0x68
 80095ee:	e7d9      	b.n	80095a4 <__sfp+0x1c>
 80095f0:	2104      	movs	r1, #4
 80095f2:	4638      	mov	r0, r7
 80095f4:	f7ff ff62 	bl	80094bc <__sfmoreglue>
 80095f8:	4604      	mov	r4, r0
 80095fa:	6030      	str	r0, [r6, #0]
 80095fc:	2800      	cmp	r0, #0
 80095fe:	d1d5      	bne.n	80095ac <__sfp+0x24>
 8009600:	f7ff ff78 	bl	80094f4 <__sfp_lock_release>
 8009604:	230c      	movs	r3, #12
 8009606:	603b      	str	r3, [r7, #0]
 8009608:	e7ee      	b.n	80095e8 <__sfp+0x60>
 800960a:	bf00      	nop
 800960c:	080099ac 	.word	0x080099ac
 8009610:	ffff0001 	.word	0xffff0001

08009614 <_fwalk_reent>:
 8009614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009618:	4606      	mov	r6, r0
 800961a:	4688      	mov	r8, r1
 800961c:	2700      	movs	r7, #0
 800961e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009622:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009626:	f1b9 0901 	subs.w	r9, r9, #1
 800962a:	d505      	bpl.n	8009638 <_fwalk_reent+0x24>
 800962c:	6824      	ldr	r4, [r4, #0]
 800962e:	2c00      	cmp	r4, #0
 8009630:	d1f7      	bne.n	8009622 <_fwalk_reent+0xe>
 8009632:	4638      	mov	r0, r7
 8009634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009638:	89ab      	ldrh	r3, [r5, #12]
 800963a:	2b01      	cmp	r3, #1
 800963c:	d907      	bls.n	800964e <_fwalk_reent+0x3a>
 800963e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009642:	3301      	adds	r3, #1
 8009644:	d003      	beq.n	800964e <_fwalk_reent+0x3a>
 8009646:	4629      	mov	r1, r5
 8009648:	4630      	mov	r0, r6
 800964a:	47c0      	blx	r8
 800964c:	4307      	orrs	r7, r0
 800964e:	3568      	adds	r5, #104	; 0x68
 8009650:	e7e9      	b.n	8009626 <_fwalk_reent+0x12>

08009652 <__retarget_lock_init_recursive>:
 8009652:	4770      	bx	lr

08009654 <__retarget_lock_acquire_recursive>:
 8009654:	4770      	bx	lr

08009656 <__retarget_lock_release_recursive>:
 8009656:	4770      	bx	lr

08009658 <__swhatbuf_r>:
 8009658:	b570      	push	{r4, r5, r6, lr}
 800965a:	460e      	mov	r6, r1
 800965c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009660:	4614      	mov	r4, r2
 8009662:	2900      	cmp	r1, #0
 8009664:	461d      	mov	r5, r3
 8009666:	b096      	sub	sp, #88	; 0x58
 8009668:	da08      	bge.n	800967c <__swhatbuf_r+0x24>
 800966a:	2200      	movs	r2, #0
 800966c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009670:	602a      	str	r2, [r5, #0]
 8009672:	061a      	lsls	r2, r3, #24
 8009674:	d410      	bmi.n	8009698 <__swhatbuf_r+0x40>
 8009676:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800967a:	e00e      	b.n	800969a <__swhatbuf_r+0x42>
 800967c:	466a      	mov	r2, sp
 800967e:	f000 f903 	bl	8009888 <_fstat_r>
 8009682:	2800      	cmp	r0, #0
 8009684:	dbf1      	blt.n	800966a <__swhatbuf_r+0x12>
 8009686:	9a01      	ldr	r2, [sp, #4]
 8009688:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800968c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009690:	425a      	negs	r2, r3
 8009692:	415a      	adcs	r2, r3
 8009694:	602a      	str	r2, [r5, #0]
 8009696:	e7ee      	b.n	8009676 <__swhatbuf_r+0x1e>
 8009698:	2340      	movs	r3, #64	; 0x40
 800969a:	2000      	movs	r0, #0
 800969c:	6023      	str	r3, [r4, #0]
 800969e:	b016      	add	sp, #88	; 0x58
 80096a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080096a4 <__smakebuf_r>:
 80096a4:	898b      	ldrh	r3, [r1, #12]
 80096a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80096a8:	079d      	lsls	r5, r3, #30
 80096aa:	4606      	mov	r6, r0
 80096ac:	460c      	mov	r4, r1
 80096ae:	d507      	bpl.n	80096c0 <__smakebuf_r+0x1c>
 80096b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80096b4:	6023      	str	r3, [r4, #0]
 80096b6:	6123      	str	r3, [r4, #16]
 80096b8:	2301      	movs	r3, #1
 80096ba:	6163      	str	r3, [r4, #20]
 80096bc:	b002      	add	sp, #8
 80096be:	bd70      	pop	{r4, r5, r6, pc}
 80096c0:	466a      	mov	r2, sp
 80096c2:	ab01      	add	r3, sp, #4
 80096c4:	f7ff ffc8 	bl	8009658 <__swhatbuf_r>
 80096c8:	9900      	ldr	r1, [sp, #0]
 80096ca:	4605      	mov	r5, r0
 80096cc:	4630      	mov	r0, r6
 80096ce:	f7ff f961 	bl	8008994 <_malloc_r>
 80096d2:	b948      	cbnz	r0, 80096e8 <__smakebuf_r+0x44>
 80096d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096d8:	059a      	lsls	r2, r3, #22
 80096da:	d4ef      	bmi.n	80096bc <__smakebuf_r+0x18>
 80096dc:	f023 0303 	bic.w	r3, r3, #3
 80096e0:	f043 0302 	orr.w	r3, r3, #2
 80096e4:	81a3      	strh	r3, [r4, #12]
 80096e6:	e7e3      	b.n	80096b0 <__smakebuf_r+0xc>
 80096e8:	4b0d      	ldr	r3, [pc, #52]	; (8009720 <__smakebuf_r+0x7c>)
 80096ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80096ec:	89a3      	ldrh	r3, [r4, #12]
 80096ee:	6020      	str	r0, [r4, #0]
 80096f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096f4:	81a3      	strh	r3, [r4, #12]
 80096f6:	9b00      	ldr	r3, [sp, #0]
 80096f8:	6120      	str	r0, [r4, #16]
 80096fa:	6163      	str	r3, [r4, #20]
 80096fc:	9b01      	ldr	r3, [sp, #4]
 80096fe:	b15b      	cbz	r3, 8009718 <__smakebuf_r+0x74>
 8009700:	4630      	mov	r0, r6
 8009702:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009706:	f000 f8d1 	bl	80098ac <_isatty_r>
 800970a:	b128      	cbz	r0, 8009718 <__smakebuf_r+0x74>
 800970c:	89a3      	ldrh	r3, [r4, #12]
 800970e:	f023 0303 	bic.w	r3, r3, #3
 8009712:	f043 0301 	orr.w	r3, r3, #1
 8009716:	81a3      	strh	r3, [r4, #12]
 8009718:	89a0      	ldrh	r0, [r4, #12]
 800971a:	4305      	orrs	r5, r0
 800971c:	81a5      	strh	r5, [r4, #12]
 800971e:	e7cd      	b.n	80096bc <__smakebuf_r+0x18>
 8009720:	080094b1 	.word	0x080094b1

08009724 <_malloc_usable_size_r>:
 8009724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009728:	1f18      	subs	r0, r3, #4
 800972a:	2b00      	cmp	r3, #0
 800972c:	bfbc      	itt	lt
 800972e:	580b      	ldrlt	r3, [r1, r0]
 8009730:	18c0      	addlt	r0, r0, r3
 8009732:	4770      	bx	lr

08009734 <_raise_r>:
 8009734:	291f      	cmp	r1, #31
 8009736:	b538      	push	{r3, r4, r5, lr}
 8009738:	4604      	mov	r4, r0
 800973a:	460d      	mov	r5, r1
 800973c:	d904      	bls.n	8009748 <_raise_r+0x14>
 800973e:	2316      	movs	r3, #22
 8009740:	6003      	str	r3, [r0, #0]
 8009742:	f04f 30ff 	mov.w	r0, #4294967295
 8009746:	bd38      	pop	{r3, r4, r5, pc}
 8009748:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800974a:	b112      	cbz	r2, 8009752 <_raise_r+0x1e>
 800974c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009750:	b94b      	cbnz	r3, 8009766 <_raise_r+0x32>
 8009752:	4620      	mov	r0, r4
 8009754:	f000 f830 	bl	80097b8 <_getpid_r>
 8009758:	462a      	mov	r2, r5
 800975a:	4601      	mov	r1, r0
 800975c:	4620      	mov	r0, r4
 800975e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009762:	f000 b817 	b.w	8009794 <_kill_r>
 8009766:	2b01      	cmp	r3, #1
 8009768:	d00a      	beq.n	8009780 <_raise_r+0x4c>
 800976a:	1c59      	adds	r1, r3, #1
 800976c:	d103      	bne.n	8009776 <_raise_r+0x42>
 800976e:	2316      	movs	r3, #22
 8009770:	6003      	str	r3, [r0, #0]
 8009772:	2001      	movs	r0, #1
 8009774:	e7e7      	b.n	8009746 <_raise_r+0x12>
 8009776:	2400      	movs	r4, #0
 8009778:	4628      	mov	r0, r5
 800977a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800977e:	4798      	blx	r3
 8009780:	2000      	movs	r0, #0
 8009782:	e7e0      	b.n	8009746 <_raise_r+0x12>

08009784 <raise>:
 8009784:	4b02      	ldr	r3, [pc, #8]	; (8009790 <raise+0xc>)
 8009786:	4601      	mov	r1, r0
 8009788:	6818      	ldr	r0, [r3, #0]
 800978a:	f7ff bfd3 	b.w	8009734 <_raise_r>
 800978e:	bf00      	nop
 8009790:	2000000c 	.word	0x2000000c

08009794 <_kill_r>:
 8009794:	b538      	push	{r3, r4, r5, lr}
 8009796:	2300      	movs	r3, #0
 8009798:	4d06      	ldr	r5, [pc, #24]	; (80097b4 <_kill_r+0x20>)
 800979a:	4604      	mov	r4, r0
 800979c:	4608      	mov	r0, r1
 800979e:	4611      	mov	r1, r2
 80097a0:	602b      	str	r3, [r5, #0]
 80097a2:	f7f8 fbdc 	bl	8001f5e <_kill>
 80097a6:	1c43      	adds	r3, r0, #1
 80097a8:	d102      	bne.n	80097b0 <_kill_r+0x1c>
 80097aa:	682b      	ldr	r3, [r5, #0]
 80097ac:	b103      	cbz	r3, 80097b0 <_kill_r+0x1c>
 80097ae:	6023      	str	r3, [r4, #0]
 80097b0:	bd38      	pop	{r3, r4, r5, pc}
 80097b2:	bf00      	nop
 80097b4:	20000374 	.word	0x20000374

080097b8 <_getpid_r>:
 80097b8:	f7f8 bbca 	b.w	8001f50 <_getpid>

080097bc <__sread>:
 80097bc:	b510      	push	{r4, lr}
 80097be:	460c      	mov	r4, r1
 80097c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097c4:	f000 f894 	bl	80098f0 <_read_r>
 80097c8:	2800      	cmp	r0, #0
 80097ca:	bfab      	itete	ge
 80097cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097ce:	89a3      	ldrhlt	r3, [r4, #12]
 80097d0:	181b      	addge	r3, r3, r0
 80097d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097d6:	bfac      	ite	ge
 80097d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80097da:	81a3      	strhlt	r3, [r4, #12]
 80097dc:	bd10      	pop	{r4, pc}

080097de <__swrite>:
 80097de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097e2:	461f      	mov	r7, r3
 80097e4:	898b      	ldrh	r3, [r1, #12]
 80097e6:	4605      	mov	r5, r0
 80097e8:	05db      	lsls	r3, r3, #23
 80097ea:	460c      	mov	r4, r1
 80097ec:	4616      	mov	r6, r2
 80097ee:	d505      	bpl.n	80097fc <__swrite+0x1e>
 80097f0:	2302      	movs	r3, #2
 80097f2:	2200      	movs	r2, #0
 80097f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097f8:	f000 f868 	bl	80098cc <_lseek_r>
 80097fc:	89a3      	ldrh	r3, [r4, #12]
 80097fe:	4632      	mov	r2, r6
 8009800:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009804:	81a3      	strh	r3, [r4, #12]
 8009806:	4628      	mov	r0, r5
 8009808:	463b      	mov	r3, r7
 800980a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800980e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009812:	f000 b817 	b.w	8009844 <_write_r>

08009816 <__sseek>:
 8009816:	b510      	push	{r4, lr}
 8009818:	460c      	mov	r4, r1
 800981a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800981e:	f000 f855 	bl	80098cc <_lseek_r>
 8009822:	1c43      	adds	r3, r0, #1
 8009824:	89a3      	ldrh	r3, [r4, #12]
 8009826:	bf15      	itete	ne
 8009828:	6560      	strne	r0, [r4, #84]	; 0x54
 800982a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800982e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009832:	81a3      	strheq	r3, [r4, #12]
 8009834:	bf18      	it	ne
 8009836:	81a3      	strhne	r3, [r4, #12]
 8009838:	bd10      	pop	{r4, pc}

0800983a <__sclose>:
 800983a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800983e:	f000 b813 	b.w	8009868 <_close_r>
	...

08009844 <_write_r>:
 8009844:	b538      	push	{r3, r4, r5, lr}
 8009846:	4604      	mov	r4, r0
 8009848:	4608      	mov	r0, r1
 800984a:	4611      	mov	r1, r2
 800984c:	2200      	movs	r2, #0
 800984e:	4d05      	ldr	r5, [pc, #20]	; (8009864 <_write_r+0x20>)
 8009850:	602a      	str	r2, [r5, #0]
 8009852:	461a      	mov	r2, r3
 8009854:	f7f8 fbba 	bl	8001fcc <_write>
 8009858:	1c43      	adds	r3, r0, #1
 800985a:	d102      	bne.n	8009862 <_write_r+0x1e>
 800985c:	682b      	ldr	r3, [r5, #0]
 800985e:	b103      	cbz	r3, 8009862 <_write_r+0x1e>
 8009860:	6023      	str	r3, [r4, #0]
 8009862:	bd38      	pop	{r3, r4, r5, pc}
 8009864:	20000374 	.word	0x20000374

08009868 <_close_r>:
 8009868:	b538      	push	{r3, r4, r5, lr}
 800986a:	2300      	movs	r3, #0
 800986c:	4d05      	ldr	r5, [pc, #20]	; (8009884 <_close_r+0x1c>)
 800986e:	4604      	mov	r4, r0
 8009870:	4608      	mov	r0, r1
 8009872:	602b      	str	r3, [r5, #0]
 8009874:	f7f8 fbc6 	bl	8002004 <_close>
 8009878:	1c43      	adds	r3, r0, #1
 800987a:	d102      	bne.n	8009882 <_close_r+0x1a>
 800987c:	682b      	ldr	r3, [r5, #0]
 800987e:	b103      	cbz	r3, 8009882 <_close_r+0x1a>
 8009880:	6023      	str	r3, [r4, #0]
 8009882:	bd38      	pop	{r3, r4, r5, pc}
 8009884:	20000374 	.word	0x20000374

08009888 <_fstat_r>:
 8009888:	b538      	push	{r3, r4, r5, lr}
 800988a:	2300      	movs	r3, #0
 800988c:	4d06      	ldr	r5, [pc, #24]	; (80098a8 <_fstat_r+0x20>)
 800988e:	4604      	mov	r4, r0
 8009890:	4608      	mov	r0, r1
 8009892:	4611      	mov	r1, r2
 8009894:	602b      	str	r3, [r5, #0]
 8009896:	f7f8 fbc0 	bl	800201a <_fstat>
 800989a:	1c43      	adds	r3, r0, #1
 800989c:	d102      	bne.n	80098a4 <_fstat_r+0x1c>
 800989e:	682b      	ldr	r3, [r5, #0]
 80098a0:	b103      	cbz	r3, 80098a4 <_fstat_r+0x1c>
 80098a2:	6023      	str	r3, [r4, #0]
 80098a4:	bd38      	pop	{r3, r4, r5, pc}
 80098a6:	bf00      	nop
 80098a8:	20000374 	.word	0x20000374

080098ac <_isatty_r>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	2300      	movs	r3, #0
 80098b0:	4d05      	ldr	r5, [pc, #20]	; (80098c8 <_isatty_r+0x1c>)
 80098b2:	4604      	mov	r4, r0
 80098b4:	4608      	mov	r0, r1
 80098b6:	602b      	str	r3, [r5, #0]
 80098b8:	f7f8 fbbe 	bl	8002038 <_isatty>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d102      	bne.n	80098c6 <_isatty_r+0x1a>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	b103      	cbz	r3, 80098c6 <_isatty_r+0x1a>
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	20000374 	.word	0x20000374

080098cc <_lseek_r>:
 80098cc:	b538      	push	{r3, r4, r5, lr}
 80098ce:	4604      	mov	r4, r0
 80098d0:	4608      	mov	r0, r1
 80098d2:	4611      	mov	r1, r2
 80098d4:	2200      	movs	r2, #0
 80098d6:	4d05      	ldr	r5, [pc, #20]	; (80098ec <_lseek_r+0x20>)
 80098d8:	602a      	str	r2, [r5, #0]
 80098da:	461a      	mov	r2, r3
 80098dc:	f7f8 fbb6 	bl	800204c <_lseek>
 80098e0:	1c43      	adds	r3, r0, #1
 80098e2:	d102      	bne.n	80098ea <_lseek_r+0x1e>
 80098e4:	682b      	ldr	r3, [r5, #0]
 80098e6:	b103      	cbz	r3, 80098ea <_lseek_r+0x1e>
 80098e8:	6023      	str	r3, [r4, #0]
 80098ea:	bd38      	pop	{r3, r4, r5, pc}
 80098ec:	20000374 	.word	0x20000374

080098f0 <_read_r>:
 80098f0:	b538      	push	{r3, r4, r5, lr}
 80098f2:	4604      	mov	r4, r0
 80098f4:	4608      	mov	r0, r1
 80098f6:	4611      	mov	r1, r2
 80098f8:	2200      	movs	r2, #0
 80098fa:	4d05      	ldr	r5, [pc, #20]	; (8009910 <_read_r+0x20>)
 80098fc:	602a      	str	r2, [r5, #0]
 80098fe:	461a      	mov	r2, r3
 8009900:	f7f8 fb47 	bl	8001f92 <_read>
 8009904:	1c43      	adds	r3, r0, #1
 8009906:	d102      	bne.n	800990e <_read_r+0x1e>
 8009908:	682b      	ldr	r3, [r5, #0]
 800990a:	b103      	cbz	r3, 800990e <_read_r+0x1e>
 800990c:	6023      	str	r3, [r4, #0]
 800990e:	bd38      	pop	{r3, r4, r5, pc}
 8009910:	20000374 	.word	0x20000374

08009914 <_init>:
 8009914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009916:	bf00      	nop
 8009918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800991a:	bc08      	pop	{r3}
 800991c:	469e      	mov	lr, r3
 800991e:	4770      	bx	lr

08009920 <_fini>:
 8009920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009922:	bf00      	nop
 8009924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009926:	bc08      	pop	{r3}
 8009928:	469e      	mov	lr, r3
 800992a:	4770      	bx	lr
