$date
	Tue Dec 14 22:38:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_andgate $end
$scope module U0 $end
$var wire 1 ! a $end
$upscope $end
$upscope $end
$scope module tb_andgate $end
$scope module U0 $end
$var wire 1 " b $end
$upscope $end
$upscope $end
$scope module tb_andgate $end
$scope module U0 $end
$var wire 1 # out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#30
1"
#50
1!
0"
#70
1#
1"
#80
