#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Dec 11 22:54:53 2021
# Process ID: 3860
# Current directory: D:/Download/llq/RISCVCPU/RISCVCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8692 D:\Download\llq\RISCVCPU\RISCVCPU\RISCVCPU.xpr
# Log file: D:/Download/llq/RISCVCPU/RISCVCPU/vivado.log
# Journal file: D:/Download/llq/RISCVCPU/RISCVCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.xpr
update_compile_order -fileset sources_1
update_module_reference TOP_CPU_0_0
update_module_reference TOP_CPU_0_0
open_bd_design {D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/llq/Desktop/a.o.coe}] [get_bd_cells ID_memory]
endgroup
save_bd_design
generate_target Simulation [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/Download/llq/RISCVCPU/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
run 10 us
relaunch_sim
run 10 us
open_bd_design {D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
close_sim
generate_target Simulation [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/Download/llq/RISCVCPU/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
run 10 us
open_bd_design {D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
update_module_reference TOP_CPU_0_0
update_module_reference TOP_mem_control_0_0
close_sim
generate_target Simulation [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=D:/Download/llq/RISCVCPU/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/Download/llq/RISCVCPU/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
run 10 us
run 10 us
relaunch_sim
run 10 us
save_wave_config {D:/Download/llq/RISCVCPU/RISCVCPU/testbench_behav.wcfg}
close_sim
