 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : Segway
Version: N-2017.09-SP5
Date   : Mon Dec 10 09:39:37 2018
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]/CP (DFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]/Q (DFCNQD4BWP)
                                                          0.16       0.16 r
  U2859/ZN (CKND3BWP)                                     0.03       0.20 f
  U2852/ZN (CKND2D0BWP)                                   0.04       0.24 r
  U2792/ZN (ND2D2BWP)                                     0.04       0.28 f
  U2782/Z (AN2D4BWP)                                      0.05       0.33 f
  U4243/ZN (OAI22D2BWP)                                   0.05       0.38 r
  U2846/Z (XOR3D2BWP)                                     0.12       0.50 f
  U2845/ZN (CKND4BWP)                                     0.02       0.52 r
  U3073/ZN (OAI32XD4BWP)                                  0.04       0.56 f
  U4165/ZN (OAI22D4BWP)                                   0.06       0.62 r
  U4206/ZN (OAI32XD4BWP)                                  0.05       0.66 f
  U4205/ZN (OAI31D4BWP)                                   0.07       0.73 r
  U2836/ZN (CKND2D3BWP)                                   0.03       0.76 f
  U3332/ZN (INVD2BWP)                                     0.02       0.78 r
  U4900/ZN (OAI21D1BWP)                                   0.02       0.81 f
  U4901/ZN (OAI21D1BWP)                                   0.04       0.84 r
  U3065/ZN (OAI211D2BWP)                                  0.04       0.88 f
  U3066/ZN (AOI22D2BWP)                                   0.05       0.93 r
  U4160/CON (FCICOND1BWP)                                 0.06       0.99 f
  U3017/ZN (AOI32D1BWP)                                   0.07       1.06 r
  U3055/ZN (OAI211D1BWP)                                  0.07       1.13 f
  U3046/ZN (OAI21D2BWP)                                   0.04       1.17 r
  U3074/ZN (OAI21D4BWP)                                   0.04       1.22 f
  U2944/ZN (CKND4BWP)                                     0.02       1.24 r
  U3081/ZN (OAI21D1BWP)                                   0.02       1.27 f
  U2833/Z (AN2D2BWP)                                      0.05       1.32 f
  U4904/Z (OA33D1BWP)                                     0.12       1.43 f
  U3216/ZN (ND2D2BWP)                                     0.03       1.47 r
  U2804/ZN (OAI21D4BWP)                                   0.04       1.50 f
  U2938/ZN (OAI31D2BWP)                                   0.07       1.58 r
  U2940/ZN (CKND2D2BWP)                                   0.04       1.62 f
  U4147/Z (AO222D4BWP)                                    0.15       1.76 f
  U2838/ZN (CKND6BWP)                                     0.02       1.78 r
  U3047/ZN (AOI32XD4BWP)                                  0.03       1.81 f
  U3050/ZN (OAI21D4BWP)                                   0.04       1.85 r
  U4150/ZN (INVD4BWP)                                     0.02       1.87 f
  U4148/ZN (OAI21D4BWP)                                   0.04       1.91 r
  U3082/ZN (OAI211D4BWP)                                  0.05       1.96 f
  U2882/ZN (OAI21D4BWP)                                   0.03       2.00 r
  U2881/ZN (INVD2BWP)                                     0.02       2.01 f
  U3845/Z (OA221D0BWP)                                    0.10       2.11 f
  U3844/Z (XOR3D0BWP)                                     0.14       2.26 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]/D (EDFCNQD1BWP)
                                                          0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]/CP (EDFCNQD1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.09       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.99 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]/CP (DFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]/Q (DFCNQD4BWP)
                                                          0.16       0.16 r
  U2859/ZN (CKND3BWP)                                     0.03       0.20 f
  U2852/ZN (CKND2D0BWP)                                   0.04       0.24 r
  U2792/ZN (ND2D2BWP)                                     0.04       0.28 f
  U2782/Z (AN2D4BWP)                                      0.05       0.33 f
  U4243/ZN (OAI22D2BWP)                                   0.05       0.38 r
  U2846/Z (XOR3D2BWP)                                     0.12       0.50 f
  U2845/ZN (CKND4BWP)                                     0.02       0.52 r
  U3073/ZN (OAI32XD4BWP)                                  0.04       0.56 f
  U4165/ZN (OAI22D4BWP)                                   0.06       0.62 r
  U4206/ZN (OAI32XD4BWP)                                  0.05       0.66 f
  U4205/ZN (OAI31D4BWP)                                   0.07       0.73 r
  U2836/ZN (CKND2D3BWP)                                   0.03       0.76 f
  U3332/ZN (INVD2BWP)                                     0.02       0.78 r
  U4900/ZN (OAI21D1BWP)                                   0.02       0.81 f
  U4901/ZN (OAI21D1BWP)                                   0.04       0.84 r
  U3065/ZN (OAI211D2BWP)                                  0.04       0.88 f
  U3066/ZN (AOI22D2BWP)                                   0.05       0.93 r
  U4160/CON (FCICOND1BWP)                                 0.06       0.99 f
  U3017/ZN (AOI32D1BWP)                                   0.07       1.06 r
  U3055/ZN (OAI211D1BWP)                                  0.07       1.13 f
  U3046/ZN (OAI21D2BWP)                                   0.04       1.17 r
  U3074/ZN (OAI21D4BWP)                                   0.04       1.22 f
  U2944/ZN (CKND4BWP)                                     0.02       1.24 r
  U3081/ZN (OAI21D1BWP)                                   0.02       1.27 f
  U2833/Z (AN2D2BWP)                                      0.05       1.32 f
  U4904/Z (OA33D1BWP)                                     0.12       1.43 f
  U3216/ZN (ND2D2BWP)                                     0.03       1.47 r
  U2804/ZN (OAI21D4BWP)                                   0.04       1.50 f
  U2938/ZN (OAI31D2BWP)                                   0.07       1.58 r
  U2940/ZN (CKND2D2BWP)                                   0.04       1.62 f
  U4147/Z (AO222D4BWP)                                    0.15       1.76 f
  U2838/ZN (CKND6BWP)                                     0.02       1.78 r
  U3047/ZN (AOI32XD4BWP)                                  0.03       1.81 f
  U3050/ZN (OAI21D4BWP)                                   0.04       1.85 r
  U4150/ZN (INVD4BWP)                                     0.02       1.87 f
  U4148/ZN (OAI21D4BWP)                                   0.04       1.91 r
  U3082/ZN (OAI211D4BWP)                                  0.05       1.96 f
  U2882/ZN (OAI21D4BWP)                                   0.03       2.00 r
  U2881/ZN (INVD2BWP)                                     0.02       2.01 f
  U3845/Z (OA221D0BWP)                                    0.10       2.11 f
  U3844/Z (XOR3D0BWP)                                     0.14       2.26 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]/D (EDFCNQD1BWP)
                                                          0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]/CP (EDFCNQD1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.09       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U2970/CON (FCICOND1BWP)                                 0.05       0.68 f
  U4856/ZN (IND2D2BWP)                                    0.06       0.74 f
  U4166/ZN (AOI22D4BWP)                                   0.04       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]/CP (DFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]/Q (DFCNQD4BWP)
                                                          0.16       0.16 r
  U2859/ZN (CKND3BWP)                                     0.03       0.20 f
  U2852/ZN (CKND2D0BWP)                                   0.04       0.24 r
  U2792/ZN (ND2D2BWP)                                     0.04       0.28 f
  U2782/Z (AN2D4BWP)                                      0.05       0.33 f
  U4243/ZN (OAI22D2BWP)                                   0.05       0.38 r
  U2846/Z (XOR3D2BWP)                                     0.12       0.50 f
  U2845/ZN (CKND4BWP)                                     0.02       0.52 r
  U3073/ZN (OAI32XD4BWP)                                  0.04       0.56 f
  U4165/ZN (OAI22D4BWP)                                   0.06       0.62 r
  U4206/ZN (OAI32XD4BWP)                                  0.05       0.66 f
  U4205/ZN (OAI31D4BWP)                                   0.07       0.73 r
  U2836/ZN (CKND2D3BWP)                                   0.03       0.76 f
  U3332/ZN (INVD2BWP)                                     0.02       0.78 r
  U4900/ZN (OAI21D1BWP)                                   0.02       0.81 f
  U4901/ZN (OAI21D1BWP)                                   0.04       0.84 r
  U3065/ZN (OAI211D2BWP)                                  0.04       0.88 f
  U3066/ZN (AOI22D2BWP)                                   0.05       0.93 r
  U4160/CON (FCICOND1BWP)                                 0.06       0.99 f
  U3017/ZN (AOI32D1BWP)                                   0.07       1.06 r
  U3055/ZN (OAI211D1BWP)                                  0.07       1.13 f
  U3046/ZN (OAI21D2BWP)                                   0.04       1.17 r
  U3074/ZN (OAI21D4BWP)                                   0.04       1.22 f
  U2944/ZN (CKND4BWP)                                     0.02       1.24 r
  U3081/ZN (OAI21D1BWP)                                   0.02       1.27 f
  U2833/Z (AN2D2BWP)                                      0.05       1.32 f
  U4904/Z (OA33D1BWP)                                     0.12       1.43 f
  U3216/ZN (ND2D2BWP)                                     0.03       1.47 r
  U2804/ZN (OAI21D4BWP)                                   0.04       1.50 f
  U2938/ZN (OAI31D2BWP)                                   0.07       1.58 r
  U2940/ZN (CKND2D2BWP)                                   0.04       1.62 f
  U4147/Z (AO222D4BWP)                                    0.15       1.76 f
  U2838/ZN (CKND6BWP)                                     0.02       1.78 r
  U3047/ZN (AOI32XD4BWP)                                  0.03       1.81 f
  U3050/ZN (OAI21D4BWP)                                   0.04       1.85 r
  U4150/ZN (INVD4BWP)                                     0.02       1.87 f
  U4148/ZN (OAI21D4BWP)                                   0.04       1.91 r
  U3082/ZN (OAI211D4BWP)                                  0.05       1.96 f
  U2882/ZN (OAI21D4BWP)                                   0.03       2.00 r
  U2881/ZN (INVD2BWP)                                     0.02       2.01 f
  U3845/Z (OA221D0BWP)                                    0.10       2.11 f
  U3844/Z (XOR3D0BWP)                                     0.14       2.26 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]/D (EDFCNQD1BWP)
                                                          0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]/CP (EDFCNQD1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.09       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U2970/CON (FCICOND1BWP)                                 0.05       0.68 f
  U4856/ZN (IND2D2BWP)                                    0.06       0.74 f
  U4166/ZN (AOI22D4BWP)                                   0.04       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.64 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U4159/ZN (CKND2D4BWP)                                   0.02       0.42 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]/CP (DFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/AZ_comp_reg[8]/Q (DFCNQD4BWP)
                                                          0.16       0.16 r
  U2859/ZN (CKND3BWP)                                     0.03       0.20 f
  U2852/ZN (CKND2D0BWP)                                   0.04       0.24 r
  U2792/ZN (ND2D2BWP)                                     0.04       0.28 f
  U2782/Z (AN2D4BWP)                                      0.05       0.33 f
  U4243/ZN (OAI22D2BWP)                                   0.05       0.38 r
  U2846/Z (XOR3D2BWP)                                     0.12       0.50 f
  U2845/ZN (CKND4BWP)                                     0.02       0.52 r
  U3073/ZN (OAI32XD4BWP)                                  0.04       0.56 f
  U4165/ZN (OAI22D4BWP)                                   0.06       0.62 r
  U4206/ZN (OAI32XD4BWP)                                  0.05       0.66 f
  U4205/ZN (OAI31D4BWP)                                   0.07       0.73 r
  U2836/ZN (CKND2D3BWP)                                   0.03       0.76 f
  U3332/ZN (INVD2BWP)                                     0.02       0.78 r
  U4900/ZN (OAI21D1BWP)                                   0.02       0.81 f
  U4901/ZN (OAI21D1BWP)                                   0.04       0.84 r
  U3065/ZN (OAI211D2BWP)                                  0.04       0.88 f
  U3066/ZN (AOI22D2BWP)                                   0.05       0.93 r
  U4160/CON (FCICOND1BWP)                                 0.06       0.99 f
  U3017/ZN (AOI32D1BWP)                                   0.07       1.06 r
  U3055/ZN (OAI211D1BWP)                                  0.07       1.13 f
  U3046/ZN (OAI21D2BWP)                                   0.04       1.17 r
  U3074/ZN (OAI21D4BWP)                                   0.04       1.22 f
  U2944/ZN (CKND4BWP)                                     0.02       1.24 r
  U3081/ZN (OAI21D1BWP)                                   0.02       1.27 f
  U2833/Z (AN2D2BWP)                                      0.05       1.32 f
  U4904/Z (OA33D1BWP)                                     0.12       1.43 f
  U3216/ZN (ND2D2BWP)                                     0.03       1.47 r
  U2804/ZN (OAI21D4BWP)                                   0.04       1.50 f
  U2938/ZN (OAI31D2BWP)                                   0.07       1.58 r
  U2940/ZN (CKND2D2BWP)                                   0.04       1.61 f
  U4147/Z (AO222D4BWP)                                    0.15       1.76 f
  U2838/ZN (CKND6BWP)                                     0.02       1.78 r
  U3047/ZN (AOI32XD4BWP)                                  0.03       1.81 f
  U3050/ZN (OAI21D4BWP)                                   0.04       1.85 r
  U4150/ZN (INVD4BWP)                                     0.02       1.87 f
  U4148/ZN (OAI21D4BWP)                                   0.04       1.91 r
  U3082/ZN (OAI211D4BWP)                                  0.05       1.96 f
  U2882/ZN (OAI21D4BWP)                                   0.03       2.00 r
  U2881/ZN (INVD2BWP)                                     0.02       2.01 f
  U3845/Z (OA221D0BWP)                                    0.10       2.11 f
  U3844/Z (XOR3D0BWP)                                     0.14       2.26 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]/D (EDFCNQD1BWP)
                                                          0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[26]/CP (EDFCNQD1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.09       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U2970/CON (FCICOND1BWP)                                 0.05       0.68 f
  U4856/ZN (IND2D2BWP)                                    0.06       0.74 f
  U4166/ZN (AOI22D4BWP)                                   0.04       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.64 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[21]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2797/ZN (CKND2BWP)                                     0.03       0.15 r
  U2784/ZN (CKND2D3BWP)                                   0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.06       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U3054/CON (FCICOND1BWP)                                 0.05       0.68 f
  U3064/Z (CKBD2BWP)                                      0.06       0.73 f
  U4166/ZN (AOI22D4BWP)                                   0.05       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_Digital_core/i_balance_cntr/integrator_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/CP (EDFCNQD4BWP)
                                                          0.00       0.00 r
  i_Digital_core/i_inert_intr/inst_inert_integrator/ptch_int_reg[25]/Q (EDFCNQD4BWP)
                                                          0.12       0.12 f
  U2820/ZN (CKND3BWP)                                     0.02       0.14 r
  U2830/ZN (INVD3BWP)                                     0.03       0.17 f
  U4867/ZN (OAI31D4BWP)                                   0.07       0.24 r
  U2880/ZN (INVD4BWP)                                     0.04       0.28 f
  U3044/ZN (AOI21D4BWP)                                   0.06       0.33 r
  U2883/ZN (INVD6BWP)                                     0.03       0.37 f
  U3076/ZN (ND2D8BWP)                                     0.03       0.40 r
  U2786/ZN (CKND6BWP)                                     0.02       0.41 f
  U4161/ZN (AOI22D4BWP)                                   0.04       0.46 r
  U2879/CON (FCICOND1BWP)                                 0.06       0.52 f
  U4845/ZN (IND2D2BWP)                                    0.06       0.58 f
  U4164/ZN (AOI22D4BWP)                                   0.04       0.62 r
  U2970/CON (FCICOND1BWP)                                 0.05       0.68 f
  U4856/ZN (IND2D2BWP)                                    0.06       0.74 f
  U4166/ZN (AOI22D4BWP)                                   0.04       0.78 r
  U4168/CON (FCICOND1BWP)                                 0.06       0.84 f
  U4167/ZN (IND2D2BWP)                                    0.06       0.90 f
  U4151/Z (AN2D4BWP)                                      0.04       0.94 f
  U3056/ZN (NR2XD2BWP)                                    0.02       0.96 r
  U2844/CON (FCICOND2BWP)                                 0.11       1.07 f
  U3058/ZN (NR2XD2BWP)                                    0.03       1.10 r
  U2891/ZN (OAI22D4BWP)                                   0.03       1.13 f
  U4842/ZN (MAOI222D1BWP)                                 0.06       1.19 r
  U4843/CON (FCICOND2BWP)                                 0.12       1.32 f
  U4837/ZN (MAOI222D1BWP)                                 0.06       1.38 r
  U3053/ZN (INVD1BWP)                                     0.03       1.41 f
  U4866/CON (FCICOND2BWP)                                 0.13       1.54 r
  U3052/CON (FCICOND1BWP)                                 0.05       1.59 f
  U3051/ZN (CKND2BWP)                                     0.03       1.62 r
  U2892/ZN (INVD4BWP)                                     0.02       1.65 f
  U3067/ZN (MAOI222D1BWP)                                 0.07       1.71 r
  U2831/ZN (INVD2BWP)                                     0.04       1.75 f
  U2832/CON (FCICOND1BWP)                                 0.07       1.82 r
  U4913/Z (XOR3D2BWP)                                     0.12       1.94 f
  U2826/ZN (CKND2BWP)                                     0.03       1.96 r
  U4139/ZN (ND2D2BWP)                                     0.02       1.98 f
  U2939/ZN (ND2D2BWP)                                     0.02       2.01 r
  U4138/ZN (ND2D2BWP)                                     0.03       2.03 f
  U4859/ZN (CKND2D4BWP)                                   0.03       2.06 r
  U3060/ZN (INR3D2BWP)                                    0.08       2.14 r
  U2790/Z (BUFFD6BWP)                                     0.06       2.20 r
  U2822/ZN (INVD6BWP)                                     0.03       2.23 f
  U2798/Z (AN3D4BWP)                                      0.04       2.27 f
  U3016/ZN (OAI22D1BWP)                                   0.04       2.31 r
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/D (DFCND1BWP)
                                                          0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  i_Digital_core/i_balance_cntr/integrator_reg_reg[10]/CP (DFCND1BWP)
                                                          0.00       2.35 r
  library setup time                                     -0.04       2.31
  data required time                                                 2.31
  --------------------------------------------------------------------------
  data required time                                                 2.31
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
