
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.089828                       # Number of seconds simulated
sim_ticks                                 89828028235                       # Number of ticks simulated
final_tick                                89828028235                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186943                       # Simulator instruction rate (inst/s)
host_op_rate                                   321551                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              352046485                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686092                       # Number of bytes of host memory used
host_seconds                                   255.16                       # Real time elapsed on the host
sim_insts                                    47700244                       # Number of instructions simulated
sim_ops                                      82046706                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            74368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          4159680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4234048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        74368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          74368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        35456                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            35456                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1162                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             64995                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                66157                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            554                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 554                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              827893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            46307150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               47135043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         827893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            827893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           394710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                394710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           394710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             827893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           46307150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              47529753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        66157                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         554                       # Number of write requests accepted
system.mem_ctrl.readBursts                      66157                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       554                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 4230016                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     4032                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    30400                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  4234048                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 35456                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     55                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               4216                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               4207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               4178                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               4125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               4260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               4266                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               4262                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               4134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               4062                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               4143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              4208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              4095                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              3879                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              3916                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              3979                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              4164                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 34                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 80                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 55                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 38                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                62                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 9                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    89827936856                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  66157                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   554                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    65821                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      260                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         6593                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     645.999090                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    530.313348                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    345.336821                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           206      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          366      5.55%      8.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          280      4.25%     12.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         2554     38.74%     51.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           95      1.44%     53.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           91      1.38%     54.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          138      2.09%     56.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           71      1.08%     57.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         2792     42.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          6593                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2360.178571                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      39.515736                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   11423.419739                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-2047            26     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-4095            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::59392-61439            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             28                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.964286                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.935955                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.999338                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                14     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      3.57%     53.57% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                13     46.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             28                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     799423021                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               2038685521                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   330470000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12095.24                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30845.24                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         47.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      47.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.37                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.37                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       19.55                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     59584                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      385                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.15                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 77.15                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1346523.61                       # Average gap between requests
system.mem_ctrl.pageHitRate                     90.05                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  24368820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  12933360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                240246720                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                 1727820                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          976048320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             579650100                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              33273120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       4589822400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        271754400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       18665533620                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             25395358680                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             282.710854                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           88469865526                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      25474008                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      413084000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   77697121320                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    707614697                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      919303288                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  10065430922                       # Time in different power states
system.mem_ctrl_1.actEnergy                  22755180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  12087075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                231664440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  751680                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          949004160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             557915430                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              34346400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       4452095010                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        268788000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       18751196460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             25280603835                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             281.433359                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           88514912367                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      29936265                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      401674000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   78051747626                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    699895765                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      881454982                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   9763319597                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      82                       # Number of BP lookups
system.cpu.branchPred.condPredicted                82                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                32                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   37                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              37                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               37                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26909322                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7334873                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2851                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        116849                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    18313194                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        134674705                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    47700244                       # Number of instructions committed
system.cpu.committedOps                      82046706                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      13326293                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.823355                       # CPI: cycles per instruction
system.cpu.ipc                               0.354189                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1287      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50852257     61.98%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1192      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1131      0.00%     61.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2227      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               23853209     29.07%     91.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite               7334237      8.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               782      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 82046706                       # Class of committed instruction
system.cpu.tickCycles                       126542458                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         8132247                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1287860                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.273855                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32888218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1288884                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.516818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         479812453                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.273855                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          770                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35528874                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35528874                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26832707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26832707                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6055511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6055511                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32888218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32888218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32888218                       # number of overall hits
system.cpu.dcache.overall_hits::total        32888218                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        72662                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         72662                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1279110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1279110                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1351772                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1351772                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1351772                       # number of overall misses
system.cpu.dcache.overall_misses::total       1351772                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1406306802                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1406306802                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30157355142                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30157355142                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  31563661944                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31563661944                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  31563661944                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31563661944                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26905369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26905369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7334621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34239990                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34239990                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34239990                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34239990                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002701                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.174393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.174393                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039479                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19354.088822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19354.088822                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23576.826967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23576.826967                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23349.841500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23349.841500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23349.841500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23349.841500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1282891                       # number of writebacks
system.cpu.dcache.writebacks::total           1282891                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        62864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62864                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        62888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        62888                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62888                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        72638                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72638                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1216246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1216246                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1288884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1288884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1288884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1288884                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1307254634                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1307254634                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23966662676                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23966662676                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  25273917310                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25273917310                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  25273917310                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25273917310                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.165823                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.165823                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037643                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037643                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17996.842341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17996.842341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19705.440080                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19705.440080                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19609.148155                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19609.148155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19609.148155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19609.148155                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               912                       # number of replacements
system.cpu.icache.tags.tagsinuse           464.637549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18311796                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1397                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13107.942734                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   464.637549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.907495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.907495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18314591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18314591                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     18311796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18311796                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18311796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18311796                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18311796                       # number of overall hits
system.cpu.icache.overall_hits::total        18311796                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1398                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1398                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1398                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1398                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1398                       # number of overall misses
system.cpu.icache.overall_misses::total          1398                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    107687817                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107687817                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    107687817                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107687817                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    107687817                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107687817                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18313194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18313194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18313194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18313194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18313194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18313194                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77029.912017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77029.912017                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77029.912017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77029.912017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77029.912017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77029.912017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1398                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1398                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105824219                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105824219                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105824219                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105824219                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105824219                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105824219                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75696.866237                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75696.866237                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75696.866237                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75696.866237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75696.866237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75696.866237                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        2579054                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests      1288774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              234                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               74035                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1283445                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              8016                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            1216246                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           1216246                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          74036                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3707                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3865628                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 3869335                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        89408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    164593600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                164683008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              2689                       # Total snoops (count)
system.l2bus.snoopTraffic                       35456                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1292971                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000186                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013651                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1292730     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      241      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1292971                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           3431605612                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2795397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          2579056884                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 2689                       # number of replacements
system.l2cache.tags.tagsinuse            55940.458592                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2512793                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                66157                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                37.982269                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   633.564688                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 55306.893904                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009667                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.843916                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.853584                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        63468                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        63112                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.968445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             20698549                       # Number of tag accesses
system.l2cache.tags.data_accesses            20698549                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks      1282891                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1282891                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data       1153184                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1153184                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          235                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        70705                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        70940                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              235                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data          1223889                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             1224124                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             235                       # number of overall hits
system.l2cache.overall_hits::cpu.data         1223889                       # number of overall hits
system.l2cache.overall_hits::total            1224124                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        63062                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63062                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1163                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1933                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3096                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1163                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          64995                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             66158                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1163                       # number of overall misses
system.l2cache.overall_misses::cpu.data         64995                       # number of overall misses
system.l2cache.overall_misses::total            66158                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   5380298805                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   5380298805                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     99730507                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    169396656                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    269127163                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     99730507                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   5549695461                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5649425968                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     99730507                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   5549695461                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5649425968                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks      1282891                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1282891                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data      1216246                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1216246                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1398                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        72638                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        74036                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1398                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data      1288884                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1290282                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1398                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data      1288884                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1290282                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.051850                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.051850                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.831903                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.026611                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.041817                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.831903                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.050427                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.051274                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.831903                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.050427                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.051274                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 85317.604976                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 85317.604976                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 85752.800516                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87634.069322                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86927.378230                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 85752.800516                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 85386.498361                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85392.937634                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 85752.800516                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 85386.498361                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85392.937634                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             554                       # number of writebacks
system.l2cache.writebacks::total                  554                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           98                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           98                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        63062                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63062                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1163                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1933                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3096                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1163                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        64995                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        66158                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1163                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        64995                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        66158                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4539051725                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   4539051725                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     84229427                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    143610436                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    227839863                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     84229427                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   4682662161                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4766891588                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     84229427                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   4682662161                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4766891588                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.051850                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.051850                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.831903                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.026611                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.041817                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.831903                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.050427                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.051274                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.831903                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.050427                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.051274                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71977.604976                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 71977.604976                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 72424.270851                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74294.069322                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73591.687016                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72424.270851                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 72046.498361                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 72053.139273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72424.270851                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 72046.498361                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 72053.139273                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         68709                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  89828028235                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3095                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          554                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1998                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63062                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63062                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3095                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       134866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       134866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4269504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4269504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4269504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66157                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66157    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66157                       # Request fanout histogram
system.membus.reqLayer2.occupancy            47306975                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          258398705                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
