<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › c6x › include › asm › cache.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cache.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Port on Texas Instruments TMS320C6x architecture</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2005, 2006, 2009, 2010 Texas Instruments Incorporated</span>
<span class="cm"> *  Author: Aurelien Jacquiot (aurelien.jacquiot@jaluna.com)</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_C6X_CACHE_H</span>
<span class="cp">#define _ASM_C6X_CACHE_H</span>

<span class="cp">#include &lt;linux/irqflags.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Cache line size</span>
<span class="cm"> */</span>
<span class="cp">#define L1D_CACHE_BYTES   64</span>
<span class="cp">#define L1P_CACHE_BYTES   32</span>
<span class="cp">#define L2_CACHE_BYTES	  128</span>

<span class="cm">/*</span>
<span class="cm"> * L2 used as cache</span>
<span class="cm"> */</span>
<span class="cp">#define L2MODE_SIZE	  L2MODE_256K_CACHE</span>

<span class="cm">/*</span>
<span class="cm"> * For practical reasons the L1_CACHE_BYTES defines should not be smaller than</span>
<span class="cm"> * the L2 line size</span>
<span class="cm"> */</span>
<span class="cp">#define L1_CACHE_BYTES        L2_CACHE_BYTES</span>

<span class="cp">#define L2_CACHE_ALIGN_LOW(x) \</span>
<span class="cp">	(((x) &amp; ~(L2_CACHE_BYTES - 1)))</span>
<span class="cp">#define L2_CACHE_ALIGN_UP(x) \</span>
<span class="cp">	(((x) + (L2_CACHE_BYTES - 1)) &amp; ~(L2_CACHE_BYTES - 1))</span>
<span class="cp">#define L2_CACHE_ALIGN_CNT(x) \</span>
<span class="cp">	(((x) + (sizeof(int) - 1)) &amp; ~(sizeof(int) - 1))</span>

<span class="cp">#define ARCH_DMA_MINALIGN	L1_CACHE_BYTES</span>
<span class="cp">#define ARCH_SLAB_MINALIGN	L1_CACHE_BYTES</span>

<span class="cm">/*</span>
<span class="cm"> * This is the granularity of hardware cacheability control.</span>
<span class="cm"> */</span>
<span class="cp">#define CACHEABILITY_ALIGN	0x01000000</span>

<span class="cm">/*</span>
<span class="cm"> * Align a physical address to MAR regions</span>
<span class="cm"> */</span>
<span class="cp">#define CACHE_REGION_START(v) \</span>
<span class="cp">	(((u32) (v)) &amp; ~(CACHEABILITY_ALIGN - 1))</span>
<span class="cp">#define CACHE_REGION_END(v) \</span>
<span class="cp">	(((u32) (v) + (CACHEABILITY_ALIGN - 1)) &amp; ~(CACHEABILITY_ALIGN - 1))</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">__init</span> <span class="n">c6x_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">enable_caching</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">disable_caching</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1_cache_off</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1_cache_on</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1P_cache_global_invalidate</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1D_cache_global_invalidate</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1D_cache_global_writeback</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1D_cache_global_writeback_invalidate</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_set_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_global_writeback_invalidate</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_global_writeback</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1P_cache_block_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1D_cache_block_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1D_cache_block_writeback_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L1D_cache_block_writeback</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_block_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_block_writeback</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_block_writeback_invalidate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span>
						<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_block_invalidate_nowait</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span>
					     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_block_writeback_nowait</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">L2_cache_block_writeback_invalidate_nowait</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span>
						       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">end</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_C6X_CACHE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
