

================================================================
== Vitis HLS Report for 'loop_imperfect'
================================================================
* Date:           Tue Feb 14 07:31:13 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        ImperfectLoop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.846 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  0.168 us|  0.168 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_loop_imperfect_Pipeline_LOOP_I_fu_282  |loop_imperfect_Pipeline_LOOP_I  |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    4|      -|      -|    -|
|Expression       |        -|    -|      0|    427|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      7|     55|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    220|    -|
|Register         |        -|    -|    282|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    4|    289|    702|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      270|  240|  82000|  41000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    1|     ~0|      1|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+---+----+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------------------+--------------------------------+---------+----+---+----+-----+
    |grp_loop_imperfect_Pipeline_LOOP_I_fu_282  |loop_imperfect_Pipeline_LOOP_I  |        0|   0|  7|  55|    0|
    +-------------------------------------------+--------------------------------+---------+----+---+----+-----+
    |Total                                      |                                |        0|   0|  7|  55|    0|
    +-------------------------------------------+--------------------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5s_4ns_10s_11_4_1_U3  |mac_muladd_5s_4ns_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_5s_4ns_11s_11_4_1_U4  |mac_muladd_5s_4ns_11s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_5s_5ns_5s_10_4_1_U5   |mac_muladd_5s_5ns_5s_10_4_1   |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U6       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln886_10_fu_795_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln886_13_fu_704_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln886_14_fu_710_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln886_15_fu_774_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln886_17_fu_719_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln886_18_fu_629_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln886_19_fu_639_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln886_1_fu_749_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln886_20_fu_728_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln886_21_fu_783_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln886_22_fu_801_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln886_2_fu_453_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln886_3_fu_463_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln886_4_fu_762_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln886_5_fu_510_p2      |         +|   0|  0|  10|          10|          10|
    |add_ln886_6_fu_516_p2      |         +|   0|  0|  10|          10|          10|
    |add_ln886_7_fu_522_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln886_8_fu_550_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln886_9_fu_560_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln886_fu_698_p2        |         +|   0|  0|  14|           7|           7|
    |sub_ln1559_1_fu_850_p2     |         -|   0|  0|  14|           1|           6|
    |sub_ln1559_fu_829_p2       |         -|   0|  0|  32|           1|          25|
    |sub_ln886_1_fu_421_p2      |         -|   0|  0|  16|           9|           9|
    |sub_ln886_2_fu_443_p2      |         -|   0|  0|  16|           9|           9|
    |sub_ln886_3_fu_340_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln886_4_fu_597_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln886_5_fu_619_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln886_fu_366_p2        |         -|   0|  0|  15|           8|           8|
    |select_ln1559_1_fu_856_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1559_fu_844_p3    |    select|   0|  0|   6|           1|           6|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 427|         260|         299|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |A_address0  |   45|         11|    5|         55|
    |A_address1  |   41|         10|    5|         50|
    |ap_NS_fsm   |  107|         22|    1|         22|
    |reg_289     |    9|          2|    5|         10|
    |reg_294     |    9|          2|    5|         10|
    |reg_303     |    9|          2|    5|         10|
    +------------+-----+-----------+-----+-----------+
    |Total       |  220|         49|   26|        157|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |A_load_1_reg_928                                        |   5|   0|    5|          0|
    |A_load_4_reg_979                                        |   5|   0|    5|          0|
    |A_load_5_reg_963                                        |   5|   0|    5|          0|
    |A_load_7_reg_990                                        |   5|   0|    5|          0|
    |add_ln886_11_reg_974                                    |  11|   0|   11|          0|
    |add_ln886_12_reg_1030                                   |  11|   0|   11|          0|
    |add_ln886_14_reg_1100                                   |  11|   0|   11|          0|
    |add_ln886_16_reg_1085                                   |  10|   0|   10|          0|
    |add_ln886_19_reg_1090                                   |   7|   0|    7|          0|
    |add_ln886_20_reg_1105                                   |  11|   0|   11|          0|
    |add_ln886_21_reg_1115                                   |  12|   0|   12|          0|
    |add_ln886_22_reg_1120                                   |  12|   0|   12|          0|
    |add_ln886_3_reg_1025                                    |   9|   0|    9|          0|
    |add_ln886_4_reg_1110                                    |  11|   0|   11|          0|
    |add_ln886_6_reg_1045                                    |  10|   0|   10|          0|
    |add_ln886_7_reg_1050                                    |   8|   0|    9|          1|
    |add_ln886_9_reg_1065                                    |  11|   0|   11|          0|
    |add_ln886_reg_1095                                      |   6|   0|    7|          1|
    |ap_CS_fsm                                               |  21|   0|   21|          0|
    |grp_loop_imperfect_Pipeline_LOOP_I_fu_282_ap_start_reg  |   1|   0|    1|          0|
    |reg_289                                                 |   5|   0|    5|          0|
    |reg_294                                                 |   5|   0|    5|          0|
    |reg_299                                                 |   5|   0|    5|          0|
    |reg_303                                                 |   5|   0|    5|          0|
    |select_ln1559_1_reg_1152                                |   6|   0|    6|          0|
    |sub_ln1559_1_reg_1147                                   |   6|   0|    6|          0|
    |sub_ln886_1_reg_1000                                    |   8|   0|    9|          1|
    |sub_ln886_2_reg_1005                                    |   9|   0|    9|          0|
    |sub_ln886_4_reg_1070                                    |   9|   0|   10|          1|
    |sub_ln886_5_reg_1075                                    |  10|   0|   10|          0|
    |tmp_2_reg_1141                                          |   6|   0|    6|          0|
    |tmp_reg_1125                                            |   1|   0|    1|          0|
    |trunc_ln1559_reg_1136                                   |  25|   0|   25|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 282|   0|  286|          4|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|A_address0  |  out|    5|   ap_memory|               A|         array|
|A_ce0       |  out|    1|   ap_memory|               A|         array|
|A_q0        |   in|    5|   ap_memory|               A|         array|
|A_address1  |  out|    5|   ap_memory|               A|         array|
|A_ce1       |  out|    1|   ap_memory|               A|         array|
|A_q1        |   in|    5|   ap_memory|               A|         array|
|B_address0  |  out|    5|   ap_memory|               B|         array|
|B_ce0       |  out|    1|   ap_memory|               B|         array|
|B_we0       |  out|    1|   ap_memory|               B|         array|
|B_d0        |  out|    6|   ap_memory|               B|         array|
+------------+-----+-----+------------+----------------+--------------+

