# ALU_SV_Verification
Design and Verification of ALU with SystemVerilog Environment 
