// Seed: 3893932195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = id_7;
  assign id_4  = id_3;
  always #1 begin
    if (id_12) id_4 = ((id_7));
  end
  wire id_14;
  assign id_4 = 1;
  rtran (id_8, 1, 1);
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1
);
  tri id_3;
  always @(posedge 1) begin
    id_3 = 1'b0;
  end
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
