# do MI-CircuitosDigitais-Problema-3.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:45 on Feb 18,2024
# vlog -work work MI-CircuitosDigitais-Problema-3.vo 
# -- Compiling module pbl
# 
# Top level modules:
# 	pbl
# End time: 16:13:45 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:45 on Feb 18,2024
# vlog -work work Waveform12.vwf.vt 
# -- Compiling module pbl_vlg_vec_tst
# 
# Top level modules:
# 	pbl_vlg_vec_tst
# End time: 16:13:45 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.pbl_vlg_vec_tst 
# Start time: 16:13:45 on Feb 18,2024
# Loading work.pbl_vlg_vec_tst
# Loading work.pbl
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform12.vwf.vt(78)
#    Time: 100 us  Iteration: 0  Instance: /pbl_vlg_vec_tst
# End time: 16:13:46 on Feb 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
