#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdce88510 .scope module, "Ej1Mealy_TB" "Ej1Mealy_TB" 2 2;
 .timescale -4 -4;
v0x7fffdcea97a0_0 .net "B1", 0 0, v0x7fffdcea8a30_0;  1 drivers
v0x7fffdcea9860_0 .net "B2", 0 0, v0x7fffdcea8af0_0;  1 drivers
v0x7fffdcea9930_0 .net "Clock", 0 0, v0x7fffdce889e0_0;  1 drivers
v0x7fffdcea9a00_0 .var "I", 0 0;
v0x7fffdcea9aa0_0 .var "R", 0 0;
v0x7fffdcea9b90_0 .var "S", 0 0;
S_0x7fffdce88690 .scope module, "Clk" "clock_gen" 2 7, 2 56 0, S_0x7fffdce88510;
 .timescale -4 -4;
    .port_info 0 /OUTPUT 1 "clk"
P_0x7fffdce835c0 .param/l "PERIOD" 0 2 58, +C4<00000000000000000000000000001010>;
v0x7fffdce889e0_0 .var "clk", 0 0;
S_0x7fffdce88810 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 2 63, 2 63 0, S_0x7fffdce88690;
 .timescale -4 -4;
S_0x7fffdcea86a0 .scope module, "Ej" "Ej1Mealy" 2 8, 2 74 0, S_0x7fffdce88510;
 .timescale -4 -4;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "R"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "I"
    .port_info 4 /OUTPUT 1 "B1"
    .port_info 5 /OUTPUT 1 "B2"
L_0x7fffdce78770 .functor NOT 1, v0x7fffdcea9b90_0, C4<0>, C4<0>, C4<0>;
L_0x7fffdcea9ce0 .functor AND 1, L_0x7fffdce78770, v0x7fffdcea9a00_0, C4<1>, C4<1>;
L_0x7fffdcea9df0 .functor AND 1, v0x7fffdcea9620_0, v0x7fffdcea9b90_0, C4<1>, C4<1>;
L_0x7fffdcea9e60 .functor AND 1, L_0x7fffdcea9df0, v0x7fffdcea9a00_0, C4<1>, C4<1>;
L_0x7fffdcea9f80 .functor NOT 1, v0x7fffdcea9b90_0, C4<0>, C4<0>, C4<0>;
L_0x7fffdcea9ff0 .functor AND 1, v0x7fffdcea9620_0, L_0x7fffdcea9f80, C4<1>, C4<1>;
L_0x7fffdceaa120 .functor NOT 1, v0x7fffdcea9a00_0, C4<0>, C4<0>, C4<0>;
L_0x7fffdceaa190 .functor AND 1, L_0x7fffdcea9ff0, L_0x7fffdceaa120, C4<1>, C4<1>;
L_0x7fffdceaa2a0 .functor OR 1, L_0x7fffdcea9e60, L_0x7fffdceaa190, C4<0>, C4<0>;
v0x7fffdcea8950_0 .var "Aux", 0 0;
v0x7fffdcea8a30_0 .var "B1", 0 0;
v0x7fffdcea8af0_0 .var "B2", 0 0;
v0x7fffdcea8bc0_0 .net "Clock", 0 0, v0x7fffdce889e0_0;  alias, 1 drivers
v0x7fffdcea8c90_0 .net "I", 0 0, v0x7fffdcea9a00_0;  1 drivers
v0x7fffdcea8d80_0 .net "R", 0 0, v0x7fffdcea9aa0_0;  1 drivers
v0x7fffdcea8e40_0 .net "S", 0 0, v0x7fffdcea9b90_0;  1 drivers
v0x7fffdcea8f00_0 .net "T", 0 0, L_0x7fffdceaa2a0;  1 drivers
v0x7fffdcea8fc0_0 .net "Y", 0 0, L_0x7fffdcea9ce0;  1 drivers
v0x7fffdcea9080_0 .net *"_s0", 0 0, L_0x7fffdce78770;  1 drivers
v0x7fffdcea9160_0 .net *"_s10", 0 0, L_0x7fffdcea9ff0;  1 drivers
v0x7fffdcea9220_0 .net *"_s12", 0 0, L_0x7fffdceaa120;  1 drivers
v0x7fffdcea9300_0 .net *"_s14", 0 0, L_0x7fffdceaa190;  1 drivers
v0x7fffdcea93c0_0 .net *"_s4", 0 0, L_0x7fffdcea9df0;  1 drivers
v0x7fffdcea9480_0 .net *"_s6", 0 0, L_0x7fffdcea9e60;  1 drivers
v0x7fffdcea9540_0 .net *"_s8", 0 0, L_0x7fffdcea9f80;  1 drivers
v0x7fffdcea9620_0 .var "y", 0 0;
E_0x7fffdce7a870 .event edge, v0x7fffdcea8950_0, v0x7fffdcea8c90_0, v0x7fffdcea8e40_0;
E_0x7fffdce7a760 .event posedge, v0x7fffdcea8d80_0, v0x7fffdce889e0_0;
    .scope S_0x7fffdce88690;
T_0 ;
    %fork t_1, S_0x7fffdce88810;
    %jmp t_0;
    .scope S_0x7fffdce88810;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdce889e0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdce889e0_0, 0;
    %delay 5, 0;
    %end;
    .scope S_0x7fffdce88690;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdcea86a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea8950_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fffdcea86a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9620_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fffdcea86a0;
T_3 ;
    %wait E_0x7fffdce7a760;
    %load/vec4 v0x7fffdcea8d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdcea9620_0, 0;
    %load/vec4 v0x7fffdcea8c90_0;
    %inv;
    %load/vec4 v0x7fffdcea9620_0;
    %load/vec4 v0x7fffdcea8950_0;
    %inv;
    %and;
    %load/vec4 v0x7fffdcea8e40_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fffdcea8af0_0, 0, 1;
    %load/vec4 v0x7fffdcea8c90_0;
    %inv;
    %load/vec4 v0x7fffdcea9620_0;
    %load/vec4 v0x7fffdcea8950_0;
    %and;
    %load/vec4 v0x7fffdcea8e40_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fffdcea8a30_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffdcea8fc0_0;
    %assign/vec4 v0x7fffdcea9620_0, 0;
    %load/vec4 v0x7fffdcea8c90_0;
    %inv;
    %load/vec4 v0x7fffdcea9620_0;
    %load/vec4 v0x7fffdcea8950_0;
    %inv;
    %and;
    %load/vec4 v0x7fffdcea8e40_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fffdcea8af0_0, 0, 1;
    %load/vec4 v0x7fffdcea8c90_0;
    %inv;
    %load/vec4 v0x7fffdcea9620_0;
    %load/vec4 v0x7fffdcea8950_0;
    %and;
    %load/vec4 v0x7fffdcea8e40_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fffdcea8a30_0, 0, 1;
    %load/vec4 v0x7fffdcea8f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffdcea8950_0;
    %inv;
    %assign/vec4 v0x7fffdcea8950_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdcea86a0;
T_4 ;
    %wait E_0x7fffdce7a870;
    %load/vec4 v0x7fffdcea8c90_0;
    %inv;
    %load/vec4 v0x7fffdcea9620_0;
    %load/vec4 v0x7fffdcea8950_0;
    %inv;
    %and;
    %load/vec4 v0x7fffdcea8e40_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fffdcea8af0_0, 0, 1;
    %load/vec4 v0x7fffdcea8c90_0;
    %inv;
    %load/vec4 v0x7fffdcea9620_0;
    %load/vec4 v0x7fffdcea8950_0;
    %and;
    %load/vec4 v0x7fffdcea8e40_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fffdcea8a30_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffdce88510;
T_5 ;
    %vpi_call 2 12 "$display", "Clock R S I B1 B2" {0 0 0};
    %vpi_call 2 13 "$monitor", "%b %b %b %b %b %b", v0x7fffdcea9930_0, v0x7fffdcea9aa0_0, v0x7fffdcea9b90_0, v0x7fffdcea9a00_0, v0x7fffdcea97a0_0, v0x7fffdcea9860_0 {0 0 0};
    %delay 0, 0;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9a00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9a00_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9a00_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9a00_0, 0, 1;
    %delay 35, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9a00_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9a00_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdcea9aa0_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9aa0_0, 0, 1;
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdcea9a00_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Ej1Mealy_TB.v";
