==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 25 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 256.105 MB.
INFO: [HLS 200-10] Analyzing design file 'fast_src/fast_protocol.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fast_src/fast_encoder.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fast_src/fast_decoder.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.551 seconds; current allocated memory: 259.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,161 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,208 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 737 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 715 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,272 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 590 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 590 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 694 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 689 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 687 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 677 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 699 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_429_2' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:429:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_409_1' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:409:31)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:391:46)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_2' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:192:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:119:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:116:41)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_310_4' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:310:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_242_3' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:242:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (fast_src/fast_protocol.cpp:239:41)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_429_2' (fast_src/fast_protocol.cpp:429:31) in function 'txPath' completely with a factor of 8 (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_409_1' (fast_src/fast_protocol.cpp:409:31) in function 'txPath' completely with a factor of 4 (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (fast_src/fast_protocol.cpp:391:46) in function 'txPath' completely with a factor of 15 (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'txPath' completely with a factor of 1 (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_2' (fast_src/fast_protocol.cpp:192:31) in function 'rxPath' completely with a factor of 4 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (fast_src/fast_protocol.cpp:119:20) in function 'rxPath' completely with a factor of 8 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (fast_src/fast_protocol.cpp:116:41) in function 'rxPath' completely with a factor of 15 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'rxPath' completely with a factor of 1 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_310_4' (fast_src/fast_protocol.cpp:310:31) in function 'rxPath' completely with a factor of 4 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_242_3' (fast_src/fast_protocol.cpp:242:20) in function 'rxPath' completely with a factor of 8 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (fast_src/fast_protocol.cpp:239:41) in function 'rxPath' completely with a factor of 15 (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'rxPath(hls::stream<axiWord, 0>&, hls::stream<metadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<bool, 0>&, hls::stream<metadata, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<order, 0>&)' (fast_src/fast_protocol.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(double)' into 'txPath(hls::stream<metadata, 0>&, hls::stream<axiWord, 0>&, hls::stream<metadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<order, 0>&)' (fast_src/fast_protocol.cpp:354:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_message': Complete partitioning on dimension 1. (fast_src/fast_protocol.cpp:116:19)
INFO: [HLS 214-248] Applying array_partition to 'encoded_message149': Complete partitioning on dimension 1. (fast_src/fast_protocol.cpp:239:19)
INFO: [HLS 214-248] Applying array_partition to 'encoded_message': Complete partitioning on dimension 1. (fast_src/fast_protocol.cpp:391:24)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'lbRxMetadataIn' with compact=bit mode in 96-bits (fast_src/fast_protocol.cpp:516:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'lbTxMetadataOut' with compact=bit mode in 96-bits (fast_src/fast_protocol.cpp:516:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'order_to_book' with compact=bit mode in 64-bits (fast_src/fast_protocol.cpp:516:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'order_from_book' with compact=bit mode in 64-bits (fast_src/fast_protocol.cpp:516:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.819 seconds; current allocated memory: 261.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 261.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 267.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 269.840 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'fast_protocol' (fast_src/fast_protocol.cpp:501:1), detected/extracted 2 process function(s): 
	 'rxPath'
	 'txPath'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_src/fast_protocol.cpp:376:42) to (fast_src/fast_protocol.cpp:450:9) in function 'txPath'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_src/fast_protocol.cpp:122:45) to (fast_src/fast_protocol.cpp:218:9) in function 'rxPath'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fast_src/fast_protocol.cpp:245:45) to (fast_src/fast_protocol.cpp:336:9) in function 'rxPath'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'txPath' (fast_src/fast_protocol.cpp:347:9)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 292.812 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 304.637 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fast_protocol' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rxPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rxPath'.
WARNING: [HLS 200-880] The II Violation in module 'rxPath' (function 'rxPath'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('next_state_1_write_ln100', fast_src/fast_protocol.cpp:100) of variable 'select_ln100', fast_src/fast_protocol.cpp:100 on static variable 'next_state_1' and 'load' operation 3 bit ('next_state_1_load', fast_src/fast_protocol.cpp:56) on static variable 'next_state_1'.
WARNING: [HLS 200-880] The II Violation in module 'rxPath' (function 'rxPath'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('lbRxDataIn_read_1', fast_src/fast_protocol.cpp:96) on port 'lbRxDataIn' (fast_src/fast_protocol.cpp:96) and axis request operation ('tmp_12', fast_src/fast_protocol.cpp:78) on port 'lbRxDataIn' (fast_src/fast_protocol.cpp:78).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, function 'rxPath'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 311.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 312.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'txPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'txPath'.
WARNING: [HLS 200-880] The II Violation in module 'txPath' (function 'txPath'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('next_state_write_ln495', fast_src/fast_protocol.cpp:495) of constant 0 on static variable 'next_state' and 'load' operation 2 bit ('next_state_load', fast_src/fast_protocol.cpp:367) on static variable 'next_state'.
WARNING: [HLS 200-880] The II Violation in module 'txPath' (function 'txPath'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('next_state_write_ln448', fast_src/fast_protocol.cpp:448) of constant 1 on static variable 'next_state' and 'load' operation 2 bit ('next_state_load', fast_src/fast_protocol.cpp:367) on static variable 'next_state'.
WARNING: [HLS 200-880] The II Violation in module 'txPath' (function 'txPath'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('metadata_from_book_read', fast_src/fast_protocol.cpp:377) on port 'metadata_from_book' (fast_src/fast_protocol.cpp:377) and axis request operation ('tmp', fast_src/fast_protocol.cpp:371) on port 'metadata_from_book' (fast_src/fast_protocol.cpp:371).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, function 'txPath'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 314.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 314.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_protocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 314.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 315.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rxPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'next_state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'first_packet' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'second_packet' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'openPortWaitTime' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_order_price' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_order_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_order_orderID' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'temp_order_type' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_3_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_3_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rxPath'.
INFO: [RTMG 210-279] Implementing memory 'fast_protocol_rxPath_POW10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 320.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'txPath' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'next_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'first_packet_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'second_packet_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lbPacketLength' is power-on initialization.
WARNING: [RTGEN 206-101] RTL name 'sparsemux_11_4_4_1_1' is changed to 'sparsemux_11_4_4_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_32_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_4_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'txPath'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.794 seconds; current allocated memory: 327.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_protocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbRxDataIn' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbRxMetadataIn' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbRequestPortOpenOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbPortOpenReplyIn' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbTxDataOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbTxMetadataOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/lbTxLengthOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/tagsIn' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/tagsOut' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/metadata_to_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/metadata_from_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/time_to_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/time_from_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/order_to_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_protocol/order_from_book' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fast_protocol' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process rxPath is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process txPath is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rxPath is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for fast_protocol
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_protocol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 331.816 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 333.965 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 338.422 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fast_protocol.
INFO: [VLOG 209-307] Generating Verilog RTL for fast_protocol.
INFO: [HLS 200-789] **** Estimated Fmax: 57.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:22; Allocated memory: 82.836 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file fast_hls/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:14; Allocated memory: 3.820 MB.
