|ARM_FPGA
CLOCK_50 => CLOCK_50.IN1
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>


|ARM_FPGA|ARM:top
clk => clk.IN8
rst => rst.IN8


|ARM_FPGA|ARM:top|IF:if_stage
clk => clk.IN1
rst => rst.IN1
Branch_Address[0] => Branch_Address[0].IN1
Branch_Address[1] => Branch_Address[1].IN1
Branch_Address[2] => Branch_Address[2].IN1
Branch_Address[3] => Branch_Address[3].IN1
Branch_Address[4] => Branch_Address[4].IN1
Branch_Address[5] => Branch_Address[5].IN1
Branch_Address[6] => Branch_Address[6].IN1
Branch_Address[7] => Branch_Address[7].IN1
Branch_Address[8] => Branch_Address[8].IN1
Branch_Address[9] => Branch_Address[9].IN1
Branch_Address[10] => Branch_Address[10].IN1
Branch_Address[11] => Branch_Address[11].IN1
Branch_Address[12] => Branch_Address[12].IN1
Branch_Address[13] => Branch_Address[13].IN1
Branch_Address[14] => Branch_Address[14].IN1
Branch_Address[15] => Branch_Address[15].IN1
Branch_Address[16] => Branch_Address[16].IN1
Branch_Address[17] => Branch_Address[17].IN1
Branch_Address[18] => Branch_Address[18].IN1
Branch_Address[19] => Branch_Address[19].IN1
Branch_Address[20] => Branch_Address[20].IN1
Branch_Address[21] => Branch_Address[21].IN1
Branch_Address[22] => Branch_Address[22].IN1
Branch_Address[23] => Branch_Address[23].IN1
Branch_Address[24] => Branch_Address[24].IN1
Branch_Address[25] => Branch_Address[25].IN1
Branch_Address[26] => Branch_Address[26].IN1
Branch_Address[27] => Branch_Address[27].IN1
Branch_Address[28] => Branch_Address[28].IN1
Branch_Address[29] => Branch_Address[29].IN1
Branch_Address[30] => Branch_Address[30].IN1
Branch_Address[31] => Branch_Address[31].IN1
Branch_Tacken => Branch_Tacken.IN1
Freeze => Freeze.IN1
PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
Inst_Out[0] <= inst_mem:mem.inst
Inst_Out[1] <= inst_mem:mem.inst
Inst_Out[2] <= inst_mem:mem.inst
Inst_Out[3] <= inst_mem:mem.inst
Inst_Out[4] <= inst_mem:mem.inst
Inst_Out[5] <= inst_mem:mem.inst
Inst_Out[6] <= inst_mem:mem.inst
Inst_Out[7] <= inst_mem:mem.inst
Inst_Out[8] <= inst_mem:mem.inst
Inst_Out[9] <= inst_mem:mem.inst
Inst_Out[10] <= inst_mem:mem.inst
Inst_Out[11] <= inst_mem:mem.inst
Inst_Out[12] <= inst_mem:mem.inst
Inst_Out[13] <= inst_mem:mem.inst
Inst_Out[14] <= inst_mem:mem.inst
Inst_Out[15] <= inst_mem:mem.inst
Inst_Out[16] <= inst_mem:mem.inst
Inst_Out[17] <= inst_mem:mem.inst
Inst_Out[18] <= inst_mem:mem.inst
Inst_Out[19] <= inst_mem:mem.inst
Inst_Out[20] <= inst_mem:mem.inst
Inst_Out[21] <= inst_mem:mem.inst
Inst_Out[22] <= inst_mem:mem.inst
Inst_Out[23] <= inst_mem:mem.inst
Inst_Out[24] <= inst_mem:mem.inst
Inst_Out[25] <= inst_mem:mem.inst
Inst_Out[26] <= inst_mem:mem.inst
Inst_Out[27] <= inst_mem:mem.inst
Inst_Out[28] <= inst_mem:mem.inst
Inst_Out[29] <= inst_mem:mem.inst
Inst_Out[30] <= inst_mem:mem.inst
Inst_Out[31] <= inst_mem:mem.inst


|ARM_FPGA|ARM:top|IF:if_stage|Adder:adder
pc[0] => out[0].DATAIN
pc[1] => out[1].DATAIN
pc[2] => Add0.IN60
pc[3] => Add0.IN59
pc[4] => Add0.IN58
pc[5] => Add0.IN57
pc[6] => Add0.IN56
pc[7] => Add0.IN55
pc[8] => Add0.IN54
pc[9] => Add0.IN53
pc[10] => Add0.IN52
pc[11] => Add0.IN51
pc[12] => Add0.IN50
pc[13] => Add0.IN49
pc[14] => Add0.IN48
pc[15] => Add0.IN47
pc[16] => Add0.IN46
pc[17] => Add0.IN45
pc[18] => Add0.IN44
pc[19] => Add0.IN43
pc[20] => Add0.IN42
pc[21] => Add0.IN41
pc[22] => Add0.IN40
pc[23] => Add0.IN39
pc[24] => Add0.IN38
pc[25] => Add0.IN37
pc[26] => Add0.IN36
pc[27] => Add0.IN35
pc[28] => Add0.IN34
pc[29] => Add0.IN33
pc[30] => Add0.IN32
pc[31] => Add0.IN31
out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|IF:if_stage|inst_mem:mem
addr[0] => Add0.IN64
addr[0] => Mux8.IN263
addr[0] => Mux9.IN263
addr[0] => Mux10.IN263
addr[0] => Mux11.IN263
addr[0] => Mux12.IN263
addr[0] => Mux13.IN263
addr[0] => Mux14.IN263
addr[0] => Mux15.IN263
addr[0] => Add2.IN64
addr[0] => Mux24.IN263
addr[0] => Mux25.IN263
addr[0] => Mux26.IN263
addr[0] => Mux27.IN263
addr[0] => Mux28.IN263
addr[0] => Mux29.IN263
addr[0] => Mux30.IN263
addr[0] => Mux31.IN263
addr[1] => Add0.IN63
addr[1] => Add1.IN62
addr[1] => Add2.IN63
addr[1] => Mux24.IN262
addr[1] => Mux25.IN262
addr[1] => Mux26.IN262
addr[1] => Mux27.IN262
addr[1] => Mux28.IN262
addr[1] => Mux29.IN262
addr[1] => Mux30.IN262
addr[1] => Mux31.IN262
addr[2] => Add0.IN62
addr[2] => Add1.IN61
addr[2] => Add2.IN62
addr[2] => Mux24.IN261
addr[2] => Mux25.IN261
addr[2] => Mux26.IN261
addr[2] => Mux27.IN261
addr[2] => Mux28.IN261
addr[2] => Mux29.IN261
addr[2] => Mux30.IN261
addr[2] => Mux31.IN261
addr[3] => Add0.IN61
addr[3] => Add1.IN60
addr[3] => Add2.IN61
addr[3] => Mux24.IN260
addr[3] => Mux25.IN260
addr[3] => Mux26.IN260
addr[3] => Mux27.IN260
addr[3] => Mux28.IN260
addr[3] => Mux29.IN260
addr[3] => Mux30.IN260
addr[3] => Mux31.IN260
addr[4] => Add0.IN60
addr[4] => Add1.IN59
addr[4] => Add2.IN60
addr[4] => Mux24.IN259
addr[4] => Mux25.IN259
addr[4] => Mux26.IN259
addr[4] => Mux27.IN259
addr[4] => Mux28.IN259
addr[4] => Mux29.IN259
addr[4] => Mux30.IN259
addr[4] => Mux31.IN259
addr[5] => Add0.IN59
addr[5] => Add1.IN58
addr[5] => Add2.IN59
addr[5] => Mux24.IN258
addr[5] => Mux25.IN258
addr[5] => Mux26.IN258
addr[5] => Mux27.IN258
addr[5] => Mux28.IN258
addr[5] => Mux29.IN258
addr[5] => Mux30.IN258
addr[5] => Mux31.IN258
addr[6] => Add0.IN58
addr[6] => Add1.IN57
addr[6] => Add2.IN58
addr[6] => Mux24.IN257
addr[6] => Mux25.IN257
addr[6] => Mux26.IN257
addr[6] => Mux27.IN257
addr[6] => Mux28.IN257
addr[6] => Mux29.IN257
addr[6] => Mux30.IN257
addr[6] => Mux31.IN257
addr[7] => Add0.IN57
addr[7] => Add1.IN56
addr[7] => Add2.IN57
addr[7] => Mux24.IN256
addr[7] => Mux25.IN256
addr[7] => Mux26.IN256
addr[7] => Mux27.IN256
addr[7] => Mux28.IN256
addr[7] => Mux29.IN256
addr[7] => Mux30.IN256
addr[7] => Mux31.IN256
addr[8] => Add0.IN56
addr[8] => Add1.IN55
addr[8] => Add2.IN56
addr[9] => Add0.IN55
addr[9] => Add1.IN54
addr[9] => Add2.IN55
addr[10] => Add0.IN54
addr[10] => Add1.IN53
addr[10] => Add2.IN54
addr[11] => Add0.IN53
addr[11] => Add1.IN52
addr[11] => Add2.IN53
addr[12] => Add0.IN52
addr[12] => Add1.IN51
addr[12] => Add2.IN52
addr[13] => Add0.IN51
addr[13] => Add1.IN50
addr[13] => Add2.IN51
addr[14] => Add0.IN50
addr[14] => Add1.IN49
addr[14] => Add2.IN50
addr[15] => Add0.IN49
addr[15] => Add1.IN48
addr[15] => Add2.IN49
addr[16] => Add0.IN48
addr[16] => Add1.IN47
addr[16] => Add2.IN48
addr[17] => Add0.IN47
addr[17] => Add1.IN46
addr[17] => Add2.IN47
addr[18] => Add0.IN46
addr[18] => Add1.IN45
addr[18] => Add2.IN46
addr[19] => Add0.IN45
addr[19] => Add1.IN44
addr[19] => Add2.IN45
addr[20] => Add0.IN44
addr[20] => Add1.IN43
addr[20] => Add2.IN44
addr[21] => Add0.IN43
addr[21] => Add1.IN42
addr[21] => Add2.IN43
addr[22] => Add0.IN42
addr[22] => Add1.IN41
addr[22] => Add2.IN42
addr[23] => Add0.IN41
addr[23] => Add1.IN40
addr[23] => Add2.IN41
addr[24] => Add0.IN40
addr[24] => Add1.IN39
addr[24] => Add2.IN40
addr[25] => Add0.IN39
addr[25] => Add1.IN38
addr[25] => Add2.IN39
addr[26] => Add0.IN38
addr[26] => Add1.IN37
addr[26] => Add2.IN38
addr[27] => Add0.IN37
addr[27] => Add1.IN36
addr[27] => Add2.IN37
addr[28] => Add0.IN36
addr[28] => Add1.IN35
addr[28] => Add2.IN36
addr[29] => Add0.IN35
addr[29] => Add1.IN34
addr[29] => Add2.IN35
addr[30] => Add0.IN34
addr[30] => Add1.IN33
addr[30] => Add2.IN34
addr[31] => Add0.IN33
addr[31] => Add1.IN32
addr[31] => Add2.IN33
inst[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|IF:if_stage|IF_MUX:mux
PC[0] => IF_mux_out.DATAB
PC[1] => IF_mux_out.DATAB
PC[2] => IF_mux_out.DATAB
PC[3] => IF_mux_out.DATAB
PC[4] => IF_mux_out.DATAB
PC[5] => IF_mux_out.DATAB
PC[6] => IF_mux_out.DATAB
PC[7] => IF_mux_out.DATAB
PC[8] => IF_mux_out.DATAB
PC[9] => IF_mux_out.DATAB
PC[10] => IF_mux_out.DATAB
PC[11] => IF_mux_out.DATAB
PC[12] => IF_mux_out.DATAB
PC[13] => IF_mux_out.DATAB
PC[14] => IF_mux_out.DATAB
PC[15] => IF_mux_out.DATAB
PC[16] => IF_mux_out.DATAB
PC[17] => IF_mux_out.DATAB
PC[18] => IF_mux_out.DATAB
PC[19] => IF_mux_out.DATAB
PC[20] => IF_mux_out.DATAB
PC[21] => IF_mux_out.DATAB
PC[22] => IF_mux_out.DATAB
PC[23] => IF_mux_out.DATAB
PC[24] => IF_mux_out.DATAB
PC[25] => IF_mux_out.DATAB
PC[26] => IF_mux_out.DATAB
PC[27] => IF_mux_out.DATAB
PC[28] => IF_mux_out.DATAB
PC[29] => IF_mux_out.DATAB
PC[30] => IF_mux_out.DATAB
PC[31] => IF_mux_out.DATAB
Branch_Address[0] => IF_mux_out.DATAA
Branch_Address[1] => IF_mux_out.DATAA
Branch_Address[2] => IF_mux_out.DATAA
Branch_Address[3] => IF_mux_out.DATAA
Branch_Address[4] => IF_mux_out.DATAA
Branch_Address[5] => IF_mux_out.DATAA
Branch_Address[6] => IF_mux_out.DATAA
Branch_Address[7] => IF_mux_out.DATAA
Branch_Address[8] => IF_mux_out.DATAA
Branch_Address[9] => IF_mux_out.DATAA
Branch_Address[10] => IF_mux_out.DATAA
Branch_Address[11] => IF_mux_out.DATAA
Branch_Address[12] => IF_mux_out.DATAA
Branch_Address[13] => IF_mux_out.DATAA
Branch_Address[14] => IF_mux_out.DATAA
Branch_Address[15] => IF_mux_out.DATAA
Branch_Address[16] => IF_mux_out.DATAA
Branch_Address[17] => IF_mux_out.DATAA
Branch_Address[18] => IF_mux_out.DATAA
Branch_Address[19] => IF_mux_out.DATAA
Branch_Address[20] => IF_mux_out.DATAA
Branch_Address[21] => IF_mux_out.DATAA
Branch_Address[22] => IF_mux_out.DATAA
Branch_Address[23] => IF_mux_out.DATAA
Branch_Address[24] => IF_mux_out.DATAA
Branch_Address[25] => IF_mux_out.DATAA
Branch_Address[26] => IF_mux_out.DATAA
Branch_Address[27] => IF_mux_out.DATAA
Branch_Address[28] => IF_mux_out.DATAA
Branch_Address[29] => IF_mux_out.DATAA
Branch_Address[30] => IF_mux_out.DATAA
Branch_Address[31] => IF_mux_out.DATAA
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
Branch_Tacken => IF_mux_out.OUTPUTSELECT
IF_mux_out[0] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[1] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[2] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[3] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[4] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[5] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[6] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[7] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[8] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[9] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[10] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[11] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[12] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[13] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[14] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[15] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[16] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[17] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[18] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[19] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[20] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[21] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[22] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[23] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[24] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[25] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[26] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[27] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[28] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[29] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[30] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE
IF_mux_out[31] <= IF_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|IF:if_stage|PC_reg:pc_reg
clk => PC_reg_out[0]~reg0.CLK
clk => PC_reg_out[1]~reg0.CLK
clk => PC_reg_out[2]~reg0.CLK
clk => PC_reg_out[3]~reg0.CLK
clk => PC_reg_out[4]~reg0.CLK
clk => PC_reg_out[5]~reg0.CLK
clk => PC_reg_out[6]~reg0.CLK
clk => PC_reg_out[7]~reg0.CLK
clk => PC_reg_out[8]~reg0.CLK
clk => PC_reg_out[9]~reg0.CLK
clk => PC_reg_out[10]~reg0.CLK
clk => PC_reg_out[11]~reg0.CLK
clk => PC_reg_out[12]~reg0.CLK
clk => PC_reg_out[13]~reg0.CLK
clk => PC_reg_out[14]~reg0.CLK
clk => PC_reg_out[15]~reg0.CLK
clk => PC_reg_out[16]~reg0.CLK
clk => PC_reg_out[17]~reg0.CLK
clk => PC_reg_out[18]~reg0.CLK
clk => PC_reg_out[19]~reg0.CLK
clk => PC_reg_out[20]~reg0.CLK
clk => PC_reg_out[21]~reg0.CLK
clk => PC_reg_out[22]~reg0.CLK
clk => PC_reg_out[23]~reg0.CLK
clk => PC_reg_out[24]~reg0.CLK
clk => PC_reg_out[25]~reg0.CLK
clk => PC_reg_out[26]~reg0.CLK
clk => PC_reg_out[27]~reg0.CLK
clk => PC_reg_out[28]~reg0.CLK
clk => PC_reg_out[29]~reg0.CLK
clk => PC_reg_out[30]~reg0.CLK
clk => PC_reg_out[31]~reg0.CLK
rst => PC_reg_out[0]~reg0.ACLR
rst => PC_reg_out[1]~reg0.ACLR
rst => PC_reg_out[2]~reg0.ACLR
rst => PC_reg_out[3]~reg0.ACLR
rst => PC_reg_out[4]~reg0.ACLR
rst => PC_reg_out[5]~reg0.ACLR
rst => PC_reg_out[6]~reg0.ACLR
rst => PC_reg_out[7]~reg0.ACLR
rst => PC_reg_out[8]~reg0.ACLR
rst => PC_reg_out[9]~reg0.ACLR
rst => PC_reg_out[10]~reg0.ACLR
rst => PC_reg_out[11]~reg0.ACLR
rst => PC_reg_out[12]~reg0.ACLR
rst => PC_reg_out[13]~reg0.ACLR
rst => PC_reg_out[14]~reg0.ACLR
rst => PC_reg_out[15]~reg0.ACLR
rst => PC_reg_out[16]~reg0.ACLR
rst => PC_reg_out[17]~reg0.ACLR
rst => PC_reg_out[18]~reg0.ACLR
rst => PC_reg_out[19]~reg0.ACLR
rst => PC_reg_out[20]~reg0.ACLR
rst => PC_reg_out[21]~reg0.ACLR
rst => PC_reg_out[22]~reg0.ACLR
rst => PC_reg_out[23]~reg0.ACLR
rst => PC_reg_out[24]~reg0.ACLR
rst => PC_reg_out[25]~reg0.ACLR
rst => PC_reg_out[26]~reg0.ACLR
rst => PC_reg_out[27]~reg0.ACLR
rst => PC_reg_out[28]~reg0.ACLR
rst => PC_reg_out[29]~reg0.ACLR
rst => PC_reg_out[30]~reg0.ACLR
rst => PC_reg_out[31]~reg0.ACLR
IF_mux_out[0] => PC_reg_out[0]~reg0.DATAIN
IF_mux_out[1] => PC_reg_out[1]~reg0.DATAIN
IF_mux_out[2] => PC_reg_out[2]~reg0.DATAIN
IF_mux_out[3] => PC_reg_out[3]~reg0.DATAIN
IF_mux_out[4] => PC_reg_out[4]~reg0.DATAIN
IF_mux_out[5] => PC_reg_out[5]~reg0.DATAIN
IF_mux_out[6] => PC_reg_out[6]~reg0.DATAIN
IF_mux_out[7] => PC_reg_out[7]~reg0.DATAIN
IF_mux_out[8] => PC_reg_out[8]~reg0.DATAIN
IF_mux_out[9] => PC_reg_out[9]~reg0.DATAIN
IF_mux_out[10] => PC_reg_out[10]~reg0.DATAIN
IF_mux_out[11] => PC_reg_out[11]~reg0.DATAIN
IF_mux_out[12] => PC_reg_out[12]~reg0.DATAIN
IF_mux_out[13] => PC_reg_out[13]~reg0.DATAIN
IF_mux_out[14] => PC_reg_out[14]~reg0.DATAIN
IF_mux_out[15] => PC_reg_out[15]~reg0.DATAIN
IF_mux_out[16] => PC_reg_out[16]~reg0.DATAIN
IF_mux_out[17] => PC_reg_out[17]~reg0.DATAIN
IF_mux_out[18] => PC_reg_out[18]~reg0.DATAIN
IF_mux_out[19] => PC_reg_out[19]~reg0.DATAIN
IF_mux_out[20] => PC_reg_out[20]~reg0.DATAIN
IF_mux_out[21] => PC_reg_out[21]~reg0.DATAIN
IF_mux_out[22] => PC_reg_out[22]~reg0.DATAIN
IF_mux_out[23] => PC_reg_out[23]~reg0.DATAIN
IF_mux_out[24] => PC_reg_out[24]~reg0.DATAIN
IF_mux_out[25] => PC_reg_out[25]~reg0.DATAIN
IF_mux_out[26] => PC_reg_out[26]~reg0.DATAIN
IF_mux_out[27] => PC_reg_out[27]~reg0.DATAIN
IF_mux_out[28] => PC_reg_out[28]~reg0.DATAIN
IF_mux_out[29] => PC_reg_out[29]~reg0.DATAIN
IF_mux_out[30] => PC_reg_out[30]~reg0.DATAIN
IF_mux_out[31] => PC_reg_out[31]~reg0.DATAIN
Freeze => PC_reg_out[0]~reg0.ENA
Freeze => PC_reg_out[31]~reg0.ENA
Freeze => PC_reg_out[30]~reg0.ENA
Freeze => PC_reg_out[29]~reg0.ENA
Freeze => PC_reg_out[28]~reg0.ENA
Freeze => PC_reg_out[27]~reg0.ENA
Freeze => PC_reg_out[26]~reg0.ENA
Freeze => PC_reg_out[25]~reg0.ENA
Freeze => PC_reg_out[24]~reg0.ENA
Freeze => PC_reg_out[23]~reg0.ENA
Freeze => PC_reg_out[22]~reg0.ENA
Freeze => PC_reg_out[21]~reg0.ENA
Freeze => PC_reg_out[20]~reg0.ENA
Freeze => PC_reg_out[19]~reg0.ENA
Freeze => PC_reg_out[18]~reg0.ENA
Freeze => PC_reg_out[17]~reg0.ENA
Freeze => PC_reg_out[16]~reg0.ENA
Freeze => PC_reg_out[15]~reg0.ENA
Freeze => PC_reg_out[14]~reg0.ENA
Freeze => PC_reg_out[13]~reg0.ENA
Freeze => PC_reg_out[12]~reg0.ENA
Freeze => PC_reg_out[11]~reg0.ENA
Freeze => PC_reg_out[10]~reg0.ENA
Freeze => PC_reg_out[9]~reg0.ENA
Freeze => PC_reg_out[8]~reg0.ENA
Freeze => PC_reg_out[7]~reg0.ENA
Freeze => PC_reg_out[6]~reg0.ENA
Freeze => PC_reg_out[5]~reg0.ENA
Freeze => PC_reg_out[4]~reg0.ENA
Freeze => PC_reg_out[3]~reg0.ENA
Freeze => PC_reg_out[2]~reg0.ENA
Freeze => PC_reg_out[1]~reg0.ENA
PC_reg_out[0] <= PC_reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[1] <= PC_reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[2] <= PC_reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[3] <= PC_reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[4] <= PC_reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[5] <= PC_reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[6] <= PC_reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[7] <= PC_reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[8] <= PC_reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[9] <= PC_reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[10] <= PC_reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[11] <= PC_reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[12] <= PC_reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[13] <= PC_reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[14] <= PC_reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[15] <= PC_reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[16] <= PC_reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[17] <= PC_reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[18] <= PC_reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[19] <= PC_reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[20] <= PC_reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[21] <= PC_reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[22] <= PC_reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[23] <= PC_reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[24] <= PC_reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[25] <= PC_reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[26] <= PC_reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[27] <= PC_reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[28] <= PC_reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[29] <= PC_reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[30] <= PC_reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_reg_out[31] <= PC_reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|IF_ID:if_id
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => instruction[2]~reg0.CLK
clk => instruction[3]~reg0.CLK
clk => instruction[4]~reg0.CLK
clk => instruction[5]~reg0.CLK
clk => instruction[6]~reg0.CLK
clk => instruction[7]~reg0.CLK
clk => instruction[8]~reg0.CLK
clk => instruction[9]~reg0.CLK
clk => instruction[10]~reg0.CLK
clk => instruction[11]~reg0.CLK
clk => instruction[12]~reg0.CLK
clk => instruction[13]~reg0.CLK
clk => instruction[14]~reg0.CLK
clk => instruction[15]~reg0.CLK
clk => instruction[16]~reg0.CLK
clk => instruction[17]~reg0.CLK
clk => instruction[18]~reg0.CLK
clk => instruction[19]~reg0.CLK
clk => instruction[20]~reg0.CLK
clk => instruction[21]~reg0.CLK
clk => instruction[22]~reg0.CLK
clk => instruction[23]~reg0.CLK
clk => instruction[24]~reg0.CLK
clk => instruction[25]~reg0.CLK
clk => instruction[26]~reg0.CLK
clk => instruction[27]~reg0.CLK
clk => instruction[28]~reg0.CLK
clk => instruction[29]~reg0.CLK
clk => instruction[30]~reg0.CLK
clk => instruction[31]~reg0.CLK
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => PC_out[16]~reg0.CLK
clk => PC_out[17]~reg0.CLK
clk => PC_out[18]~reg0.CLK
clk => PC_out[19]~reg0.CLK
clk => PC_out[20]~reg0.CLK
clk => PC_out[21]~reg0.CLK
clk => PC_out[22]~reg0.CLK
clk => PC_out[23]~reg0.CLK
clk => PC_out[24]~reg0.CLK
clk => PC_out[25]~reg0.CLK
clk => PC_out[26]~reg0.CLK
clk => PC_out[27]~reg0.CLK
clk => PC_out[28]~reg0.CLK
clk => PC_out[29]~reg0.CLK
clk => PC_out[30]~reg0.CLK
clk => PC_out[31]~reg0.CLK
rst => always0.IN0
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => PC_out.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Freeze => instruction.OUTPUTSELECT
Flush => always0.IN1
PC[0] => PC_out.DATAB
PC[1] => PC_out.DATAB
PC[2] => PC_out.DATAB
PC[3] => PC_out.DATAB
PC[4] => PC_out.DATAB
PC[5] => PC_out.DATAB
PC[6] => PC_out.DATAB
PC[7] => PC_out.DATAB
PC[8] => PC_out.DATAB
PC[9] => PC_out.DATAB
PC[10] => PC_out.DATAB
PC[11] => PC_out.DATAB
PC[12] => PC_out.DATAB
PC[13] => PC_out.DATAB
PC[14] => PC_out.DATAB
PC[15] => PC_out.DATAB
PC[16] => PC_out.DATAB
PC[17] => PC_out.DATAB
PC[18] => PC_out.DATAB
PC[19] => PC_out.DATAB
PC[20] => PC_out.DATAB
PC[21] => PC_out.DATAB
PC[22] => PC_out.DATAB
PC[23] => PC_out.DATAB
PC[24] => PC_out.DATAB
PC[25] => PC_out.DATAB
PC[26] => PC_out.DATAB
PC[27] => PC_out.DATAB
PC[28] => PC_out.DATAB
PC[29] => PC_out.DATAB
PC[30] => PC_out.DATAB
PC[31] => PC_out.DATAB
inst_mem_out[0] => instruction.DATAB
inst_mem_out[1] => instruction.DATAB
inst_mem_out[2] => instruction.DATAB
inst_mem_out[3] => instruction.DATAB
inst_mem_out[4] => instruction.DATAB
inst_mem_out[5] => instruction.DATAB
inst_mem_out[6] => instruction.DATAB
inst_mem_out[7] => instruction.DATAB
inst_mem_out[8] => instruction.DATAB
inst_mem_out[9] => instruction.DATAB
inst_mem_out[10] => instruction.DATAB
inst_mem_out[11] => instruction.DATAB
inst_mem_out[12] => instruction.DATAB
inst_mem_out[13] => instruction.DATAB
inst_mem_out[14] => instruction.DATAB
inst_mem_out[15] => instruction.DATAB
inst_mem_out[16] => instruction.DATAB
inst_mem_out[17] => instruction.DATAB
inst_mem_out[18] => instruction.DATAB
inst_mem_out[19] => instruction.DATAB
inst_mem_out[20] => instruction.DATAB
inst_mem_out[21] => instruction.DATAB
inst_mem_out[22] => instruction.DATAB
inst_mem_out[23] => instruction.DATAB
inst_mem_out[24] => instruction.DATAB
inst_mem_out[25] => instruction.DATAB
inst_mem_out[26] => instruction.DATAB
inst_mem_out[27] => instruction.DATAB
inst_mem_out[28] => instruction.DATAB
inst_mem_out[29] => instruction.DATAB
inst_mem_out[30] => instruction.DATAB
inst_mem_out[31] => instruction.DATAB
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[16] <= PC_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[17] <= PC_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[18] <= PC_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[19] <= PC_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[20] <= PC_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[21] <= PC_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[22] <= PC_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[23] <= PC_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[24] <= PC_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[25] <= PC_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[26] <= PC_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[27] <= PC_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[28] <= PC_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[29] <= PC_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[30] <= PC_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[31] <= PC_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|hazard_Detection_Unit:HazardDetectionUnit
src1[0] => Equal0.IN3
src1[0] => Equal1.IN3
src1[1] => Equal0.IN2
src1[1] => Equal1.IN2
src1[2] => Equal0.IN1
src1[2] => Equal1.IN1
src1[3] => Equal0.IN0
src1[3] => Equal1.IN0
src2[0] => Equal4.IN3
src2[0] => Equal5.IN3
src2[1] => Equal4.IN2
src2[1] => Equal5.IN2
src2[2] => Equal4.IN1
src2[2] => Equal5.IN1
src2[3] => Equal4.IN0
src2[3] => Equal5.IN0
Exe_Dest[0] => Equal0.IN7
Exe_Dest[0] => Equal4.IN7
Exe_Dest[1] => Equal0.IN6
Exe_Dest[1] => Equal4.IN6
Exe_Dest[2] => Equal0.IN5
Exe_Dest[2] => Equal4.IN5
Exe_Dest[3] => Equal0.IN4
Exe_Dest[3] => Equal4.IN4
Exe_WB_EN => always0.IN1
Exe_WB_EN => always0.IN1
Mem_Dest[0] => Equal1.IN7
Mem_Dest[0] => Equal5.IN7
Mem_Dest[1] => Equal1.IN6
Mem_Dest[1] => Equal5.IN6
Mem_Dest[2] => Equal1.IN5
Mem_Dest[2] => Equal5.IN5
Mem_Dest[3] => Equal1.IN4
Mem_Dest[3] => Equal5.IN4
Mem_WB_EN => always0.IN1
Mem_WB_EN => always0.IN1
Two_src => always0.IN1
Two_src => always0.IN1
ExecuteCommand[0] => Equal2.IN0
ExecuteCommand[0] => Equal3.IN1
ExecuteCommand[1] => Equal2.IN3
ExecuteCommand[1] => Equal3.IN3
ExecuteCommand[2] => Equal2.IN2
ExecuteCommand[2] => Equal3.IN2
ExecuteCommand[3] => Equal2.IN1
ExecuteCommand[3] => Equal3.IN0
hazard_detected <= hazard_detected.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage
clk => clk.IN1
rst => rst.IN1
PC[0] => PC_out[0].DATAIN
PC[1] => PC_out[1].DATAIN
PC[2] => PC_out[2].DATAIN
PC[3] => PC_out[3].DATAIN
PC[4] => PC_out[4].DATAIN
PC[5] => PC_out[5].DATAIN
PC[6] => PC_out[6].DATAIN
PC[7] => PC_out[7].DATAIN
PC[8] => PC_out[8].DATAIN
PC[9] => PC_out[9].DATAIN
PC[10] => PC_out[10].DATAIN
PC[11] => PC_out[11].DATAIN
PC[12] => PC_out[12].DATAIN
PC[13] => PC_out[13].DATAIN
PC[14] => PC_out[14].DATAIN
PC[15] => PC_out[15].DATAIN
PC[16] => PC_out[16].DATAIN
PC[17] => PC_out[17].DATAIN
PC[18] => PC_out[18].DATAIN
PC[19] => PC_out[19].DATAIN
PC[20] => PC_out[20].DATAIN
PC[21] => PC_out[21].DATAIN
PC[22] => PC_out[22].DATAIN
PC[23] => PC_out[23].DATAIN
PC[24] => PC_out[24].DATAIN
PC[25] => PC_out[25].DATAIN
PC[26] => PC_out[26].DATAIN
PC[27] => PC_out[27].DATAIN
PC[28] => PC_out[28].DATAIN
PC[29] => PC_out[29].DATAIN
PC[30] => PC_out[30].DATAIN
PC[31] => PC_out[31].DATAIN
Instruction[0] => Instruction[0].IN1
Instruction[1] => Instruction[1].IN1
Instruction[2] => Instruction[2].IN1
Instruction[3] => Instruction[3].IN1
Instruction[4] => Signed_imm_24[4].DATAIN
Instruction[4] => Shift_Operand[4].DATAIN
Instruction[5] => Signed_imm_24[5].DATAIN
Instruction[5] => Shift_Operand[5].DATAIN
Instruction[6] => Signed_imm_24[6].DATAIN
Instruction[6] => Shift_Operand[6].DATAIN
Instruction[7] => Signed_imm_24[7].DATAIN
Instruction[7] => Shift_Operand[7].DATAIN
Instruction[8] => Signed_imm_24[8].DATAIN
Instruction[8] => Shift_Operand[8].DATAIN
Instruction[9] => Signed_imm_24[9].DATAIN
Instruction[9] => Shift_Operand[9].DATAIN
Instruction[10] => Signed_imm_24[10].DATAIN
Instruction[10] => Shift_Operand[10].DATAIN
Instruction[11] => Signed_imm_24[11].DATAIN
Instruction[11] => Shift_Operand[11].DATAIN
Instruction[12] => Instruction[12].IN1
Instruction[13] => Instruction[13].IN1
Instruction[14] => Instruction[14].IN1
Instruction[15] => Instruction[15].IN1
Instruction[16] => Instruction[16].IN1
Instruction[17] => Instruction[17].IN1
Instruction[18] => Instruction[18].IN1
Instruction[19] => Instruction[19].IN1
Instruction[20] => Instruction[20].IN1
Instruction[21] => Instruction[21].IN1
Instruction[22] => Instruction[22].IN1
Instruction[23] => Instruction[23].IN1
Instruction[24] => Instruction[24].IN1
Instruction[25] => Instruction[25].IN1
Instruction[26] => Instruction[26].IN1
Instruction[27] => Instruction[27].IN1
Instruction[28] => Instruction[28].IN1
Instruction[29] => Instruction[29].IN1
Instruction[30] => Instruction[30].IN1
Instruction[31] => Instruction[31].IN1
Hazard => Hazard.IN1
WB_Dest[0] => WB_Dest[0].IN1
WB_Dest[1] => WB_Dest[1].IN1
WB_Dest[2] => WB_Dest[2].IN1
WB_Dest[3] => WB_Dest[3].IN1
WB_value[0] => WB_value[0].IN1
WB_value[1] => WB_value[1].IN1
WB_value[2] => WB_value[2].IN1
WB_value[3] => WB_value[3].IN1
WB_value[4] => WB_value[4].IN1
WB_value[5] => WB_value[5].IN1
WB_value[6] => WB_value[6].IN1
WB_value[7] => WB_value[7].IN1
WB_value[8] => WB_value[8].IN1
WB_value[9] => WB_value[9].IN1
WB_value[10] => WB_value[10].IN1
WB_value[11] => WB_value[11].IN1
WB_value[12] => WB_value[12].IN1
WB_value[13] => WB_value[13].IN1
WB_value[14] => WB_value[14].IN1
WB_value[15] => WB_value[15].IN1
WB_value[16] => WB_value[16].IN1
WB_value[17] => WB_value[17].IN1
WB_value[18] => WB_value[18].IN1
WB_value[19] => WB_value[19].IN1
WB_value[20] => WB_value[20].IN1
WB_value[21] => WB_value[21].IN1
WB_value[22] => WB_value[22].IN1
WB_value[23] => WB_value[23].IN1
WB_value[24] => WB_value[24].IN1
WB_value[25] => WB_value[25].IN1
WB_value[26] => WB_value[26].IN1
WB_value[27] => WB_value[27].IN1
WB_value[28] => WB_value[28].IN1
WB_value[29] => WB_value[29].IN1
WB_value[30] => WB_value[30].IN1
WB_value[31] => WB_value[31].IN1
WB_WB_EN => WB_WB_EN.IN1
Status_out[0] => ~NO_FANOUT~
Status_out[1] => ~NO_FANOUT~
Status_out[2] => ~NO_FANOUT~
Status_out[3] => ~NO_FANOUT~
Status_out[4] => ~NO_FANOUT~
Status_out[5] => ~NO_FANOUT~
Status_out[6] => ~NO_FANOUT~
Status_out[7] => ~NO_FANOUT~
Status_out[8] => ~NO_FANOUT~
Status_out[9] => ~NO_FANOUT~
Status_out[10] => ~NO_FANOUT~
Status_out[11] => ~NO_FANOUT~
Status_out[12] => ~NO_FANOUT~
Status_out[13] => ~NO_FANOUT~
Status_out[14] => ~NO_FANOUT~
Status_out[15] => ~NO_FANOUT~
Status_out[16] => ~NO_FANOUT~
Status_out[17] => ~NO_FANOUT~
Status_out[18] => ~NO_FANOUT~
Status_out[19] => ~NO_FANOUT~
Status_out[20] => ~NO_FANOUT~
Status_out[21] => ~NO_FANOUT~
Status_out[22] => ~NO_FANOUT~
Status_out[23] => ~NO_FANOUT~
Status_out[24] => ~NO_FANOUT~
Status_out[25] => ~NO_FANOUT~
Status_out[26] => ~NO_FANOUT~
Status_out[27] => ~NO_FANOUT~
Status_out[28] => Status_out[28].IN1
Status_out[29] => Status_out[29].IN1
Status_out[30] => Status_out[30].IN1
Status_out[31] => Status_out[31].IN1
S <= Mux2_9_bit:mux_1.out
B <= Mux2_9_bit:mux_1.out
EXE_CMD[0] <= Mux2_9_bit:mux_1.out
EXE_CMD[1] <= Mux2_9_bit:mux_1.out
EXE_CMD[2] <= Mux2_9_bit:mux_1.out
EXE_CMD[3] <= Mux2_9_bit:mux_1.out
MEM_W_EN <= MEM_W_EN.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN <= Mux2_9_bit:mux_1.out
WB_EN <= Mux2_9_bit:mux_1.out
PC_out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC_out[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC_out[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC_out[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC_out[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC_out[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC_out[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC_out[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC_out[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC_out[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC_out[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC_out[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC_out[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC_out[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC_out[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC_out[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC_out[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[0] <= reg_file:RF.reg1
Val_Rn[1] <= reg_file:RF.reg1
Val_Rn[2] <= reg_file:RF.reg1
Val_Rn[3] <= reg_file:RF.reg1
Val_Rn[4] <= reg_file:RF.reg1
Val_Rn[5] <= reg_file:RF.reg1
Val_Rn[6] <= reg_file:RF.reg1
Val_Rn[7] <= reg_file:RF.reg1
Val_Rn[8] <= reg_file:RF.reg1
Val_Rn[9] <= reg_file:RF.reg1
Val_Rn[10] <= reg_file:RF.reg1
Val_Rn[11] <= reg_file:RF.reg1
Val_Rn[12] <= reg_file:RF.reg1
Val_Rn[13] <= reg_file:RF.reg1
Val_Rn[14] <= reg_file:RF.reg1
Val_Rn[15] <= reg_file:RF.reg1
Val_Rn[16] <= reg_file:RF.reg1
Val_Rn[17] <= reg_file:RF.reg1
Val_Rn[18] <= reg_file:RF.reg1
Val_Rn[19] <= reg_file:RF.reg1
Val_Rn[20] <= reg_file:RF.reg1
Val_Rn[21] <= reg_file:RF.reg1
Val_Rn[22] <= reg_file:RF.reg1
Val_Rn[23] <= reg_file:RF.reg1
Val_Rn[24] <= reg_file:RF.reg1
Val_Rn[25] <= reg_file:RF.reg1
Val_Rn[26] <= reg_file:RF.reg1
Val_Rn[27] <= reg_file:RF.reg1
Val_Rn[28] <= reg_file:RF.reg1
Val_Rn[29] <= reg_file:RF.reg1
Val_Rn[30] <= reg_file:RF.reg1
Val_Rn[31] <= reg_file:RF.reg1
Val_Rm[0] <= reg_file:RF.reg2
Val_Rm[1] <= reg_file:RF.reg2
Val_Rm[2] <= reg_file:RF.reg2
Val_Rm[3] <= reg_file:RF.reg2
Val_Rm[4] <= reg_file:RF.reg2
Val_Rm[5] <= reg_file:RF.reg2
Val_Rm[6] <= reg_file:RF.reg2
Val_Rm[7] <= reg_file:RF.reg2
Val_Rm[8] <= reg_file:RF.reg2
Val_Rm[9] <= reg_file:RF.reg2
Val_Rm[10] <= reg_file:RF.reg2
Val_Rm[11] <= reg_file:RF.reg2
Val_Rm[12] <= reg_file:RF.reg2
Val_Rm[13] <= reg_file:RF.reg2
Val_Rm[14] <= reg_file:RF.reg2
Val_Rm[15] <= reg_file:RF.reg2
Val_Rm[16] <= reg_file:RF.reg2
Val_Rm[17] <= reg_file:RF.reg2
Val_Rm[18] <= reg_file:RF.reg2
Val_Rm[19] <= reg_file:RF.reg2
Val_Rm[20] <= reg_file:RF.reg2
Val_Rm[21] <= reg_file:RF.reg2
Val_Rm[22] <= reg_file:RF.reg2
Val_Rm[23] <= reg_file:RF.reg2
Val_Rm[24] <= reg_file:RF.reg2
Val_Rm[25] <= reg_file:RF.reg2
Val_Rm[26] <= reg_file:RF.reg2
Val_Rm[27] <= reg_file:RF.reg2
Val_Rm[28] <= reg_file:RF.reg2
Val_Rm[29] <= reg_file:RF.reg2
Val_Rm[30] <= reg_file:RF.reg2
Val_Rm[31] <= reg_file:RF.reg2
imm <= Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Shift_Operand[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Dest[0] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Dest[1] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Dest[2] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Dest[3] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[16] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[17] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[18] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[19] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[20] <= Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[21] <= Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[22] <= Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[23] <= Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
Two_src <= Or_1_bit:or_2.out
Rn[0] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
Rn[1] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
Rn[2] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
Rn[3] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
src2Hazard[0] <= outMUX_2[0].DB_MAX_OUTPUT_PORT_TYPE
src2Hazard[1] <= outMUX_2[1].DB_MAX_OUTPUT_PORT_TYPE
src2Hazard[2] <= outMUX_2[2].DB_MAX_OUTPUT_PORT_TYPE
src2Hazard[3] <= outMUX_2[3].DB_MAX_OUTPUT_PORT_TYPE
ExecuteCommand_2_hazard_Detection_Unit[0] <= ExecuteCommand_outputCU[0].DB_MAX_OUTPUT_PORT_TYPE
ExecuteCommand_2_hazard_Detection_Unit[1] <= ExecuteCommand_outputCU[1].DB_MAX_OUTPUT_PORT_TYPE
ExecuteCommand_2_hazard_Detection_Unit[2] <= ExecuteCommand_outputCU[2].DB_MAX_OUTPUT_PORT_TYPE
ExecuteCommand_2_hazard_Detection_Unit[3] <= ExecuteCommand_outputCU[3].DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage|reg_file:RF
clk => Reg.we_a.CLK
clk => Reg.waddr_a[3].CLK
clk => Reg.waddr_a[2].CLK
clk => Reg.waddr_a[1].CLK
clk => Reg.waddr_a[0].CLK
clk => Reg.data_a[31].CLK
clk => Reg.data_a[30].CLK
clk => Reg.data_a[29].CLK
clk => Reg.data_a[28].CLK
clk => Reg.data_a[27].CLK
clk => Reg.data_a[26].CLK
clk => Reg.data_a[25].CLK
clk => Reg.data_a[24].CLK
clk => Reg.data_a[23].CLK
clk => Reg.data_a[22].CLK
clk => Reg.data_a[21].CLK
clk => Reg.data_a[20].CLK
clk => Reg.data_a[19].CLK
clk => Reg.data_a[18].CLK
clk => Reg.data_a[17].CLK
clk => Reg.data_a[16].CLK
clk => Reg.data_a[15].CLK
clk => Reg.data_a[14].CLK
clk => Reg.data_a[13].CLK
clk => Reg.data_a[12].CLK
clk => Reg.data_a[11].CLK
clk => Reg.data_a[10].CLK
clk => Reg.data_a[9].CLK
clk => Reg.data_a[8].CLK
clk => Reg.data_a[7].CLK
clk => Reg.data_a[6].CLK
clk => Reg.data_a[5].CLK
clk => Reg.data_a[4].CLK
clk => Reg.data_a[3].CLK
clk => Reg.data_a[2].CLK
clk => Reg.data_a[1].CLK
clk => Reg.data_a[0].CLK
clk => Reg.CLK0
rst => ~NO_FANOUT~
src1[0] => Reg.RADDR
src1[1] => Reg.RADDR1
src1[2] => Reg.RADDR2
src1[3] => Reg.RADDR3
src2[0] => Reg.PORTBRADDR
src2[1] => Reg.PORTBRADDR1
src2[2] => Reg.PORTBRADDR2
src2[3] => Reg.PORTBRADDR3
Dest_wb[0] => Reg.waddr_a[0].DATAIN
Dest_wb[0] => Reg.WADDR
Dest_wb[1] => Reg.waddr_a[1].DATAIN
Dest_wb[1] => Reg.WADDR1
Dest_wb[2] => Reg.waddr_a[2].DATAIN
Dest_wb[2] => Reg.WADDR2
Dest_wb[3] => Reg.waddr_a[3].DATAIN
Dest_wb[3] => Reg.WADDR3
Result_WB[0] => Reg.data_a[0].DATAIN
Result_WB[0] => Reg.DATAIN
Result_WB[1] => Reg.data_a[1].DATAIN
Result_WB[1] => Reg.DATAIN1
Result_WB[2] => Reg.data_a[2].DATAIN
Result_WB[2] => Reg.DATAIN2
Result_WB[3] => Reg.data_a[3].DATAIN
Result_WB[3] => Reg.DATAIN3
Result_WB[4] => Reg.data_a[4].DATAIN
Result_WB[4] => Reg.DATAIN4
Result_WB[5] => Reg.data_a[5].DATAIN
Result_WB[5] => Reg.DATAIN5
Result_WB[6] => Reg.data_a[6].DATAIN
Result_WB[6] => Reg.DATAIN6
Result_WB[7] => Reg.data_a[7].DATAIN
Result_WB[7] => Reg.DATAIN7
Result_WB[8] => Reg.data_a[8].DATAIN
Result_WB[8] => Reg.DATAIN8
Result_WB[9] => Reg.data_a[9].DATAIN
Result_WB[9] => Reg.DATAIN9
Result_WB[10] => Reg.data_a[10].DATAIN
Result_WB[10] => Reg.DATAIN10
Result_WB[11] => Reg.data_a[11].DATAIN
Result_WB[11] => Reg.DATAIN11
Result_WB[12] => Reg.data_a[12].DATAIN
Result_WB[12] => Reg.DATAIN12
Result_WB[13] => Reg.data_a[13].DATAIN
Result_WB[13] => Reg.DATAIN13
Result_WB[14] => Reg.data_a[14].DATAIN
Result_WB[14] => Reg.DATAIN14
Result_WB[15] => Reg.data_a[15].DATAIN
Result_WB[15] => Reg.DATAIN15
Result_WB[16] => Reg.data_a[16].DATAIN
Result_WB[16] => Reg.DATAIN16
Result_WB[17] => Reg.data_a[17].DATAIN
Result_WB[17] => Reg.DATAIN17
Result_WB[18] => Reg.data_a[18].DATAIN
Result_WB[18] => Reg.DATAIN18
Result_WB[19] => Reg.data_a[19].DATAIN
Result_WB[19] => Reg.DATAIN19
Result_WB[20] => Reg.data_a[20].DATAIN
Result_WB[20] => Reg.DATAIN20
Result_WB[21] => Reg.data_a[21].DATAIN
Result_WB[21] => Reg.DATAIN21
Result_WB[22] => Reg.data_a[22].DATAIN
Result_WB[22] => Reg.DATAIN22
Result_WB[23] => Reg.data_a[23].DATAIN
Result_WB[23] => Reg.DATAIN23
Result_WB[24] => Reg.data_a[24].DATAIN
Result_WB[24] => Reg.DATAIN24
Result_WB[25] => Reg.data_a[25].DATAIN
Result_WB[25] => Reg.DATAIN25
Result_WB[26] => Reg.data_a[26].DATAIN
Result_WB[26] => Reg.DATAIN26
Result_WB[27] => Reg.data_a[27].DATAIN
Result_WB[27] => Reg.DATAIN27
Result_WB[28] => Reg.data_a[28].DATAIN
Result_WB[28] => Reg.DATAIN28
Result_WB[29] => Reg.data_a[29].DATAIN
Result_WB[29] => Reg.DATAIN29
Result_WB[30] => Reg.data_a[30].DATAIN
Result_WB[30] => Reg.DATAIN30
Result_WB[31] => Reg.data_a[31].DATAIN
Result_WB[31] => Reg.DATAIN31
writeBackEn => Reg.we_a.DATAIN
writeBackEn => Reg.WE
reg1[0] <= Reg.DATAOUT
reg1[1] <= Reg.DATAOUT1
reg1[2] <= Reg.DATAOUT2
reg1[3] <= Reg.DATAOUT3
reg1[4] <= Reg.DATAOUT4
reg1[5] <= Reg.DATAOUT5
reg1[6] <= Reg.DATAOUT6
reg1[7] <= Reg.DATAOUT7
reg1[8] <= Reg.DATAOUT8
reg1[9] <= Reg.DATAOUT9
reg1[10] <= Reg.DATAOUT10
reg1[11] <= Reg.DATAOUT11
reg1[12] <= Reg.DATAOUT12
reg1[13] <= Reg.DATAOUT13
reg1[14] <= Reg.DATAOUT14
reg1[15] <= Reg.DATAOUT15
reg1[16] <= Reg.DATAOUT16
reg1[17] <= Reg.DATAOUT17
reg1[18] <= Reg.DATAOUT18
reg1[19] <= Reg.DATAOUT19
reg1[20] <= Reg.DATAOUT20
reg1[21] <= Reg.DATAOUT21
reg1[22] <= Reg.DATAOUT22
reg1[23] <= Reg.DATAOUT23
reg1[24] <= Reg.DATAOUT24
reg1[25] <= Reg.DATAOUT25
reg1[26] <= Reg.DATAOUT26
reg1[27] <= Reg.DATAOUT27
reg1[28] <= Reg.DATAOUT28
reg1[29] <= Reg.DATAOUT29
reg1[30] <= Reg.DATAOUT30
reg1[31] <= Reg.DATAOUT31
reg2[0] <= Reg.PORTBDATAOUT
reg2[1] <= Reg.PORTBDATAOUT1
reg2[2] <= Reg.PORTBDATAOUT2
reg2[3] <= Reg.PORTBDATAOUT3
reg2[4] <= Reg.PORTBDATAOUT4
reg2[5] <= Reg.PORTBDATAOUT5
reg2[6] <= Reg.PORTBDATAOUT6
reg2[7] <= Reg.PORTBDATAOUT7
reg2[8] <= Reg.PORTBDATAOUT8
reg2[9] <= Reg.PORTBDATAOUT9
reg2[10] <= Reg.PORTBDATAOUT10
reg2[11] <= Reg.PORTBDATAOUT11
reg2[12] <= Reg.PORTBDATAOUT12
reg2[13] <= Reg.PORTBDATAOUT13
reg2[14] <= Reg.PORTBDATAOUT14
reg2[15] <= Reg.PORTBDATAOUT15
reg2[16] <= Reg.PORTBDATAOUT16
reg2[17] <= Reg.PORTBDATAOUT17
reg2[18] <= Reg.PORTBDATAOUT18
reg2[19] <= Reg.PORTBDATAOUT19
reg2[20] <= Reg.PORTBDATAOUT20
reg2[21] <= Reg.PORTBDATAOUT21
reg2[22] <= Reg.PORTBDATAOUT22
reg2[23] <= Reg.PORTBDATAOUT23
reg2[24] <= Reg.PORTBDATAOUT24
reg2[25] <= Reg.PORTBDATAOUT25
reg2[26] <= Reg.PORTBDATAOUT26
reg2[27] <= Reg.PORTBDATAOUT27
reg2[28] <= Reg.PORTBDATAOUT28
reg2[29] <= Reg.PORTBDATAOUT29
reg2[30] <= Reg.PORTBDATAOUT30
reg2[31] <= Reg.PORTBDATAOUT31


|ARM_FPGA|ARM:top|ID:id_stage|ID_controlUnit:ID_CU
mode[0] => ExecuteCommand.OUTPUTSELECT
mode[0] => ExecuteCommand.OUTPUTSELECT
mode[0] => Mux0.IN5
mode[0] => ExecuteCommand.OUTPUTSELECT
mode[0] => Decoder2.IN1
mode[0] => Mux1.IN5
mode[0] => Mux2.IN5
mode[1] => Mux0.IN4
mode[1] => Decoder2.IN0
mode[1] => Mux1.IN4
mode[1] => Mux2.IN4
opcode[0] => Decoder0.IN3
opcode[1] => Decoder0.IN2
opcode[2] => Decoder0.IN1
opcode[3] => Decoder0.IN0
S => Selector0.IN5
S => Decoder1.IN0
ExecuteCommand[0] <= ExecuteCommand.DB_MAX_OUTPUT_PORT_TYPE
ExecuteCommand[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExecuteCommand[2] <= ExecuteCommand.DB_MAX_OUTPUT_PORT_TYPE
ExecuteCommand[3] <= ExecuteCommand.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
WB_Enable <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
B <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
S_out <= Mux2.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage|Condition_Check:cond_check
N => always0.IN0
N => Mux0.IN12
N => Mux0.IN2
Z => always0.IN0
Z => always0.IN1
Z => Mux0.IN13
Z => always0.IN1
Z => always0.IN0
Z => Mux0.IN8
V => always0.IN1
V => Mux0.IN14
V => Mux0.IN3
C => always0.IN1
C => Mux0.IN15
C => always0.IN1
C => Mux0.IN5
cond[0] => Mux0.IN19
cond[1] => Mux0.IN18
cond[2] => Mux0.IN17
cond[3] => Mux0.IN16
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage|Not_1_bit:not_1
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage|Or_1_bit:or_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage|Mux2_9_bit:mux_1
in0[0] => out.DATAB
in0[1] => out.DATAB
in0[2] => out.DATAB
in0[3] => out.DATAB
in0[4] => out.DATAB
in0[5] => out.DATAB
in0[6] => out.DATAB
in0[7] => out.DATAB
in0[8] => out.DATAB
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage|Mux2_4_bit:mux_2
in0[0] => out.DATAB
in0[1] => out.DATAB
in0[2] => out.DATAB
in0[3] => out.DATAB
in1[0] => out.DATAA
in1[1] => out.DATAA
in1[2] => out.DATAA
in1[3] => out.DATAA
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
c => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage|Not_1_bit:not_2
in => out.DATAIN
out <= in.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID:id_stage|Or_1_bit:or_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|ID_EXE:id_exe
clk => C_StatusRegister_ID_EXE_out~reg0.CLK
clk => Dest_out[0]~reg0.CLK
clk => Dest_out[1]~reg0.CLK
clk => Dest_out[2]~reg0.CLK
clk => Dest_out[3]~reg0.CLK
clk => Signed_EX_imm24[0]~reg0.CLK
clk => Signed_EX_imm24[1]~reg0.CLK
clk => Signed_EX_imm24[2]~reg0.CLK
clk => Signed_EX_imm24[3]~reg0.CLK
clk => Signed_EX_imm24[4]~reg0.CLK
clk => Signed_EX_imm24[5]~reg0.CLK
clk => Signed_EX_imm24[6]~reg0.CLK
clk => Signed_EX_imm24[7]~reg0.CLK
clk => Signed_EX_imm24[8]~reg0.CLK
clk => Signed_EX_imm24[9]~reg0.CLK
clk => Signed_EX_imm24[10]~reg0.CLK
clk => Signed_EX_imm24[11]~reg0.CLK
clk => Signed_EX_imm24[12]~reg0.CLK
clk => Signed_EX_imm24[13]~reg0.CLK
clk => Signed_EX_imm24[14]~reg0.CLK
clk => Signed_EX_imm24[15]~reg0.CLK
clk => Signed_EX_imm24[16]~reg0.CLK
clk => Signed_EX_imm24[17]~reg0.CLK
clk => Signed_EX_imm24[18]~reg0.CLK
clk => Signed_EX_imm24[19]~reg0.CLK
clk => Signed_EX_imm24[20]~reg0.CLK
clk => Signed_EX_imm24[21]~reg0.CLK
clk => Signed_EX_imm24[22]~reg0.CLK
clk => Signed_EX_imm24[23]~reg0.CLK
clk => Val_2_Generate_in_3[0]~reg0.CLK
clk => Val_2_Generate_in_3[1]~reg0.CLK
clk => Val_2_Generate_in_3[2]~reg0.CLK
clk => Val_2_Generate_in_3[3]~reg0.CLK
clk => Val_2_Generate_in_3[4]~reg0.CLK
clk => Val_2_Generate_in_3[5]~reg0.CLK
clk => Val_2_Generate_in_3[6]~reg0.CLK
clk => Val_2_Generate_in_3[7]~reg0.CLK
clk => Val_2_Generate_in_3[8]~reg0.CLK
clk => Val_2_Generate_in_3[9]~reg0.CLK
clk => Val_2_Generate_in_3[10]~reg0.CLK
clk => Val_2_Generate_in_3[11]~reg0.CLK
clk => Val_2_Generate_in_2~reg0.CLK
clk => Val_2_Generate_in_1[0]~reg0.CLK
clk => Val_2_Generate_in_1[1]~reg0.CLK
clk => Val_2_Generate_in_1[2]~reg0.CLK
clk => Val_2_Generate_in_1[3]~reg0.CLK
clk => Val_2_Generate_in_1[4]~reg0.CLK
clk => Val_2_Generate_in_1[5]~reg0.CLK
clk => Val_2_Generate_in_1[6]~reg0.CLK
clk => Val_2_Generate_in_1[7]~reg0.CLK
clk => Val_2_Generate_in_1[8]~reg0.CLK
clk => Val_2_Generate_in_1[9]~reg0.CLK
clk => Val_2_Generate_in_1[10]~reg0.CLK
clk => Val_2_Generate_in_1[11]~reg0.CLK
clk => Val_2_Generate_in_1[12]~reg0.CLK
clk => Val_2_Generate_in_1[13]~reg0.CLK
clk => Val_2_Generate_in_1[14]~reg0.CLK
clk => Val_2_Generate_in_1[15]~reg0.CLK
clk => Val_2_Generate_in_1[16]~reg0.CLK
clk => Val_2_Generate_in_1[17]~reg0.CLK
clk => Val_2_Generate_in_1[18]~reg0.CLK
clk => Val_2_Generate_in_1[19]~reg0.CLK
clk => Val_2_Generate_in_1[20]~reg0.CLK
clk => Val_2_Generate_in_1[21]~reg0.CLK
clk => Val_2_Generate_in_1[22]~reg0.CLK
clk => Val_2_Generate_in_1[23]~reg0.CLK
clk => Val_2_Generate_in_1[24]~reg0.CLK
clk => Val_2_Generate_in_1[25]~reg0.CLK
clk => Val_2_Generate_in_1[26]~reg0.CLK
clk => Val_2_Generate_in_1[27]~reg0.CLK
clk => Val_2_Generate_in_1[28]~reg0.CLK
clk => Val_2_Generate_in_1[29]~reg0.CLK
clk => Val_2_Generate_in_1[30]~reg0.CLK
clk => Val_2_Generate_in_1[31]~reg0.CLK
clk => Val_1[0]~reg0.CLK
clk => Val_1[1]~reg0.CLK
clk => Val_1[2]~reg0.CLK
clk => Val_1[3]~reg0.CLK
clk => Val_1[4]~reg0.CLK
clk => Val_1[5]~reg0.CLK
clk => Val_1[6]~reg0.CLK
clk => Val_1[7]~reg0.CLK
clk => Val_1[8]~reg0.CLK
clk => Val_1[9]~reg0.CLK
clk => Val_1[10]~reg0.CLK
clk => Val_1[11]~reg0.CLK
clk => Val_1[12]~reg0.CLK
clk => Val_1[13]~reg0.CLK
clk => Val_1[14]~reg0.CLK
clk => Val_1[15]~reg0.CLK
clk => Val_1[16]~reg0.CLK
clk => Val_1[17]~reg0.CLK
clk => Val_1[18]~reg0.CLK
clk => Val_1[19]~reg0.CLK
clk => Val_1[20]~reg0.CLK
clk => Val_1[21]~reg0.CLK
clk => Val_1[22]~reg0.CLK
clk => Val_1[23]~reg0.CLK
clk => Val_1[24]~reg0.CLK
clk => Val_1[25]~reg0.CLK
clk => Val_1[26]~reg0.CLK
clk => Val_1[27]~reg0.CLK
clk => Val_1[28]~reg0.CLK
clk => Val_1[29]~reg0.CLK
clk => Val_1[30]~reg0.CLK
clk => Val_1[31]~reg0.CLK
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => PC_out[16]~reg0.CLK
clk => PC_out[17]~reg0.CLK
clk => PC_out[18]~reg0.CLK
clk => PC_out[19]~reg0.CLK
clk => PC_out[20]~reg0.CLK
clk => PC_out[21]~reg0.CLK
clk => PC_out[22]~reg0.CLK
clk => PC_out[23]~reg0.CLK
clk => PC_out[24]~reg0.CLK
clk => PC_out[25]~reg0.CLK
clk => PC_out[26]~reg0.CLK
clk => PC_out[27]~reg0.CLK
clk => PC_out[28]~reg0.CLK
clk => PC_out[29]~reg0.CLK
clk => PC_out[30]~reg0.CLK
clk => PC_out[31]~reg0.CLK
clk => S_out~reg0.CLK
clk => Branch_Tacken~reg0.CLK
clk => EXE_CMD_out[0]~reg0.CLK
clk => EXE_CMD_out[1]~reg0.CLK
clk => EXE_CMD_out[2]~reg0.CLK
clk => EXE_CMD_out[3]~reg0.CLK
clk => MEM_W_EN_out~reg0.CLK
clk => MEM_R_EN_out~reg0.CLK
clk => WB_EN_out~reg0.CLK
rst => C_StatusRegister_ID_EXE_out~reg0.ACLR
rst => Dest_out[0]~reg0.ACLR
rst => Dest_out[1]~reg0.ACLR
rst => Dest_out[2]~reg0.ACLR
rst => Dest_out[3]~reg0.ACLR
rst => Signed_EX_imm24[0]~reg0.ACLR
rst => Signed_EX_imm24[1]~reg0.ACLR
rst => Signed_EX_imm24[2]~reg0.ACLR
rst => Signed_EX_imm24[3]~reg0.ACLR
rst => Signed_EX_imm24[4]~reg0.ACLR
rst => Signed_EX_imm24[5]~reg0.ACLR
rst => Signed_EX_imm24[6]~reg0.ACLR
rst => Signed_EX_imm24[7]~reg0.ACLR
rst => Signed_EX_imm24[8]~reg0.ACLR
rst => Signed_EX_imm24[9]~reg0.ACLR
rst => Signed_EX_imm24[10]~reg0.ACLR
rst => Signed_EX_imm24[11]~reg0.ACLR
rst => Signed_EX_imm24[12]~reg0.ACLR
rst => Signed_EX_imm24[13]~reg0.ACLR
rst => Signed_EX_imm24[14]~reg0.ACLR
rst => Signed_EX_imm24[15]~reg0.ACLR
rst => Signed_EX_imm24[16]~reg0.ACLR
rst => Signed_EX_imm24[17]~reg0.ACLR
rst => Signed_EX_imm24[18]~reg0.ACLR
rst => Signed_EX_imm24[19]~reg0.ACLR
rst => Signed_EX_imm24[20]~reg0.ACLR
rst => Signed_EX_imm24[21]~reg0.ACLR
rst => Signed_EX_imm24[22]~reg0.ACLR
rst => Signed_EX_imm24[23]~reg0.ACLR
rst => Val_2_Generate_in_3[0]~reg0.ACLR
rst => Val_2_Generate_in_3[1]~reg0.ACLR
rst => Val_2_Generate_in_3[2]~reg0.ACLR
rst => Val_2_Generate_in_3[3]~reg0.ACLR
rst => Val_2_Generate_in_3[4]~reg0.ACLR
rst => Val_2_Generate_in_3[5]~reg0.ACLR
rst => Val_2_Generate_in_3[6]~reg0.ACLR
rst => Val_2_Generate_in_3[7]~reg0.ACLR
rst => Val_2_Generate_in_3[8]~reg0.ACLR
rst => Val_2_Generate_in_3[9]~reg0.ACLR
rst => Val_2_Generate_in_3[10]~reg0.ACLR
rst => Val_2_Generate_in_3[11]~reg0.ACLR
rst => Val_2_Generate_in_2~reg0.ACLR
rst => Val_2_Generate_in_1[0]~reg0.ACLR
rst => Val_2_Generate_in_1[1]~reg0.ACLR
rst => Val_2_Generate_in_1[2]~reg0.ACLR
rst => Val_2_Generate_in_1[3]~reg0.ACLR
rst => Val_2_Generate_in_1[4]~reg0.ACLR
rst => Val_2_Generate_in_1[5]~reg0.ACLR
rst => Val_2_Generate_in_1[6]~reg0.ACLR
rst => Val_2_Generate_in_1[7]~reg0.ACLR
rst => Val_2_Generate_in_1[8]~reg0.ACLR
rst => Val_2_Generate_in_1[9]~reg0.ACLR
rst => Val_2_Generate_in_1[10]~reg0.ACLR
rst => Val_2_Generate_in_1[11]~reg0.ACLR
rst => Val_2_Generate_in_1[12]~reg0.ACLR
rst => Val_2_Generate_in_1[13]~reg0.ACLR
rst => Val_2_Generate_in_1[14]~reg0.ACLR
rst => Val_2_Generate_in_1[15]~reg0.ACLR
rst => Val_2_Generate_in_1[16]~reg0.ACLR
rst => Val_2_Generate_in_1[17]~reg0.ACLR
rst => Val_2_Generate_in_1[18]~reg0.ACLR
rst => Val_2_Generate_in_1[19]~reg0.ACLR
rst => Val_2_Generate_in_1[20]~reg0.ACLR
rst => Val_2_Generate_in_1[21]~reg0.ACLR
rst => Val_2_Generate_in_1[22]~reg0.ACLR
rst => Val_2_Generate_in_1[23]~reg0.ACLR
rst => Val_2_Generate_in_1[24]~reg0.ACLR
rst => Val_2_Generate_in_1[25]~reg0.ACLR
rst => Val_2_Generate_in_1[26]~reg0.ACLR
rst => Val_2_Generate_in_1[27]~reg0.ACLR
rst => Val_2_Generate_in_1[28]~reg0.ACLR
rst => Val_2_Generate_in_1[29]~reg0.ACLR
rst => Val_2_Generate_in_1[30]~reg0.ACLR
rst => Val_2_Generate_in_1[31]~reg0.ACLR
rst => Val_1[0]~reg0.ACLR
rst => Val_1[1]~reg0.ACLR
rst => Val_1[2]~reg0.ACLR
rst => Val_1[3]~reg0.ACLR
rst => Val_1[4]~reg0.ACLR
rst => Val_1[5]~reg0.ACLR
rst => Val_1[6]~reg0.ACLR
rst => Val_1[7]~reg0.ACLR
rst => Val_1[8]~reg0.ACLR
rst => Val_1[9]~reg0.ACLR
rst => Val_1[10]~reg0.ACLR
rst => Val_1[11]~reg0.ACLR
rst => Val_1[12]~reg0.ACLR
rst => Val_1[13]~reg0.ACLR
rst => Val_1[14]~reg0.ACLR
rst => Val_1[15]~reg0.ACLR
rst => Val_1[16]~reg0.ACLR
rst => Val_1[17]~reg0.ACLR
rst => Val_1[18]~reg0.ACLR
rst => Val_1[19]~reg0.ACLR
rst => Val_1[20]~reg0.ACLR
rst => Val_1[21]~reg0.ACLR
rst => Val_1[22]~reg0.ACLR
rst => Val_1[23]~reg0.ACLR
rst => Val_1[24]~reg0.ACLR
rst => Val_1[25]~reg0.ACLR
rst => Val_1[26]~reg0.ACLR
rst => Val_1[27]~reg0.ACLR
rst => Val_1[28]~reg0.ACLR
rst => Val_1[29]~reg0.ACLR
rst => Val_1[30]~reg0.ACLR
rst => Val_1[31]~reg0.ACLR
rst => PC_out[0]~reg0.ACLR
rst => PC_out[1]~reg0.ACLR
rst => PC_out[2]~reg0.ACLR
rst => PC_out[3]~reg0.ACLR
rst => PC_out[4]~reg0.ACLR
rst => PC_out[5]~reg0.ACLR
rst => PC_out[6]~reg0.ACLR
rst => PC_out[7]~reg0.ACLR
rst => PC_out[8]~reg0.ACLR
rst => PC_out[9]~reg0.ACLR
rst => PC_out[10]~reg0.ACLR
rst => PC_out[11]~reg0.ACLR
rst => PC_out[12]~reg0.ACLR
rst => PC_out[13]~reg0.ACLR
rst => PC_out[14]~reg0.ACLR
rst => PC_out[15]~reg0.ACLR
rst => PC_out[16]~reg0.ACLR
rst => PC_out[17]~reg0.ACLR
rst => PC_out[18]~reg0.ACLR
rst => PC_out[19]~reg0.ACLR
rst => PC_out[20]~reg0.ACLR
rst => PC_out[21]~reg0.ACLR
rst => PC_out[22]~reg0.ACLR
rst => PC_out[23]~reg0.ACLR
rst => PC_out[24]~reg0.ACLR
rst => PC_out[25]~reg0.ACLR
rst => PC_out[26]~reg0.ACLR
rst => PC_out[27]~reg0.ACLR
rst => PC_out[28]~reg0.ACLR
rst => PC_out[29]~reg0.ACLR
rst => PC_out[30]~reg0.ACLR
rst => PC_out[31]~reg0.ACLR
rst => S_out~reg0.ACLR
rst => Branch_Tacken~reg0.ACLR
rst => EXE_CMD_out[0]~reg0.ACLR
rst => EXE_CMD_out[1]~reg0.ACLR
rst => EXE_CMD_out[2]~reg0.ACLR
rst => EXE_CMD_out[3]~reg0.ACLR
rst => MEM_W_EN_out~reg0.ACLR
rst => MEM_R_EN_out~reg0.ACLR
rst => WB_EN_out~reg0.ACLR
WB_EN => WB_EN_out.DATAA
MEM_R_EN => MEM_R_EN_out.DATAA
MEM_W_EN => MEM_W_EN_out.DATAA
EXE_CMD[0] => EXE_CMD_out.DATAA
EXE_CMD[1] => EXE_CMD_out.DATAA
EXE_CMD[2] => EXE_CMD_out.DATAA
EXE_CMD[3] => EXE_CMD_out.DATAA
B => Branch_Tacken.DATAA
S => S_out.DATAA
PC[0] => PC_out.DATAA
PC[1] => PC_out.DATAA
PC[2] => PC_out.DATAA
PC[3] => PC_out.DATAA
PC[4] => PC_out.DATAA
PC[5] => PC_out.DATAA
PC[6] => PC_out.DATAA
PC[7] => PC_out.DATAA
PC[8] => PC_out.DATAA
PC[9] => PC_out.DATAA
PC[10] => PC_out.DATAA
PC[11] => PC_out.DATAA
PC[12] => PC_out.DATAA
PC[13] => PC_out.DATAA
PC[14] => PC_out.DATAA
PC[15] => PC_out.DATAA
PC[16] => PC_out.DATAA
PC[17] => PC_out.DATAA
PC[18] => PC_out.DATAA
PC[19] => PC_out.DATAA
PC[20] => PC_out.DATAA
PC[21] => PC_out.DATAA
PC[22] => PC_out.DATAA
PC[23] => PC_out.DATAA
PC[24] => PC_out.DATAA
PC[25] => PC_out.DATAA
PC[26] => PC_out.DATAA
PC[27] => PC_out.DATAA
PC[28] => PC_out.DATAA
PC[29] => PC_out.DATAA
PC[30] => PC_out.DATAA
PC[31] => PC_out.DATAA
Val_Rn[0] => Val_1.DATAA
Val_Rn[1] => Val_1.DATAA
Val_Rn[2] => Val_1.DATAA
Val_Rn[3] => Val_1.DATAA
Val_Rn[4] => Val_1.DATAA
Val_Rn[5] => Val_1.DATAA
Val_Rn[6] => Val_1.DATAA
Val_Rn[7] => Val_1.DATAA
Val_Rn[8] => Val_1.DATAA
Val_Rn[9] => Val_1.DATAA
Val_Rn[10] => Val_1.DATAA
Val_Rn[11] => Val_1.DATAA
Val_Rn[12] => Val_1.DATAA
Val_Rn[13] => Val_1.DATAA
Val_Rn[14] => Val_1.DATAA
Val_Rn[15] => Val_1.DATAA
Val_Rn[16] => Val_1.DATAA
Val_Rn[17] => Val_1.DATAA
Val_Rn[18] => Val_1.DATAA
Val_Rn[19] => Val_1.DATAA
Val_Rn[20] => Val_1.DATAA
Val_Rn[21] => Val_1.DATAA
Val_Rn[22] => Val_1.DATAA
Val_Rn[23] => Val_1.DATAA
Val_Rn[24] => Val_1.DATAA
Val_Rn[25] => Val_1.DATAA
Val_Rn[26] => Val_1.DATAA
Val_Rn[27] => Val_1.DATAA
Val_Rn[28] => Val_1.DATAA
Val_Rn[29] => Val_1.DATAA
Val_Rn[30] => Val_1.DATAA
Val_Rn[31] => Val_1.DATAA
Val_Rm[0] => Val_2_Generate_in_1.DATAA
Val_Rm[1] => Val_2_Generate_in_1.DATAA
Val_Rm[2] => Val_2_Generate_in_1.DATAA
Val_Rm[3] => Val_2_Generate_in_1.DATAA
Val_Rm[4] => Val_2_Generate_in_1.DATAA
Val_Rm[5] => Val_2_Generate_in_1.DATAA
Val_Rm[6] => Val_2_Generate_in_1.DATAA
Val_Rm[7] => Val_2_Generate_in_1.DATAA
Val_Rm[8] => Val_2_Generate_in_1.DATAA
Val_Rm[9] => Val_2_Generate_in_1.DATAA
Val_Rm[10] => Val_2_Generate_in_1.DATAA
Val_Rm[11] => Val_2_Generate_in_1.DATAA
Val_Rm[12] => Val_2_Generate_in_1.DATAA
Val_Rm[13] => Val_2_Generate_in_1.DATAA
Val_Rm[14] => Val_2_Generate_in_1.DATAA
Val_Rm[15] => Val_2_Generate_in_1.DATAA
Val_Rm[16] => Val_2_Generate_in_1.DATAA
Val_Rm[17] => Val_2_Generate_in_1.DATAA
Val_Rm[18] => Val_2_Generate_in_1.DATAA
Val_Rm[19] => Val_2_Generate_in_1.DATAA
Val_Rm[20] => Val_2_Generate_in_1.DATAA
Val_Rm[21] => Val_2_Generate_in_1.DATAA
Val_Rm[22] => Val_2_Generate_in_1.DATAA
Val_Rm[23] => Val_2_Generate_in_1.DATAA
Val_Rm[24] => Val_2_Generate_in_1.DATAA
Val_Rm[25] => Val_2_Generate_in_1.DATAA
Val_Rm[26] => Val_2_Generate_in_1.DATAA
Val_Rm[27] => Val_2_Generate_in_1.DATAA
Val_Rm[28] => Val_2_Generate_in_1.DATAA
Val_Rm[29] => Val_2_Generate_in_1.DATAA
Val_Rm[30] => Val_2_Generate_in_1.DATAA
Val_Rm[31] => Val_2_Generate_in_1.DATAA
imm => Val_2_Generate_in_2.DATAA
shift_operand[0] => Val_2_Generate_in_3.DATAA
shift_operand[1] => Val_2_Generate_in_3.DATAA
shift_operand[2] => Val_2_Generate_in_3.DATAA
shift_operand[3] => Val_2_Generate_in_3.DATAA
shift_operand[4] => Val_2_Generate_in_3.DATAA
shift_operand[5] => Val_2_Generate_in_3.DATAA
shift_operand[6] => Val_2_Generate_in_3.DATAA
shift_operand[7] => Val_2_Generate_in_3.DATAA
shift_operand[8] => Val_2_Generate_in_3.DATAA
shift_operand[9] => Val_2_Generate_in_3.DATAA
shift_operand[10] => Val_2_Generate_in_3.DATAA
shift_operand[11] => Val_2_Generate_in_3.DATAA
Signed_imm_24[0] => Signed_EX_imm24.DATAA
Signed_imm_24[1] => Signed_EX_imm24.DATAA
Signed_imm_24[2] => Signed_EX_imm24.DATAA
Signed_imm_24[3] => Signed_EX_imm24.DATAA
Signed_imm_24[4] => Signed_EX_imm24.DATAA
Signed_imm_24[5] => Signed_EX_imm24.DATAA
Signed_imm_24[6] => Signed_EX_imm24.DATAA
Signed_imm_24[7] => Signed_EX_imm24.DATAA
Signed_imm_24[8] => Signed_EX_imm24.DATAA
Signed_imm_24[9] => Signed_EX_imm24.DATAA
Signed_imm_24[10] => Signed_EX_imm24.DATAA
Signed_imm_24[11] => Signed_EX_imm24.DATAA
Signed_imm_24[12] => Signed_EX_imm24.DATAA
Signed_imm_24[13] => Signed_EX_imm24.DATAA
Signed_imm_24[14] => Signed_EX_imm24.DATAA
Signed_imm_24[15] => Signed_EX_imm24.DATAA
Signed_imm_24[16] => Signed_EX_imm24.DATAA
Signed_imm_24[17] => Signed_EX_imm24.DATAA
Signed_imm_24[18] => Signed_EX_imm24.DATAA
Signed_imm_24[19] => Signed_EX_imm24.DATAA
Signed_imm_24[20] => Signed_EX_imm24.DATAA
Signed_imm_24[21] => Signed_EX_imm24.DATAA
Signed_imm_24[22] => Signed_EX_imm24.DATAA
Signed_imm_24[23] => Signed_EX_imm24.DATAA
Dest[0] => Dest_out.DATAA
Dest[1] => Dest_out.DATAA
Dest[2] => Dest_out.DATAA
Dest[3] => Dest_out.DATAA
C_StatusRegister_ID_EXE_in => C_StatusRegister_ID_EXE_out.DATAA
Flush => WB_EN_out.OUTPUTSELECT
Flush => MEM_R_EN_out.OUTPUTSELECT
Flush => MEM_W_EN_out.OUTPUTSELECT
Flush => EXE_CMD_out.OUTPUTSELECT
Flush => EXE_CMD_out.OUTPUTSELECT
Flush => EXE_CMD_out.OUTPUTSELECT
Flush => EXE_CMD_out.OUTPUTSELECT
Flush => Branch_Tacken.OUTPUTSELECT
Flush => S_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => PC_out.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_1.OUTPUTSELECT
Flush => Val_2_Generate_in_2.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Val_2_Generate_in_3.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Signed_EX_imm24.OUTPUTSELECT
Flush => Dest_out.OUTPUTSELECT
Flush => Dest_out.OUTPUTSELECT
Flush => Dest_out.OUTPUTSELECT
Flush => Dest_out.OUTPUTSELECT
Flush => C_StatusRegister_ID_EXE_out.OUTPUTSELECT
C_StatusRegister_ID_EXE_out <= C_StatusRegister_ID_EXE_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_EN_out <= WB_EN_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN_out <= MEM_R_EN_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_W_EN_out <= MEM_W_EN_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD_out[0] <= EXE_CMD_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD_out[1] <= EXE_CMD_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD_out[2] <= EXE_CMD_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD_out[3] <= EXE_CMD_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Tacken <= Branch_Tacken~reg0.DB_MAX_OUTPUT_PORT_TYPE
S_out <= S_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[16] <= PC_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[17] <= PC_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[18] <= PC_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[19] <= PC_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[20] <= PC_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[21] <= PC_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[22] <= PC_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[23] <= PC_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[24] <= PC_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[25] <= PC_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[26] <= PC_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[27] <= PC_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[28] <= PC_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[29] <= PC_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[30] <= PC_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[31] <= PC_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[0] <= Val_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[1] <= Val_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[2] <= Val_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[3] <= Val_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[4] <= Val_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[5] <= Val_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[6] <= Val_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[7] <= Val_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[8] <= Val_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[9] <= Val_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[10] <= Val_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[11] <= Val_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[12] <= Val_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[13] <= Val_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[14] <= Val_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[15] <= Val_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[16] <= Val_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[17] <= Val_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[18] <= Val_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[19] <= Val_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[20] <= Val_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[21] <= Val_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[22] <= Val_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[23] <= Val_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[24] <= Val_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[25] <= Val_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[26] <= Val_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[27] <= Val_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[28] <= Val_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[29] <= Val_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[30] <= Val_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_1[31] <= Val_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[0] <= Val_2_Generate_in_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[1] <= Val_2_Generate_in_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[2] <= Val_2_Generate_in_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[3] <= Val_2_Generate_in_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[4] <= Val_2_Generate_in_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[5] <= Val_2_Generate_in_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[6] <= Val_2_Generate_in_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[7] <= Val_2_Generate_in_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[8] <= Val_2_Generate_in_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[9] <= Val_2_Generate_in_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[10] <= Val_2_Generate_in_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[11] <= Val_2_Generate_in_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[12] <= Val_2_Generate_in_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[13] <= Val_2_Generate_in_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[14] <= Val_2_Generate_in_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[15] <= Val_2_Generate_in_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[16] <= Val_2_Generate_in_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[17] <= Val_2_Generate_in_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[18] <= Val_2_Generate_in_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[19] <= Val_2_Generate_in_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[20] <= Val_2_Generate_in_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[21] <= Val_2_Generate_in_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[22] <= Val_2_Generate_in_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[23] <= Val_2_Generate_in_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[24] <= Val_2_Generate_in_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[25] <= Val_2_Generate_in_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[26] <= Val_2_Generate_in_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[27] <= Val_2_Generate_in_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[28] <= Val_2_Generate_in_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[29] <= Val_2_Generate_in_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[30] <= Val_2_Generate_in_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_1[31] <= Val_2_Generate_in_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_2 <= Val_2_Generate_in_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[0] <= Val_2_Generate_in_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[1] <= Val_2_Generate_in_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[2] <= Val_2_Generate_in_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[3] <= Val_2_Generate_in_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[4] <= Val_2_Generate_in_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[5] <= Val_2_Generate_in_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[6] <= Val_2_Generate_in_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[7] <= Val_2_Generate_in_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[8] <= Val_2_Generate_in_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[9] <= Val_2_Generate_in_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[10] <= Val_2_Generate_in_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_2_Generate_in_3[11] <= Val_2_Generate_in_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[0] <= Signed_EX_imm24[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[1] <= Signed_EX_imm24[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[2] <= Signed_EX_imm24[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[3] <= Signed_EX_imm24[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[4] <= Signed_EX_imm24[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[5] <= Signed_EX_imm24[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[6] <= Signed_EX_imm24[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[7] <= Signed_EX_imm24[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[8] <= Signed_EX_imm24[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[9] <= Signed_EX_imm24[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[10] <= Signed_EX_imm24[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[11] <= Signed_EX_imm24[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[12] <= Signed_EX_imm24[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[13] <= Signed_EX_imm24[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[14] <= Signed_EX_imm24[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[15] <= Signed_EX_imm24[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[16] <= Signed_EX_imm24[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[17] <= Signed_EX_imm24[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[18] <= Signed_EX_imm24[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[19] <= Signed_EX_imm24[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[20] <= Signed_EX_imm24[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[21] <= Signed_EX_imm24[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[22] <= Signed_EX_imm24[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_EX_imm24[23] <= Signed_EX_imm24[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_out[0] <= Dest_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_out[1] <= Dest_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_out[2] <= Dest_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_out[3] <= Dest_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|EXE:exec_stage
clk => clk.IN1
rst => rst.IN1
C => C.IN1
Branch_Tacken => Branch_Tacken_out.DATAIN
WB_EN => WB_EN_out.DATAIN
MEM_R_EN => MEM_R_EN.IN1
MEM_W_EN => MEM_W_EN.IN1
EXE_CMD[0] => EXE_CMD[0].IN1
EXE_CMD[1] => EXE_CMD[1].IN1
EXE_CMD[2] => EXE_CMD[2].IN1
EXE_CMD[3] => EXE_CMD[3].IN1
S => S.IN1
Val_1[0] => Val_1[0].IN1
Val_1[1] => Val_1[1].IN1
Val_1[2] => Val_1[2].IN1
Val_1[3] => Val_1[3].IN1
Val_1[4] => Val_1[4].IN1
Val_1[5] => Val_1[5].IN1
Val_1[6] => Val_1[6].IN1
Val_1[7] => Val_1[7].IN1
Val_1[8] => Val_1[8].IN1
Val_1[9] => Val_1[9].IN1
Val_1[10] => Val_1[10].IN1
Val_1[11] => Val_1[11].IN1
Val_1[12] => Val_1[12].IN1
Val_1[13] => Val_1[13].IN1
Val_1[14] => Val_1[14].IN1
Val_1[15] => Val_1[15].IN1
Val_1[16] => Val_1[16].IN1
Val_1[17] => Val_1[17].IN1
Val_1[18] => Val_1[18].IN1
Val_1[19] => Val_1[19].IN1
Val_1[20] => Val_1[20].IN1
Val_1[21] => Val_1[21].IN1
Val_1[22] => Val_1[22].IN1
Val_1[23] => Val_1[23].IN1
Val_1[24] => Val_1[24].IN1
Val_1[25] => Val_1[25].IN1
Val_1[26] => Val_1[26].IN1
Val_1[27] => Val_1[27].IN1
Val_1[28] => Val_1[28].IN1
Val_1[29] => Val_1[29].IN1
Val_1[30] => Val_1[30].IN1
Val_1[31] => Val_1[31].IN1
PC[0] => PC[0].IN1
PC[1] => PC[1].IN1
PC[2] => PC[2].IN1
PC[3] => PC[3].IN1
PC[4] => PC[4].IN1
PC[5] => PC[5].IN1
PC[6] => PC[6].IN1
PC[7] => PC[7].IN1
PC[8] => PC[8].IN1
PC[9] => PC[9].IN1
PC[10] => PC[10].IN1
PC[11] => PC[11].IN1
PC[12] => PC[12].IN1
PC[13] => PC[13].IN1
PC[14] => PC[14].IN1
PC[15] => PC[15].IN1
PC[16] => PC[16].IN1
PC[17] => PC[17].IN1
PC[18] => PC[18].IN1
PC[19] => PC[19].IN1
PC[20] => PC[20].IN1
PC[21] => PC[21].IN1
PC[22] => PC[22].IN1
PC[23] => PC[23].IN1
PC[24] => PC[24].IN1
PC[25] => PC[25].IN1
PC[26] => PC[26].IN1
PC[27] => PC[27].IN1
PC[28] => PC[28].IN1
PC[29] => PC[29].IN1
PC[30] => PC[30].IN1
PC[31] => PC[31].IN1
Val2_in1[0] => Val2_in1[0].IN1
Val2_in1[1] => Val2_in1[1].IN1
Val2_in1[2] => Val2_in1[2].IN1
Val2_in1[3] => Val2_in1[3].IN1
Val2_in1[4] => Val2_in1[4].IN1
Val2_in1[5] => Val2_in1[5].IN1
Val2_in1[6] => Val2_in1[6].IN1
Val2_in1[7] => Val2_in1[7].IN1
Val2_in1[8] => Val2_in1[8].IN1
Val2_in1[9] => Val2_in1[9].IN1
Val2_in1[10] => Val2_in1[10].IN1
Val2_in1[11] => Val2_in1[11].IN1
Val2_in1[12] => Val2_in1[12].IN1
Val2_in1[13] => Val2_in1[13].IN1
Val2_in1[14] => Val2_in1[14].IN1
Val2_in1[15] => Val2_in1[15].IN1
Val2_in1[16] => Val2_in1[16].IN1
Val2_in1[17] => Val2_in1[17].IN1
Val2_in1[18] => Val2_in1[18].IN1
Val2_in1[19] => Val2_in1[19].IN1
Val2_in1[20] => Val2_in1[20].IN1
Val2_in1[21] => Val2_in1[21].IN1
Val2_in1[22] => Val2_in1[22].IN1
Val2_in1[23] => Val2_in1[23].IN1
Val2_in1[24] => Val2_in1[24].IN1
Val2_in1[25] => Val2_in1[25].IN1
Val2_in1[26] => Val2_in1[26].IN1
Val2_in1[27] => Val2_in1[27].IN1
Val2_in1[28] => Val2_in1[28].IN1
Val2_in1[29] => Val2_in1[29].IN1
Val2_in1[30] => Val2_in1[30].IN1
Val2_in1[31] => Val2_in1[31].IN1
Val2_in2 => Val2_in2.IN1
Val2_in3[0] => Val2_in3[0].IN1
Val2_in3[1] => Val2_in3[1].IN1
Val2_in3[2] => Val2_in3[2].IN1
Val2_in3[3] => Val2_in3[3].IN1
Val2_in3[4] => Val2_in3[4].IN1
Val2_in3[5] => Val2_in3[5].IN1
Val2_in3[6] => Val2_in3[6].IN1
Val2_in3[7] => Val2_in3[7].IN1
Val2_in3[8] => Val2_in3[8].IN1
Val2_in3[9] => Val2_in3[9].IN1
Val2_in3[10] => Val2_in3[10].IN1
Val2_in3[11] => Val2_in3[11].IN1
Dest[0] => Dest_out[0].DATAIN
Dest[1] => Dest_out[1].DATAIN
Dest[2] => Dest_out[2].DATAIN
Dest[3] => Dest_out[3].DATAIN
Signed_EX_imm24[0] => mul4[2].IN1
Signed_EX_imm24[1] => mul4[3].IN1
Signed_EX_imm24[2] => mul4[4].IN1
Signed_EX_imm24[3] => mul4[5].IN1
Signed_EX_imm24[4] => mul4[6].IN1
Signed_EX_imm24[5] => mul4[7].IN1
Signed_EX_imm24[6] => mul4[8].IN1
Signed_EX_imm24[7] => mul4[9].IN1
Signed_EX_imm24[8] => mul4[10].IN1
Signed_EX_imm24[9] => mul4[11].IN1
Signed_EX_imm24[10] => mul4[12].IN1
Signed_EX_imm24[11] => mul4[13].IN1
Signed_EX_imm24[12] => mul4[14].IN1
Signed_EX_imm24[13] => mul4[15].IN1
Signed_EX_imm24[14] => mul4[16].IN1
Signed_EX_imm24[15] => mul4[17].IN1
Signed_EX_imm24[16] => mul4[18].IN1
Signed_EX_imm24[17] => mul4[19].IN1
Signed_EX_imm24[18] => mul4[20].IN1
Signed_EX_imm24[19] => mul4[21].IN1
Signed_EX_imm24[20] => mul4[22].IN1
Signed_EX_imm24[21] => mul4[23].IN1
Signed_EX_imm24[22] => mul4[24].IN1
Signed_EX_imm24[23] => mul4[25].IN7
PC_out[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
PC_out[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
PC_out[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
PC_out[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
PC_out[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
PC_out[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
PC_out[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
PC_out[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
PC_out[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
PC_out[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
PC_out[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
PC_out[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
PC_out[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
PC_out[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
PC_out[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
PC_out[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
PC_out[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
Dest_out[0] <= Dest[0].DB_MAX_OUTPUT_PORT_TYPE
Dest_out[1] <= Dest[1].DB_MAX_OUTPUT_PORT_TYPE
Dest_out[2] <= Dest[2].DB_MAX_OUTPUT_PORT_TYPE
Dest_out[3] <= Dest[3].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[0] <= Val2_in1[0].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[1] <= Val2_in1[1].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[2] <= Val2_in1[2].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[3] <= Val2_in1[3].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[4] <= Val2_in1[4].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[5] <= Val2_in1[5].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[6] <= Val2_in1[6].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[7] <= Val2_in1[7].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[8] <= Val2_in1[8].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[9] <= Val2_in1[9].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[10] <= Val2_in1[10].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[11] <= Val2_in1[11].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[12] <= Val2_in1[12].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[13] <= Val2_in1[13].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[14] <= Val2_in1[14].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[15] <= Val2_in1[15].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[16] <= Val2_in1[16].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[17] <= Val2_in1[17].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[18] <= Val2_in1[18].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[19] <= Val2_in1[19].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[20] <= Val2_in1[20].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[21] <= Val2_in1[21].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[22] <= Val2_in1[22].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[23] <= Val2_in1[23].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[24] <= Val2_in1[24].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[25] <= Val2_in1[25].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[26] <= Val2_in1[26].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[27] <= Val2_in1[27].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[28] <= Val2_in1[28].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[29] <= Val2_in1[29].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[30] <= Val2_in1[30].DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[31] <= Val2_in1[31].DB_MAX_OUTPUT_PORT_TYPE
Branch_Tacken_out <= Branch_Tacken.DB_MAX_OUTPUT_PORT_TYPE
WB_EN_out <= WB_EN.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN_out <= MEM_R_EN.DB_MAX_OUTPUT_PORT_TYPE
MEM_W_EN_out <= MEM_W_EN.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[0] <= Adder_32_EXE:adder_32.out
Branch_Address[1] <= Adder_32_EXE:adder_32.out
Branch_Address[2] <= Adder_32_EXE:adder_32.out
Branch_Address[3] <= Adder_32_EXE:adder_32.out
Branch_Address[4] <= Adder_32_EXE:adder_32.out
Branch_Address[5] <= Adder_32_EXE:adder_32.out
Branch_Address[6] <= Adder_32_EXE:adder_32.out
Branch_Address[7] <= Adder_32_EXE:adder_32.out
Branch_Address[8] <= Adder_32_EXE:adder_32.out
Branch_Address[9] <= Adder_32_EXE:adder_32.out
Branch_Address[10] <= Adder_32_EXE:adder_32.out
Branch_Address[11] <= Adder_32_EXE:adder_32.out
Branch_Address[12] <= Adder_32_EXE:adder_32.out
Branch_Address[13] <= Adder_32_EXE:adder_32.out
Branch_Address[14] <= Adder_32_EXE:adder_32.out
Branch_Address[15] <= Adder_32_EXE:adder_32.out
Branch_Address[16] <= Adder_32_EXE:adder_32.out
Branch_Address[17] <= Adder_32_EXE:adder_32.out
Branch_Address[18] <= Adder_32_EXE:adder_32.out
Branch_Address[19] <= Adder_32_EXE:adder_32.out
Branch_Address[20] <= Adder_32_EXE:adder_32.out
Branch_Address[21] <= Adder_32_EXE:adder_32.out
Branch_Address[22] <= Adder_32_EXE:adder_32.out
Branch_Address[23] <= Adder_32_EXE:adder_32.out
Branch_Address[24] <= Adder_32_EXE:adder_32.out
Branch_Address[25] <= Adder_32_EXE:adder_32.out
Branch_Address[26] <= Adder_32_EXE:adder_32.out
Branch_Address[27] <= Adder_32_EXE:adder_32.out
Branch_Address[28] <= Adder_32_EXE:adder_32.out
Branch_Address[29] <= Adder_32_EXE:adder_32.out
Branch_Address[30] <= Adder_32_EXE:adder_32.out
Branch_Address[31] <= Adder_32_EXE:adder_32.out
ALU_Res[0] <= ALU:alu_exe.ALU_Res
ALU_Res[1] <= ALU:alu_exe.ALU_Res
ALU_Res[2] <= ALU:alu_exe.ALU_Res
ALU_Res[3] <= ALU:alu_exe.ALU_Res
ALU_Res[4] <= ALU:alu_exe.ALU_Res
ALU_Res[5] <= ALU:alu_exe.ALU_Res
ALU_Res[6] <= ALU:alu_exe.ALU_Res
ALU_Res[7] <= ALU:alu_exe.ALU_Res
ALU_Res[8] <= ALU:alu_exe.ALU_Res
ALU_Res[9] <= ALU:alu_exe.ALU_Res
ALU_Res[10] <= ALU:alu_exe.ALU_Res
ALU_Res[11] <= ALU:alu_exe.ALU_Res
ALU_Res[12] <= ALU:alu_exe.ALU_Res
ALU_Res[13] <= ALU:alu_exe.ALU_Res
ALU_Res[14] <= ALU:alu_exe.ALU_Res
ALU_Res[15] <= ALU:alu_exe.ALU_Res
ALU_Res[16] <= ALU:alu_exe.ALU_Res
ALU_Res[17] <= ALU:alu_exe.ALU_Res
ALU_Res[18] <= ALU:alu_exe.ALU_Res
ALU_Res[19] <= ALU:alu_exe.ALU_Res
ALU_Res[20] <= ALU:alu_exe.ALU_Res
ALU_Res[21] <= ALU:alu_exe.ALU_Res
ALU_Res[22] <= ALU:alu_exe.ALU_Res
ALU_Res[23] <= ALU:alu_exe.ALU_Res
ALU_Res[24] <= ALU:alu_exe.ALU_Res
ALU_Res[25] <= ALU:alu_exe.ALU_Res
ALU_Res[26] <= ALU:alu_exe.ALU_Res
ALU_Res[27] <= ALU:alu_exe.ALU_Res
ALU_Res[28] <= ALU:alu_exe.ALU_Res
ALU_Res[29] <= ALU:alu_exe.ALU_Res
ALU_Res[30] <= ALU:alu_exe.ALU_Res
ALU_Res[31] <= ALU:alu_exe.ALU_Res
Status_Out[0] <= Status_Register:status_reg.Status_out
Status_Out[1] <= Status_Register:status_reg.Status_out
Status_Out[2] <= Status_Register:status_reg.Status_out
Status_Out[3] <= Status_Register:status_reg.Status_out
Status_Out[4] <= Status_Register:status_reg.Status_out
Status_Out[5] <= Status_Register:status_reg.Status_out
Status_Out[6] <= Status_Register:status_reg.Status_out
Status_Out[7] <= Status_Register:status_reg.Status_out
Status_Out[8] <= Status_Register:status_reg.Status_out
Status_Out[9] <= Status_Register:status_reg.Status_out
Status_Out[10] <= Status_Register:status_reg.Status_out
Status_Out[11] <= Status_Register:status_reg.Status_out
Status_Out[12] <= Status_Register:status_reg.Status_out
Status_Out[13] <= Status_Register:status_reg.Status_out
Status_Out[14] <= Status_Register:status_reg.Status_out
Status_Out[15] <= Status_Register:status_reg.Status_out
Status_Out[16] <= Status_Register:status_reg.Status_out
Status_Out[17] <= Status_Register:status_reg.Status_out
Status_Out[18] <= Status_Register:status_reg.Status_out
Status_Out[19] <= Status_Register:status_reg.Status_out
Status_Out[20] <= Status_Register:status_reg.Status_out
Status_Out[21] <= Status_Register:status_reg.Status_out
Status_Out[22] <= Status_Register:status_reg.Status_out
Status_Out[23] <= Status_Register:status_reg.Status_out
Status_Out[24] <= Status_Register:status_reg.Status_out
Status_Out[25] <= Status_Register:status_reg.Status_out
Status_Out[26] <= Status_Register:status_reg.Status_out
Status_Out[27] <= Status_Register:status_reg.Status_out
Status_Out[28] <= Status_Register:status_reg.Status_out
Status_Out[29] <= Status_Register:status_reg.Status_out
Status_Out[30] <= Status_Register:status_reg.Status_out
Status_Out[31] <= Status_Register:status_reg.Status_out


|ARM_FPGA|ARM:top|EXE:exec_stage|ALU:alu_exe
EXE_CMD[0] => Mux0.IN18
EXE_CMD[0] => Mux1.IN18
EXE_CMD[0] => Mux2.IN18
EXE_CMD[0] => Mux3.IN18
EXE_CMD[0] => Mux4.IN18
EXE_CMD[0] => Mux5.IN18
EXE_CMD[0] => Mux6.IN18
EXE_CMD[0] => Mux7.IN18
EXE_CMD[0] => Mux8.IN18
EXE_CMD[0] => Mux9.IN18
EXE_CMD[0] => Mux10.IN18
EXE_CMD[0] => Mux11.IN18
EXE_CMD[0] => Mux12.IN18
EXE_CMD[0] => Mux13.IN18
EXE_CMD[0] => Mux14.IN18
EXE_CMD[0] => Mux15.IN18
EXE_CMD[0] => Mux16.IN18
EXE_CMD[0] => Mux17.IN18
EXE_CMD[0] => Mux18.IN18
EXE_CMD[0] => Mux19.IN18
EXE_CMD[0] => Mux20.IN18
EXE_CMD[0] => Mux21.IN18
EXE_CMD[0] => Mux22.IN18
EXE_CMD[0] => Mux23.IN18
EXE_CMD[0] => Mux24.IN18
EXE_CMD[0] => Mux25.IN18
EXE_CMD[0] => Mux26.IN18
EXE_CMD[0] => Mux27.IN18
EXE_CMD[0] => Mux28.IN18
EXE_CMD[0] => Mux29.IN18
EXE_CMD[0] => Mux30.IN18
EXE_CMD[0] => Mux31.IN18
EXE_CMD[0] => Mux32.IN19
EXE_CMD[0] => Mux33.IN19
EXE_CMD[1] => Mux0.IN17
EXE_CMD[1] => Mux1.IN17
EXE_CMD[1] => Mux2.IN17
EXE_CMD[1] => Mux3.IN17
EXE_CMD[1] => Mux4.IN17
EXE_CMD[1] => Mux5.IN17
EXE_CMD[1] => Mux6.IN17
EXE_CMD[1] => Mux7.IN17
EXE_CMD[1] => Mux8.IN17
EXE_CMD[1] => Mux9.IN17
EXE_CMD[1] => Mux10.IN17
EXE_CMD[1] => Mux11.IN17
EXE_CMD[1] => Mux12.IN17
EXE_CMD[1] => Mux13.IN17
EXE_CMD[1] => Mux14.IN17
EXE_CMD[1] => Mux15.IN17
EXE_CMD[1] => Mux16.IN17
EXE_CMD[1] => Mux17.IN17
EXE_CMD[1] => Mux18.IN17
EXE_CMD[1] => Mux19.IN17
EXE_CMD[1] => Mux20.IN17
EXE_CMD[1] => Mux21.IN17
EXE_CMD[1] => Mux22.IN17
EXE_CMD[1] => Mux23.IN17
EXE_CMD[1] => Mux24.IN17
EXE_CMD[1] => Mux25.IN17
EXE_CMD[1] => Mux26.IN17
EXE_CMD[1] => Mux27.IN17
EXE_CMD[1] => Mux28.IN17
EXE_CMD[1] => Mux29.IN17
EXE_CMD[1] => Mux30.IN17
EXE_CMD[1] => Mux31.IN17
EXE_CMD[1] => Mux32.IN18
EXE_CMD[1] => Mux33.IN18
EXE_CMD[2] => Mux0.IN16
EXE_CMD[2] => Mux1.IN16
EXE_CMD[2] => Mux2.IN16
EXE_CMD[2] => Mux3.IN16
EXE_CMD[2] => Mux4.IN16
EXE_CMD[2] => Mux5.IN16
EXE_CMD[2] => Mux6.IN16
EXE_CMD[2] => Mux7.IN16
EXE_CMD[2] => Mux8.IN16
EXE_CMD[2] => Mux9.IN16
EXE_CMD[2] => Mux10.IN16
EXE_CMD[2] => Mux11.IN16
EXE_CMD[2] => Mux12.IN16
EXE_CMD[2] => Mux13.IN16
EXE_CMD[2] => Mux14.IN16
EXE_CMD[2] => Mux15.IN16
EXE_CMD[2] => Mux16.IN16
EXE_CMD[2] => Mux17.IN16
EXE_CMD[2] => Mux18.IN16
EXE_CMD[2] => Mux19.IN16
EXE_CMD[2] => Mux20.IN16
EXE_CMD[2] => Mux21.IN16
EXE_CMD[2] => Mux22.IN16
EXE_CMD[2] => Mux23.IN16
EXE_CMD[2] => Mux24.IN16
EXE_CMD[2] => Mux25.IN16
EXE_CMD[2] => Mux26.IN16
EXE_CMD[2] => Mux27.IN16
EXE_CMD[2] => Mux28.IN16
EXE_CMD[2] => Mux29.IN16
EXE_CMD[2] => Mux30.IN16
EXE_CMD[2] => Mux31.IN16
EXE_CMD[2] => Mux32.IN17
EXE_CMD[2] => Mux33.IN17
EXE_CMD[3] => Mux0.IN15
EXE_CMD[3] => Mux1.IN15
EXE_CMD[3] => Mux2.IN15
EXE_CMD[3] => Mux3.IN15
EXE_CMD[3] => Mux4.IN15
EXE_CMD[3] => Mux5.IN15
EXE_CMD[3] => Mux6.IN15
EXE_CMD[3] => Mux7.IN15
EXE_CMD[3] => Mux8.IN15
EXE_CMD[3] => Mux9.IN15
EXE_CMD[3] => Mux10.IN15
EXE_CMD[3] => Mux11.IN15
EXE_CMD[3] => Mux12.IN15
EXE_CMD[3] => Mux13.IN15
EXE_CMD[3] => Mux14.IN15
EXE_CMD[3] => Mux15.IN15
EXE_CMD[3] => Mux16.IN15
EXE_CMD[3] => Mux17.IN15
EXE_CMD[3] => Mux18.IN15
EXE_CMD[3] => Mux19.IN15
EXE_CMD[3] => Mux20.IN15
EXE_CMD[3] => Mux21.IN15
EXE_CMD[3] => Mux22.IN15
EXE_CMD[3] => Mux23.IN15
EXE_CMD[3] => Mux24.IN15
EXE_CMD[3] => Mux25.IN15
EXE_CMD[3] => Mux26.IN15
EXE_CMD[3] => Mux27.IN15
EXE_CMD[3] => Mux28.IN15
EXE_CMD[3] => Mux29.IN15
EXE_CMD[3] => Mux30.IN15
EXE_CMD[3] => Mux31.IN15
EXE_CMD[3] => Mux32.IN16
EXE_CMD[3] => Mux33.IN16
Val_1[0] => Add0.IN32
Val_1[0] => Add2.IN64
Val_1[0] => ALU_Res.IN0
Val_1[0] => ALU_Res.IN0
Val_1[0] => ALU_Res.IN0
Val_1[1] => Add0.IN31
Val_1[1] => Add2.IN63
Val_1[1] => ALU_Res.IN0
Val_1[1] => ALU_Res.IN0
Val_1[1] => ALU_Res.IN0
Val_1[2] => Add0.IN30
Val_1[2] => Add2.IN62
Val_1[2] => ALU_Res.IN0
Val_1[2] => ALU_Res.IN0
Val_1[2] => ALU_Res.IN0
Val_1[3] => Add0.IN29
Val_1[3] => Add2.IN61
Val_1[3] => ALU_Res.IN0
Val_1[3] => ALU_Res.IN0
Val_1[3] => ALU_Res.IN0
Val_1[4] => Add0.IN28
Val_1[4] => Add2.IN60
Val_1[4] => ALU_Res.IN0
Val_1[4] => ALU_Res.IN0
Val_1[4] => ALU_Res.IN0
Val_1[5] => Add0.IN27
Val_1[5] => Add2.IN59
Val_1[5] => ALU_Res.IN0
Val_1[5] => ALU_Res.IN0
Val_1[5] => ALU_Res.IN0
Val_1[6] => Add0.IN26
Val_1[6] => Add2.IN58
Val_1[6] => ALU_Res.IN0
Val_1[6] => ALU_Res.IN0
Val_1[6] => ALU_Res.IN0
Val_1[7] => Add0.IN25
Val_1[7] => Add2.IN57
Val_1[7] => ALU_Res.IN0
Val_1[7] => ALU_Res.IN0
Val_1[7] => ALU_Res.IN0
Val_1[8] => Add0.IN24
Val_1[8] => Add2.IN56
Val_1[8] => ALU_Res.IN0
Val_1[8] => ALU_Res.IN0
Val_1[8] => ALU_Res.IN0
Val_1[9] => Add0.IN23
Val_1[9] => Add2.IN55
Val_1[9] => ALU_Res.IN0
Val_1[9] => ALU_Res.IN0
Val_1[9] => ALU_Res.IN0
Val_1[10] => Add0.IN22
Val_1[10] => Add2.IN54
Val_1[10] => ALU_Res.IN0
Val_1[10] => ALU_Res.IN0
Val_1[10] => ALU_Res.IN0
Val_1[11] => Add0.IN21
Val_1[11] => Add2.IN53
Val_1[11] => ALU_Res.IN0
Val_1[11] => ALU_Res.IN0
Val_1[11] => ALU_Res.IN0
Val_1[12] => Add0.IN20
Val_1[12] => Add2.IN52
Val_1[12] => ALU_Res.IN0
Val_1[12] => ALU_Res.IN0
Val_1[12] => ALU_Res.IN0
Val_1[13] => Add0.IN19
Val_1[13] => Add2.IN51
Val_1[13] => ALU_Res.IN0
Val_1[13] => ALU_Res.IN0
Val_1[13] => ALU_Res.IN0
Val_1[14] => Add0.IN18
Val_1[14] => Add2.IN50
Val_1[14] => ALU_Res.IN0
Val_1[14] => ALU_Res.IN0
Val_1[14] => ALU_Res.IN0
Val_1[15] => Add0.IN17
Val_1[15] => Add2.IN49
Val_1[15] => ALU_Res.IN0
Val_1[15] => ALU_Res.IN0
Val_1[15] => ALU_Res.IN0
Val_1[16] => Add0.IN16
Val_1[16] => Add2.IN48
Val_1[16] => ALU_Res.IN0
Val_1[16] => ALU_Res.IN0
Val_1[16] => ALU_Res.IN0
Val_1[17] => Add0.IN15
Val_1[17] => Add2.IN47
Val_1[17] => ALU_Res.IN0
Val_1[17] => ALU_Res.IN0
Val_1[17] => ALU_Res.IN0
Val_1[18] => Add0.IN14
Val_1[18] => Add2.IN46
Val_1[18] => ALU_Res.IN0
Val_1[18] => ALU_Res.IN0
Val_1[18] => ALU_Res.IN0
Val_1[19] => Add0.IN13
Val_1[19] => Add2.IN45
Val_1[19] => ALU_Res.IN0
Val_1[19] => ALU_Res.IN0
Val_1[19] => ALU_Res.IN0
Val_1[20] => Add0.IN12
Val_1[20] => Add2.IN44
Val_1[20] => ALU_Res.IN0
Val_1[20] => ALU_Res.IN0
Val_1[20] => ALU_Res.IN0
Val_1[21] => Add0.IN11
Val_1[21] => Add2.IN43
Val_1[21] => ALU_Res.IN0
Val_1[21] => ALU_Res.IN0
Val_1[21] => ALU_Res.IN0
Val_1[22] => Add0.IN10
Val_1[22] => Add2.IN42
Val_1[22] => ALU_Res.IN0
Val_1[22] => ALU_Res.IN0
Val_1[22] => ALU_Res.IN0
Val_1[23] => Add0.IN9
Val_1[23] => Add2.IN41
Val_1[23] => ALU_Res.IN0
Val_1[23] => ALU_Res.IN0
Val_1[23] => ALU_Res.IN0
Val_1[24] => Add0.IN8
Val_1[24] => Add2.IN40
Val_1[24] => ALU_Res.IN0
Val_1[24] => ALU_Res.IN0
Val_1[24] => ALU_Res.IN0
Val_1[25] => Add0.IN7
Val_1[25] => Add2.IN39
Val_1[25] => ALU_Res.IN0
Val_1[25] => ALU_Res.IN0
Val_1[25] => ALU_Res.IN0
Val_1[26] => Add0.IN6
Val_1[26] => Add2.IN38
Val_1[26] => ALU_Res.IN0
Val_1[26] => ALU_Res.IN0
Val_1[26] => ALU_Res.IN0
Val_1[27] => Add0.IN5
Val_1[27] => Add2.IN37
Val_1[27] => ALU_Res.IN0
Val_1[27] => ALU_Res.IN0
Val_1[27] => ALU_Res.IN0
Val_1[28] => Add0.IN4
Val_1[28] => Add2.IN36
Val_1[28] => ALU_Res.IN0
Val_1[28] => ALU_Res.IN0
Val_1[28] => ALU_Res.IN0
Val_1[29] => Add0.IN3
Val_1[29] => Add2.IN35
Val_1[29] => ALU_Res.IN0
Val_1[29] => ALU_Res.IN0
Val_1[29] => ALU_Res.IN0
Val_1[30] => Add0.IN2
Val_1[30] => Add2.IN34
Val_1[30] => ALU_Res.IN0
Val_1[30] => ALU_Res.IN0
Val_1[30] => ALU_Res.IN0
Val_1[31] => V.IN1
Val_1[31] => Add0.IN1
Val_1[31] => V.IN1
Val_1[31] => V.IN1
Val_1[31] => Add2.IN33
Val_1[31] => V.IN0
Val_1[31] => V.IN1
Val_1[31] => ALU_Res.IN0
Val_1[31] => ALU_Res.IN0
Val_1[31] => ALU_Res.IN0
Val_2[0] => Add0.IN64
Val_2[0] => ALU_Res.IN1
Val_2[0] => ALU_Res.IN1
Val_2[0] => ALU_Res.IN1
Val_2[0] => Mux31.IN19
Val_2[0] => Add2.IN32
Val_2[0] => Mux31.IN9
Val_2[1] => Add0.IN63
Val_2[1] => ALU_Res.IN1
Val_2[1] => ALU_Res.IN1
Val_2[1] => ALU_Res.IN1
Val_2[1] => Mux30.IN19
Val_2[1] => Add2.IN31
Val_2[1] => Mux30.IN9
Val_2[2] => Add0.IN62
Val_2[2] => ALU_Res.IN1
Val_2[2] => ALU_Res.IN1
Val_2[2] => ALU_Res.IN1
Val_2[2] => Mux29.IN19
Val_2[2] => Add2.IN30
Val_2[2] => Mux29.IN9
Val_2[3] => Add0.IN61
Val_2[3] => ALU_Res.IN1
Val_2[3] => ALU_Res.IN1
Val_2[3] => ALU_Res.IN1
Val_2[3] => Mux28.IN19
Val_2[3] => Add2.IN29
Val_2[3] => Mux28.IN9
Val_2[4] => Add0.IN60
Val_2[4] => ALU_Res.IN1
Val_2[4] => ALU_Res.IN1
Val_2[4] => ALU_Res.IN1
Val_2[4] => Mux27.IN19
Val_2[4] => Add2.IN28
Val_2[4] => Mux27.IN9
Val_2[5] => Add0.IN59
Val_2[5] => ALU_Res.IN1
Val_2[5] => ALU_Res.IN1
Val_2[5] => ALU_Res.IN1
Val_2[5] => Mux26.IN19
Val_2[5] => Add2.IN27
Val_2[5] => Mux26.IN9
Val_2[6] => Add0.IN58
Val_2[6] => ALU_Res.IN1
Val_2[6] => ALU_Res.IN1
Val_2[6] => ALU_Res.IN1
Val_2[6] => Mux25.IN19
Val_2[6] => Add2.IN26
Val_2[6] => Mux25.IN9
Val_2[7] => Add0.IN57
Val_2[7] => ALU_Res.IN1
Val_2[7] => ALU_Res.IN1
Val_2[7] => ALU_Res.IN1
Val_2[7] => Mux24.IN19
Val_2[7] => Add2.IN25
Val_2[7] => Mux24.IN9
Val_2[8] => Add0.IN56
Val_2[8] => ALU_Res.IN1
Val_2[8] => ALU_Res.IN1
Val_2[8] => ALU_Res.IN1
Val_2[8] => Mux23.IN19
Val_2[8] => Add2.IN24
Val_2[8] => Mux23.IN9
Val_2[9] => Add0.IN55
Val_2[9] => ALU_Res.IN1
Val_2[9] => ALU_Res.IN1
Val_2[9] => ALU_Res.IN1
Val_2[9] => Mux22.IN19
Val_2[9] => Add2.IN23
Val_2[9] => Mux22.IN9
Val_2[10] => Add0.IN54
Val_2[10] => ALU_Res.IN1
Val_2[10] => ALU_Res.IN1
Val_2[10] => ALU_Res.IN1
Val_2[10] => Mux21.IN19
Val_2[10] => Add2.IN22
Val_2[10] => Mux21.IN9
Val_2[11] => Add0.IN53
Val_2[11] => ALU_Res.IN1
Val_2[11] => ALU_Res.IN1
Val_2[11] => ALU_Res.IN1
Val_2[11] => Mux20.IN19
Val_2[11] => Add2.IN21
Val_2[11] => Mux20.IN9
Val_2[12] => Add0.IN52
Val_2[12] => ALU_Res.IN1
Val_2[12] => ALU_Res.IN1
Val_2[12] => ALU_Res.IN1
Val_2[12] => Mux19.IN19
Val_2[12] => Add2.IN20
Val_2[12] => Mux19.IN9
Val_2[13] => Add0.IN51
Val_2[13] => ALU_Res.IN1
Val_2[13] => ALU_Res.IN1
Val_2[13] => ALU_Res.IN1
Val_2[13] => Mux18.IN19
Val_2[13] => Add2.IN19
Val_2[13] => Mux18.IN9
Val_2[14] => Add0.IN50
Val_2[14] => ALU_Res.IN1
Val_2[14] => ALU_Res.IN1
Val_2[14] => ALU_Res.IN1
Val_2[14] => Mux17.IN19
Val_2[14] => Add2.IN18
Val_2[14] => Mux17.IN9
Val_2[15] => Add0.IN49
Val_2[15] => ALU_Res.IN1
Val_2[15] => ALU_Res.IN1
Val_2[15] => ALU_Res.IN1
Val_2[15] => Mux16.IN19
Val_2[15] => Add2.IN17
Val_2[15] => Mux16.IN9
Val_2[16] => Add0.IN48
Val_2[16] => ALU_Res.IN1
Val_2[16] => ALU_Res.IN1
Val_2[16] => ALU_Res.IN1
Val_2[16] => Mux15.IN19
Val_2[16] => Add2.IN16
Val_2[16] => Mux15.IN9
Val_2[17] => Add0.IN47
Val_2[17] => ALU_Res.IN1
Val_2[17] => ALU_Res.IN1
Val_2[17] => ALU_Res.IN1
Val_2[17] => Mux14.IN19
Val_2[17] => Add2.IN15
Val_2[17] => Mux14.IN9
Val_2[18] => Add0.IN46
Val_2[18] => ALU_Res.IN1
Val_2[18] => ALU_Res.IN1
Val_2[18] => ALU_Res.IN1
Val_2[18] => Mux13.IN19
Val_2[18] => Add2.IN14
Val_2[18] => Mux13.IN9
Val_2[19] => Add0.IN45
Val_2[19] => ALU_Res.IN1
Val_2[19] => ALU_Res.IN1
Val_2[19] => ALU_Res.IN1
Val_2[19] => Mux12.IN19
Val_2[19] => Add2.IN13
Val_2[19] => Mux12.IN9
Val_2[20] => Add0.IN44
Val_2[20] => ALU_Res.IN1
Val_2[20] => ALU_Res.IN1
Val_2[20] => ALU_Res.IN1
Val_2[20] => Mux11.IN19
Val_2[20] => Add2.IN12
Val_2[20] => Mux11.IN9
Val_2[21] => Add0.IN43
Val_2[21] => ALU_Res.IN1
Val_2[21] => ALU_Res.IN1
Val_2[21] => ALU_Res.IN1
Val_2[21] => Mux10.IN19
Val_2[21] => Add2.IN11
Val_2[21] => Mux10.IN9
Val_2[22] => Add0.IN42
Val_2[22] => ALU_Res.IN1
Val_2[22] => ALU_Res.IN1
Val_2[22] => ALU_Res.IN1
Val_2[22] => Mux9.IN19
Val_2[22] => Add2.IN10
Val_2[22] => Mux9.IN9
Val_2[23] => Add0.IN41
Val_2[23] => ALU_Res.IN1
Val_2[23] => ALU_Res.IN1
Val_2[23] => ALU_Res.IN1
Val_2[23] => Mux8.IN19
Val_2[23] => Add2.IN9
Val_2[23] => Mux8.IN9
Val_2[24] => Add0.IN40
Val_2[24] => ALU_Res.IN1
Val_2[24] => ALU_Res.IN1
Val_2[24] => ALU_Res.IN1
Val_2[24] => Mux7.IN19
Val_2[24] => Add2.IN8
Val_2[24] => Mux7.IN9
Val_2[25] => Add0.IN39
Val_2[25] => ALU_Res.IN1
Val_2[25] => ALU_Res.IN1
Val_2[25] => ALU_Res.IN1
Val_2[25] => Mux6.IN19
Val_2[25] => Add2.IN7
Val_2[25] => Mux6.IN9
Val_2[26] => Add0.IN38
Val_2[26] => ALU_Res.IN1
Val_2[26] => ALU_Res.IN1
Val_2[26] => ALU_Res.IN1
Val_2[26] => Mux5.IN19
Val_2[26] => Add2.IN6
Val_2[26] => Mux5.IN9
Val_2[27] => Add0.IN37
Val_2[27] => ALU_Res.IN1
Val_2[27] => ALU_Res.IN1
Val_2[27] => ALU_Res.IN1
Val_2[27] => Mux4.IN19
Val_2[27] => Add2.IN5
Val_2[27] => Mux4.IN9
Val_2[28] => Add0.IN36
Val_2[28] => ALU_Res.IN1
Val_2[28] => ALU_Res.IN1
Val_2[28] => ALU_Res.IN1
Val_2[28] => Mux3.IN19
Val_2[28] => Add2.IN4
Val_2[28] => Mux3.IN9
Val_2[29] => Add0.IN35
Val_2[29] => ALU_Res.IN1
Val_2[29] => ALU_Res.IN1
Val_2[29] => ALU_Res.IN1
Val_2[29] => Mux2.IN19
Val_2[29] => Add2.IN3
Val_2[29] => Mux2.IN9
Val_2[30] => Add0.IN34
Val_2[30] => ALU_Res.IN1
Val_2[30] => ALU_Res.IN1
Val_2[30] => ALU_Res.IN1
Val_2[30] => Mux1.IN19
Val_2[30] => Add2.IN2
Val_2[30] => Mux1.IN9
Val_2[31] => Add0.IN33
Val_2[31] => ALU_Res.IN1
Val_2[31] => ALU_Res.IN1
Val_2[31] => ALU_Res.IN1
Val_2[31] => Mux0.IN19
Val_2[31] => Mux0.IN7
Val_2[31] => Add2.IN1
Val_2[31] => V.IN1
Cin => Add1.IN66
Cin => Add3.IN66
ALU_Res[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Status_Bits[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Status_Bits[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Status_Bits[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Status_Bits[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|EXE:exec_stage|Status_Register:status_reg
clk => Status_out[0]~reg0.CLK
clk => Status_out[1]~reg0.CLK
clk => Status_out[2]~reg0.CLK
clk => Status_out[3]~reg0.CLK
clk => Status_out[4]~reg0.CLK
clk => Status_out[5]~reg0.CLK
clk => Status_out[6]~reg0.CLK
clk => Status_out[7]~reg0.CLK
clk => Status_out[8]~reg0.CLK
clk => Status_out[9]~reg0.CLK
clk => Status_out[10]~reg0.CLK
clk => Status_out[11]~reg0.CLK
clk => Status_out[12]~reg0.CLK
clk => Status_out[13]~reg0.CLK
clk => Status_out[14]~reg0.CLK
clk => Status_out[15]~reg0.CLK
clk => Status_out[16]~reg0.CLK
clk => Status_out[17]~reg0.CLK
clk => Status_out[18]~reg0.CLK
clk => Status_out[19]~reg0.CLK
clk => Status_out[20]~reg0.CLK
clk => Status_out[21]~reg0.CLK
clk => Status_out[22]~reg0.CLK
clk => Status_out[23]~reg0.CLK
clk => Status_out[24]~reg0.CLK
clk => Status_out[25]~reg0.CLK
clk => Status_out[26]~reg0.CLK
clk => Status_out[27]~reg0.CLK
clk => Status_out[28]~reg0.CLK
clk => Status_out[29]~reg0.CLK
clk => Status_out[30]~reg0.CLK
clk => Status_out[31]~reg0.CLK
rst => Status_out[0]~reg0.ACLR
rst => Status_out[1]~reg0.ACLR
rst => Status_out[2]~reg0.ACLR
rst => Status_out[3]~reg0.ACLR
rst => Status_out[4]~reg0.ACLR
rst => Status_out[5]~reg0.ACLR
rst => Status_out[6]~reg0.ACLR
rst => Status_out[7]~reg0.ACLR
rst => Status_out[8]~reg0.ACLR
rst => Status_out[9]~reg0.ACLR
rst => Status_out[10]~reg0.ACLR
rst => Status_out[11]~reg0.ACLR
rst => Status_out[12]~reg0.ACLR
rst => Status_out[13]~reg0.ACLR
rst => Status_out[14]~reg0.ACLR
rst => Status_out[15]~reg0.ACLR
rst => Status_out[16]~reg0.ACLR
rst => Status_out[17]~reg0.ACLR
rst => Status_out[18]~reg0.ACLR
rst => Status_out[19]~reg0.ACLR
rst => Status_out[20]~reg0.ACLR
rst => Status_out[21]~reg0.ACLR
rst => Status_out[22]~reg0.ACLR
rst => Status_out[23]~reg0.ACLR
rst => Status_out[24]~reg0.ACLR
rst => Status_out[25]~reg0.ACLR
rst => Status_out[26]~reg0.ACLR
rst => Status_out[27]~reg0.ACLR
rst => Status_out[28]~reg0.ACLR
rst => Status_out[29]~reg0.ACLR
rst => Status_out[30]~reg0.ACLR
rst => Status_out[31]~reg0.ACLR
S => Status_out[31]~reg0.ENA
S => Status_out[30]~reg0.ENA
S => Status_out[29]~reg0.ENA
S => Status_out[28]~reg0.ENA
S => Status_out[27]~reg0.ENA
S => Status_out[26]~reg0.ENA
S => Status_out[25]~reg0.ENA
S => Status_out[24]~reg0.ENA
S => Status_out[23]~reg0.ENA
S => Status_out[22]~reg0.ENA
S => Status_out[21]~reg0.ENA
S => Status_out[20]~reg0.ENA
S => Status_out[19]~reg0.ENA
S => Status_out[18]~reg0.ENA
S => Status_out[17]~reg0.ENA
S => Status_out[16]~reg0.ENA
S => Status_out[15]~reg0.ENA
S => Status_out[14]~reg0.ENA
S => Status_out[13]~reg0.ENA
S => Status_out[12]~reg0.ENA
S => Status_out[11]~reg0.ENA
S => Status_out[10]~reg0.ENA
S => Status_out[9]~reg0.ENA
S => Status_out[8]~reg0.ENA
S => Status_out[7]~reg0.ENA
S => Status_out[6]~reg0.ENA
S => Status_out[5]~reg0.ENA
S => Status_out[4]~reg0.ENA
S => Status_out[3]~reg0.ENA
S => Status_out[2]~reg0.ENA
S => Status_out[1]~reg0.ENA
S => Status_out[0]~reg0.ENA
Status_Bits[0] => Status_out[28]~reg0.DATAIN
Status_Bits[1] => Status_out[29]~reg0.DATAIN
Status_Bits[2] => Status_out[30]~reg0.DATAIN
Status_Bits[3] => Status_out[31]~reg0.DATAIN
Status_out[0] <= Status_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[1] <= Status_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[2] <= Status_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[3] <= Status_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[4] <= Status_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[5] <= Status_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[6] <= Status_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[7] <= Status_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[8] <= Status_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[9] <= Status_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[10] <= Status_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[11] <= Status_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[12] <= Status_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[13] <= Status_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[14] <= Status_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[15] <= Status_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[16] <= Status_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[17] <= Status_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[18] <= Status_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[19] <= Status_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[20] <= Status_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[21] <= Status_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[22] <= Status_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[23] <= Status_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[24] <= Status_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[25] <= Status_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[26] <= Status_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[27] <= Status_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[28] <= Status_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[29] <= Status_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[30] <= Status_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status_out[31] <= Status_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|EXE:exec_stage|Adder_32_EXE:adder_32
in1[0] => Add0.IN32
in1[1] => Add0.IN31
in1[2] => Add0.IN30
in1[3] => Add0.IN29
in1[4] => Add0.IN28
in1[5] => Add0.IN27
in1[6] => Add0.IN26
in1[7] => Add0.IN25
in1[8] => Add0.IN24
in1[9] => Add0.IN23
in1[10] => Add0.IN22
in1[11] => Add0.IN21
in1[12] => Add0.IN20
in1[13] => Add0.IN19
in1[14] => Add0.IN18
in1[15] => Add0.IN17
in1[16] => Add0.IN16
in1[17] => Add0.IN15
in1[18] => Add0.IN14
in1[19] => Add0.IN13
in1[20] => Add0.IN12
in1[21] => Add0.IN11
in1[22] => Add0.IN10
in1[23] => Add0.IN9
in1[24] => Add0.IN8
in1[25] => Add0.IN7
in1[26] => Add0.IN6
in1[27] => Add0.IN5
in1[28] => Add0.IN4
in1[29] => Add0.IN3
in1[30] => Add0.IN2
in1[31] => Add0.IN1
in2[0] => Add0.IN64
in2[1] => Add0.IN63
in2[2] => Add0.IN62
in2[3] => Add0.IN61
in2[4] => Add0.IN60
in2[5] => Add0.IN59
in2[6] => Add0.IN58
in2[7] => Add0.IN57
in2[8] => Add0.IN56
in2[9] => Add0.IN55
in2[10] => Add0.IN54
in2[11] => Add0.IN53
in2[12] => Add0.IN52
in2[13] => Add0.IN51
in2[14] => Add0.IN50
in2[15] => Add0.IN49
in2[16] => Add0.IN48
in2[17] => Add0.IN47
in2[18] => Add0.IN46
in2[19] => Add0.IN45
in2[20] => Add0.IN44
in2[21] => Add0.IN43
in2[22] => Add0.IN42
in2[23] => Add0.IN41
in2[24] => Add0.IN40
in2[25] => Add0.IN39
in2[26] => Add0.IN38
in2[27] => Add0.IN37
in2[28] => Add0.IN36
in2[29] => Add0.IN35
in2[30] => Add0.IN34
in2[31] => Add0.IN33
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|EXE:exec_stage|Or_1_bit_EXE:or_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|EXE:exec_stage|Val_2Generate:Val_2Gen
Val_Rm[0] => ShiftLeft0.IN32
Val_Rm[0] => ShiftRight1.IN32
Val_Rm[0] => ShiftRight2.IN63
Val_Rm[0] => ShiftRight2.IN64
Val_Rm[1] => ShiftLeft0.IN31
Val_Rm[1] => ShiftRight1.IN31
Val_Rm[1] => ShiftRight2.IN61
Val_Rm[1] => ShiftRight2.IN62
Val_Rm[2] => ShiftLeft0.IN30
Val_Rm[2] => ShiftRight1.IN30
Val_Rm[2] => ShiftRight2.IN59
Val_Rm[2] => ShiftRight2.IN60
Val_Rm[3] => ShiftLeft0.IN29
Val_Rm[3] => ShiftRight1.IN29
Val_Rm[3] => ShiftRight2.IN57
Val_Rm[3] => ShiftRight2.IN58
Val_Rm[4] => ShiftLeft0.IN28
Val_Rm[4] => ShiftRight1.IN28
Val_Rm[4] => ShiftRight2.IN55
Val_Rm[4] => ShiftRight2.IN56
Val_Rm[5] => ShiftLeft0.IN27
Val_Rm[5] => ShiftRight1.IN27
Val_Rm[5] => ShiftRight2.IN53
Val_Rm[5] => ShiftRight2.IN54
Val_Rm[6] => ShiftLeft0.IN26
Val_Rm[6] => ShiftRight1.IN26
Val_Rm[6] => ShiftRight2.IN51
Val_Rm[6] => ShiftRight2.IN52
Val_Rm[7] => ShiftLeft0.IN25
Val_Rm[7] => ShiftRight1.IN25
Val_Rm[7] => ShiftRight2.IN49
Val_Rm[7] => ShiftRight2.IN50
Val_Rm[8] => ShiftLeft0.IN24
Val_Rm[8] => ShiftRight1.IN24
Val_Rm[8] => ShiftRight2.IN47
Val_Rm[8] => ShiftRight2.IN48
Val_Rm[9] => ShiftLeft0.IN23
Val_Rm[9] => ShiftRight1.IN23
Val_Rm[9] => ShiftRight2.IN45
Val_Rm[9] => ShiftRight2.IN46
Val_Rm[10] => ShiftLeft0.IN22
Val_Rm[10] => ShiftRight1.IN22
Val_Rm[10] => ShiftRight2.IN43
Val_Rm[10] => ShiftRight2.IN44
Val_Rm[11] => ShiftLeft0.IN21
Val_Rm[11] => ShiftRight1.IN21
Val_Rm[11] => ShiftRight2.IN41
Val_Rm[11] => ShiftRight2.IN42
Val_Rm[12] => ShiftLeft0.IN20
Val_Rm[12] => ShiftRight1.IN20
Val_Rm[12] => ShiftRight2.IN39
Val_Rm[12] => ShiftRight2.IN40
Val_Rm[13] => ShiftLeft0.IN19
Val_Rm[13] => ShiftRight1.IN19
Val_Rm[13] => ShiftRight2.IN37
Val_Rm[13] => ShiftRight2.IN38
Val_Rm[14] => ShiftLeft0.IN18
Val_Rm[14] => ShiftRight1.IN18
Val_Rm[14] => ShiftRight2.IN35
Val_Rm[14] => ShiftRight2.IN36
Val_Rm[15] => ShiftLeft0.IN17
Val_Rm[15] => ShiftRight1.IN17
Val_Rm[15] => ShiftRight2.IN33
Val_Rm[15] => ShiftRight2.IN34
Val_Rm[16] => ShiftLeft0.IN16
Val_Rm[16] => ShiftRight1.IN16
Val_Rm[16] => ShiftRight2.IN31
Val_Rm[16] => ShiftRight2.IN32
Val_Rm[17] => ShiftLeft0.IN15
Val_Rm[17] => ShiftRight1.IN15
Val_Rm[17] => ShiftRight2.IN29
Val_Rm[17] => ShiftRight2.IN30
Val_Rm[18] => ShiftLeft0.IN14
Val_Rm[18] => ShiftRight1.IN14
Val_Rm[18] => ShiftRight2.IN27
Val_Rm[18] => ShiftRight2.IN28
Val_Rm[19] => ShiftLeft0.IN13
Val_Rm[19] => ShiftRight1.IN13
Val_Rm[19] => ShiftRight2.IN25
Val_Rm[19] => ShiftRight2.IN26
Val_Rm[20] => ShiftLeft0.IN12
Val_Rm[20] => ShiftRight1.IN12
Val_Rm[20] => ShiftRight2.IN23
Val_Rm[20] => ShiftRight2.IN24
Val_Rm[21] => ShiftLeft0.IN11
Val_Rm[21] => ShiftRight1.IN11
Val_Rm[21] => ShiftRight2.IN21
Val_Rm[21] => ShiftRight2.IN22
Val_Rm[22] => ShiftLeft0.IN10
Val_Rm[22] => ShiftRight1.IN10
Val_Rm[22] => ShiftRight2.IN19
Val_Rm[22] => ShiftRight2.IN20
Val_Rm[23] => ShiftLeft0.IN9
Val_Rm[23] => ShiftRight1.IN9
Val_Rm[23] => ShiftRight2.IN17
Val_Rm[23] => ShiftRight2.IN18
Val_Rm[24] => ShiftLeft0.IN8
Val_Rm[24] => ShiftRight1.IN8
Val_Rm[24] => ShiftRight2.IN15
Val_Rm[24] => ShiftRight2.IN16
Val_Rm[25] => ShiftLeft0.IN7
Val_Rm[25] => ShiftRight1.IN7
Val_Rm[25] => ShiftRight2.IN13
Val_Rm[25] => ShiftRight2.IN14
Val_Rm[26] => ShiftLeft0.IN6
Val_Rm[26] => ShiftRight1.IN6
Val_Rm[26] => ShiftRight2.IN11
Val_Rm[26] => ShiftRight2.IN12
Val_Rm[27] => ShiftLeft0.IN5
Val_Rm[27] => ShiftRight1.IN5
Val_Rm[27] => ShiftRight2.IN9
Val_Rm[27] => ShiftRight2.IN10
Val_Rm[28] => ShiftLeft0.IN4
Val_Rm[28] => ShiftRight1.IN4
Val_Rm[28] => ShiftRight2.IN7
Val_Rm[28] => ShiftRight2.IN8
Val_Rm[29] => ShiftLeft0.IN3
Val_Rm[29] => ShiftRight1.IN3
Val_Rm[29] => ShiftRight2.IN5
Val_Rm[29] => ShiftRight2.IN6
Val_Rm[30] => ShiftLeft0.IN2
Val_Rm[30] => ShiftRight1.IN2
Val_Rm[30] => ShiftRight2.IN3
Val_Rm[30] => ShiftRight2.IN4
Val_Rm[31] => ShiftLeft0.IN1
Val_Rm[31] => ShiftRight1.IN1
Val_Rm[31] => ShiftRight2.IN1
Val_Rm[31] => ShiftRight2.IN2
imm => Val_2[0].OUTPUTSELECT
imm => Val_2[1].OUTPUTSELECT
imm => Val_2[2].OUTPUTSELECT
imm => Val_2[3].OUTPUTSELECT
imm => Val_2[4].OUTPUTSELECT
imm => Val_2[5].OUTPUTSELECT
imm => Val_2[6].OUTPUTSELECT
imm => Val_2[7].OUTPUTSELECT
imm => Val_2[8].OUTPUTSELECT
imm => Val_2[9].OUTPUTSELECT
imm => Val_2[10].OUTPUTSELECT
imm => Val_2[11].OUTPUTSELECT
imm => Val_2[12].OUTPUTSELECT
imm => Val_2[13].OUTPUTSELECT
imm => Val_2[14].OUTPUTSELECT
imm => Val_2[15].OUTPUTSELECT
imm => Val_2[16].OUTPUTSELECT
imm => Val_2[17].OUTPUTSELECT
imm => Val_2[18].OUTPUTSELECT
imm => Val_2[19].OUTPUTSELECT
imm => Val_2[20].OUTPUTSELECT
imm => Val_2[21].OUTPUTSELECT
imm => Val_2[22].OUTPUTSELECT
imm => Val_2[23].OUTPUTSELECT
imm => Val_2[24].OUTPUTSELECT
imm => Val_2[25].OUTPUTSELECT
imm => Val_2[26].OUTPUTSELECT
imm => Val_2[27].OUTPUTSELECT
imm => Val_2[28].OUTPUTSELECT
imm => Val_2[29].OUTPUTSELECT
imm => Val_2[30].OUTPUTSELECT
imm => Val_2[31].OUTPUTSELECT
imm => Val_2[31].IN1
imm => always0.IN0
Shift_operand[0] => ShiftRight0.IN68
Shift_operand[0] => ShiftRight0.IN69
Shift_operand[0] => Val_2[0].DATAA
Shift_operand[1] => ShiftRight0.IN66
Shift_operand[1] => ShiftRight0.IN67
Shift_operand[1] => Val_2[1].DATAA
Shift_operand[2] => ShiftRight0.IN64
Shift_operand[2] => ShiftRight0.IN65
Shift_operand[2] => Val_2[2].DATAA
Shift_operand[3] => ShiftRight0.IN62
Shift_operand[3] => ShiftRight0.IN63
Shift_operand[3] => Val_2[3].DATAA
Shift_operand[4] => ShiftRight0.IN60
Shift_operand[4] => ShiftRight0.IN61
Shift_operand[4] => Val_2[4].DATAA
Shift_operand[4] => always0.IN1
Shift_operand[5] => ShiftRight0.IN58
Shift_operand[5] => ShiftRight0.IN59
Shift_operand[5] => Mux0.IN5
Shift_operand[5] => Mux1.IN5
Shift_operand[5] => Mux2.IN5
Shift_operand[5] => Mux3.IN5
Shift_operand[5] => Mux4.IN5
Shift_operand[5] => Mux5.IN5
Shift_operand[5] => Mux6.IN5
Shift_operand[5] => Mux7.IN5
Shift_operand[5] => Mux8.IN5
Shift_operand[5] => Mux9.IN5
Shift_operand[5] => Mux10.IN5
Shift_operand[5] => Mux11.IN5
Shift_operand[5] => Mux12.IN5
Shift_operand[5] => Mux13.IN5
Shift_operand[5] => Mux14.IN5
Shift_operand[5] => Mux15.IN5
Shift_operand[5] => Mux16.IN5
Shift_operand[5] => Mux17.IN5
Shift_operand[5] => Mux18.IN5
Shift_operand[5] => Mux19.IN5
Shift_operand[5] => Mux20.IN5
Shift_operand[5] => Mux21.IN5
Shift_operand[5] => Mux22.IN5
Shift_operand[5] => Mux23.IN5
Shift_operand[5] => Mux24.IN5
Shift_operand[5] => Mux25.IN5
Shift_operand[5] => Mux26.IN5
Shift_operand[5] => Mux27.IN5
Shift_operand[5] => Mux28.IN5
Shift_operand[5] => Mux29.IN5
Shift_operand[5] => Mux30.IN5
Shift_operand[5] => Mux31.IN5
Shift_operand[5] => Val_2[5].DATAA
Shift_operand[6] => ShiftRight0.IN56
Shift_operand[6] => ShiftRight0.IN57
Shift_operand[6] => Mux0.IN4
Shift_operand[6] => Mux1.IN4
Shift_operand[6] => Mux2.IN4
Shift_operand[6] => Mux3.IN4
Shift_operand[6] => Mux4.IN4
Shift_operand[6] => Mux5.IN4
Shift_operand[6] => Mux6.IN4
Shift_operand[6] => Mux7.IN4
Shift_operand[6] => Mux8.IN4
Shift_operand[6] => Mux9.IN4
Shift_operand[6] => Mux10.IN4
Shift_operand[6] => Mux11.IN4
Shift_operand[6] => Mux12.IN4
Shift_operand[6] => Mux13.IN4
Shift_operand[6] => Mux14.IN4
Shift_operand[6] => Mux15.IN4
Shift_operand[6] => Mux16.IN4
Shift_operand[6] => Mux17.IN4
Shift_operand[6] => Mux18.IN4
Shift_operand[6] => Mux19.IN4
Shift_operand[6] => Mux20.IN4
Shift_operand[6] => Mux21.IN4
Shift_operand[6] => Mux22.IN4
Shift_operand[6] => Mux23.IN4
Shift_operand[6] => Mux24.IN4
Shift_operand[6] => Mux25.IN4
Shift_operand[6] => Mux26.IN4
Shift_operand[6] => Mux27.IN4
Shift_operand[6] => Mux28.IN4
Shift_operand[6] => Mux29.IN4
Shift_operand[6] => Mux30.IN4
Shift_operand[6] => Mux31.IN4
Shift_operand[6] => Val_2[6].DATAA
Shift_operand[7] => ShiftRight0.IN54
Shift_operand[7] => ShiftRight0.IN55
Shift_operand[7] => ShiftLeft0.IN37
Shift_operand[7] => ShiftRight1.IN37
Shift_operand[7] => ShiftRight2.IN69
Shift_operand[7] => Val_2[7].DATAA
Shift_operand[8] => ShiftRight0.IN53
Shift_operand[8] => ShiftLeft0.IN36
Shift_operand[8] => ShiftRight1.IN36
Shift_operand[8] => ShiftRight2.IN68
Shift_operand[8] => Val_2[8].DATAA
Shift_operand[9] => ShiftRight0.IN52
Shift_operand[9] => ShiftLeft0.IN35
Shift_operand[9] => ShiftRight1.IN35
Shift_operand[9] => ShiftRight2.IN67
Shift_operand[9] => Val_2[9].DATAA
Shift_operand[10] => ShiftRight0.IN51
Shift_operand[10] => ShiftLeft0.IN34
Shift_operand[10] => ShiftRight1.IN34
Shift_operand[10] => ShiftRight2.IN66
Shift_operand[10] => Val_2[10].DATAA
Shift_operand[11] => ShiftRight0.IN50
Shift_operand[11] => ShiftLeft0.IN33
Shift_operand[11] => ShiftRight1.IN33
Shift_operand[11] => ShiftRight2.IN65
Shift_operand[11] => Val_2[11].DATAA
Shift_operand[11] => Val_2[12].DATAA
Shift_operand[11] => Val_2[13].DATAA
Shift_operand[11] => Val_2[14].DATAA
Shift_operand[11] => Val_2[15].DATAA
Shift_operand[11] => Val_2[16].DATAA
Shift_operand[11] => Val_2[17].DATAA
Shift_operand[11] => Val_2[18].DATAA
Shift_operand[11] => Val_2[19].DATAA
Shift_operand[11] => Val_2[20].DATAA
Shift_operand[11] => Val_2[21].DATAA
Shift_operand[11] => Val_2[22].DATAA
Shift_operand[11] => Val_2[23].DATAA
Shift_operand[11] => Val_2[24].DATAA
Shift_operand[11] => Val_2[25].DATAA
Shift_operand[11] => Val_2[26].DATAA
Shift_operand[11] => Val_2[27].DATAA
Shift_operand[11] => Val_2[28].DATAA
Shift_operand[11] => Val_2[29].DATAA
Shift_operand[11] => Val_2[30].DATAA
Shift_operand[11] => Val_2[31].DATAA
valGen_select => Val_2[0].OUTPUTSELECT
valGen_select => Val_2[1].OUTPUTSELECT
valGen_select => Val_2[2].OUTPUTSELECT
valGen_select => Val_2[3].OUTPUTSELECT
valGen_select => Val_2[4].OUTPUTSELECT
valGen_select => Val_2[5].OUTPUTSELECT
valGen_select => Val_2[6].OUTPUTSELECT
valGen_select => Val_2[7].OUTPUTSELECT
valGen_select => Val_2[8].OUTPUTSELECT
valGen_select => Val_2[9].OUTPUTSELECT
valGen_select => Val_2[10].OUTPUTSELECT
valGen_select => Val_2[11].OUTPUTSELECT
valGen_select => Val_2[12].OUTPUTSELECT
valGen_select => Val_2[13].OUTPUTSELECT
valGen_select => Val_2[14].OUTPUTSELECT
valGen_select => Val_2[15].OUTPUTSELECT
valGen_select => Val_2[16].OUTPUTSELECT
valGen_select => Val_2[17].OUTPUTSELECT
valGen_select => Val_2[18].OUTPUTSELECT
valGen_select => Val_2[19].OUTPUTSELECT
valGen_select => Val_2[20].OUTPUTSELECT
valGen_select => Val_2[21].OUTPUTSELECT
valGen_select => Val_2[22].OUTPUTSELECT
valGen_select => Val_2[23].OUTPUTSELECT
valGen_select => Val_2[24].OUTPUTSELECT
valGen_select => Val_2[25].OUTPUTSELECT
valGen_select => Val_2[26].OUTPUTSELECT
valGen_select => Val_2[27].OUTPUTSELECT
valGen_select => Val_2[28].OUTPUTSELECT
valGen_select => Val_2[29].OUTPUTSELECT
valGen_select => Val_2[30].OUTPUTSELECT
valGen_select => Val_2[31].OUTPUTSELECT
valGen_select => Val_2[31].OUTPUTSELECT
Val_2[0] <= Val_2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[1] <= Val_2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[2] <= Val_2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[3] <= Val_2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[4] <= Val_2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[5] <= Val_2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[6] <= Val_2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[7] <= Val_2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[8] <= Val_2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[9] <= Val_2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[10] <= Val_2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[11] <= Val_2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[12] <= Val_2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[13] <= Val_2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[14] <= Val_2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[15] <= Val_2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[16] <= Val_2[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[17] <= Val_2[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[18] <= Val_2[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[19] <= Val_2[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[20] <= Val_2[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[21] <= Val_2[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[22] <= Val_2[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[23] <= Val_2[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[24] <= Val_2[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[25] <= Val_2[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[26] <= Val_2[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[27] <= Val_2[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[28] <= Val_2[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[29] <= Val_2[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[30] <= Val_2[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Val_2[31] <= Val_2[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|EXE_MEM:exe_mem
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => Dest_out[0]~reg0.CLK
clk => Dest_out[1]~reg0.CLK
clk => Dest_out[2]~reg0.CLK
clk => Dest_out[3]~reg0.CLK
clk => Val_Rm_out[0]~reg0.CLK
clk => Val_Rm_out[1]~reg0.CLK
clk => Val_Rm_out[2]~reg0.CLK
clk => Val_Rm_out[3]~reg0.CLK
clk => Val_Rm_out[4]~reg0.CLK
clk => Val_Rm_out[5]~reg0.CLK
clk => Val_Rm_out[6]~reg0.CLK
clk => Val_Rm_out[7]~reg0.CLK
clk => Val_Rm_out[8]~reg0.CLK
clk => Val_Rm_out[9]~reg0.CLK
clk => Val_Rm_out[10]~reg0.CLK
clk => Val_Rm_out[11]~reg0.CLK
clk => Val_Rm_out[12]~reg0.CLK
clk => Val_Rm_out[13]~reg0.CLK
clk => Val_Rm_out[14]~reg0.CLK
clk => Val_Rm_out[15]~reg0.CLK
clk => Val_Rm_out[16]~reg0.CLK
clk => Val_Rm_out[17]~reg0.CLK
clk => Val_Rm_out[18]~reg0.CLK
clk => Val_Rm_out[19]~reg0.CLK
clk => Val_Rm_out[20]~reg0.CLK
clk => Val_Rm_out[21]~reg0.CLK
clk => Val_Rm_out[22]~reg0.CLK
clk => Val_Rm_out[23]~reg0.CLK
clk => Val_Rm_out[24]~reg0.CLK
clk => Val_Rm_out[25]~reg0.CLK
clk => Val_Rm_out[26]~reg0.CLK
clk => Val_Rm_out[27]~reg0.CLK
clk => Val_Rm_out[28]~reg0.CLK
clk => Val_Rm_out[29]~reg0.CLK
clk => Val_Rm_out[30]~reg0.CLK
clk => Val_Rm_out[31]~reg0.CLK
clk => ALU_Res_out[0]~reg0.CLK
clk => ALU_Res_out[1]~reg0.CLK
clk => ALU_Res_out[2]~reg0.CLK
clk => ALU_Res_out[3]~reg0.CLK
clk => ALU_Res_out[4]~reg0.CLK
clk => ALU_Res_out[5]~reg0.CLK
clk => ALU_Res_out[6]~reg0.CLK
clk => ALU_Res_out[7]~reg0.CLK
clk => ALU_Res_out[8]~reg0.CLK
clk => ALU_Res_out[9]~reg0.CLK
clk => ALU_Res_out[10]~reg0.CLK
clk => ALU_Res_out[11]~reg0.CLK
clk => ALU_Res_out[12]~reg0.CLK
clk => ALU_Res_out[13]~reg0.CLK
clk => ALU_Res_out[14]~reg0.CLK
clk => ALU_Res_out[15]~reg0.CLK
clk => ALU_Res_out[16]~reg0.CLK
clk => ALU_Res_out[17]~reg0.CLK
clk => ALU_Res_out[18]~reg0.CLK
clk => ALU_Res_out[19]~reg0.CLK
clk => ALU_Res_out[20]~reg0.CLK
clk => ALU_Res_out[21]~reg0.CLK
clk => ALU_Res_out[22]~reg0.CLK
clk => ALU_Res_out[23]~reg0.CLK
clk => ALU_Res_out[24]~reg0.CLK
clk => ALU_Res_out[25]~reg0.CLK
clk => ALU_Res_out[26]~reg0.CLK
clk => ALU_Res_out[27]~reg0.CLK
clk => ALU_Res_out[28]~reg0.CLK
clk => ALU_Res_out[29]~reg0.CLK
clk => ALU_Res_out[30]~reg0.CLK
clk => ALU_Res_out[31]~reg0.CLK
clk => MEM_W_EN_out~reg0.CLK
clk => MEM_R_EN_out~reg0.CLK
clk => WB_EN_out~reg0.CLK
rst => Dest_out[0]~reg0.ACLR
rst => Dest_out[1]~reg0.ACLR
rst => Dest_out[2]~reg0.ACLR
rst => Dest_out[3]~reg0.ACLR
rst => Val_Rm_out[0]~reg0.ACLR
rst => Val_Rm_out[1]~reg0.ACLR
rst => Val_Rm_out[2]~reg0.ACLR
rst => Val_Rm_out[3]~reg0.ACLR
rst => Val_Rm_out[4]~reg0.ACLR
rst => Val_Rm_out[5]~reg0.ACLR
rst => Val_Rm_out[6]~reg0.ACLR
rst => Val_Rm_out[7]~reg0.ACLR
rst => Val_Rm_out[8]~reg0.ACLR
rst => Val_Rm_out[9]~reg0.ACLR
rst => Val_Rm_out[10]~reg0.ACLR
rst => Val_Rm_out[11]~reg0.ACLR
rst => Val_Rm_out[12]~reg0.ACLR
rst => Val_Rm_out[13]~reg0.ACLR
rst => Val_Rm_out[14]~reg0.ACLR
rst => Val_Rm_out[15]~reg0.ACLR
rst => Val_Rm_out[16]~reg0.ACLR
rst => Val_Rm_out[17]~reg0.ACLR
rst => Val_Rm_out[18]~reg0.ACLR
rst => Val_Rm_out[19]~reg0.ACLR
rst => Val_Rm_out[20]~reg0.ACLR
rst => Val_Rm_out[21]~reg0.ACLR
rst => Val_Rm_out[22]~reg0.ACLR
rst => Val_Rm_out[23]~reg0.ACLR
rst => Val_Rm_out[24]~reg0.ACLR
rst => Val_Rm_out[25]~reg0.ACLR
rst => Val_Rm_out[26]~reg0.ACLR
rst => Val_Rm_out[27]~reg0.ACLR
rst => Val_Rm_out[28]~reg0.ACLR
rst => Val_Rm_out[29]~reg0.ACLR
rst => Val_Rm_out[30]~reg0.ACLR
rst => Val_Rm_out[31]~reg0.ACLR
rst => ALU_Res_out[0]~reg0.ACLR
rst => ALU_Res_out[1]~reg0.ACLR
rst => ALU_Res_out[2]~reg0.ACLR
rst => ALU_Res_out[3]~reg0.ACLR
rst => ALU_Res_out[4]~reg0.ACLR
rst => ALU_Res_out[5]~reg0.ACLR
rst => ALU_Res_out[6]~reg0.ACLR
rst => ALU_Res_out[7]~reg0.ACLR
rst => ALU_Res_out[8]~reg0.ACLR
rst => ALU_Res_out[9]~reg0.ACLR
rst => ALU_Res_out[10]~reg0.ACLR
rst => ALU_Res_out[11]~reg0.ACLR
rst => ALU_Res_out[12]~reg0.ACLR
rst => ALU_Res_out[13]~reg0.ACLR
rst => ALU_Res_out[14]~reg0.ACLR
rst => ALU_Res_out[15]~reg0.ACLR
rst => ALU_Res_out[16]~reg0.ACLR
rst => ALU_Res_out[17]~reg0.ACLR
rst => ALU_Res_out[18]~reg0.ACLR
rst => ALU_Res_out[19]~reg0.ACLR
rst => ALU_Res_out[20]~reg0.ACLR
rst => ALU_Res_out[21]~reg0.ACLR
rst => ALU_Res_out[22]~reg0.ACLR
rst => ALU_Res_out[23]~reg0.ACLR
rst => ALU_Res_out[24]~reg0.ACLR
rst => ALU_Res_out[25]~reg0.ACLR
rst => ALU_Res_out[26]~reg0.ACLR
rst => ALU_Res_out[27]~reg0.ACLR
rst => ALU_Res_out[28]~reg0.ACLR
rst => ALU_Res_out[29]~reg0.ACLR
rst => ALU_Res_out[30]~reg0.ACLR
rst => ALU_Res_out[31]~reg0.ACLR
rst => MEM_W_EN_out~reg0.ACLR
rst => MEM_R_EN_out~reg0.ACLR
rst => WB_EN_out~reg0.ACLR
rst => pc_out[31]~reg0.ENA
rst => pc_out[30]~reg0.ENA
rst => pc_out[29]~reg0.ENA
rst => pc_out[28]~reg0.ENA
rst => pc_out[27]~reg0.ENA
rst => pc_out[26]~reg0.ENA
rst => pc_out[25]~reg0.ENA
rst => pc_out[24]~reg0.ENA
rst => pc_out[23]~reg0.ENA
rst => pc_out[22]~reg0.ENA
rst => pc_out[21]~reg0.ENA
rst => pc_out[20]~reg0.ENA
rst => pc_out[19]~reg0.ENA
rst => pc_out[18]~reg0.ENA
rst => pc_out[17]~reg0.ENA
rst => pc_out[16]~reg0.ENA
rst => pc_out[15]~reg0.ENA
rst => pc_out[14]~reg0.ENA
rst => pc_out[13]~reg0.ENA
rst => pc_out[12]~reg0.ENA
rst => pc_out[11]~reg0.ENA
rst => pc_out[10]~reg0.ENA
rst => pc_out[9]~reg0.ENA
rst => pc_out[8]~reg0.ENA
rst => pc_out[7]~reg0.ENA
rst => pc_out[6]~reg0.ENA
rst => pc_out[5]~reg0.ENA
rst => pc_out[4]~reg0.ENA
rst => pc_out[3]~reg0.ENA
rst => pc_out[2]~reg0.ENA
rst => pc_out[1]~reg0.ENA
rst => pc_out[0]~reg0.ENA
WB_EN => WB_EN_out~reg0.DATAIN
MEM_R_EN => MEM_R_EN_out~reg0.DATAIN
MEM_W_EN => MEM_W_EN_out~reg0.DATAIN
Val_Rm[0] => Val_Rm_out[0]~reg0.DATAIN
Val_Rm[1] => Val_Rm_out[1]~reg0.DATAIN
Val_Rm[2] => Val_Rm_out[2]~reg0.DATAIN
Val_Rm[3] => Val_Rm_out[3]~reg0.DATAIN
Val_Rm[4] => Val_Rm_out[4]~reg0.DATAIN
Val_Rm[5] => Val_Rm_out[5]~reg0.DATAIN
Val_Rm[6] => Val_Rm_out[6]~reg0.DATAIN
Val_Rm[7] => Val_Rm_out[7]~reg0.DATAIN
Val_Rm[8] => Val_Rm_out[8]~reg0.DATAIN
Val_Rm[9] => Val_Rm_out[9]~reg0.DATAIN
Val_Rm[10] => Val_Rm_out[10]~reg0.DATAIN
Val_Rm[11] => Val_Rm_out[11]~reg0.DATAIN
Val_Rm[12] => Val_Rm_out[12]~reg0.DATAIN
Val_Rm[13] => Val_Rm_out[13]~reg0.DATAIN
Val_Rm[14] => Val_Rm_out[14]~reg0.DATAIN
Val_Rm[15] => Val_Rm_out[15]~reg0.DATAIN
Val_Rm[16] => Val_Rm_out[16]~reg0.DATAIN
Val_Rm[17] => Val_Rm_out[17]~reg0.DATAIN
Val_Rm[18] => Val_Rm_out[18]~reg0.DATAIN
Val_Rm[19] => Val_Rm_out[19]~reg0.DATAIN
Val_Rm[20] => Val_Rm_out[20]~reg0.DATAIN
Val_Rm[21] => Val_Rm_out[21]~reg0.DATAIN
Val_Rm[22] => Val_Rm_out[22]~reg0.DATAIN
Val_Rm[23] => Val_Rm_out[23]~reg0.DATAIN
Val_Rm[24] => Val_Rm_out[24]~reg0.DATAIN
Val_Rm[25] => Val_Rm_out[25]~reg0.DATAIN
Val_Rm[26] => Val_Rm_out[26]~reg0.DATAIN
Val_Rm[27] => Val_Rm_out[27]~reg0.DATAIN
Val_Rm[28] => Val_Rm_out[28]~reg0.DATAIN
Val_Rm[29] => Val_Rm_out[29]~reg0.DATAIN
Val_Rm[30] => Val_Rm_out[30]~reg0.DATAIN
Val_Rm[31] => Val_Rm_out[31]~reg0.DATAIN
Dest[0] => Dest_out[0]~reg0.DATAIN
Dest[1] => Dest_out[1]~reg0.DATAIN
Dest[2] => Dest_out[2]~reg0.DATAIN
Dest[3] => Dest_out[3]~reg0.DATAIN
ALU_Res[0] => ALU_Res_out[0]~reg0.DATAIN
ALU_Res[1] => ALU_Res_out[1]~reg0.DATAIN
ALU_Res[2] => ALU_Res_out[2]~reg0.DATAIN
ALU_Res[3] => ALU_Res_out[3]~reg0.DATAIN
ALU_Res[4] => ALU_Res_out[4]~reg0.DATAIN
ALU_Res[5] => ALU_Res_out[5]~reg0.DATAIN
ALU_Res[6] => ALU_Res_out[6]~reg0.DATAIN
ALU_Res[7] => ALU_Res_out[7]~reg0.DATAIN
ALU_Res[8] => ALU_Res_out[8]~reg0.DATAIN
ALU_Res[9] => ALU_Res_out[9]~reg0.DATAIN
ALU_Res[10] => ALU_Res_out[10]~reg0.DATAIN
ALU_Res[11] => ALU_Res_out[11]~reg0.DATAIN
ALU_Res[12] => ALU_Res_out[12]~reg0.DATAIN
ALU_Res[13] => ALU_Res_out[13]~reg0.DATAIN
ALU_Res[14] => ALU_Res_out[14]~reg0.DATAIN
ALU_Res[15] => ALU_Res_out[15]~reg0.DATAIN
ALU_Res[16] => ALU_Res_out[16]~reg0.DATAIN
ALU_Res[17] => ALU_Res_out[17]~reg0.DATAIN
ALU_Res[18] => ALU_Res_out[18]~reg0.DATAIN
ALU_Res[19] => ALU_Res_out[19]~reg0.DATAIN
ALU_Res[20] => ALU_Res_out[20]~reg0.DATAIN
ALU_Res[21] => ALU_Res_out[21]~reg0.DATAIN
ALU_Res[22] => ALU_Res_out[22]~reg0.DATAIN
ALU_Res[23] => ALU_Res_out[23]~reg0.DATAIN
ALU_Res[24] => ALU_Res_out[24]~reg0.DATAIN
ALU_Res[25] => ALU_Res_out[25]~reg0.DATAIN
ALU_Res[26] => ALU_Res_out[26]~reg0.DATAIN
ALU_Res[27] => ALU_Res_out[27]~reg0.DATAIN
ALU_Res[28] => ALU_Res_out[28]~reg0.DATAIN
ALU_Res[29] => ALU_Res_out[29]~reg0.DATAIN
ALU_Res[30] => ALU_Res_out[30]~reg0.DATAIN
ALU_Res[31] => ALU_Res_out[31]~reg0.DATAIN
pc[0] => pc_out[0]~reg0.DATAIN
pc[1] => pc_out[1]~reg0.DATAIN
pc[2] => pc_out[2]~reg0.DATAIN
pc[3] => pc_out[3]~reg0.DATAIN
pc[4] => pc_out[4]~reg0.DATAIN
pc[5] => pc_out[5]~reg0.DATAIN
pc[6] => pc_out[6]~reg0.DATAIN
pc[7] => pc_out[7]~reg0.DATAIN
pc[8] => pc_out[8]~reg0.DATAIN
pc[9] => pc_out[9]~reg0.DATAIN
pc[10] => pc_out[10]~reg0.DATAIN
pc[11] => pc_out[11]~reg0.DATAIN
pc[12] => pc_out[12]~reg0.DATAIN
pc[13] => pc_out[13]~reg0.DATAIN
pc[14] => pc_out[14]~reg0.DATAIN
pc[15] => pc_out[15]~reg0.DATAIN
pc[16] => pc_out[16]~reg0.DATAIN
pc[17] => pc_out[17]~reg0.DATAIN
pc[18] => pc_out[18]~reg0.DATAIN
pc[19] => pc_out[19]~reg0.DATAIN
pc[20] => pc_out[20]~reg0.DATAIN
pc[21] => pc_out[21]~reg0.DATAIN
pc[22] => pc_out[22]~reg0.DATAIN
pc[23] => pc_out[23]~reg0.DATAIN
pc[24] => pc_out[24]~reg0.DATAIN
pc[25] => pc_out[25]~reg0.DATAIN
pc[26] => pc_out[26]~reg0.DATAIN
pc[27] => pc_out[27]~reg0.DATAIN
pc[28] => pc_out[28]~reg0.DATAIN
pc[29] => pc_out[29]~reg0.DATAIN
pc[30] => pc_out[30]~reg0.DATAIN
pc[31] => pc_out[31]~reg0.DATAIN
WB_EN_out <= WB_EN_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN_out <= MEM_R_EN_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_W_EN_out <= MEM_W_EN_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[0] <= Val_Rm_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[1] <= Val_Rm_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[2] <= Val_Rm_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[3] <= Val_Rm_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[4] <= Val_Rm_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[5] <= Val_Rm_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[6] <= Val_Rm_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[7] <= Val_Rm_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[8] <= Val_Rm_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[9] <= Val_Rm_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[10] <= Val_Rm_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[11] <= Val_Rm_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[12] <= Val_Rm_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[13] <= Val_Rm_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[14] <= Val_Rm_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[15] <= Val_Rm_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[16] <= Val_Rm_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[17] <= Val_Rm_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[18] <= Val_Rm_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[19] <= Val_Rm_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[20] <= Val_Rm_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[21] <= Val_Rm_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[22] <= Val_Rm_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[23] <= Val_Rm_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[24] <= Val_Rm_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[25] <= Val_Rm_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[26] <= Val_Rm_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[27] <= Val_Rm_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[28] <= Val_Rm_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[29] <= Val_Rm_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[30] <= Val_Rm_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm_out[31] <= Val_Rm_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_out[0] <= Dest_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_out[1] <= Dest_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_out[2] <= Dest_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest_out[3] <= Dest_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[0] <= ALU_Res_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[1] <= ALU_Res_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[2] <= ALU_Res_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[3] <= ALU_Res_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[4] <= ALU_Res_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[5] <= ALU_Res_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[6] <= ALU_Res_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[7] <= ALU_Res_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[8] <= ALU_Res_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[9] <= ALU_Res_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[10] <= ALU_Res_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[11] <= ALU_Res_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[12] <= ALU_Res_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[13] <= ALU_Res_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[14] <= ALU_Res_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[15] <= ALU_Res_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[16] <= ALU_Res_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[17] <= ALU_Res_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[18] <= ALU_Res_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[19] <= ALU_Res_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[20] <= ALU_Res_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[21] <= ALU_Res_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[22] <= ALU_Res_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[23] <= ALU_Res_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[24] <= ALU_Res_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[25] <= ALU_Res_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[26] <= ALU_Res_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[27] <= ALU_Res_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[28] <= ALU_Res_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[29] <= ALU_Res_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[30] <= ALU_Res_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[31] <= ALU_Res_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|MEM:mem_stage
clk => memory.we_a.CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
rst => ~NO_FANOUT~
WB_EN => WB_EN_out.DATAIN
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => DataMemory_out.OUTPUTSELECT
MEM_R_EN => MEM_R_EN_out.DATAIN
MEM_W_EN => memory.we_a.DATAIN
MEM_W_EN => memory.WE
ALU_Res[0] => ALU_Res_out[0].DATAIN
ALU_Res[1] => ALU_Res_out[1].DATAIN
ALU_Res[2] => memory.waddr_a[0].DATAIN
ALU_Res[2] => ALU_Res_out[2].DATAIN
ALU_Res[2] => memory.WADDR
ALU_Res[2] => memory.RADDR
ALU_Res[3] => memory.waddr_a[1].DATAIN
ALU_Res[3] => ALU_Res_out[3].DATAIN
ALU_Res[3] => memory.WADDR1
ALU_Res[3] => memory.RADDR1
ALU_Res[4] => memory.waddr_a[2].DATAIN
ALU_Res[4] => ALU_Res_out[4].DATAIN
ALU_Res[4] => memory.WADDR2
ALU_Res[4] => memory.RADDR2
ALU_Res[5] => memory.waddr_a[3].DATAIN
ALU_Res[5] => ALU_Res_out[5].DATAIN
ALU_Res[5] => memory.WADDR3
ALU_Res[5] => memory.RADDR3
ALU_Res[6] => memory.waddr_a[4].DATAIN
ALU_Res[6] => ALU_Res_out[6].DATAIN
ALU_Res[6] => memory.WADDR4
ALU_Res[6] => memory.RADDR4
ALU_Res[7] => memory.waddr_a[5].DATAIN
ALU_Res[7] => ALU_Res_out[7].DATAIN
ALU_Res[7] => memory.WADDR5
ALU_Res[7] => memory.RADDR5
ALU_Res[8] => ALU_Res_out[8].DATAIN
ALU_Res[9] => ALU_Res_out[9].DATAIN
ALU_Res[10] => ALU_Res_out[10].DATAIN
ALU_Res[11] => ALU_Res_out[11].DATAIN
ALU_Res[12] => ALU_Res_out[12].DATAIN
ALU_Res[13] => ALU_Res_out[13].DATAIN
ALU_Res[14] => ALU_Res_out[14].DATAIN
ALU_Res[15] => ALU_Res_out[15].DATAIN
ALU_Res[16] => ALU_Res_out[16].DATAIN
ALU_Res[17] => ALU_Res_out[17].DATAIN
ALU_Res[18] => ALU_Res_out[18].DATAIN
ALU_Res[19] => ALU_Res_out[19].DATAIN
ALU_Res[20] => ALU_Res_out[20].DATAIN
ALU_Res[21] => ALU_Res_out[21].DATAIN
ALU_Res[22] => ALU_Res_out[22].DATAIN
ALU_Res[23] => ALU_Res_out[23].DATAIN
ALU_Res[24] => ALU_Res_out[24].DATAIN
ALU_Res[25] => ALU_Res_out[25].DATAIN
ALU_Res[26] => ALU_Res_out[26].DATAIN
ALU_Res[27] => ALU_Res_out[27].DATAIN
ALU_Res[28] => ALU_Res_out[28].DATAIN
ALU_Res[29] => ALU_Res_out[29].DATAIN
ALU_Res[30] => ALU_Res_out[30].DATAIN
ALU_Res[31] => ALU_Res_out[31].DATAIN
Val_Rm[0] => memory.data_a[0].DATAIN
Val_Rm[0] => memory.DATAIN
Val_Rm[1] => memory.data_a[1].DATAIN
Val_Rm[1] => memory.DATAIN1
Val_Rm[2] => memory.data_a[2].DATAIN
Val_Rm[2] => memory.DATAIN2
Val_Rm[3] => memory.data_a[3].DATAIN
Val_Rm[3] => memory.DATAIN3
Val_Rm[4] => memory.data_a[4].DATAIN
Val_Rm[4] => memory.DATAIN4
Val_Rm[5] => memory.data_a[5].DATAIN
Val_Rm[5] => memory.DATAIN5
Val_Rm[6] => memory.data_a[6].DATAIN
Val_Rm[6] => memory.DATAIN6
Val_Rm[7] => memory.data_a[7].DATAIN
Val_Rm[7] => memory.DATAIN7
Val_Rm[8] => memory.data_a[8].DATAIN
Val_Rm[8] => memory.DATAIN8
Val_Rm[9] => memory.data_a[9].DATAIN
Val_Rm[9] => memory.DATAIN9
Val_Rm[10] => memory.data_a[10].DATAIN
Val_Rm[10] => memory.DATAIN10
Val_Rm[11] => memory.data_a[11].DATAIN
Val_Rm[11] => memory.DATAIN11
Val_Rm[12] => memory.data_a[12].DATAIN
Val_Rm[12] => memory.DATAIN12
Val_Rm[13] => memory.data_a[13].DATAIN
Val_Rm[13] => memory.DATAIN13
Val_Rm[14] => memory.data_a[14].DATAIN
Val_Rm[14] => memory.DATAIN14
Val_Rm[15] => memory.data_a[15].DATAIN
Val_Rm[15] => memory.DATAIN15
Val_Rm[16] => memory.data_a[16].DATAIN
Val_Rm[16] => memory.DATAIN16
Val_Rm[17] => memory.data_a[17].DATAIN
Val_Rm[17] => memory.DATAIN17
Val_Rm[18] => memory.data_a[18].DATAIN
Val_Rm[18] => memory.DATAIN18
Val_Rm[19] => memory.data_a[19].DATAIN
Val_Rm[19] => memory.DATAIN19
Val_Rm[20] => memory.data_a[20].DATAIN
Val_Rm[20] => memory.DATAIN20
Val_Rm[21] => memory.data_a[21].DATAIN
Val_Rm[21] => memory.DATAIN21
Val_Rm[22] => memory.data_a[22].DATAIN
Val_Rm[22] => memory.DATAIN22
Val_Rm[23] => memory.data_a[23].DATAIN
Val_Rm[23] => memory.DATAIN23
Val_Rm[24] => memory.data_a[24].DATAIN
Val_Rm[24] => memory.DATAIN24
Val_Rm[25] => memory.data_a[25].DATAIN
Val_Rm[25] => memory.DATAIN25
Val_Rm[26] => memory.data_a[26].DATAIN
Val_Rm[26] => memory.DATAIN26
Val_Rm[27] => memory.data_a[27].DATAIN
Val_Rm[27] => memory.DATAIN27
Val_Rm[28] => memory.data_a[28].DATAIN
Val_Rm[28] => memory.DATAIN28
Val_Rm[29] => memory.data_a[29].DATAIN
Val_Rm[29] => memory.DATAIN29
Val_Rm[30] => memory.data_a[30].DATAIN
Val_Rm[30] => memory.DATAIN30
Val_Rm[31] => memory.data_a[31].DATAIN
Val_Rm[31] => memory.DATAIN31
Dest[0] => MEM_Dest[0].DATAIN
Dest[1] => MEM_Dest[1].DATAIN
Dest[2] => MEM_Dest[2].DATAIN
Dest[3] => MEM_Dest[3].DATAIN
pc[0] => pc_out[0].DATAIN
pc[1] => pc_out[1].DATAIN
pc[2] => pc_out[2].DATAIN
pc[3] => pc_out[3].DATAIN
pc[4] => pc_out[4].DATAIN
pc[5] => pc_out[5].DATAIN
pc[6] => pc_out[6].DATAIN
pc[7] => pc_out[7].DATAIN
pc[8] => pc_out[8].DATAIN
pc[9] => pc_out[9].DATAIN
pc[10] => pc_out[10].DATAIN
pc[11] => pc_out[11].DATAIN
pc[12] => pc_out[12].DATAIN
pc[13] => pc_out[13].DATAIN
pc[14] => pc_out[14].DATAIN
pc[15] => pc_out[15].DATAIN
pc[16] => pc_out[16].DATAIN
pc[17] => pc_out[17].DATAIN
pc[18] => pc_out[18].DATAIN
pc[19] => pc_out[19].DATAIN
pc[20] => pc_out[20].DATAIN
pc[21] => pc_out[21].DATAIN
pc[22] => pc_out[22].DATAIN
pc[23] => pc_out[23].DATAIN
pc[24] => pc_out[24].DATAIN
pc[25] => pc_out[25].DATAIN
pc[26] => pc_out[26].DATAIN
pc[27] => pc_out[27].DATAIN
pc[28] => pc_out[28].DATAIN
pc[29] => pc_out[29].DATAIN
pc[30] => pc_out[30].DATAIN
pc[31] => pc_out[31].DATAIN
WB_EN_out <= WB_EN.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN_out <= MEM_R_EN.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[0] <= ALU_Res[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[1] <= ALU_Res[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[2] <= ALU_Res[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[3] <= ALU_Res[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[4] <= ALU_Res[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[5] <= ALU_Res[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[6] <= ALU_Res[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[7] <= ALU_Res[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[8] <= ALU_Res[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[9] <= ALU_Res[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[10] <= ALU_Res[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[11] <= ALU_Res[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[12] <= ALU_Res[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[13] <= ALU_Res[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[14] <= ALU_Res[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[15] <= ALU_Res[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[16] <= ALU_Res[16].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[17] <= ALU_Res[17].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[18] <= ALU_Res[18].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[19] <= ALU_Res[19].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[20] <= ALU_Res[20].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[21] <= ALU_Res[21].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[22] <= ALU_Res[22].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[23] <= ALU_Res[23].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[24] <= ALU_Res[24].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[25] <= ALU_Res[25].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[26] <= ALU_Res[26].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[27] <= ALU_Res[27].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[28] <= ALU_Res[28].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[29] <= ALU_Res[29].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[30] <= ALU_Res[30].DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[31] <= ALU_Res[31].DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[0] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[1] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[2] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[3] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[4] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[5] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[6] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[7] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[8] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[9] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[10] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[11] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[12] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[13] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[14] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[15] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[16] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[17] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[18] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[19] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[20] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[21] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[22] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[23] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[24] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[25] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[26] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[27] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[28] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[29] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[30] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[31] <= DataMemory_out.DB_MAX_OUTPUT_PORT_TYPE
MEM_Dest[0] <= Dest[0].DB_MAX_OUTPUT_PORT_TYPE
MEM_Dest[1] <= Dest[1].DB_MAX_OUTPUT_PORT_TYPE
MEM_Dest[2] <= Dest[2].DB_MAX_OUTPUT_PORT_TYPE
MEM_Dest[3] <= Dest[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|MEM_WB:mem_wb
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => WB_Dest[0]~reg0.CLK
clk => WB_Dest[1]~reg0.CLK
clk => WB_Dest[2]~reg0.CLK
clk => WB_Dest[3]~reg0.CLK
clk => WB_WB_EN~reg0.CLK
clk => MEM_R_EN_out~reg0.CLK
clk => ALU_Res_out[0]~reg0.CLK
clk => ALU_Res_out[1]~reg0.CLK
clk => ALU_Res_out[2]~reg0.CLK
clk => ALU_Res_out[3]~reg0.CLK
clk => ALU_Res_out[4]~reg0.CLK
clk => ALU_Res_out[5]~reg0.CLK
clk => ALU_Res_out[6]~reg0.CLK
clk => ALU_Res_out[7]~reg0.CLK
clk => ALU_Res_out[8]~reg0.CLK
clk => ALU_Res_out[9]~reg0.CLK
clk => ALU_Res_out[10]~reg0.CLK
clk => ALU_Res_out[11]~reg0.CLK
clk => ALU_Res_out[12]~reg0.CLK
clk => ALU_Res_out[13]~reg0.CLK
clk => ALU_Res_out[14]~reg0.CLK
clk => ALU_Res_out[15]~reg0.CLK
clk => ALU_Res_out[16]~reg0.CLK
clk => ALU_Res_out[17]~reg0.CLK
clk => ALU_Res_out[18]~reg0.CLK
clk => ALU_Res_out[19]~reg0.CLK
clk => ALU_Res_out[20]~reg0.CLK
clk => ALU_Res_out[21]~reg0.CLK
clk => ALU_Res_out[22]~reg0.CLK
clk => ALU_Res_out[23]~reg0.CLK
clk => ALU_Res_out[24]~reg0.CLK
clk => ALU_Res_out[25]~reg0.CLK
clk => ALU_Res_out[26]~reg0.CLK
clk => ALU_Res_out[27]~reg0.CLK
clk => ALU_Res_out[28]~reg0.CLK
clk => ALU_Res_out[29]~reg0.CLK
clk => ALU_Res_out[30]~reg0.CLK
clk => ALU_Res_out[31]~reg0.CLK
clk => DataMemory_out[0]~reg0.CLK
clk => DataMemory_out[1]~reg0.CLK
clk => DataMemory_out[2]~reg0.CLK
clk => DataMemory_out[3]~reg0.CLK
clk => DataMemory_out[4]~reg0.CLK
clk => DataMemory_out[5]~reg0.CLK
clk => DataMemory_out[6]~reg0.CLK
clk => DataMemory_out[7]~reg0.CLK
clk => DataMemory_out[8]~reg0.CLK
clk => DataMemory_out[9]~reg0.CLK
clk => DataMemory_out[10]~reg0.CLK
clk => DataMemory_out[11]~reg0.CLK
clk => DataMemory_out[12]~reg0.CLK
clk => DataMemory_out[13]~reg0.CLK
clk => DataMemory_out[14]~reg0.CLK
clk => DataMemory_out[15]~reg0.CLK
clk => DataMemory_out[16]~reg0.CLK
clk => DataMemory_out[17]~reg0.CLK
clk => DataMemory_out[18]~reg0.CLK
clk => DataMemory_out[19]~reg0.CLK
clk => DataMemory_out[20]~reg0.CLK
clk => DataMemory_out[21]~reg0.CLK
clk => DataMemory_out[22]~reg0.CLK
clk => DataMemory_out[23]~reg0.CLK
clk => DataMemory_out[24]~reg0.CLK
clk => DataMemory_out[25]~reg0.CLK
clk => DataMemory_out[26]~reg0.CLK
clk => DataMemory_out[27]~reg0.CLK
clk => DataMemory_out[28]~reg0.CLK
clk => DataMemory_out[29]~reg0.CLK
clk => DataMemory_out[30]~reg0.CLK
clk => DataMemory_out[31]~reg0.CLK
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => DataMemory_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => ALU_Res_out.OUTPUTSELECT
rst => MEM_R_EN_out.OUTPUTSELECT
rst => WB_WB_EN.OUTPUTSELECT
rst => WB_Dest.OUTPUTSELECT
rst => WB_Dest.OUTPUTSELECT
rst => WB_Dest.OUTPUTSELECT
rst => WB_Dest.OUTPUTSELECT
rst => pc_out[0]~reg0.ENA
rst => pc_out[1]~reg0.ENA
rst => pc_out[2]~reg0.ENA
rst => pc_out[3]~reg0.ENA
rst => pc_out[4]~reg0.ENA
rst => pc_out[5]~reg0.ENA
rst => pc_out[6]~reg0.ENA
rst => pc_out[7]~reg0.ENA
rst => pc_out[8]~reg0.ENA
rst => pc_out[9]~reg0.ENA
rst => pc_out[10]~reg0.ENA
rst => pc_out[11]~reg0.ENA
rst => pc_out[12]~reg0.ENA
rst => pc_out[13]~reg0.ENA
rst => pc_out[14]~reg0.ENA
rst => pc_out[15]~reg0.ENA
rst => pc_out[16]~reg0.ENA
rst => pc_out[17]~reg0.ENA
rst => pc_out[18]~reg0.ENA
rst => pc_out[19]~reg0.ENA
rst => pc_out[20]~reg0.ENA
rst => pc_out[21]~reg0.ENA
rst => pc_out[22]~reg0.ENA
rst => pc_out[23]~reg0.ENA
rst => pc_out[24]~reg0.ENA
rst => pc_out[25]~reg0.ENA
rst => pc_out[26]~reg0.ENA
rst => pc_out[27]~reg0.ENA
rst => pc_out[28]~reg0.ENA
rst => pc_out[29]~reg0.ENA
rst => pc_out[30]~reg0.ENA
rst => pc_out[31]~reg0.ENA
WB_EN => WB_WB_EN.DATAA
MEM_R_EN => MEM_R_EN_out.DATAA
ALU_Res[0] => ALU_Res_out.DATAA
ALU_Res[1] => ALU_Res_out.DATAA
ALU_Res[2] => ALU_Res_out.DATAA
ALU_Res[3] => ALU_Res_out.DATAA
ALU_Res[4] => ALU_Res_out.DATAA
ALU_Res[5] => ALU_Res_out.DATAA
ALU_Res[6] => ALU_Res_out.DATAA
ALU_Res[7] => ALU_Res_out.DATAA
ALU_Res[8] => ALU_Res_out.DATAA
ALU_Res[9] => ALU_Res_out.DATAA
ALU_Res[10] => ALU_Res_out.DATAA
ALU_Res[11] => ALU_Res_out.DATAA
ALU_Res[12] => ALU_Res_out.DATAA
ALU_Res[13] => ALU_Res_out.DATAA
ALU_Res[14] => ALU_Res_out.DATAA
ALU_Res[15] => ALU_Res_out.DATAA
ALU_Res[16] => ALU_Res_out.DATAA
ALU_Res[17] => ALU_Res_out.DATAA
ALU_Res[18] => ALU_Res_out.DATAA
ALU_Res[19] => ALU_Res_out.DATAA
ALU_Res[20] => ALU_Res_out.DATAA
ALU_Res[21] => ALU_Res_out.DATAA
ALU_Res[22] => ALU_Res_out.DATAA
ALU_Res[23] => ALU_Res_out.DATAA
ALU_Res[24] => ALU_Res_out.DATAA
ALU_Res[25] => ALU_Res_out.DATAA
ALU_Res[26] => ALU_Res_out.DATAA
ALU_Res[27] => ALU_Res_out.DATAA
ALU_Res[28] => ALU_Res_out.DATAA
ALU_Res[29] => ALU_Res_out.DATAA
ALU_Res[30] => ALU_Res_out.DATAA
ALU_Res[31] => ALU_Res_out.DATAA
DataMemory[0] => DataMemory_out.DATAA
DataMemory[1] => DataMemory_out.DATAA
DataMemory[2] => DataMemory_out.DATAA
DataMemory[3] => DataMemory_out.DATAA
DataMemory[4] => DataMemory_out.DATAA
DataMemory[5] => DataMemory_out.DATAA
DataMemory[6] => DataMemory_out.DATAA
DataMemory[7] => DataMemory_out.DATAA
DataMemory[8] => DataMemory_out.DATAA
DataMemory[9] => DataMemory_out.DATAA
DataMemory[10] => DataMemory_out.DATAA
DataMemory[11] => DataMemory_out.DATAA
DataMemory[12] => DataMemory_out.DATAA
DataMemory[13] => DataMemory_out.DATAA
DataMemory[14] => DataMemory_out.DATAA
DataMemory[15] => DataMemory_out.DATAA
DataMemory[16] => DataMemory_out.DATAA
DataMemory[17] => DataMemory_out.DATAA
DataMemory[18] => DataMemory_out.DATAA
DataMemory[19] => DataMemory_out.DATAA
DataMemory[20] => DataMemory_out.DATAA
DataMemory[21] => DataMemory_out.DATAA
DataMemory[22] => DataMemory_out.DATAA
DataMemory[23] => DataMemory_out.DATAA
DataMemory[24] => DataMemory_out.DATAA
DataMemory[25] => DataMemory_out.DATAA
DataMemory[26] => DataMemory_out.DATAA
DataMemory[27] => DataMemory_out.DATAA
DataMemory[28] => DataMemory_out.DATAA
DataMemory[29] => DataMemory_out.DATAA
DataMemory[30] => DataMemory_out.DATAA
DataMemory[31] => DataMemory_out.DATAA
Dest[0] => WB_Dest.DATAA
Dest[1] => WB_Dest.DATAA
Dest[2] => WB_Dest.DATAA
Dest[3] => WB_Dest.DATAA
pc[0] => pc_out[0]~reg0.DATAIN
pc[1] => pc_out[1]~reg0.DATAIN
pc[2] => pc_out[2]~reg0.DATAIN
pc[3] => pc_out[3]~reg0.DATAIN
pc[4] => pc_out[4]~reg0.DATAIN
pc[5] => pc_out[5]~reg0.DATAIN
pc[6] => pc_out[6]~reg0.DATAIN
pc[7] => pc_out[7]~reg0.DATAIN
pc[8] => pc_out[8]~reg0.DATAIN
pc[9] => pc_out[9]~reg0.DATAIN
pc[10] => pc_out[10]~reg0.DATAIN
pc[11] => pc_out[11]~reg0.DATAIN
pc[12] => pc_out[12]~reg0.DATAIN
pc[13] => pc_out[13]~reg0.DATAIN
pc[14] => pc_out[14]~reg0.DATAIN
pc[15] => pc_out[15]~reg0.DATAIN
pc[16] => pc_out[16]~reg0.DATAIN
pc[17] => pc_out[17]~reg0.DATAIN
pc[18] => pc_out[18]~reg0.DATAIN
pc[19] => pc_out[19]~reg0.DATAIN
pc[20] => pc_out[20]~reg0.DATAIN
pc[21] => pc_out[21]~reg0.DATAIN
pc[22] => pc_out[22]~reg0.DATAIN
pc[23] => pc_out[23]~reg0.DATAIN
pc[24] => pc_out[24]~reg0.DATAIN
pc[25] => pc_out[25]~reg0.DATAIN
pc[26] => pc_out[26]~reg0.DATAIN
pc[27] => pc_out[27]~reg0.DATAIN
pc[28] => pc_out[28]~reg0.DATAIN
pc[29] => pc_out[29]~reg0.DATAIN
pc[30] => pc_out[30]~reg0.DATAIN
pc[31] => pc_out[31]~reg0.DATAIN
DataMemory_out[0] <= DataMemory_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[1] <= DataMemory_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[2] <= DataMemory_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[3] <= DataMemory_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[4] <= DataMemory_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[5] <= DataMemory_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[6] <= DataMemory_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[7] <= DataMemory_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[8] <= DataMemory_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[9] <= DataMemory_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[10] <= DataMemory_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[11] <= DataMemory_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[12] <= DataMemory_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[13] <= DataMemory_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[14] <= DataMemory_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[15] <= DataMemory_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[16] <= DataMemory_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[17] <= DataMemory_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[18] <= DataMemory_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[19] <= DataMemory_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[20] <= DataMemory_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[21] <= DataMemory_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[22] <= DataMemory_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[23] <= DataMemory_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[24] <= DataMemory_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[25] <= DataMemory_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[26] <= DataMemory_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[27] <= DataMemory_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[28] <= DataMemory_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[29] <= DataMemory_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[30] <= DataMemory_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataMemory_out[31] <= DataMemory_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[0] <= ALU_Res_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[1] <= ALU_Res_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[2] <= ALU_Res_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[3] <= ALU_Res_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[4] <= ALU_Res_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[5] <= ALU_Res_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[6] <= ALU_Res_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[7] <= ALU_Res_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[8] <= ALU_Res_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[9] <= ALU_Res_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[10] <= ALU_Res_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[11] <= ALU_Res_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[12] <= ALU_Res_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[13] <= ALU_Res_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[14] <= ALU_Res_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[15] <= ALU_Res_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[16] <= ALU_Res_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[17] <= ALU_Res_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[18] <= ALU_Res_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[19] <= ALU_Res_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[20] <= ALU_Res_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[21] <= ALU_Res_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[22] <= ALU_Res_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[23] <= ALU_Res_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[24] <= ALU_Res_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[25] <= ALU_Res_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[26] <= ALU_Res_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[27] <= ALU_Res_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[28] <= ALU_Res_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[29] <= ALU_Res_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[30] <= ALU_Res_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Res_out[31] <= ALU_Res_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN_out <= MEM_R_EN_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_WB_EN <= WB_WB_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Dest[0] <= WB_Dest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Dest[1] <= WB_Dest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Dest[2] <= WB_Dest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Dest[3] <= WB_Dest[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_FPGA|ARM:top|WB:wb_stage
ALU_Res_in_1[0] => WB_Value.DATAA
ALU_Res_in_1[1] => WB_Value.DATAA
ALU_Res_in_1[2] => WB_Value.DATAA
ALU_Res_in_1[3] => WB_Value.DATAA
ALU_Res_in_1[4] => WB_Value.DATAA
ALU_Res_in_1[5] => WB_Value.DATAA
ALU_Res_in_1[6] => WB_Value.DATAA
ALU_Res_in_1[7] => WB_Value.DATAA
ALU_Res_in_1[8] => WB_Value.DATAA
ALU_Res_in_1[9] => WB_Value.DATAA
ALU_Res_in_1[10] => WB_Value.DATAA
ALU_Res_in_1[11] => WB_Value.DATAA
ALU_Res_in_1[12] => WB_Value.DATAA
ALU_Res_in_1[13] => WB_Value.DATAA
ALU_Res_in_1[14] => WB_Value.DATAA
ALU_Res_in_1[15] => WB_Value.DATAA
ALU_Res_in_1[16] => WB_Value.DATAA
ALU_Res_in_1[17] => WB_Value.DATAA
ALU_Res_in_1[18] => WB_Value.DATAA
ALU_Res_in_1[19] => WB_Value.DATAA
ALU_Res_in_1[20] => WB_Value.DATAA
ALU_Res_in_1[21] => WB_Value.DATAA
ALU_Res_in_1[22] => WB_Value.DATAA
ALU_Res_in_1[23] => WB_Value.DATAA
ALU_Res_in_1[24] => WB_Value.DATAA
ALU_Res_in_1[25] => WB_Value.DATAA
ALU_Res_in_1[26] => WB_Value.DATAA
ALU_Res_in_1[27] => WB_Value.DATAA
ALU_Res_in_1[28] => WB_Value.DATAA
ALU_Res_in_1[29] => WB_Value.DATAA
ALU_Res_in_1[30] => WB_Value.DATAA
ALU_Res_in_1[31] => WB_Value.DATAA
pc[0] => pc_out[0].DATAIN
pc[1] => pc_out[1].DATAIN
pc[2] => pc_out[2].DATAIN
pc[3] => pc_out[3].DATAIN
pc[4] => pc_out[4].DATAIN
pc[5] => pc_out[5].DATAIN
pc[6] => pc_out[6].DATAIN
pc[7] => pc_out[7].DATAIN
pc[8] => pc_out[8].DATAIN
pc[9] => pc_out[9].DATAIN
pc[10] => pc_out[10].DATAIN
pc[11] => pc_out[11].DATAIN
pc[12] => pc_out[12].DATAIN
pc[13] => pc_out[13].DATAIN
pc[14] => pc_out[14].DATAIN
pc[15] => pc_out[15].DATAIN
pc[16] => pc_out[16].DATAIN
pc[17] => pc_out[17].DATAIN
pc[18] => pc_out[18].DATAIN
pc[19] => pc_out[19].DATAIN
pc[20] => pc_out[20].DATAIN
pc[21] => pc_out[21].DATAIN
pc[22] => pc_out[22].DATAIN
pc[23] => pc_out[23].DATAIN
pc[24] => pc_out[24].DATAIN
pc[25] => pc_out[25].DATAIN
pc[26] => pc_out[26].DATAIN
pc[27] => pc_out[27].DATAIN
pc[28] => pc_out[28].DATAIN
pc[29] => pc_out[29].DATAIN
pc[30] => pc_out[30].DATAIN
pc[31] => pc_out[31].DATAIN
Data_Mem_out_in_2[0] => WB_Value.DATAB
Data_Mem_out_in_2[1] => WB_Value.DATAB
Data_Mem_out_in_2[2] => WB_Value.DATAB
Data_Mem_out_in_2[3] => WB_Value.DATAB
Data_Mem_out_in_2[4] => WB_Value.DATAB
Data_Mem_out_in_2[5] => WB_Value.DATAB
Data_Mem_out_in_2[6] => WB_Value.DATAB
Data_Mem_out_in_2[7] => WB_Value.DATAB
Data_Mem_out_in_2[8] => WB_Value.DATAB
Data_Mem_out_in_2[9] => WB_Value.DATAB
Data_Mem_out_in_2[10] => WB_Value.DATAB
Data_Mem_out_in_2[11] => WB_Value.DATAB
Data_Mem_out_in_2[12] => WB_Value.DATAB
Data_Mem_out_in_2[13] => WB_Value.DATAB
Data_Mem_out_in_2[14] => WB_Value.DATAB
Data_Mem_out_in_2[15] => WB_Value.DATAB
Data_Mem_out_in_2[16] => WB_Value.DATAB
Data_Mem_out_in_2[17] => WB_Value.DATAB
Data_Mem_out_in_2[18] => WB_Value.DATAB
Data_Mem_out_in_2[19] => WB_Value.DATAB
Data_Mem_out_in_2[20] => WB_Value.DATAB
Data_Mem_out_in_2[21] => WB_Value.DATAB
Data_Mem_out_in_2[22] => WB_Value.DATAB
Data_Mem_out_in_2[23] => WB_Value.DATAB
Data_Mem_out_in_2[24] => WB_Value.DATAB
Data_Mem_out_in_2[25] => WB_Value.DATAB
Data_Mem_out_in_2[26] => WB_Value.DATAB
Data_Mem_out_in_2[27] => WB_Value.DATAB
Data_Mem_out_in_2[28] => WB_Value.DATAB
Data_Mem_out_in_2[29] => WB_Value.DATAB
Data_Mem_out_in_2[30] => WB_Value.DATAB
Data_Mem_out_in_2[31] => WB_Value.DATAB
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
MEM_R_EN => WB_Value.OUTPUTSELECT
WB_WB_EN => WB_WB_EN_out.DATAIN
WB_Dest[0] => WB_Dest_out[0].DATAIN
WB_Dest[1] => WB_Dest_out[1].DATAIN
WB_Dest[2] => WB_Dest_out[2].DATAIN
WB_Dest[3] => WB_Dest_out[3].DATAIN
WB_WB_EN_out <= WB_WB_EN.DB_MAX_OUTPUT_PORT_TYPE
WB_Dest_out[0] <= WB_Dest[0].DB_MAX_OUTPUT_PORT_TYPE
WB_Dest_out[1] <= WB_Dest[1].DB_MAX_OUTPUT_PORT_TYPE
WB_Dest_out[2] <= WB_Dest[2].DB_MAX_OUTPUT_PORT_TYPE
WB_Dest_out[3] <= WB_Dest[3].DB_MAX_OUTPUT_PORT_TYPE
WB_Value[0] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[1] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[2] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[3] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[4] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[5] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[6] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[7] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[8] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[9] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[10] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[11] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[12] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[13] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[14] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[15] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[16] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[17] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[18] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[19] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[20] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[21] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[22] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[23] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[24] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[25] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[26] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[27] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[28] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[29] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[30] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
WB_Value[31] <= WB_Value.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE


