
---------- Begin Simulation Statistics ----------
final_tick                                 6797393000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59454                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886880                       # Number of bytes of host memory used
host_op_rate                                   116192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   168.20                       # Real time elapsed on the host
host_tick_rate                               40412960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006797                       # Number of seconds simulated
sim_ticks                                  6797393000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12013351                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7501977                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.359478                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.359478                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1089097                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   535188                       # number of floating regfile writes
system.cpu.idleCycles                          476518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               187458                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2306212                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.747862                       # Inst execution rate
system.cpu.iew.exec_refs                      4478370                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1709684                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1113480                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3040377                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                392                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14183                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1921311                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26345199                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2768686                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            352955                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23761813                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6230                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                710081                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 167373                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                718715                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1168                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       117909                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          69549                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28360160                       # num instructions consuming a value
system.cpu.iew.wb_count                      23541351                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.602669                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17091797                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.731645                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23662695                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34126481                       # number of integer regfile reads
system.cpu.int_regfile_writes                18858949                       # number of integer regfile writes
system.cpu.ipc                               0.735576                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.735576                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            468190      1.94%      1.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18583500     77.06%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                58776      0.24%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44525      0.18%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25928      0.11%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                15362      0.06%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               157625      0.65%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70951      0.29%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               95387      0.40%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10249      0.04%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2619376     10.86%     91.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1392654      5.78%     97.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          222160      0.92%     98.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         349766      1.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24114774                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1022665                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1990512                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       915673                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1482899                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      521538                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021627                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  424234     81.34%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13473      2.58%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    312      0.06%     83.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   805      0.15%     84.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  200      0.04%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18370      3.52%     87.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19932      3.82%     91.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25223      4.84%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            18981      3.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               23145457                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           59946417                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22625678                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31665205                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26339870                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24114774                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5329                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6801833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67580                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4346                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9159898                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13118269                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.838259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.429935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7125552     54.32%     54.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              796550      6.07%     60.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              869123      6.63%     67.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              913738      6.97%     73.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              927890      7.07%     81.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              819432      6.25%     87.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              901431      6.87%     94.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              494966      3.77%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              269587      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13118269                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.773825                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            128094                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           179984                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3040377                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1921311                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9410063                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         13594787                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           10164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          563                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       109354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       219745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1258                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3139522                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2363041                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            169969                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1441333                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1359125                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.296391                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  232235                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 59                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          156552                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91699                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            64853                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        11031                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6632774                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            160619                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12175554                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.605124                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.592561                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7248164     59.53%     59.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1145989      9.41%     68.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          776534      6.38%     75.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          944435      7.76%     83.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          342223      2.81%     85.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          196761      1.62%     87.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          193557      1.59%     89.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          126261      1.04%     90.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1201630      9.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12175554                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1201630                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3614659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3614659                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3637121                       # number of overall hits
system.cpu.dcache.overall_hits::total         3637121                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       170237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         170237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       171021                       # number of overall misses
system.cpu.dcache.overall_misses::total        171021                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9615139492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9615139492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9615139492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9615139492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3784896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3784896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3808142                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3808142                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044978                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044978                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044909                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56480.903047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56480.903047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56221.981464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56221.981464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       140045                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          217                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2713                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.619978                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   108.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47307                       # number of writebacks
system.cpu.dcache.writebacks::total             47307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99823                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99823                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        70414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70847                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4288336492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4288336492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4300902492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4300902492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018604                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60901.759480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60901.759480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60706.910554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60706.910554                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70325                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2236593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2236593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       133358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6956550500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6956550500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2369951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2369951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52164.478322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52164.478322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1673328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1673328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49736.312567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49736.312567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378066                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2658588992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2658588992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72089.508718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72089.508718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615007992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615007992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025987                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025987                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71117.976394                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71117.976394                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        22462                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         22462                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          784                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          784                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        23246                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        23246                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033726                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033726                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          433                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          433                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12566000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12566000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018627                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29020.785219                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29020.785219                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.620524                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3707968                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.345074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.620524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995353                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995353                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7687121                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7687121                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2569914                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6156687                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3849912                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                374383                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 167373                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1284543                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11005                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28472935                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 51838                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2768895                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1713995                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6698                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6678                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3102007                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15460602                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3139522                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1683059                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9823814                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  356058                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        239                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1359                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         12724                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2145332                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 55298                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           13118269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.294093                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.332278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8333674     63.53%     63.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   245639      1.87%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   281556      2.15%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   272984      2.08%     69.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   362759      2.77%     72.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   323925      2.47%     74.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   352674      2.69%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   280337      2.14%     79.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2664721     20.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13118269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.230936                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.137245                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2100993                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2100993                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2100993                       # number of overall hits
system.cpu.icache.overall_hits::total         2100993                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        44339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          44339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        44339                       # number of overall misses
system.cpu.icache.overall_misses::total         44339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1173055998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1173055998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1173055998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1173055998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2145332                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2145332                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2145332                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2145332                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26456.528068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26456.528068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26456.528068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26456.528068                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2072                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        39025                       # number of writebacks
system.cpu.icache.writebacks::total             39025                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4791                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4791                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4791                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4791                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        39548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        39548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        39548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        39548                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    991298499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    991298499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    991298499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    991298499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018434                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018434                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018434                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018434                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25065.704941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25065.704941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25065.704941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25065.704941                       # average overall mshr miss latency
system.cpu.icache.replacements                  39025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2100993                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2100993                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        44339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         44339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1173055998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1173055998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2145332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2145332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26456.528068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26456.528068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4791                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4791                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        39548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        39548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    991298499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    991298499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018434                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018434                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25065.704941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25065.704941                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.007782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2140541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             39548                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.125139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.007782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4330212                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4330212                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2147103                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2602                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      372881                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  830793                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1916                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1168                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 510480                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1125                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2030                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6797393000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 167373                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2781059                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2187847                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2993                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3971538                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4007459                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               27689255                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20103                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 220148                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16038                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3702601                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             428                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            32028079                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68817842                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 41180048                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1339383                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  9605617                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      77                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1633199                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37073019                       # The number of ROB reads
system.cpu.rob.writes                        53299640                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                31891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16902                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48793                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               31891                       # number of overall hits
system.l2.overall_hits::.cpu.data               16902                       # number of overall hits
system.l2.overall_hits::total                   48793                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7642                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53935                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61577                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7642                       # number of overall misses
system.l2.overall_misses::.cpu.data             53935                       # number of overall misses
system.l2.overall_misses::total                 61577                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    593733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4012852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4606585500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    593733000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4012852500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4606585500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            39533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70837                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               110370                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           39533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70837                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              110370                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.193307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.761396                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.557914                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.193307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.761396                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.557914                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77693.404868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74401.640864                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74810.164509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77693.404868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74401.640864                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74810.164509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               32019                       # number of writebacks
system.l2.writebacks::total                     32019                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61567                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61567                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    514959500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3461999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3976959000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    514959500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3461999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3976959000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.193054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.761396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.557824                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.193054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.761396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.557824                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67473.729036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64188.365625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64595.627528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67473.729036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64188.365625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64595.627528                       # average overall mshr miss latency
system.l2.replacements                          54614                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47307                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        38576                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            38576                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        38576                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        38576                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1630                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35137                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2541479000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2541479000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.955667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72330.563224                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72330.563224                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2182383750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2182383750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.955667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62110.702393                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62110.702393                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          31891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7642                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7642                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    593733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    593733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        39533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          39533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.193307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.193307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77693.404868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77693.404868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    514959500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    514959500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.193054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.193054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67473.729036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67473.729036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1471373500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1471373500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.551746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.551746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78272.874774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78272.874774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1279615750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1279615750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.551746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.551746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68071.909246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68071.909246                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7967.830985                       # Cycle average of tags in use
system.l2.tags.total_refs                      219204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62806                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.490176                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     221.653153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1219.919333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6526.258499                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.148916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.796662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972636                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5936                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1816574                       # Number of tag accesses
system.l2.tags.data_accesses                  1816574                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     32019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000676807750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32019                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61567                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32019                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.680906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.990708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    172.896033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1940     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.471436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.447159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1515     77.97%     77.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      1.13%     79.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              334     17.19%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               63      3.24%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.41%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3940288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2049216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    579.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    301.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6765713000                       # Total gap between requests
system.mem_ctrls.avgGap                      72294.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       488448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3451136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2048256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 71858137.377079710364                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 507714648.836693763733                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 301329642.114263534546                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7632                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53935                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        32019                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    263080000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1682211000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 155145897250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34470.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31189.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4845432.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       488448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3451840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3940288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       488448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       488448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2049216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2049216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7632                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53935                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61567                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        32019                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         32019                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     71858137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    507818218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        579676355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     71858137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     71858137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    301470873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       301470873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    301470873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     71858137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    507818218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       881147228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61556                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               32004                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1827                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               791116000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307780000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1945291000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12851.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31601.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47453                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21930                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.52                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.666791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.601683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.142361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10595     43.82%     43.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6298     26.05%     69.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2385      9.86%     79.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1150      4.76%     84.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          718      2.97%     87.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          476      1.97%     89.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          350      1.45%     90.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          245      1.01%     91.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1960      8.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24177                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3939584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2048256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              579.572786                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              301.329642                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        92098860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48951705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224731500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87346260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 535966080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2428352760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    565270560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3982717725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   585.918414                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1442055750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    226720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5128617250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80524920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42800010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214778340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79714620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 535966080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2329047360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    648896160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3931727490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   578.416974                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1656714500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    226720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4913958500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32019                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21351                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35137                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26430                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176504                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5989504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5989504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5989504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61567                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61567    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61567                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60753250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76958750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             73618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        39025                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45613                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         39548                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34070                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       118106                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       212019                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                330125                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5027712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7561216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12588928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54629                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2050176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           165009                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 163185     98.89%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1824      1.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             165009                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6797393000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          196204500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          59340463                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         106271478                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
