#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar 15 21:37:41 2018
# Process ID: 14816
# Current directory: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6916 C:\Users\User\Desktop\CPE233\Digital_Lock\RAT_MCU\RAT_MCU.xpr
# Log file: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/vivado.log
# Journal file: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Desktop/CPE233/Digital Lock/RAT_MCU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Mar 15 21:40:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
import_files -force -norecurse {{C:/Users/User/Desktop/CPE233/RatSim v0.61/RatSimulator/prog_rom.vhd}}
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/User/Desktop/CPE233/Letter Display/Letter Display.srcs/sources_1/imports/new/sseg.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/constrs_1/new/Basys3_RAT_constraints.xdc]
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 21:51:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
[Thu Mar 15 21:51:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 21:53:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
[Thu Mar 15 21:53:06 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Mar 15 21:54:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Mar 15 21:55:34 2018] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 15 21:56:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.3
  **** Build date : Oct  4 2017-20:12:17
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713983A
set_property PROGRAM.FILE {C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property is_enabled false [get_files  C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sim_1/imports/new/SimTemplate.vhd]
set_property is_enabled true [get_files  C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sim_1/imports/new/SimTemplate.vhd]
update_compile_order -fileset sim_1
set_property top simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/imports/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/FlagFF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagFF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/Flag_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity I
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/MUXTwoOne-1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxTwoOne_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/MuxFourOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxFourOne_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/MuxTwoOne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxTwoOne_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/MuxTwoOne_10bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxTwoOne_10Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/imports/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/SCR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/new/SP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/imports/Debounce_OneShot_FSM/counter_for_one_shot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/imports/Debounce_OneShot_FSM/debounce_one_shot_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity db_1shot_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/imports/RatSimulator/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/imports/new/sseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sources_1/imports/assignment 1 support files/univ_sseg_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sim_1/imports/new/SimTemplate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulation
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sim_1/imports/new/SimTemplate.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.793 ; gain = 8.020
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sim_1/imports/new/SimTemplate.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.srcs/sim_1/imports/new/SimTemplate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture my_alu of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagFF [flagff_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxTwoOne_1Bit [muxtwoone_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxFourOne_8Bit [muxfourone_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxTwoOne_8Bit [muxtwoone_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.SP [sp_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxTwoOne_10Bit [muxtwoone_10bit_default]
Compiling architecture scratch_ram of entity xil_defaultlib.Scratch_RAM [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.I [i_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.db_1shot_FSM [db_1shot_fsm_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.sseg [sseg_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.simulation
Built simulation snapshot simulation_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/xsim.dir/simulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim/xsim.dir/simulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 15 22:02:51 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 15 22:02:51 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1412.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -view {C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/simulation_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/simulation_behav.wcfg
WARNING: Simulation object /simulation/IN_PORT was not found in the design.
WARNING: Simulation object /simulation/INT was not found in the design.
WARNING: Simulation object /simulation/OUT_PORT was not found in the design.
WARNING: Simulation object /simulation/PORT_ID was not found in the design.
WARNING: Simulation object /simulation/IO_STRB was not found in the design.
WARNING: Simulation object /simulation/uut/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/Z was not found in the design.
WARNING: Simulation object /simulation/uut/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /simulation/uut/my_alu/A was not found in the design.
WARNING: Simulation object /simulation/uut/my_alu/B was not found in the design.
WARNING: Simulation object /simulation/uut/my_prog_rom/INSTRUCTION was not found in the design.
WARNING: Simulation object /simulation/uut/my_alu/Z was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/RF_WR was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/RF_WR_SEL was not found in the design.
WARNING: Simulation object /simulation/uut/my_alu/RESULT was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/PS was not found in the design.
WARNING: Simulation object /simulation/uut/my_regfile/REG was not found in the design.
WARNING: Simulation object /simulation/uut/SCR/MY_RAM was not found in the design.
WARNING: Simulation object /simulation/uut/my_cu/C was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/C was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/Z was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_C_SET was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_C_CLR was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_C_LD was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_Z_LD was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_LD_SEL was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/FLG_SHAD_LD was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/CLK was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/C_OUT was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/Z_OUT was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/z_output was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/c_output was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/z_shad was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/c_shad was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/z_in was not found in the design.
WARNING: Simulation object /simulation/uut/FLAGS/c_in was not found in the design.
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1424.512 ; gain = 12.348
add_wave {{/simulation/uut/SWITCHES}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1429.832 ; gain = 0.000
add_force {/simulation/uut/SWITCHES[15]} -radix hex {1\ 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '1 0ns': Character ' ' is not a legal hexadecimal literal for the object's type.
add_force {/simulation/uut/SWITCHES[15]} -radix hex {1 0ns}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/RAT_MCU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto e9df3a3dd4554e64984dc799cb686c2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1431.656 ; gain = 0.000
add_force {/simulation/SWITCHES[15]} -radix hex {0x01 0ns}
add_force {/simulation/uut/SWITCHES[15]} -radix hex {1 0ns}
run 150 ns
save_wave_config {C:/Users/User/Desktop/CPE233/Digital_Lock/RAT_MCU/simulation_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 22:08:24 2018...
