

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_ap_fixed_relu_config55_s'
================================================================
* Date:           Sun Sep 18 16:17:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.397 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      619|      619| 3.095 us | 3.095 us |  619|  619|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      617|      617|         3|          1|          1|   616|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     160|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     129|    -|
|Register         |        -|      -|      79|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      79|     289|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_127_p2                       |     +    |      0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_163_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_177_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_191_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_149_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln79_fu_121_p2               |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |tmp_V_2_fu_169_p3                 |  select  |      0|  0|  15|           1|          15|
    |tmp_V_4_fu_183_p3                 |  select  |      0|  0|  15|           1|          15|
    |tmp_V_6_fu_197_p3                 |  select  |      0|  0|  15|           1|          15|
    |tmp_V_fu_155_p3                   |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 160|          98|          85|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_0_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data_1_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data_2_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |data_3_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |i_0_reg_110              |   9|          2|   10|         20|
    |res_0_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_1_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_2_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |res_3_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         28|   22|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_110                      |  10|   0|   10|          0|
    |icmp_ln79_reg_221                |   1|   0|    1|          0|
    |icmp_ln79_reg_221_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_V_2_reg_235                  |  15|   0|   15|          0|
    |tmp_V_4_reg_240                  |  15|   0|   15|          0|
    |tmp_V_6_reg_245                  |  15|   0|   15|          0|
    |tmp_V_reg_230                    |  15|   0|   15|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  79|   0|   79|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | relu_array<ap_fixed,ap_fixed,relu_config55> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | relu_array<ap_fixed,ap_fixed,relu_config55> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | relu_array<ap_fixed,ap_fixed,relu_config55> | return value |
|ap_done            | out |    1| ap_ctrl_hs | relu_array<ap_fixed,ap_fixed,relu_config55> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | relu_array<ap_fixed,ap_fixed,relu_config55> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | relu_array<ap_fixed,ap_fixed,relu_config55> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | relu_array<ap_fixed,ap_fixed,relu_config55> | return value |
|data_0_V_V_TDATA   |  in |   16|    axis    |                  data_0_V_V                 |    pointer   |
|data_0_V_V_TVALID  |  in |    1|    axis    |                  data_0_V_V                 |    pointer   |
|data_0_V_V_TREADY  | out |    1|    axis    |                  data_0_V_V                 |    pointer   |
|data_1_V_V_TDATA   |  in |   16|    axis    |                  data_1_V_V                 |    pointer   |
|data_1_V_V_TVALID  |  in |    1|    axis    |                  data_1_V_V                 |    pointer   |
|data_1_V_V_TREADY  | out |    1|    axis    |                  data_1_V_V                 |    pointer   |
|data_2_V_V_TDATA   |  in |   16|    axis    |                  data_2_V_V                 |    pointer   |
|data_2_V_V_TVALID  |  in |    1|    axis    |                  data_2_V_V                 |    pointer   |
|data_2_V_V_TREADY  | out |    1|    axis    |                  data_2_V_V                 |    pointer   |
|data_3_V_V_TDATA   |  in |   16|    axis    |                  data_3_V_V                 |    pointer   |
|data_3_V_V_TVALID  |  in |    1|    axis    |                  data_3_V_V                 |    pointer   |
|data_3_V_V_TREADY  | out |    1|    axis    |                  data_3_V_V                 |    pointer   |
|res_0_V_V_TDATA    | out |   16|    axis    |                  res_0_V_V                  |    pointer   |
|res_0_V_V_TVALID   | out |    1|    axis    |                  res_0_V_V                  |    pointer   |
|res_0_V_V_TREADY   |  in |    1|    axis    |                  res_0_V_V                  |    pointer   |
|res_1_V_V_TDATA    | out |   16|    axis    |                  res_1_V_V                  |    pointer   |
|res_1_V_V_TVALID   | out |    1|    axis    |                  res_1_V_V                  |    pointer   |
|res_1_V_V_TREADY   |  in |    1|    axis    |                  res_1_V_V                  |    pointer   |
|res_2_V_V_TDATA    | out |   16|    axis    |                  res_2_V_V                  |    pointer   |
|res_2_V_V_TVALID   | out |    1|    axis    |                  res_2_V_V                  |    pointer   |
|res_2_V_V_TREADY   |  in |    1|    axis    |                  res_2_V_V                  |    pointer   |
|res_3_V_V_TDATA    | out |   16|    axis    |                  res_3_V_V                  |    pointer   |
|res_3_V_V_TVALID   | out |    1|    axis    |                  res_3_V_V                  |    pointer   |
|res_3_V_V_TREADY   |  in |    1|    axis    |                  res_3_V_V                  |    pointer   |
+-------------------+-----+-----+------------+---------------------------------------------+--------------+

