Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 20:16:57 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 17.560 ns                        ; Controle:inst4|ALUSrcA[1]      ; overfloww                      ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 69.40 MHz ( period = 14.410 ns ) ; LS:inst14|LSOut[3]             ; Banco_reg:Reg_Control|Reg24[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B_Control|Saida[1] ; SS:inst15|toWriteData[1]       ; clk        ; clk      ; 189          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                ;            ;          ; 189          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 69.40 MHz ( period = 14.410 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg24[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.503 ns                ;
; N/A                                     ; 70.56 MHz ( period = 14.172 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg29[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.373 ns                ;
; N/A                                     ; 70.60 MHz ( period = 14.164 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg27[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; 71.04 MHz ( period = 14.076 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg15[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 71.06 MHz ( period = 14.072 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg19[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; 71.10 MHz ( period = 14.064 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg23[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; 71.23 MHz ( period = 14.040 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg3[5]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.322 ns                ;
; N/A                                     ; 71.54 MHz ( period = 13.978 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg30[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 71.71 MHz ( period = 13.946 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg15[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 72.01 MHz ( period = 13.886 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg19[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A                                     ; 72.35 MHz ( period = 13.822 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg28[28]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; 72.55 MHz ( period = 13.784 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg7[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.179 ns                ;
; N/A                                     ; 72.56 MHz ( period = 13.782 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg3[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; 72.59 MHz ( period = 13.776 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg17[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; 72.70 MHz ( period = 13.756 ns )                    ; LS:inst14|LSOut[27]       ; Banco_reg:Reg_Control|Reg5[27]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg23[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.166 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg21[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg17[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 72.75 MHz ( period = 13.746 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg19[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.163 ns                ;
; N/A                                     ; 72.93 MHz ( period = 13.712 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg26[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; 72.95 MHz ( period = 13.708 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg12[16]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 72.98 MHz ( period = 13.702 ns )                    ; LS:inst14|LSOut[6]        ; Banco_reg:Reg_Control|Reg7[6]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; 73.07 MHz ( period = 13.686 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg27[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; 73.16 MHz ( period = 13.668 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg15[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.134 ns                ;
; N/A                                     ; 73.28 MHz ( period = 13.646 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg31[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 73.28 MHz ( period = 13.646 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg13[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.122 ns                ;
; N/A                                     ; 73.29 MHz ( period = 13.644 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg11[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 73.31 MHz ( period = 13.640 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg9[5]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.119 ns                ;
; N/A                                     ; 73.48 MHz ( period = 13.610 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg13[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 73.49 MHz ( period = 13.608 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg17[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; 73.50 MHz ( period = 13.606 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg5[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 73.51 MHz ( period = 13.604 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg7[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 73.51 MHz ( period = 13.604 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg9[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 73.58 MHz ( period = 13.590 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg1[5]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 73.65 MHz ( period = 13.578 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg30[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; 73.65 MHz ( period = 13.578 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg5[5]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 73.66 MHz ( period = 13.576 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg10[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 73.70 MHz ( period = 13.568 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg28[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; 73.74 MHz ( period = 13.562 ns )                    ; LS:inst14|LSOut[18]       ; Banco_reg:Reg_Control|Reg7[18]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 73.78 MHz ( period = 13.554 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg8[5]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg15[19]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; 73.83 MHz ( period = 13.544 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg0[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 73.84 MHz ( period = 13.542 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg25[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A                                     ; 73.86 MHz ( period = 13.540 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg27[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 73.86 MHz ( period = 13.540 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg31[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A                                     ; 73.87 MHz ( period = 13.538 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg8[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; 73.87 MHz ( period = 13.538 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg24[16]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 73.90 MHz ( period = 13.532 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg15[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; 73.91 MHz ( period = 13.530 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg16[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg22[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 73.98 MHz ( period = 13.518 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg9[7]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; 73.99 MHz ( period = 13.516 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg11[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; 74.02 MHz ( period = 13.510 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg31[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A                                     ; 74.03 MHz ( period = 13.508 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg6[3]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; 74.11 MHz ( period = 13.494 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg15[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.029 ns                ;
; N/A                                     ; 74.17 MHz ( period = 13.482 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg12[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.016 ns                ;
; N/A                                     ; 74.21 MHz ( period = 13.476 ns )                    ; LS:inst14|LSOut[25]       ; Banco_reg:Reg_Control|Reg12[25]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.470 ns )                    ; LS:inst14|LSOut[1]        ; Banco_reg:Reg_Control|Reg21[1]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.998 ns                ;
; N/A                                     ; 74.25 MHz ( period = 13.468 ns )                    ; LS:inst14|LSOut[1]        ; Banco_reg:Reg_Control|Reg25[1]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 74.26 MHz ( period = 13.466 ns )                    ; LS:inst14|LSOut[1]        ; Banco_reg:Reg_Control|Reg17[1]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.996 ns                ;
; N/A                                     ; 74.26 MHz ( period = 13.466 ns )                    ; LS:inst14|LSOut[11]       ; Banco_reg:Reg_Control|Reg19[11]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.016 ns                ;
; N/A                                     ; 74.38 MHz ( period = 13.444 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg5[17]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A                                     ; 74.48 MHz ( period = 13.426 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg1[17]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.029 ns                ;
; N/A                                     ; 74.57 MHz ( period = 13.410 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg2[16]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 74.66 MHz ( period = 13.394 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg31[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; 74.67 MHz ( period = 13.392 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg27[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 74.67 MHz ( period = 13.392 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg27[16]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; 74.69 MHz ( period = 13.388 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg8[13]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 74.73 MHz ( period = 13.382 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg6[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; 74.73 MHz ( period = 13.382 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg7[7]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; 74.73 MHz ( period = 13.382 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg7[17]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; 74.82 MHz ( period = 13.366 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg4[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 74.85 MHz ( period = 13.360 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg22[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A                                     ; 74.90 MHz ( period = 13.352 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg6[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.979 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; LS:inst14|LSOut[12]       ; Banco_reg:Reg_Control|Reg8[12]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.338 ns )                    ; LS:inst14|LSOut[12]       ; Banco_reg:Reg_Control|Reg16[12]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 75.01 MHz ( period = 13.332 ns )                    ; LS:inst14|LSOut[12]       ; Banco_reg:Reg_Control|Reg20[12]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 75.03 MHz ( period = 13.328 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg30[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; 75.06 MHz ( period = 13.322 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg22[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 75.08 MHz ( period = 13.320 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg14[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 75.12 MHz ( period = 13.312 ns )                    ; LS:inst14|LSOut[6]        ; Banco_reg:Reg_Control|Reg17[6]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; 75.13 MHz ( period = 13.310 ns )                    ; LS:inst14|LSOut[18]       ; Banco_reg:Reg_Control|Reg3[18]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 75.14 MHz ( period = 13.308 ns )                    ; LS:inst14|LSOut[6]        ; Banco_reg:Reg_Control|Reg21[6]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A                                     ; 75.18 MHz ( period = 13.302 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg20[17]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; LS:inst14|LSOut[20]       ; Banco_reg:Reg_Control|Reg3[20]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 75.20 MHz ( period = 13.298 ns )                    ; LS:inst14|LSOut[8]        ; Banco_reg:Reg_Control|Reg12[8]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 75.20 MHz ( period = 13.298 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg4[17]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 75.21 MHz ( period = 13.296 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg31[2]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 75.21 MHz ( period = 13.296 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg20[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 75.21 MHz ( period = 13.296 ns )                    ; LS:inst14|LSOut[20]       ; Banco_reg:Reg_Control|Reg8[20]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; 75.22 MHz ( period = 13.294 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg22[2]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; 75.22 MHz ( period = 13.294 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg11[17]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.950 ns                ;
; N/A                                     ; 75.24 MHz ( period = 13.290 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg6[2]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; 75.28 MHz ( period = 13.284 ns )                    ; LS:inst14|LSOut[1]        ; Banco_reg:Reg_Control|Reg30[1]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.918 ns                ;
; N/A                                     ; 75.29 MHz ( period = 13.282 ns )                    ; LS:inst14|LSOut[1]        ; Banco_reg:Reg_Control|Reg13[1]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 75.32 MHz ( period = 13.276 ns )                    ; LS:inst14|LSOut[1]        ; Banco_reg:Reg_Control|Reg29[1]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.914 ns                ;
; N/A                                     ; 75.34 MHz ( period = 13.274 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg3[2]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 75.34 MHz ( period = 13.274 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg30[13]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; 75.37 MHz ( period = 13.268 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg8[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.949 ns                ;
; N/A                                     ; 75.40 MHz ( period = 13.262 ns )                    ; LS:inst14|LSOut[18]       ; Banco_reg:Reg_Control|Reg11[18]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A                                     ; 75.44 MHz ( period = 13.256 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg20[28]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 75.47 MHz ( period = 13.250 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg1[15]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg9[19]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.925 ns                ;
; N/A                                     ; 75.51 MHz ( period = 13.244 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg8[26]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; 75.52 MHz ( period = 13.242 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg13[19]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg25[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; 75.57 MHz ( period = 13.232 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg30[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; 75.59 MHz ( period = 13.230 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg3[10]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; 75.60 MHz ( period = 13.228 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg29[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; 75.60 MHz ( period = 13.228 ns )                    ; LS:inst14|LSOut[14]       ; Banco_reg:Reg_Control|Reg8[14]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 75.63 MHz ( period = 13.222 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg31[17]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; 75.67 MHz ( period = 13.216 ns )                    ; LS:inst14|LSOut[11]       ; Banco_reg:Reg_Control|Reg25[11]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; 75.71 MHz ( period = 13.208 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg20[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.924 ns                ;
; N/A                                     ; 75.72 MHz ( period = 13.206 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg23[2]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; 75.72 MHz ( period = 13.206 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg18[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; 75.72 MHz ( period = 13.206 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg0[3]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; 75.72 MHz ( period = 13.206 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg12[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 75.72 MHz ( period = 13.206 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg4[5]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 75.73 MHz ( period = 13.204 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg17[2]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 75.73 MHz ( period = 13.204 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg16[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A                                     ; 75.73 MHz ( period = 13.204 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg2[4]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 75.75 MHz ( period = 13.202 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg18[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 75.75 MHz ( period = 13.202 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg26[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg25[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; LS:inst14|LSOut[8]        ; Banco_reg:Reg_Control|Reg25[8]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; LS:inst14|LSOut[11]       ; Banco_reg:Reg_Control|Reg29[11]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.903 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; LS:inst14|LSOut[12]       ; Banco_reg:Reg_Control|Reg11[12]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg11[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg21[2]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg20[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; LS:inst14|LSOut[8]        ; Banco_reg:Reg_Control|Reg29[8]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; LS:inst14|LSOut[21]       ; Banco_reg:Reg_Control|Reg9[21]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg5[16]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; 75.79 MHz ( period = 13.194 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg16[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; 75.79 MHz ( period = 13.194 ns )                    ; LS:inst14|LSOut[20]       ; Banco_reg:Reg_Control|Reg25[20]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A                                     ; 75.82 MHz ( period = 13.190 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg29[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.875 ns                ;
; N/A                                     ; 75.82 MHz ( period = 13.190 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg0[5]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A                                     ; 75.83 MHz ( period = 13.188 ns )                    ; LS:inst14|LSOut[8]        ; Banco_reg:Reg_Control|Reg5[8]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 75.85 MHz ( period = 13.184 ns )                    ; LS:inst14|LSOut[18]       ; Banco_reg:Reg_Control|Reg20[18]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; 75.87 MHz ( period = 13.180 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg28[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; 75.87 MHz ( period = 13.180 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg11[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; 75.88 MHz ( period = 13.178 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg27[28]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A                                     ; 75.90 MHz ( period = 13.176 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg25[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 75.92 MHz ( period = 13.172 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg23[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 75.92 MHz ( period = 13.172 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg21[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 75.92 MHz ( period = 13.172 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg29[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 75.92 MHz ( period = 13.172 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg8[3]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 75.93 MHz ( period = 13.170 ns )                    ; LS:inst14|LSOut[18]       ; Banco_reg:Reg_Control|Reg4[18]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; 75.99 MHz ( period = 13.160 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg13[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.862 ns                ;
; N/A                                     ; 76.02 MHz ( period = 13.154 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg19[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 76.03 MHz ( period = 13.152 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg9[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 76.08 MHz ( period = 13.144 ns )                    ; LS:inst14|LSOut[22]       ; Banco_reg:Reg_Control|Reg26[22]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; 76.13 MHz ( period = 13.136 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg12[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; 76.13 MHz ( period = 13.136 ns )                    ; LS:inst14|LSOut[14]       ; Banco_reg:Reg_Control|Reg10[14]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.882 ns                ;
; N/A                                     ; 76.15 MHz ( period = 13.132 ns )                    ; LS:inst14|LSOut[6]        ; Banco_reg:Reg_Control|Reg3[6]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; 76.16 MHz ( period = 13.130 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg7[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 76.17 MHz ( period = 13.128 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg13[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 76.17 MHz ( period = 13.128 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg15[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 76.18 MHz ( period = 13.126 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg11[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.863 ns                ;
; N/A                                     ; 76.20 MHz ( period = 13.124 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg12[10]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.852 ns                ;
; N/A                                     ; 76.20 MHz ( period = 13.124 ns )                    ; LS:inst14|LSOut[18]       ; Banco_reg:Reg_Control|Reg27[18]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.865 ns                ;
; N/A                                     ; 76.22 MHz ( period = 13.120 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg8[2]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; 76.23 MHz ( period = 13.118 ns )                    ; SS:inst15|toWriteData[31] ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.556 ns                ;
; N/A                                     ; 76.24 MHz ( period = 13.116 ns )                    ; LS:inst14|LSOut[21]       ; Banco_reg:Reg_Control|Reg15[21]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; 76.25 MHz ( period = 13.114 ns )                    ; LS:inst14|LSOut[2]        ; Banco_reg:Reg_Control|Reg7[2]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.853 ns                ;
; N/A                                     ; 76.25 MHz ( period = 13.114 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg21[23]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; 76.27 MHz ( period = 13.112 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg21[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; 76.27 MHz ( period = 13.112 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg17[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; 76.31 MHz ( period = 13.104 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg5[23]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; 76.37 MHz ( period = 13.094 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg24[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; 76.37 MHz ( period = 13.094 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg30[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.865 ns                ;
; N/A                                     ; 76.38 MHz ( period = 13.092 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg7[30]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A                                     ; 76.38 MHz ( period = 13.092 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg0[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; 76.42 MHz ( period = 13.086 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg14[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.853 ns                ;
; N/A                                     ; 76.42 MHz ( period = 13.086 ns )                    ; LS:inst14|LSOut[20]       ; Banco_reg:Reg_Control|Reg29[20]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.838 ns                ;
; N/A                                     ; 76.43 MHz ( period = 13.084 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg19[10]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.809 ns                ;
; N/A                                     ; 76.44 MHz ( period = 13.082 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg4[0]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.816 ns                ;
; N/A                                     ; 76.44 MHz ( period = 13.082 ns )                    ; LS:inst14|LSOut[11]       ; Banco_reg:Reg_Control|Reg12[11]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.838 ns                ;
; N/A                                     ; 76.46 MHz ( period = 13.078 ns )                    ; LS:inst14|LSOut[24]       ; Banco_reg:Reg_Control|Reg7[24]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A                                     ; 76.46 MHz ( period = 13.078 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg22[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.852 ns                ;
; N/A                                     ; 76.48 MHz ( period = 13.076 ns )                    ; LS:inst14|LSOut[25]       ; Banco_reg:Reg_Control|Reg4[25]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.837 ns                ;
; N/A                                     ; 76.48 MHz ( period = 13.076 ns )                    ; LS:inst14|LSOut[25]       ; Banco_reg:Reg_Control|Reg20[25]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.837 ns                ;
; N/A                                     ; 76.50 MHz ( period = 13.072 ns )                    ; LS:inst14|LSOut[0]        ; Banco_reg:Reg_Control|Reg16[0]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; 76.50 MHz ( period = 13.072 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg14[5]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.849 ns                ;
; N/A                                     ; 76.50 MHz ( period = 13.072 ns )                    ; LS:inst14|LSOut[5]        ; Banco_reg:Reg_Control|Reg6[5]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.849 ns                ;
; N/A                                     ; 76.51 MHz ( period = 13.070 ns )                    ; LS:inst14|LSOut[9]        ; Banco_reg:Reg_Control|Reg10[9]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 76.52 MHz ( period = 13.068 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg14[3]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A                                     ; 76.52 MHz ( period = 13.068 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg19[7]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; 76.62 MHz ( period = 13.052 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg14[4]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 76.63 MHz ( period = 13.050 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg23[13]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.820 ns                ;
; N/A                                     ; 76.68 MHz ( period = 13.042 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg7[3]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; 76.68 MHz ( period = 13.042 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg5[3]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; 76.68 MHz ( period = 13.042 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg1[3]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; 76.73 MHz ( period = 13.032 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg7[16]                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A                                     ; 76.75 MHz ( period = 13.030 ns )                    ; SS:inst15|toWriteData[29] ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.493 ns                ;
; N/A                                     ; 76.79 MHz ( period = 13.022 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg29[26]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; 76.79 MHz ( period = 13.022 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg21[13]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.786 ns                ;
; N/A                                     ; 76.79 MHz ( period = 13.022 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg21[15]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A                                     ; 76.79 MHz ( period = 13.022 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg18[16]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.810 ns                ;
; N/A                                     ; 76.83 MHz ( period = 13.016 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg2[3]                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 1.812 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                     ;
+------------------------------------------+---------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]  ; SS:inst15|toWriteData[1]    ; clk        ; clk      ; None                       ; None                       ; 0.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]     ; LS:inst14|LSOut[7]          ; clk        ; clk      ; None                       ; None                       ; 0.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]     ; LS:inst14|LSOut[0]          ; clk        ; clk      ; None                       ; None                       ; 0.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]     ; LS:inst14|LSOut[4]          ; clk        ; clk      ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]     ; LS:inst14|LSOut[3]          ; clk        ; clk      ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]     ; LS:inst14|LSOut[5]          ; clk        ; clk      ; None                       ; None                       ; 0.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]  ; SS:inst15|toWriteData[5]    ; clk        ; clk      ; None                       ; None                       ; 1.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]  ; SS:inst15|toWriteData[6]    ; clk        ; clk      ; None                       ; None                       ; 1.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 1.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]  ; SS:inst15|toWriteData[7]    ; clk        ; clk      ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 1.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]  ; SS:inst15|toWriteData[4]    ; clk        ; clk      ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 1.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 1.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]     ; LS:inst14|LSOut[6]          ; clk        ; clk      ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]  ; SS:inst15|toWriteData[3]    ; clk        ; clk      ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 1.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]  ; SS:inst15|toWriteData[0]    ; clk        ; clk      ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 1.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31] ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30] ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 1.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 2.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]     ; LS:inst14|LSOut[2]          ; clk        ; clk      ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]  ; SS:inst15|toWriteData[2]    ; clk        ; clk      ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25] ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24] ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28] ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10] ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16] ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21] ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]  ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 2.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19] ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 2.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]     ; LS:inst14|LSOut[1]          ; clk        ; clk      ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 2.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 2.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15] ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 2.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26] ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13] ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 2.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22] ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 2.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 2.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 2.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11] ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 2.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17] ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20] ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[28]         ; clk        ; clk      ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[29]         ; clk        ; clk      ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 2.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 1.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23] ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 3.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18] ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[27]         ; clk        ; clk      ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27] ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 3.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 2.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]  ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 3.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14] ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[30]         ; clk        ; clk      ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[24]         ; clk        ; clk      ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 3.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[30]   ; clk        ; clk      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 3.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 3.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[31]   ; clk        ; clk      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[25]   ; clk        ; clk      ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29] ; SS:inst15|toWriteData[29]   ; clk        ; clk      ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[31]         ; clk        ; clk      ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[23]         ; clk        ; clk      ; None                       ; None                       ; 2.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 2.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[26]         ; clk        ; clk      ; None                       ; None                       ; 2.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12] ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 3.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[22]         ; clk        ; clk      ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[28]   ; clk        ; clk      ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[11]         ; clk        ; clk      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[26]   ; clk        ; clk      ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[18]         ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[20]         ; clk        ; clk      ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[16]         ; clk        ; clk      ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[9]          ; clk        ; clk      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[8]          ; clk        ; clk      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[24]   ; clk        ; clk      ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[10]         ; clk        ; clk      ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[19]         ; clk        ; clk      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[25]         ; clk        ; clk      ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 2.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[21]         ; clk        ; clk      ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[17]         ; clk        ; clk      ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[14]         ; clk        ; clk      ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[21]   ; clk        ; clk      ; None                       ; None                       ; 2.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[15]         ; clk        ; clk      ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[13]         ; clk        ; clk      ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 2.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[10]   ; clk        ; clk      ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[12]         ; clk        ; clk      ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[20]   ; clk        ; clk      ; None                       ; None                       ; 2.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[27]   ; clk        ; clk      ; None                       ; None                       ; 2.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[16]   ; clk        ; clk      ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[18]   ; clk        ; clk      ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 2.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[23]   ; clk        ; clk      ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[11]   ; clk        ; clk      ; None                       ; None                       ; 2.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 2.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[8]    ; clk        ; clk      ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[14]   ; clk        ; clk      ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[12]   ; clk        ; clk      ; None                       ; None                       ; 2.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[13]   ; clk        ; clk      ; None                       ; None                       ; 3.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 3.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[17]   ; clk        ; clk      ; None                       ; None                       ; 3.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[9]    ; clk        ; clk      ; None                       ; None                       ; 3.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[19]   ; clk        ; clk      ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[15]   ; clk        ; clk      ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 3.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[22]   ; clk        ; clk      ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|estado[5]        ; Controle:inst4|SSControl[1] ; clk        ; clk      ; None                       ; None                       ; 0.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|estado[5]        ; Controle:inst4|LSControl[1] ; clk        ; clk      ; None                       ; None                       ; 0.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|estado[5]        ; Controle:inst4|SSControl[0] ; clk        ; clk      ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IRWrite|Instr31_26[1] ; Controle:inst4|LSControl[1] ; clk        ; clk      ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IRWrite|Instr31_26[1] ; Controle:inst4|SSControl[0] ; clk        ; clk      ; None                       ; None                       ; 1.110 ns                 ;
+------------------------------------------+---------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 17.560 ns  ; Controle:inst4|ALUSrcA[1]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 17.460 ns  ; Controle:inst4|ALUSrcA[0]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 17.306 ns  ; Controle:inst4|ALUControl[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 17.267 ns  ; Registrador:PCWrite|Saida[3]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 17.263 ns  ; Controle:inst4|ALUControl[1]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 17.178 ns  ; Registrador:PCWrite|Saida[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 17.142 ns  ; Controle:inst4|ALUSrcB[0]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 17.023 ns  ; Controle:inst4|ALUControl[2]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.952 ns  ; Instr_Reg:IRWrite|Instr15_0[3]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.944 ns  ; Controle:inst4|ALUSrcB[1]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.904 ns  ; Registrador:B_Control|Saida[0]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.769 ns  ; Instr_Reg:IRWrite|Instr15_0[4]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.766 ns  ; Registrador:A_Control|Saida[0]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.759 ns  ; Controle:inst4|ALUSrcA[1]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.759 ns  ; Registrador:MDRReg|Saida[0]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.659 ns  ; Controle:inst4|ALUSrcA[0]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.599 ns  ; Registrador:B_Control|Saida[4]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.505 ns  ; Controle:inst4|ALUControl[0]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.485 ns  ; Controle:inst4|ALUSrcA[1]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.466 ns  ; Registrador:PCWrite|Saida[3]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.462 ns  ; Controle:inst4|ALUControl[1]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.457 ns  ; ShiftLeft2de32pra32:inst|outputSL[4] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.404 ns  ; Registrador:A_Control|Saida[3]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.385 ns  ; Controle:inst4|ALUSrcA[0]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.377 ns  ; Registrador:PCWrite|Saida[0]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.341 ns  ; Controle:inst4|ALUSrcB[0]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.282 ns  ; Registrador:B_Control|Saida[1]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.231 ns  ; Controle:inst4|ALUControl[0]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.222 ns  ; Controle:inst4|ALUControl[2]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.214 ns  ; Registrador:MDRReg|Saida[3]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.192 ns  ; Registrador:PCWrite|Saida[3]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.188 ns  ; Controle:inst4|ALUControl[1]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.187 ns  ; Registrador:B_Control|Saida[11]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.173 ns  ; Registrador:PCWrite|Saida[4]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.160 ns  ; Registrador:PCWrite|Saida[5]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.151 ns  ; Instr_Reg:IRWrite|Instr15_0[3]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.143 ns  ; Controle:inst4|ALUSrcB[1]            ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.103 ns  ; Registrador:PCWrite|Saida[0]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 16.103 ns  ; Registrador:B_Control|Saida[0]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 16.077 ns  ; Registrador:B_Control|Saida[3]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.075 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 16.067 ns  ; Controle:inst4|ALUSrcB[0]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.973 ns  ; Registrador:PCWrite|Saida[9]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.968 ns  ; Instr_Reg:IRWrite|Instr15_0[4]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.965 ns  ; Registrador:A_Control|Saida[0]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.958 ns  ; Registrador:MDRReg|Saida[0]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.957 ns  ; Registrador:PCWrite|Saida[1]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.954 ns  ; Registrador:A_Control|Saida[2]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.948 ns  ; Controle:inst4|ALUControl[2]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.933 ns  ; Registrador:A_Control|Saida[8]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.880 ns  ; Registrador:A_Control|Saida[6]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.877 ns  ; Instr_Reg:IRWrite|Instr15_0[3]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.869 ns  ; Controle:inst4|ALUSrcB[1]            ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.845 ns  ; Registrador:A_Control|Saida[5]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.829 ns  ; Registrador:B_Control|Saida[0]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.812 ns  ; ShiftLeft2de32pra32:inst|outputSL[3] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.811 ns  ; Instr_Reg:IRWrite|Instr15_0[5]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.798 ns  ; Registrador:B_Control|Saida[4]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.743 ns  ; Registrador:MDRReg|Saida[4]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.728 ns  ; Controle:inst4|ALUSrcA[1]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.724 ns  ; Registrador:A_Control|Saida[7]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.706 ns  ; Registrador:MDRReg|Saida[5]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.696 ns  ; Registrador:A_Control|Saida[4]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.694 ns  ; Instr_Reg:IRWrite|Instr15_0[4]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.691 ns  ; Registrador:A_Control|Saida[0]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.684 ns  ; Registrador:MDRReg|Saida[0]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.682 ns  ; Registrador:A_Control|Saida[10]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.663 ns  ; ShiftLeft2de32pra32:inst|outputSL[5] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.656 ns  ; ShiftLeft2de32pra32:inst|outputSL[4] ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.631 ns  ; ShiftLeft2de32pra32:inst|outputSL[2] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.628 ns  ; Controle:inst4|ALUSrcA[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.609 ns  ; Registrador:B_Control|Saida[5]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.603 ns  ; Registrador:A_Control|Saida[3]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.565 ns  ; Registrador:B_Control|Saida[2]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.556 ns  ; Registrador:B_Control|Saida[14]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.550 ns  ; Registrador:B_Control|Saida[18]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.542 ns  ; Instr_Reg:IRWrite|Instr15_0[0]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.526 ns  ; Registrador:PCWrite|Saida[7]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.524 ns  ; Registrador:B_Control|Saida[4]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.481 ns  ; Registrador:B_Control|Saida[1]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.474 ns  ; Controle:inst4|ALUControl[0]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.467 ns  ; Instr_Reg:IRWrite|Instr15_0[15]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.466 ns  ; Registrador:A_Control|Saida[1]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.464 ns  ; Registrador:PCWrite|Saida[2]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.454 ns  ; Registrador:A_Control|Saida[13]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.435 ns  ; Registrador:PCWrite|Saida[3]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.431 ns  ; Controle:inst4|ALUControl[1]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.425 ns  ; Registrador:B_Control|Saida[9]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.413 ns  ; Registrador:MDRReg|Saida[3]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.400 ns  ; Registrador:A_Control|Saida[9]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.386 ns  ; Registrador:B_Control|Saida[11]      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.382 ns  ; ShiftLeft2de32pra32:inst|outputSL[4] ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.379 ns  ; Registrador:B_Control|Saida[12]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.372 ns  ; Registrador:PCWrite|Saida[4]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.359 ns  ; Registrador:PCWrite|Saida[5]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.355 ns  ; Registrador:B_Control|Saida[10]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.346 ns  ; Registrador:PCWrite|Saida[0]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.334 ns  ; Controle:inst4|ALUSrcA[1]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.329 ns  ; Registrador:A_Control|Saida[3]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.310 ns  ; Controle:inst4|ALUSrcB[0]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.286 ns  ; Controle:inst4|ALUSrcA[1]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.280 ns  ; Registrador:B_Control|Saida[13]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.279 ns  ; Registrador:A_Control|Saida[14]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.276 ns  ; Registrador:B_Control|Saida[3]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.274 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.259 ns  ; Instr_Reg:IRWrite|Instr15_0[7]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.252 ns  ; Registrador:PCWrite|Saida[6]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.249 ns  ; Instr_Reg:IRWrite|Instr15_0[1]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.234 ns  ; Controle:inst4|ALUSrcA[0]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.219 ns  ; Controle:inst4|ALUSrcA[1]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.219 ns  ; Registrador:B_Control|Saida[6]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.207 ns  ; Registrador:B_Control|Saida[1]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.191 ns  ; Controle:inst4|ALUControl[2]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.186 ns  ; Controle:inst4|ALUSrcA[0]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.172 ns  ; Registrador:PCWrite|Saida[9]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.156 ns  ; Registrador:PCWrite|Saida[1]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.153 ns  ; Registrador:A_Control|Saida[2]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.139 ns  ; Registrador:MDRReg|Saida[3]          ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.132 ns  ; Registrador:A_Control|Saida[8]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.120 ns  ; Instr_Reg:IRWrite|Instr15_0[3]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.119 ns  ; Controle:inst4|ALUSrcA[0]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.115 ns  ; Registrador:B_Control|Saida[8]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.112 ns  ; Registrador:B_Control|Saida[11]      ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.112 ns  ; Controle:inst4|ALUSrcB[1]            ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.098 ns  ; Registrador:PCWrite|Saida[4]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.085 ns  ; Registrador:PCWrite|Saida[5]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.083 ns  ; Registrador:PCWrite|Saida[10]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.080 ns  ; Controle:inst4|ALUControl[0]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.079 ns  ; Registrador:A_Control|Saida[6]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.072 ns  ; Registrador:B_Control|Saida[0]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 15.057 ns  ; Instr_Reg:IRWrite|Instr15_0[8]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.048 ns  ; Registrador:MDRReg|Saida[6]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.044 ns  ; Registrador:A_Control|Saida[5]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.043 ns  ; Registrador:PCWrite|Saida[11]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.041 ns  ; Registrador:PCWrite|Saida[3]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.037 ns  ; Controle:inst4|ALUControl[1]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 15.035 ns  ; Registrador:PCWrite|Saida[8]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.032 ns  ; Controle:inst4|ALUControl[0]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.029 ns  ; Instr_Reg:IRWrite|Instr15_0[9]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.011 ns  ; ShiftLeft2de32pra32:inst|outputSL[3] ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.010 ns  ; Instr_Reg:IRWrite|Instr15_0[5]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.002 ns  ; Registrador:B_Control|Saida[3]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 15.000 ns  ; Instr_Reg:IRWrite|Instr15_0[2]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.993 ns  ; Registrador:PCWrite|Saida[3]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.989 ns  ; Controle:inst4|ALUControl[1]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.987 ns  ; ShiftLeft2de32pra32:inst|outputSL[7] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.965 ns  ; Controle:inst4|ALUControl[0]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.959 ns  ; ShiftLeft2de32pra32:inst|outputSL[6] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.952 ns  ; Registrador:PCWrite|Saida[0]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.946 ns  ; Registrador:MDRReg|Saida[2]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.942 ns  ; Registrador:MDRReg|Saida[4]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.937 ns  ; Instr_Reg:IRWrite|Instr15_0[4]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.934 ns  ; Registrador:A_Control|Saida[0]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.931 ns  ; Registrador:B_Control|Saida[25]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.929 ns  ; Registrador:B_Control|Saida[7]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.927 ns  ; Registrador:MDRReg|Saida[0]          ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.926 ns  ; Registrador:PCWrite|Saida[3]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.923 ns  ; Registrador:A_Control|Saida[7]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.922 ns  ; Controle:inst4|ALUControl[1]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.916 ns  ; Controle:inst4|ALUSrcB[0]            ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.905 ns  ; Registrador:MDRReg|Saida[5]          ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.904 ns  ; Registrador:PCWrite|Saida[0]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.902 ns  ; Instr_Reg:IRWrite|Instr15_0[6]       ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.898 ns  ; Registrador:PCWrite|Saida[9]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.895 ns  ; Registrador:A_Control|Saida[4]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.882 ns  ; Registrador:PCWrite|Saida[1]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.881 ns  ; Registrador:A_Control|Saida[10]      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.879 ns  ; Registrador:A_Control|Saida[2]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.868 ns  ; Controle:inst4|ALUSrcB[0]            ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.862 ns  ; ShiftLeft2de32pra32:inst|outputSL[5] ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.858 ns  ; Registrador:A_Control|Saida[8]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.857 ns  ; Registrador:MDRReg|Saida[7]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.856 ns  ; Instr_Reg:IRWrite|Instr15_0[10]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.850 ns  ; Registrador:MDRReg|Saida[1]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.837 ns  ; Registrador:PCWrite|Saida[0]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.830 ns  ; ShiftLeft2de32pra32:inst|outputSL[2] ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.820 ns  ; Registrador:B_Control|Saida[21]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.809 ns  ; Registrador:B_Control|Saida[15]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.808 ns  ; Registrador:B_Control|Saida[5]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.805 ns  ; Registrador:A_Control|Saida[6]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.804 ns  ; Registrador:A_Control|Saida[12]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.801 ns  ; Controle:inst4|ALUSrcB[0]            ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.797 ns  ; Controle:inst4|ALUControl[2]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.790 ns  ; Instr_Reg:IRWrite|Instr15_0[11]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.770 ns  ; Registrador:A_Control|Saida[5]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.767 ns  ; Controle:inst4|ALUSrcA[1]            ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.767 ns  ; Registrador:B_Control|Saida[4]       ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.764 ns  ; Registrador:B_Control|Saida[2]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.755 ns  ; Registrador:B_Control|Saida[14]      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.751 ns  ; Registrador:A_Control|Saida[18]      ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.749 ns  ; Registrador:B_Control|Saida[18]      ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.749 ns  ; Controle:inst4|ALUControl[2]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.742 ns  ; ShiftLeft2de32pra32:inst|outputSL[8] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.741 ns  ; Instr_Reg:IRWrite|Instr15_0[0]       ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.737 ns  ; ShiftLeft2de32pra32:inst|outputSL[3] ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.736 ns  ; Instr_Reg:IRWrite|Instr15_0[5]       ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.729 ns  ; ShiftLeft2de32pra32:inst|outputSL[9] ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.726 ns  ; Instr_Reg:IRWrite|Instr15_0[3]       ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.725 ns  ; Registrador:PCWrite|Saida[7]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.718 ns  ; Controle:inst4|ALUSrcB[1]            ; S[29]     ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 20:16:56 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
Info: Clock "clk" has Internal fmax of 69.4 MHz between source register "LS:inst14|LSOut[3]" and destination register "Banco_reg:Reg_Control|Reg24[3]" (period= 14.41 ns)
    Info: + Longest register to register delay is 2.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 2; REG Node = 'LS:inst14|LSOut[3]'
        Info: 2: + IC(0.216 ns) + CELL(0.053 ns) = 0.269 ns; Loc. = LCCOMB_X25_Y16_N18; Fanout = 2; COMB Node = 'DataSrc:inst3|Mux28~1'
        Info: 3: + IC(0.611 ns) + CELL(0.053 ns) = 0.933 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 25; COMB Node = 'DataSrc:inst3|Mux28~2DUPLICATE'
        Info: 4: + IC(1.261 ns) + CELL(0.309 ns) = 2.503 ns; Loc. = LCFF_X38_Y22_N7; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg24[3]'
        Info: Total cell delay = 0.415 ns ( 16.58 % )
        Info: Total interconnect delay = 2.088 ns ( 83.42 % )
    Info: - Smallest clock skew is -4.612 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.631 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1804; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.826 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X38_Y22_N7; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg24[3]'
            Info: Total cell delay = 1.462 ns ( 55.57 % )
            Info: Total interconnect delay = 1.169 ns ( 44.43 % )
        Info: - Longest clock path from clock "clk" to source register is 7.243 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.595 ns) + CELL(0.712 ns) = 3.151 ns; Loc. = LCFF_X21_Y22_N17; Fanout = 25; REG Node = 'Controle:inst4|LSControl[0]'
            Info: 3: + IC(1.327 ns) + CELL(0.225 ns) = 4.703 ns; Loc. = LCCOMB_X39_Y26_N18; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 6.157 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.033 ns) + CELL(0.053 ns) = 7.243 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 2; REG Node = 'LS:inst14|LSOut[3]'
            Info: Total cell delay = 1.834 ns ( 25.32 % )
            Info: Total interconnect delay = 5.409 ns ( 74.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 189 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B_Control|Saida[1]" and destination pin or register "SS:inst15|toWriteData[1]" for clock "clk" (Hold time is 4.12 ns)
    Info: + Largest clock skew is 4.838 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(2.334 ns) + CELL(0.712 ns) = 3.890 ns; Loc. = LCFF_X39_Y27_N1; Fanout = 25; REG Node = 'Controle:inst4|SSControl[1]'
            Info: 3: + IC(0.617 ns) + CELL(0.228 ns) = 4.735 ns; Loc. = LCCOMB_X39_Y26_N30; Fanout = 1; COMB Node = 'SS:inst15|toWriteData[31]~0'
            Info: 4: + IC(1.633 ns) + CELL(0.000 ns) = 6.368 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SS:inst15|toWriteData[31]~0clkctrl'
            Info: 5: + IC(1.035 ns) + CELL(0.053 ns) = 7.456 ns; Loc. = LCCOMB_X32_Y19_N8; Fanout = 1; REG Node = 'SS:inst15|toWriteData[1]'
            Info: Total cell delay = 1.837 ns ( 24.64 % )
            Info: Total interconnect delay = 5.619 ns ( 75.36 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1804; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.813 ns) + CELL(0.618 ns) = 2.618 ns; Loc. = LCFF_X32_Y19_N5; Fanout = 11; REG Node = 'Registrador:B_Control|Saida[1]'
            Info: Total cell delay = 1.462 ns ( 55.84 % )
            Info: Total interconnect delay = 1.156 ns ( 44.16 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.624 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y19_N5; Fanout = 11; REG Node = 'Registrador:B_Control|Saida[1]'
        Info: 2: + IC(0.278 ns) + CELL(0.346 ns) = 0.624 ns; Loc. = LCCOMB_X32_Y19_N8; Fanout = 1; REG Node = 'SS:inst15|toWriteData[1]'
        Info: Total cell delay = 0.346 ns ( 55.45 % )
        Info: Total interconnect delay = 0.278 ns ( 44.55 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "overfloww" through register "Controle:inst4|ALUSrcA[1]" is 17.560 ns
    Info: + Longest clock path from clock "clk" to source register is 2.617 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1804; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.618 ns) = 2.617 ns; Loc. = LCFF_X21_Y22_N29; Fanout = 34; REG Node = 'Controle:inst4|ALUSrcA[1]'
        Info: Total cell delay = 1.462 ns ( 55.87 % )
        Info: Total interconnect delay = 1.155 ns ( 44.13 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 14.849 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y22_N29; Fanout = 34; REG Node = 'Controle:inst4|ALUSrcA[1]'
        Info: 2: + IC(1.299 ns) + CELL(0.053 ns) = 1.352 ns; Loc. = LCCOMB_X38_Y20_N18; Fanout = 5; COMB Node = 'ALUSrcA:inst5|Mux31~0'
        Info: 3: + IC(1.568 ns) + CELL(0.053 ns) = 2.973 ns; Loc. = LCCOMB_X29_Y26_N8; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[0]~1'
        Info: 4: + IC(0.554 ns) + CELL(0.053 ns) = 3.580 ns; Loc. = LCCOMB_X33_Y26_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[2]~4'
        Info: 5: + IC(0.515 ns) + CELL(0.053 ns) = 4.148 ns; Loc. = LCCOMB_X29_Y26_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.207 ns) + CELL(0.053 ns) = 4.408 ns; Loc. = LCCOMB_X29_Y26_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~7'
        Info: 7: + IC(0.222 ns) + CELL(0.053 ns) = 4.683 ns; Loc. = LCCOMB_X29_Y26_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~8'
        Info: 8: + IC(0.220 ns) + CELL(0.053 ns) = 4.956 ns; Loc. = LCCOMB_X29_Y26_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~9'
        Info: 9: + IC(0.219 ns) + CELL(0.053 ns) = 5.228 ns; Loc. = LCCOMB_X29_Y26_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~10'
        Info: 10: + IC(0.312 ns) + CELL(0.053 ns) = 5.593 ns; Loc. = LCCOMB_X30_Y26_N18; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[15]~11'
        Info: 11: + IC(0.399 ns) + CELL(0.053 ns) = 6.045 ns; Loc. = LCCOMB_X30_Y26_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[17]~12'
        Info: 12: + IC(0.225 ns) + CELL(0.053 ns) = 6.323 ns; Loc. = LCCOMB_X30_Y26_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[19]~13'
        Info: 13: + IC(0.227 ns) + CELL(0.053 ns) = 6.603 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[21]~14'
        Info: 14: + IC(0.232 ns) + CELL(0.053 ns) = 6.888 ns; Loc. = LCCOMB_X30_Y26_N22; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~15'
        Info: 15: + IC(0.584 ns) + CELL(0.053 ns) = 7.525 ns; Loc. = LCCOMB_X35_Y26_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~16'
        Info: 16: + IC(0.214 ns) + CELL(0.053 ns) = 7.792 ns; Loc. = LCCOMB_X35_Y26_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[27]~17'
        Info: 17: + IC(0.312 ns) + CELL(0.053 ns) = 8.157 ns; Loc. = LCCOMB_X35_Y26_N14; Fanout = 6; COMB Node = 'Ula32:ALUControl|carry_temp[29]~18'
        Info: 18: + IC(0.553 ns) + CELL(0.053 ns) = 8.763 ns; Loc. = LCCOMB_X33_Y26_N6; Fanout = 16; COMB Node = 'Ula32:ALUControl|carry_temp[31]~19'
        Info: 19: + IC(0.247 ns) + CELL(0.225 ns) = 9.235 ns; Loc. = LCCOMB_X33_Y26_N24; Fanout = 3; COMB Node = 'Ula32:ALUControl|Overflow'
        Info: 20: + IC(3.682 ns) + CELL(1.932 ns) = 14.849 ns; Loc. = PIN_V12; Fanout = 0; PIN Node = 'overfloww'
        Info: Total cell delay = 3.058 ns ( 20.59 % )
        Info: Total interconnect delay = 11.791 ns ( 79.41 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4405 megabytes
    Info: Processing ended: Fri Oct 18 20:16:57 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


