// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _YCrCb_GUASSIAN_Loop_1_HH_
#define _YCrCb_GUASSIAN_Loop_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ImgProcess_Top_fpfYi.h"
#include "ImgProcess_Top_dag8j.h"
#include "ImgProcess_Top_dmhbi.h"
#include "ImgProcess_Top_uiibs.h"
#include "ImgProcess_Top_dejbC.h"

namespace ap_rtl {

struct YCrCb_GUASSIAN_Loop_1 : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > Cr_Img_data_stream_0_V_dout;
    sc_in< sc_logic > Cr_Img_data_stream_0_V_empty_n;
    sc_out< sc_logic > Cr_Img_data_stream_0_V_read;
    sc_in< sc_lv<8> > Cb_Img_data_stream_0_V_dout;
    sc_in< sc_logic > Cb_Img_data_stream_0_V_empty_n;
    sc_out< sc_logic > Cb_Img_data_stream_0_V_read;
    sc_out< sc_lv<32> > Sim_data_stream_0_V_din;
    sc_in< sc_logic > Sim_data_stream_0_V_full_n;
    sc_out< sc_logic > Sim_data_stream_0_V_write;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const2;
    sc_signal< sc_lv<64> > ap_var_for_const3;
    sc_signal< sc_lv<64> > ap_var_for_const4;
    sc_signal< sc_lv<64> > ap_var_for_const5;
    sc_signal< sc_lv<64> > ap_var_for_const6;


    // Module declarations
    YCrCb_GUASSIAN_Loop_1(sc_module_name name);
    SC_HAS_PROCESS(YCrCb_GUASSIAN_Loop_1);

    ~YCrCb_GUASSIAN_Loop_1();

    sc_trace_file* mVcdFile;

    ImgProcess_Top_fpfYi<1,1,64,32>* ImgProcess_Top_fpfYi_U40;
    ImgProcess_Top_dag8j<1,5,64,64,64>* ImgProcess_Top_dag8j_U41;
    ImgProcess_Top_dag8j<1,5,64,64,64>* ImgProcess_Top_dag8j_U42;
    ImgProcess_Top_dag8j<1,5,64,64,64>* ImgProcess_Top_dag8j_U43;
    ImgProcess_Top_dag8j<1,5,64,64,64>* ImgProcess_Top_dag8j_U44;
    ImgProcess_Top_dag8j<1,5,64,64,64>* ImgProcess_Top_dag8j_U45;
    ImgProcess_Top_dmhbi<1,6,64,64,64>* ImgProcess_Top_dmhbi_U46;
    ImgProcess_Top_dmhbi<1,6,64,64,64>* ImgProcess_Top_dmhbi_U47;
    ImgProcess_Top_dmhbi<1,6,64,64,64>* ImgProcess_Top_dmhbi_U48;
    ImgProcess_Top_dmhbi<1,6,64,64,64>* ImgProcess_Top_dmhbi_U49;
    ImgProcess_Top_dmhbi<1,6,64,64,64>* ImgProcess_Top_dmhbi_U50;
    ImgProcess_Top_dmhbi<1,6,64,64,64>* ImgProcess_Top_dmhbi_U51;
    ImgProcess_Top_dmhbi<1,6,64,64,64>* ImgProcess_Top_dmhbi_U52;
    ImgProcess_Top_uiibs<1,6,32,64>* ImgProcess_Top_uiibs_U53;
    ImgProcess_Top_uiibs<1,6,32,64>* ImgProcess_Top_uiibs_U54;
    ImgProcess_Top_dejbC<1,18,64,64,64>* ImgProcess_Top_dejbC_U55;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > Cr_Img_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_185;
    sc_signal< sc_logic > Cb_Img_data_stream_0_V_blk_n;
    sc_signal< sc_logic > Sim_data_stream_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter60;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter59_exitcond_flatten_reg_185;
    sc_signal< sc_lv<19> > indvar_flatten_reg_85;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_165_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter54;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter55;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter56;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter57;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter58;
    sc_signal< bool > ap_block_state61_pp0_stage0_iter59;
    sc_signal< bool > ap_block_state62_pp0_stage0_iter60;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter11_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter12_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter13_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter14_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter15_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter16_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter17_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter18_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter19_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter20_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter21_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter22_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter23_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter24_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter25_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter26_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter27_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter28_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter29_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter30_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter31_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter32_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter33_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter34_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter35_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter36_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter37_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter38_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter39_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter40_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter41_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter42_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter43_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter44_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter45_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter46_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter47_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter48_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter49_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter50_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter51_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter52_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter53_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter54_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter55_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter56_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter57_exitcond_flatten_reg_185;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter58_exitcond_flatten_reg_185;
    sc_signal< sc_lv<19> > indvar_flatten_next_fu_171_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_reg_194;
    sc_signal< sc_lv<8> > tmp_26_reg_199;
    sc_signal< sc_lv<64> > grp_fu_154_p1;
    sc_signal< sc_lv<64> > cr_reg_214;
    sc_signal< sc_lv<64> > grp_fu_157_p1;
    sc_signal< sc_lv<64> > cb_reg_219;
    sc_signal< sc_lv<64> > grp_fu_99_p2;
    sc_signal< sc_lv<64> > tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter13_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter14_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter15_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter16_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter17_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter18_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter19_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter20_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter21_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter22_tmp_s_reg_224;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter23_tmp_s_reg_224;
    sc_signal< sc_lv<64> > grp_fu_104_p2;
    sc_signal< sc_lv<64> > tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter13_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter14_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter15_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter16_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter17_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter18_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter19_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter20_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter21_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter22_tmp_17_reg_231;
    sc_signal< sc_lv<64> > ap_reg_pp0_iter23_tmp_17_reg_231;
    sc_signal< sc_lv<64> > grp_fu_121_p2;
    sc_signal< sc_lv<64> > tmp_16_reg_238;
    sc_signal< sc_lv<64> > grp_fu_126_p2;
    sc_signal< sc_lv<64> > tmp_18_reg_243;
    sc_signal< sc_lv<64> > grp_fu_131_p2;
    sc_signal< sc_lv<64> > tmp_21_reg_248;
    sc_signal< sc_lv<64> > grp_fu_136_p2;
    sc_signal< sc_lv<64> > tmp_22_reg_253;
    sc_signal< sc_lv<64> > grp_fu_109_p2;
    sc_signal< sc_lv<64> > tmp_19_reg_258;
    sc_signal< sc_lv<64> > grp_fu_113_p2;
    sc_signal< sc_lv<64> > tmp_23_reg_263;
    sc_signal< sc_lv<64> > grp_fu_141_p2;
    sc_signal< sc_lv<64> > tmp_20_reg_268;
    sc_signal< sc_lv<64> > grp_fu_145_p2;
    sc_signal< sc_lv<64> > tmp_24_reg_273;
    sc_signal< sc_lv<64> > grp_fu_117_p2;
    sc_signal< sc_lv<64> > tmp_25_reg_278;
    sc_signal< sc_lv<64> > grp_fu_149_p2;
    sc_signal< sc_lv<64> > res_reg_283;
    sc_signal< sc_lv<64> > grp_fu_160_p2;
    sc_signal< sc_lv<64> > tmp_11_reg_288;
    sc_signal< sc_lv<32> > tmp_10_fu_96_p1;
    sc_signal< sc_lv<32> > tmp_10_reg_293;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter55;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter56;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter57;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter58;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter59;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_154_p0;
    sc_signal< sc_lv<32> > grp_fu_157_p0;
    sc_signal< sc_logic > grp_fu_99_ce;
    sc_signal< sc_logic > grp_fu_104_ce;
    sc_signal< sc_logic > grp_fu_109_ce;
    sc_signal< sc_logic > grp_fu_113_ce;
    sc_signal< sc_logic > grp_fu_117_ce;
    sc_signal< sc_logic > grp_fu_121_ce;
    sc_signal< sc_logic > grp_fu_126_ce;
    sc_signal< sc_logic > grp_fu_131_ce;
    sc_signal< sc_logic > grp_fu_136_ce;
    sc_signal< sc_logic > grp_fu_141_ce;
    sc_signal< sc_logic > grp_fu_145_ce;
    sc_signal< sc_logic > grp_fu_149_ce;
    sc_signal< sc_logic > grp_fu_154_ce;
    sc_signal< sc_logic > grp_fu_157_ce;
    sc_signal< sc_logic > grp_fu_160_ce;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state63;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<64> ap_const_lv64_C05D5B9F559B3D08;
    static const sc_lv<64> ap_const_lv64_C06391EAB367A0F9;
    static const sc_lv<64> ap_const_lv64_40640429C779A6B5;
    static const sc_lv<64> ap_const_lv64_C02849374BC6A7F0;
    static const sc_lv<64> ap_const_lv64_4072B75182A9930C;
    static const sc_lv<64> ap_const_lv64_BEE5EF40E25444A3;
    static const sc_lv<19> ap_const_lv19_54600;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_Cb_Img_data_stream_0_V_blk_n();
    void thread_Cb_Img_data_stream_0_V_read();
    void thread_Cr_Img_data_stream_0_V_blk_n();
    void thread_Cr_Img_data_stream_0_V_read();
    void thread_Sim_data_stream_0_V_blk_n();
    void thread_Sim_data_stream_0_V_din();
    void thread_Sim_data_stream_0_V_write();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state63();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state32_pp0_stage0_iter30();
    void thread_ap_block_state33_pp0_stage0_iter31();
    void thread_ap_block_state34_pp0_stage0_iter32();
    void thread_ap_block_state35_pp0_stage0_iter33();
    void thread_ap_block_state36_pp0_stage0_iter34();
    void thread_ap_block_state37_pp0_stage0_iter35();
    void thread_ap_block_state38_pp0_stage0_iter36();
    void thread_ap_block_state39_pp0_stage0_iter37();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_pp0_stage0_iter38();
    void thread_ap_block_state41_pp0_stage0_iter39();
    void thread_ap_block_state42_pp0_stage0_iter40();
    void thread_ap_block_state43_pp0_stage0_iter41();
    void thread_ap_block_state44_pp0_stage0_iter42();
    void thread_ap_block_state45_pp0_stage0_iter43();
    void thread_ap_block_state46_pp0_stage0_iter44();
    void thread_ap_block_state47_pp0_stage0_iter45();
    void thread_ap_block_state48_pp0_stage0_iter46();
    void thread_ap_block_state49_pp0_stage0_iter47();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_pp0_stage0_iter48();
    void thread_ap_block_state51_pp0_stage0_iter49();
    void thread_ap_block_state52_pp0_stage0_iter50();
    void thread_ap_block_state53_pp0_stage0_iter51();
    void thread_ap_block_state54_pp0_stage0_iter52();
    void thread_ap_block_state55_pp0_stage0_iter53();
    void thread_ap_block_state56_pp0_stage0_iter54();
    void thread_ap_block_state57_pp0_stage0_iter55();
    void thread_ap_block_state58_pp0_stage0_iter56();
    void thread_ap_block_state59_pp0_stage0_iter57();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state60_pp0_stage0_iter58();
    void thread_ap_block_state61_pp0_stage0_iter59();
    void thread_ap_block_state62_pp0_stage0_iter60();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond_flatten_fu_165_p2();
    void thread_grp_fu_104_ce();
    void thread_grp_fu_109_ce();
    void thread_grp_fu_113_ce();
    void thread_grp_fu_117_ce();
    void thread_grp_fu_121_ce();
    void thread_grp_fu_126_ce();
    void thread_grp_fu_131_ce();
    void thread_grp_fu_136_ce();
    void thread_grp_fu_141_ce();
    void thread_grp_fu_145_ce();
    void thread_grp_fu_149_ce();
    void thread_grp_fu_154_ce();
    void thread_grp_fu_154_p0();
    void thread_grp_fu_157_ce();
    void thread_grp_fu_157_p0();
    void thread_grp_fu_160_ce();
    void thread_grp_fu_99_ce();
    void thread_indvar_flatten_next_fu_171_p2();
    void thread_internal_ap_ready();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
