Analysis & Synthesis report for tamagotchitop
Mon Sep 23 08:33:15 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |tamagotchitop|Sensores:sensores|dht:temp|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: test_module:test_top
 14. Parameter Settings for User Entity Instance: Sensores:sensores|dht:temp
 15. Parameter Settings for User Entity Instance: Sensores:sensores|dht:temp|divisor:div_dht
 16. Parameter Settings for User Entity Instance: Sensores:sensores|Infrarojo:prox|divisor:div_IR
 17. Parameter Settings for User Entity Instance: Sensores:sensores|Fotoresistencia:luz|divisor:div_FR
 18. Parameter Settings for User Entity Instance: BancoRegistro:registros
 19. Parameter Settings for User Entity Instance: BancoRegistro:registros|divisor:div_btn
 20. Parameter Settings for Inferred Entity Instance: display:displayh|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: display:displayh|lpm_divide:Mod1
 22. Parameter Settings for Inferred Entity Instance: display:displayh|lpm_divide:Mod0
 23. Port Connectivity Checks: "display:displayh|BCDtoSSeg:bcdtosseg"
 24. Port Connectivity Checks: "display:displayh"
 25. Port Connectivity Checks: "BancoRegistro:registros|divisor:div_btn"
 26. Port Connectivity Checks: "BancoRegistro:registros"
 27. Port Connectivity Checks: "Sensores:sensores|Fotoresistencia:luz|divisor:div_FR"
 28. Port Connectivity Checks: "Sensores:sensores|Infrarojo:prox|divisor:div_IR"
 29. Port Connectivity Checks: "Sensores:sensores|dht:temp|divisor:div_dht"
 30. Port Connectivity Checks: "Sensores:sensores|dht:temp"
 31. Port Connectivity Checks: "Sensores:sensores"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 23 08:33:15 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; tamagotchitop                                  ;
; Top-level Entity Name              ; tamagotchitop                                  ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 837                                            ;
;     Total combinational functions  ; 812                                            ;
;     Dedicated logic registers      ; 319                                            ;
; Total registers                    ; 319                                            ;
; Total pins                         ; 26                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                            ; tamagotchitop      ; tamagotchitop      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; divisor.v                        ; yes             ; User Verilog HDL File        ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/divisor.v                  ;         ;
; test_module.v                    ; yes             ; User Verilog HDL File        ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/test_module.v              ;         ;
; tamagotchitop.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v            ;         ;
; sensores.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v                 ;         ;
; dht.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v                      ;         ;
; infrarojo.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/infrarojo.v                ;         ;
; fotoresistencia.v                ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/fotoresistencia.v          ;         ;
; bancoregistro.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v            ;         ;
; display.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v                  ;         ;
; bcdtosseg.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bcdtosseg.v                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                               ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                           ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                ;         ;
; db/lpm_divide_hhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/lpm_divide_hhm.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/alt_u_div_64f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/lpm_divide_k9m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 837       ;
;                                             ;           ;
; Total combinational functions               ; 812       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 343       ;
;     -- 3 input functions                    ; 106       ;
;     -- <=2 input functions                  ; 363       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 569       ;
;     -- arithmetic mode                      ; 243       ;
;                                             ;           ;
; Total registers                             ; 319       ;
;     -- Dedicated logic registers            ; 319       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 173       ;
; Total fan-out                               ; 3462      ;
; Average fan-out                             ; 2.92      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |tamagotchitop                            ; 812 (1)             ; 319 (0)                   ; 0           ; 0            ; 0       ; 0         ; 26   ; 0            ; |tamagotchitop                                                                                                                  ; tamagotchitop       ; work         ;
;    |BancoRegistro:registros|              ; 416 (376)           ; 129 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|BancoRegistro:registros                                                                                          ; BancoRegistro       ; work         ;
;       |divisor:div_btn|                   ; 40 (40)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|BancoRegistro:registros|divisor:div_btn                                                                          ; divisor             ; work         ;
;    |Sensores:sensores|                    ; 246 (0)             ; 129 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|Sensores:sensores                                                                                                ; Sensores            ; work         ;
;       |Fotoresistencia:luz|               ; 29 (1)              ; 23 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|Sensores:sensores|Fotoresistencia:luz                                                                            ; Fotoresistencia     ; work         ;
;          |divisor:div_FR|                 ; 28 (28)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|Sensores:sensores|Fotoresistencia:luz|divisor:div_FR                                                             ; divisor             ; work         ;
;       |Infrarojo:prox|                    ; 9 (1)               ; 2 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|Sensores:sensores|Infrarojo:prox                                                                                 ; Infrarojo           ; work         ;
;          |divisor:div_IR|                 ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|Sensores:sensores|Infrarojo:prox|divisor:div_IR                                                                  ; divisor             ; work         ;
;       |dht:temp|                          ; 208 (207)           ; 104 (103)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|Sensores:sensores|dht:temp                                                                                       ; dht                 ; work         ;
;          |divisor:div_dht|                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|Sensores:sensores|dht:temp|divisor:div_dht                                                                       ; divisor             ; work         ;
;    |display:displayh|                     ; 110 (43)            ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh                                                                                                 ; display             ; work         ;
;       |BCDtoSSeg:bcdtosseg|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|BCDtoSSeg:bcdtosseg                                                                             ; BCDtoSSeg           ; work         ;
;       |lpm_divide:Div0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                   ; lpm_divide_hhm      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;       |lpm_divide:Mod0|                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_k9m:auto_generated|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                   ; lpm_divide_k9m      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_64f:divider|    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|display:displayh|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ; alt_u_div_64f       ; work         ;
;    |test_module:test_top|                 ; 39 (39)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tamagotchitop|test_module:test_top                                                                                             ; test_module         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tamagotchitop|Sensores:sensores|dht:temp|state                                                                                                       ;
+--------------------------+--------------------+------------+-----------------+-------------------------+--------------------------+--------------------+--------------+
; Name                     ; state.PROCESS_DATA ; state.WAIT ; state.READ_DATA ; state.WAIT_RESPONSE_LOW ; state.WAIT_RESPONSE_HIGH ; state.START_SIGNAL ; state.ENABLE ;
+--------------------------+--------------------+------------+-----------------+-------------------------+--------------------------+--------------------+--------------+
; state.ENABLE             ; 0                  ; 0          ; 0               ; 0                       ; 0                        ; 0                  ; 0            ;
; state.START_SIGNAL       ; 0                  ; 0          ; 0               ; 0                       ; 0                        ; 1                  ; 1            ;
; state.WAIT_RESPONSE_HIGH ; 0                  ; 0          ; 0               ; 0                       ; 1                        ; 0                  ; 1            ;
; state.WAIT_RESPONSE_LOW  ; 0                  ; 0          ; 0               ; 1                       ; 0                        ; 0                  ; 1            ;
; state.READ_DATA          ; 0                  ; 0          ; 1               ; 0                       ; 0                        ; 0                  ; 1            ;
; state.WAIT               ; 0                  ; 1          ; 0               ; 0                       ; 0                        ; 0                  ; 1            ;
; state.PROCESS_DATA       ; 1                  ; 0          ; 0               ; 0                       ; 0                        ; 0                  ; 1            ;
+--------------------------+--------------------+------------+-----------------+-------------------------+--------------------------+--------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                             ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; display:displayh|an[2]                                                 ; Stuck at VCC due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[27..31]              ; Merged with BancoRegistro:registros|divisor:div_btn|max_count[26]              ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[27..31] ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[26] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[27..31]      ; Merged with Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[26]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[27..31]           ; Merged with Sensores:sensores|dht:temp|divisor:div_dht|max_count[26]           ;
; BancoRegistro:registros|comer_enable                                   ; Merged with BancoRegistro:registros|back_enable                                ;
; BancoRegistro:registros|curar_enable                                   ; Merged with BancoRegistro:registros|back_enable                                ;
; BancoRegistro:registros|luz_enable                                     ; Merged with BancoRegistro:registros|back_enable                                ;
; BancoRegistro:registros|next_enable                                    ; Merged with BancoRegistro:registros|back_enable                                ;
; BancoRegistro:registros|prox_enable                                    ; Merged with BancoRegistro:registros|back_enable                                ;
; BancoRegistro:registros|temp_enable                                    ; Merged with BancoRegistro:registros|back_enable                                ;
; BancoRegistro:registros|time_enable                                    ; Merged with BancoRegistro:registros|back_enable                                ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[26]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[26] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[26]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[26] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[25]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[25] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[25]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[25] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[24]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[24] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[24]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[24] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[23]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[23] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[23]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[23] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[22]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[22] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[22]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[22] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[21]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[21] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[21]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[21] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[20]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[20] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[20]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[20] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[19]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[19] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[19]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[19] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[18]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[18] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[18]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[18] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[17]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[17] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[17]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[17] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[16]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[16] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[16]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[16] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[15]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[15] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[15]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[15] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[14]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[14] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[14]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[14] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[13]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[13] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[13]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[13] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[12]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[12] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[12]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[12] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[11]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[11] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[11]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[11] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[10]          ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[10] ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[10]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[10] ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[9]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[9]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[9]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[9]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[8]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[8]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[8]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[8]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[7]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[7]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[7]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[7]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[6]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[6]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[6]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[6]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[5]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[5]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[5]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[5]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[4]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[4]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[4]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[4]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[3]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[3]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[3]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[3]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[2]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[2]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[2]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[2]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[1]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[1]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[1]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[1]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|max_count[0]           ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[0]  ;
; Sensores:sensores|dht:temp|divisor:div_dht|max_count[0]                ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[0]  ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[22]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[22]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[22]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[22]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[21]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[21]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[21]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[21]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[20]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[20]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[20]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[20]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[19]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[19]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[19]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[19]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[18]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[18]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[18]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[18]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[17]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[17]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[17]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[17]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[16]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[16]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[16]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[16]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[15]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[15]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[15]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[15]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[14]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[14]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[14]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[14]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[13]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[13]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[13]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[13]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[12]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[12]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[12]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[12]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[11]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[11]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[11]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[11]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[10]              ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[10]     ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[10]                   ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[10]     ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[9]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[9]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[9]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[9]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[8]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[8]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[8]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[8]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[7]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[7]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[7]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[7]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[6]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[6]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[6]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[6]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[5]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[5]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[5]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[5]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[4]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[4]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[4]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[4]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[3]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[3]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[3]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[3]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[2]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[2]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[2]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[2]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[1]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[1]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[1]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[1]      ;
; Sensores:sensores|Infrarojo:prox|divisor:div_IR|count[0]               ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[0]      ;
; Sensores:sensores|dht:temp|divisor:div_dht|count[0]                    ; Merged with Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[0]      ;
; BancoRegistro:registros|divisor:div_btn|max_count[0..5]                ; Stuck at VCC due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[6,7]                 ; Stuck at GND due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[8,9]                 ; Stuck at VCC due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[10]                  ; Stuck at GND due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[11]                  ; Stuck at VCC due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[12,13]               ; Stuck at GND due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[14]                  ; Stuck at VCC due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[15..17]              ; Stuck at GND due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[18,19]               ; Stuck at VCC due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[20,21]               ; Stuck at GND due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[22]                  ; Stuck at VCC due to stuck port data_in                                         ;
; BancoRegistro:registros|divisor:div_btn|max_count[23..26]              ; Stuck at GND due to stuck port data_in                                         ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[0,1]    ; Stuck at VCC due to stuck port data_in                                         ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[2..5]   ; Stuck at GND due to stuck port data_in                                         ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[6..8]   ; Stuck at VCC due to stuck port data_in                                         ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[9,10]   ; Stuck at GND due to stuck port data_in                                         ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[11]     ; Stuck at VCC due to stuck port data_in                                         ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|max_count[12..26] ; Stuck at GND due to stuck port data_in                                         ;
; Sensores:sensores|dht:temp|aju_t[0]                                    ; Lost fanout                                                                    ;
; Sensores:sensores|dht:temp|state~11                                    ; Lost fanout                                                                    ;
; Sensores:sensores|dht:temp|state~12                                    ; Lost fanout                                                                    ;
; Sensores:sensores|dht:temp|state~13                                    ; Lost fanout                                                                    ;
; Sensores:sensores|dht:temp|state~14                                    ; Lost fanout                                                                    ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[0]          ; Merged with BancoRegistro:registros|divisor:div_btn|count[0]                   ;
; Sensores:sensores|Fotoresistencia:luz|divisor:div_FR|count[1]          ; Merged with BancoRegistro:registros|divisor:div_btn|count[1]                   ;
; display:displayh|cfreq[17..26]                                         ; Lost fanout                                                                    ;
; Total Number of Removed Registers = 199                                ;                                                                                ;
+------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 319   ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 187   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; BancoRegistro:registros|STATE[3]        ; 9       ;
; BancoRegistro:registros|STATE[2]        ; 12      ;
; BancoRegistro:registros|STATE[1]        ; 14      ;
; BancoRegistro:registros|STATE[0]        ; 14      ;
; BancoRegistro:registros|ANIMO[0]        ; 16      ;
; BancoRegistro:registros|COMIDA[0]       ; 16      ;
; BancoRegistro:registros|SALUD[0]        ; 15      ;
; BancoRegistro:registros|ENERGIA[0]      ; 15      ;
; Sensores:sensores|dht:temp|temp_out     ; 9       ;
; BancoRegistro:registros|COMIDA[2]       ; 15      ;
; BancoRegistro:registros|ANIMO[2]        ; 14      ;
; BancoRegistro:registros|SALUD[2]        ; 14      ;
; BancoRegistro:registros|ENERGIA[2]      ; 15      ;
; Sensores:sensores|dht:temp|dht11_out    ; 2       ;
; BancoRegistro:registros|back_enable     ; 49      ;
; Total number of inverted registers = 15 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tamagotchitop|Sensores:sensores|dht:temp|bit_index[2]   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |tamagotchitop|test_module:test_top|counter[8]           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |tamagotchitop|Sensores:sensores|dht:temp|counter[8]     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |tamagotchitop|display:displayh|bcd[1]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tamagotchitop|BancoRegistro:registros|second_counter[3] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tamagotchitop|BancoRegistro:registros|tau_counter[1]    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |tamagotchitop|BancoRegistro:registros|stat_name[1]      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |tamagotchitop|BancoRegistro:registros|stat_value[5]     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tamagotchitop|BancoRegistro:registros|stat_value[2]     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |tamagotchitop|BancoRegistro:registros|reg_stat[1]       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |tamagotchitop|BancoRegistro:registros|DIAS[3]           ;
; 22:1               ; 32 bits   ; 448 LEs       ; 32 LEs               ; 416 LEs                ; Yes        ; |tamagotchitop|Sensores:sensores|dht:temp|timer[19]      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |tamagotchitop|Sensores:sensores|dht:temp|Selector38     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |tamagotchitop|Sensores:sensores|dht:temp|Selector36     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_module:test_top ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; frec_fpga      ; 50000000 ; Signed Integer                        ;
; segundos       ; 5        ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sensores:sensores|dht:temp ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; MAX_COUNT      ; 10000000 ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sensores:sensores|dht:temp|divisor:div_dht ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; frecuencia     ; 50000000 ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sensores:sensores|Infrarojo:prox|divisor:div_IR ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; frecuencia     ; 50000000 ; Signed Integer                                                   ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sensores:sensores|Fotoresistencia:luz|divisor:div_FR ;
+----------------+----------+-----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                  ;
+----------------+----------+-----------------------------------------------------------------------+
; frecuencia     ; 50000000 ; Signed Integer                                                        ;
+----------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BancoRegistro:registros ;
+---------------------------+-------+----------------------------------+
; Parameter Name            ; Value ; Type                             ;
+---------------------------+-------+----------------------------------+
; SECONDS_IN_MINUTE         ; 60    ; Signed Integer                   ;
; MINUTES_TO_INCREMENT_DAYS ; 2     ; Signed Integer                   ;
; TAU                       ; 50    ; Signed Integer                   ;
+---------------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BancoRegistro:registros|divisor:div_btn ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; frecuencia     ; 50000000 ; Signed Integer                                           ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:displayh|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:displayh|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:displayh|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:displayh|BCDtoSSeg:bcdtosseg"                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BCD  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:displayh"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; led  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BancoRegistro:registros|divisor:div_btn"                                                                                                                  ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                            ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; freq_out     ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "freq_out[31..3]" will be connected to GND. ;
; freq_out[31] ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; freq_out[30] ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; freq_out[29] ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BancoRegistro:registros"                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; datOutSalud   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; datOutAnimo   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; datOutComida  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; datOutEnergia ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; datOutdias    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sensores:sensores|Fotoresistencia:luz|divisor:div_FR"                                                                                                           ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                              ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; freq_out         ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "freq_out[31..14]" will be connected to GND. ;
; freq_out[10..8]  ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; freq_out[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[31]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; freq_out[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sensores:sensores|Infrarojo:prox|divisor:div_IR"                                                                                                                ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                              ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; freq_out         ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "freq_out[31..14]" will be connected to GND. ;
; freq_out[10..8]  ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; freq_out[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[31]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; freq_out[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sensores:sensores|dht:temp|divisor:div_dht"                                                                                                                     ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                              ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; freq_out         ; Input ; Warning  ; Input port expression (14 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "freq_out[31..14]" will be connected to GND. ;
; freq_out[10..8]  ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; freq_out[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; freq_out[31]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; freq_out[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sensores:sensores|dht:temp"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; valid_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sensores:sensores"                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 319                         ;
;     CLR               ; 12                          ;
;     ENA               ; 50                          ;
;     ENA CLR           ; 35                          ;
;     ENA SCLR          ; 96                          ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 5                           ;
;     SCLR              ; 51                          ;
;     SLD               ; 7                           ;
;     plain             ; 62                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 814                         ;
;     arith             ; 243                         ;
;         2 data inputs ; 219                         ;
;         3 data inputs ; 24                          ;
;     normal            ; 571                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 343                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Sep 23 08:33:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file divisor.v
    Info (12023): Found entity 1: divisor File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/divisor.v Line: 1
Warning (12019): Can't analyze file -- file procesador.v is missing
Warning (12019): Can't analyze file -- file divisor_btn.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file test_module.v
    Info (12023): Found entity 1: test_module File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/test_module.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at test_module.v(11): Parameter Declaration in module "test_module" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/test_module.v Line: 11
Warning (10275): Verilog HDL Module Instantiation warning at tamagotchitop.v(89): ignored dangling comma in List of Port Connections File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v Line: 89
Warning (12125): Using design file tamagotchitop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: tamagotchitop File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at tamagotchitop.v(115): created implicit net for "led" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v Line: 115
Info (12127): Elaborating entity "tamagotchitop" for the top level hierarchy
Info (12128): Elaborating entity "test_module" for hierarchy "test_module:test_top" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v Line: 51
Warning (10230): Verilog HDL assignment warning at test_module.v(31): truncated value with size 32 to match size of target (28) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/test_module.v Line: 31
Warning (12125): Using design file sensores.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Sensores File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v Line: 1
Info (12128): Elaborating entity "Sensores" for hierarchy "Sensores:sensores" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v Line: 63
Warning (12125): Using design file dht.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dht File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at dht.v(63): created implicit net for "clk2" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 63
Info (12128): Elaborating entity "dht" for hierarchy "Sensores:sensores|dht:temp" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at dht.v(19): object "temperature" assigned a value but never read File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 19
Warning (10855): Verilog HDL warning at dht.v(43): initial value for variable temperature should be constant File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 43
Warning (10230): Verilog HDL assignment warning at dht.v(73): truncated value with size 32 to match size of target (24) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 73
Warning (10230): Verilog HDL assignment warning at dht.v(163): truncated value with size 32 to match size of target (6) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 163
Warning (10230): Verilog HDL assignment warning at dht.v(188): truncated value with size 32 to match size of target (4) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 188
Warning (10230): Verilog HDL assignment warning at dht.v(189): truncated value with size 32 to match size of target (4) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 189
Info (12128): Elaborating entity "divisor" for hierarchy "Sensores:sensores|dht:temp|divisor:div_dht" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 64
Warning (10230): Verilog HDL assignment warning at divisor.v(27): truncated value with size 32 to match size of target (23) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/divisor.v Line: 27
Warning (12125): Using design file infrarojo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Infrarojo File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/infrarojo.v Line: 1
Info (12128): Elaborating entity "Infrarojo" for hierarchy "Sensores:sensores|Infrarojo:prox" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v Line: 34
Warning (12125): Using design file fotoresistencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Fotoresistencia File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/fotoresistencia.v Line: 1
Info (12128): Elaborating entity "Fotoresistencia" for hierarchy "Sensores:sensores|Fotoresistencia:luz" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/sensores.v Line: 41
Warning (12125): Using design file bancoregistro.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BancoRegistro File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 1
Info (12128): Elaborating entity "BancoRegistro" for hierarchy "BancoRegistro:registros" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v Line: 89
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(164): truncated value with size 32 to match size of target (6) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 164
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(184): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 184
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(185): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 185
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(186): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 186
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(187): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 187
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(193): truncated value with size 32 to match size of target (4) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 193
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(199): truncated value with size 32 to match size of target (4) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 199
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(209): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 209
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(210): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 210
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(211): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 211
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(212): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 212
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(214): truncated value with size 32 to match size of target (6) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 214
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(215): truncated value with size 4 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 215
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(216): truncated value with size 4 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 216
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(217): truncated value with size 4 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 217
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(218): truncated value with size 4 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 218
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(221): truncated value with size 32 to match size of target (4) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 221
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(227): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 227
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(228): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 228
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(229): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 229
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(230): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 230
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(240): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 240
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(241): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 241
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(242): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 242
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(243): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 243
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(244): truncated value with size 32 to match size of target (6) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 244
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(245): truncated value with size 32 to match size of target (4) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 245
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(251): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 251
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(252): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 252
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(259): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 259
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(260): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 260
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(261): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 261
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(265): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 265
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(266): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 266
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(270): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 270
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(271): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 271
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(272): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 272
Warning (10230): Verilog HDL assignment warning at bancoregistro.v(273): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 273
Warning (10034): Output port "datOutSalud" at bancoregistro.v(25) has no driver File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 25
Warning (10034): Output port "datOutAnimo" at bancoregistro.v(26) has no driver File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 26
Warning (10034): Output port "datOutComida" at bancoregistro.v(27) has no driver File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 27
Warning (10034): Output port "datOutEnergia" at bancoregistro.v(28) has no driver File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 28
Warning (10034): Output port "datOutdias" at bancoregistro.v(30) has no driver File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v Line: 30
Warning (12125): Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: display File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 3
Info (12128): Elaborating entity "display" for hierarchy "display:displayh" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v Line: 127
Warning (10230): Verilog HDL assignment warning at display.v(41): truncated value with size 32 to match size of target (27) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 41
Warning (10230): Verilog HDL assignment warning at display.v(53): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 53
Warning (10230): Verilog HDL assignment warning at display.v(57): truncated value with size 32 to match size of target (3) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 57
Warning (10230): Verilog HDL assignment warning at display.v(58): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 58
Warning (10230): Verilog HDL assignment warning at display.v(62): truncated value with size 32 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 62
Warning (10230): Verilog HDL assignment warning at display.v(62): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 62
Warning (10230): Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 63
Warning (10230): Verilog HDL assignment warning at display.v(63): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 63
Warning (10230): Verilog HDL assignment warning at display.v(64): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 64
Warning (10230): Verilog HDL assignment warning at display.v(66): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 66
Warning (10230): Verilog HDL assignment warning at display.v(67): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 67
Warning (10230): Verilog HDL assignment warning at display.v(68): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 68
Warning (10230): Verilog HDL assignment warning at display.v(69): truncated value with size 9 to match size of target (8) File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 69
Warning (12125): Using design file bcdtosseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BCDtoSSeg File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bcdtosseg.v Line: 1
Info (12128): Elaborating entity "BCDtoSSeg" for hierarchy "display:displayh|BCDtoSSeg:bcdtosseg" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 24
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:displayh|Div0" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 63
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:displayh|Mod1" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 63
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:displayh|Mod0" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 62
Info (12130): Elaborated megafunction instantiation "display:displayh|lpm_divide:Div0" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 63
Info (12133): Instantiated megafunction "display:displayh|lpm_divide:Div0" with the following parameter: File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/lpm_divide_hhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/alt_u_div_64f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "display:displayh|lpm_divide:Mod1" File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 63
Info (12133): Instantiated megafunction "display:displayh|lpm_divide:Mod1" with the following parameter: File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/lpm_divide_k9m.tdf Line: 25
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/dht.v Line: 15
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "an[2]" is stuck at VCC File: C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/output_files/tamagotchitop.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 866 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 15 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 840 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Mon Sep 23 08:33:15 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/output_files/tamagotchitop.map.smsg.


