# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 3.2e-05 2048 0.26 4360 755200 110.746 73.8694 7386.02 2163.51 9734.44 9734.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 3.2e-05 2048 0.26 4360 755712 110.832 74.2443 8767.2 2165.05 11117.6 11117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 3.2e-05 2048 0.26 4360 755200 110.385 73.9092 9117.86 2164.83 11467.3 11467.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 3.2e-05 2048 0.26 4360 755712 110.344 73.8744 8495.89 2163.34 10843.7 10844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 3.2e-05 2048 0.26 4360 755200 110.795 74.0794 8627.51 2163.83 10976.5 10976.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 3.2e-05 2048 0.26 4360 754432 110.377 74.068 8824.64 2163.75 11173.1 11173.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 3.2e-05 2048 0.26 4360 754560 110.779 74.015 8877.3 2164.97 11227.3 11227.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1210 3.2e-05 2048 0.26 4360 754688 110.254 73.9081 8593.4 2163.94 10941.8 10942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 3.2e-05 2048 0.26 4360 754176 110.522 73.8494 8638.05 2164.15 10986.9 10987.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 3.2e-05 2048 0.26 4360 755200 110.559 74.097 9283.82 2165.32 11634.1 11634.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 3.2e-05 2048 0.26 4360 753664 110.344 74.058 10820.7 2165.78 13171.1 13171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1210 3.2e-05 2048 0.26 4365 755712 110.353 73.9861 7505.05 2165.69 9855.36 9855.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 3.2e-05 2048 0.26 4365 755520 110.843 74.0621 7586.07 2164.29 9935.55 9935.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 3.2e-05 2048 0.26 4365 755712 110.439 74.165 7526.66 2164.88 9876.44 9876.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 3.2e-05 2048 0.26 4365 755328 110.751 74.0123 7695.91 2163.47 10044.4 10044.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 3.2e-05 2048 0.26 4365 755200 110.44 73.9803 7639.49 2162.9 9987.11 9987.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 3.2e-05 2048 0.26 4365 755712 110.837 74.0662 8930.53 2166.64 11282.4 11282.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 3.2e-05 2048 0.26 4365 755200 110.402 74.0273 8713.23 2165.08 11063 11063.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 3.2e-05 2048 0.26 4365 755712 110.169 73.9491 9280.58 2165.22 11630.2 11630.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 3.2e-05 2048 0.26 4365 755200 110.652 74.0711 9223.88 2163.33 11572.2 11572.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1210 3.2e-05 2048 0.26 4365 754432 110.275 73.9692 9282.37 2164.92 11631.8 11632.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 3.2e-05 2048 0.26 4365 754560 110.587 74.0602 9123.07 2164.16 11472.2 11472.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 3.2e-05 2048 0.26 4365 754688 110.156 73.9761 8754.23 2162.13 11100.8 11101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 3.2e-05 2048 0.26 4365 754176 110.139 73.9396 10180.3 2164.16 12528.9 12529.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 3.2e-05 2048 0.26 4365 755200 110.523 74.1105 10229.7 2167.11 12581.7 12581.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 3.2e-05 2048 0.26 4365 753664 110.361 74.2132 9336.13 2168.95 11689.9 11690.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1210 3.2e-05 2048 0.26 4360 755456 110.454 73.8611 7097.48 2163.41 9445.5 9445.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 3.2e-05 2048 0.26 4360 755520 110.95 74.081 7976.02 2165.05 10326.4 10326.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 3.2e-05 2048 0.26 4360 755328 110.781 74.0823 7437.64 2163.68 9786.47 9786.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 3.2e-05 2048 0.26 4360 755328 110.951 74.2748 7530.28 2164.61 9880.4 9880.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 3.2e-05 2048 0.26 4360 755200 110.569 73.8557 7361.75 2165.11 9711.56 9711.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 3.2e-05 2048 0.26 4360 755136 110.803 74.1204 9368.11 2168.17 11721.5 11721.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 3.2e-05 2048 0.26 4360 754560 110.531 74.0685 6512.72 2166.99 8864.58 8864.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 3.2e-05 2048 0.26 4360 755200 110.225 73.9935 9032.93 2163.54 11381 11381.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 3.2e-05 2048 0.26 4360 755200 110.104 74.2301 6309.51 2163.7 8657.83 8658.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 3.2e-05 2048 0.26 4360 754944 110.573 74.1945 8457.43 2165.02 10807.5 10807.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 3.2e-05 2048 0.26 4360 754176 110.428 73.9412 6037.29 2165.94 8387.9 8388.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 3.2e-05 2048 0.26 4360 755200 110.572 74.0849 8842.26 2164.46 11191.7 11191.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 3.2e-05 2048 0.26 4360 755200 110.505 74.0184 6211.19 2164.02 8560.01 8560.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 3.2e-05 2048 0.26 4360 754432 110.246 74.0059 11225 2163.44 13573 13573.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 3.2e-05 2048 0.26 4360 752640 110.264 74.0292 7339.37 2165.82 9689.75 9689.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 3.2e-05 2048 0.26 4360 754560 110.624 74.1188 10772.5 2163.68 13121.2 13121.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 3.2e-05 2048 0.26 4360 752640 110.414 74.0986 7276.49 2165.88 9627.16 9627.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1210 3.2e-05 2048 0.26 4360 754688 110.095 73.8433 10473.4 2162.14 12819.7 12820.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 3.2e-05 2048 0.26 4360 753664 110.333 74.5071 7028.15 2168.21 9381.48 9381.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 3.2e-05 2048 0.26 4360 754176 110.444 73.9677 9160.88 2165.52 11511.1 11511.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 3.2e-05 2048 0.26 4360 752640 110.602 74.0308 6401.52 2168.46 8754.89 8755.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 3.2e-05 2048 0.26 4360 755200 110.536 74.1289 9450.97 2184.76 11820.7 11820.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 3.2e-05 2048 0.26 4360 755200 110.294 74.2482 6818.35 2166.54 9169.71 9169.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1210 3.2e-05 2048 0.26 4368 755456 110.514 73.903 7026.23 2166.17 9377.09 9377.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 3.2e-05 2048 0.26 4368 755520 111.003 74.1219 7439.21 2163.88 9788.51 9788.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 3.2e-05 2048 0.26 4368 755328 110.724 74.1278 7320.07 2164.06 9669.26 9669.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 3.2e-05 2048 0.26 4368 754944 110.34 73.9881 4712.89 2167.01 7064.51 7064.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 3.2e-05 2048 0.26 4368 755328 110.754 74.15 8479.83 2165.16 10830.2 10830.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 3.2e-05 2048 0.26 4368 754432 110.204 73.8925 5347.5 2165.3 7697.19 7697.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 3.2e-05 2048 0.26 4368 755200 110.416 73.8323 7908.25 2165.24 10258 10258.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 3.2e-05 2048 0.26 4368 754688 110.085 73.871 5130.34 2163.66 7478.24 7478.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 3.2e-05 2048 0.26 4368 755136 110.822 74.0387 8998.06 2164.94 11348.1 11348.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 3.2e-05 2048 0.26 4368 754560 110.55 74.0612 6308.64 2168.5 8662.03 8662.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 3.2e-05 2048 0.26 4368 755200 110.367 73.9633 8543.58 2165.06 10893.3 10893.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 3.2e-05 2048 0.26 4368 755200 109.941 73.9059 6110.32 2165.47 8459.92 8460.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 3.2e-05 2048 0.26 4368 754944 110.215 73.9762 10915.1 2165.52 13265 13265.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 3.2e-05 2048 0.26 4368 754176 110.123 74.1736 6984.02 2165.61 9334.2 9334.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 3.2e-05 2048 0.26 4368 755200 110.657 74.212 10736.1 2163.64 13084.9 13085.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 3.2e-05 2048 0.26 4368 755200 110.58 74.2712 7284.09 2163.86 9633.07 9633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 3.2e-05 2048 0.26 4368 754432 110.195 73.9493 10551.5 2165.5 12901.4 12901.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 3.2e-05 2048 0.26 4368 752640 110.358 73.925 6944.49 2163.45 9292.51 9292.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 3.2e-05 2048 0.26 4368 754560 110.475 74.0579 10217.2 2166.76 12568.8 12569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 3.2e-05 2048 0.26 4368 752640 110.413 74.0489 6561.68 2165.92 8912.35 8912.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 3.2e-05 2048 0.26 4368 754688 110.043 74.1255 9762.35 2162.1 12108.9 12109.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 3.2e-05 2048 0.26 4368 753664 110.318 73.9267 6589.41 2167.99 8941.91 8942.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1210 3.2e-05 2048 0.26 4375 755456 110.202 74.0131 7958.85 2163.13 10306.5 10306.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 3.2e-05 2048 0.26 4375 755520 110.779 73.9773 7160.34 2163.85 9509.22 9509.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1210 3.2e-05 2048 0.26 4375 755200 110.216 73.9307 4619.17 2164.88 6968.46 6968.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 3.2e-05 2048 0.26 4375 755328 110.267 74.1124 7614.26 2164.6 9963.52 9963.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 3.2e-05 2048 0.26 4375 754944 110.172 73.9074 4910.29 2166.96 7261.61 7261.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 3.2e-05 2048 0.26 4375 755328 110.409 73.996 8163.04 2163.21 10510.9 10511.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 3.2e-05 2048 0.26 4375 754432 110.219 73.921 5146.13 2165.3 7495.86 7496.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 3.2e-05 2048 0.26 4375 755200 110.061 73.8796 8318.19 2164.61 10667 10667.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1210 3.2e-05 2048 0.26 4375 754688 110.118 73.8611 5352.27 2162.18 7698.7 7698.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 3.2e-05 2048 0.26 4375 755136 110.6 74.0058 9003.97 2165.07 11353.9 11354.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 3.2e-05 2048 0.26 4375 754560 110.456 74.1122 6463.02 2168.16 8816.03 8816.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 3.2e-05 2048 0.26 4375 755200 110.08 74.1257 8738.32 2165.28 11088.1 11088.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 3.2e-05 2048 0.26 4375 755200 109.884 74.1491 6137.65 2165.49 8487.46 8487.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 3.2e-05 2048 0.26 4375 754944 110.032 74.0338 10608 2165.25 12957.6 12957.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 3.2e-05 2048 0.26 4375 754176 110.159 73.9172 7114.89 2165.91 9465.17 9465.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 3.2e-05 2048 0.26 4375 755200 110.642 74.169 10641 2163.38 12989.5 12989.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 3.2e-05 2048 0.26 4375 755200 110.571 74.0444 7102.71 2164.1 9451.71 9451.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 3.2e-05 2048 0.26 4375 754432 110.202 74.1213 10312 2165.4 12662 12662.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 3.2e-05 2048 0.26 4375 752640 110.368 74.2092 6738.24 2164 9087.09 9087.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 3.2e-05 2048 0.26 4375 754560 110.467 74.1456 9975.1 2165.31 12325.3 12325.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 3.2e-05 2048 0.26 4375 752640 110.4 74.1165 6623.47 2165.66 8973.92 8974.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1210 3.2e-05 2048 0.26 4375 754688 110.044 73.8929 9534.94 2162.16 11881.3 11881.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 3.2e-05 2048 0.26 4375 753664 110.318 74.0418 6760.14 2165.55 9110.33 9110.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1210 3.2e-05 2048 0.26 4384 755456 110.293 73.912 6995.09 2163.69 9343.27 9343.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1210 3.2e-05 2048 0.26 4384 755200 110.283 74.0536 4496.29 2163.48 6844.4 6844.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 3.2e-05 2048 0.26 4384 755520 110.784 74.1223 7153.53 2163.77 9502.49 9502.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1210 3.2e-05 2048 0.26 4384 755200 110.159 74.0236 4600.56 2165.46 6950.49 6950.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 3.2e-05 2048 0.26 4384 755328 110.381 74.1081 7741.96 2166.16 10092.9 10093.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 3.2e-05 2048 0.26 4384 754944 110.149 74.0828 4955.21 2167.29 7307 7307.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 3.2e-05 2048 0.26 4384 755328 110.696 74.2232 7614.46 2165.13 9964.8 9965.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 3.2e-05 2048 0.26 4384 754432 110.267 73.982 4867.92 2163.74 7216.18 7216.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 3.2e-05 2048 0.26 4384 755328 110.46 74.0809 3990.38 2165.4 6340.59 6340.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 3.2e-05 2048 0.26 4384 755200 110.225 73.9428 7517.13 2163.17 9864.75 9864.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 3.2e-05 2048 0.26 4384 754688 110.117 73.9229 4898.78 2162.76 7245.86 7246.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 3.2e-05 2048 0.26 4384 754176 110.194 74.1661 4078.41 2165.83 6428.89 6429.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 3.2e-05 2048 0.26 4384 755136 110.605 74.1051 10975.4 2166.53 13326.9 13327.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 3.2e-05 2048 0.26 4384 754560 110.382 74.2618 6988.16 2168.18 9341.27 9341.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 3.2e-05 2048 0.26 4384 753408 110.374 73.9926 5752.1 2160.34 8097.08 8097.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 3.2e-05 2048 0.26 4384 755200 110.071 74.1719 10247.3 2165.31 12597.1 12597.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 3.2e-05 2048 0.26 4384 755200 109.99 74.2621 6882.25 2165.49 9232.28 9232.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 3.2e-05 2048 0.26 4384 752640 110.417 74.0403 5742.75 2165.69 8093.18 8093.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 3.2e-05 2048 0.26 4384 754944 110.153 73.9939 9721.87 2167.47 12073.8 12074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 3.2e-05 2048 0.26 4384 754176 110.183 74.016 6303.77 2163.32 8651.56 8651.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 3.2e-05 2048 0.26 4384 751104 110.28 73.9479 5451.34 2164.65 7800.5 7800.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 3.2e-05 2048 0.26 4384 755200 110.575 74.0486 9547.24 2163.69 11895.8 11896.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 3.2e-05 2048 0.26 4384 755200 110.406 74.068 6692.76 2163.7 9041.22 9041.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 3.2e-05 2048 0.26 4384 753600 110.872 74.2369 5527.7 2164.48 7877.57 7877.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 3.2e-05 2048 0.26 4384 754432 110.271 74.021 9334.03 2163.38 11682 11682.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 3.2e-05 2048 0.26 4384 752640 110.304 74.0089 6497.15 2165.79 8847.53 8847.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 3.2e-05 2048 0.26 4384 752640 110.398 74.3223 5322.4 2167.3 7674.7 7674.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 3.2e-05 2048 0.26 4384 754560 110.618 74.0577 9144.72 2163.66 11493.4 11493.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 3.2e-05 2048 0.26 4384 752640 110.392 74.1165 6509.5 2166.75 8861.03 8861.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 3.2e-05 2048 0.26 4384 754560 110.699 74.1637 5415.68 2164.78 7765.6 7765.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 3.2e-05 2048 0.26 4384 754688 110.089 73.8343 9184.68 2163.72 11532.6 11532.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 3.2e-05 2048 0.26 4384 753664 110.214 74.2564 6202.99 2166.29 8554.03 8554.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 3.2e-05 2048 0.26 4384 752640 110.586 74.252 5641.88 2171.07 7998.08 7998.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1210 3.2e-05 2048 0.26 4360 755200 110.315 74.0182 7087.66 2166.16 9438.44 9438.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1210 3.2e-05 2048 0.26 4360 754688 110.648 73.9465 4555.89 2164.01 6904.77 6905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 3.2e-05 2048 0.26 4360 755200 110.857 74.1624 8029.69 2166.58 10381.6 10381.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 3.2e-05 2048 0.26 4360 754560 110.431 74.0714 5114.23 2165.33 7464.33 7464.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1210 3.2e-05 2048 0.26 4360 754560 110.648 73.9513 4185.42 2163.63 6533.92 6534.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 3.2e-05 2048 0.26 4360 755328 110.556 73.9364 7427.62 2166.16 9778.55 9778.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 3.2e-05 2048 0.26 4360 754944 110.538 74.2226 4853.66 2165.48 7204.17 7204.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 3.2e-05 2048 0.26 4360 754560 110.516 74.0873 3988.71 2179.22 6352.81 6353.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 3.2e-05 2048 0.26 4360 754880 110.802 74.1952 10632.6 2163.79 12981.7 12981.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 3.2e-05 2048 0.26 4360 754432 110.236 74.0132 6684.29 2163.12 9031.94 9032.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 3.2e-05 2048 0.26 4360 753984 110.942 74.3243 5436.92 2167.34 7789.82 7790.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 3.2e-05 2048 0.26 4360 754688 110.598 73.9596 9805.55 2164.84 12155.2 12155.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1210 3.2e-05 2048 0.26 4360 753664 110.487 73.9021 6082.75 2164.88 8432.31 8432.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 3.2e-05 2048 0.26 4360 754176 110.369 73.9268 4973.04 2165.69 7323.31 7323.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 3.2e-05 2048 0.26 4360 755136 110.8 74.3148 10156.6 2164.72 12506.7 12507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 3.2e-05 2048 0.26 4360 754560 110.537 74.0919 6570.93 2168.43 8924.27 8924.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 3.2e-05 2048 0.26 4360 753408 110.584 73.8002 5789.85 2161.21 8135.73 8135.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 3.2e-05 2048 0.26 4360 751104 110.548 73.9535 5131.41 2164.7 7480.9 7481.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 3.2e-05 2048 0.26 4360 754560 110.466 74.2864 9478.5 2166.54 11830.1 11830.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 3.2e-05 2048 0.26 4360 753920 110.531 74.1846 6453.1 2167.81 8805.9 8806.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 3.2e-05 2048 0.26 4360 752640 110.425 74.1396 5403.45 2166.2 7754.51 7754.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 3.2e-05 2048 0.26 4360 752640 110.816 74.3743 5280.52 2171.17 7637.17 7637.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 3.2e-05 2048 0.26 4360 754944 110.479 74.1551 8958.18 2166.29 11309.4 11309.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 3.2e-05 2048 0.26 4360 754176 110.383 73.8177 6352.32 2164.28 8701.08 8701.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 3.2e-05 2048 0.26 4360 751104 110.538 73.9871 5229.65 2164.11 7578.56 7578.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 3.2e-05 2048 0.26 4360 752640 110.635 74.1367 4913.75 2169.88 7268.69 7268.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 3.2e-05 2048 0.26 4360 754400 110.83 74.2101 9300.7 2167.43 11653.5 11653.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 3.2e-05 2048 0.26 4360 753600 111.113 74.1887 6313.14 2168.47 8667.19 8667.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 3.2e-05 2048 0.26 4360 753600 110.88 74.0442 5511.02 2166.01 7862.23 7862.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 3.2e-05 2048 0.26 4360 752000 111.112 74.2081 5016.43 2173.63 7375.67 7375.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1210 3.2e-05 2048 0.26 4368 755456 110.293 73.894 7623.47 2167.05 9974.99 9975.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1210 3.2e-05 2048 0.26 4368 755200 110.288 73.9828 4910.84 2162.63 7258.03 7258.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1210 3.2e-05 2048 0.26 4368 754944 110.231 74.0046 4065.33 2167.56 6417.4 6417.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 3.2e-05 2048 0.26 4368 755520 110.804 74.0235 7412.32 2164.18 9761.6 9761.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 3.2e-05 2048 0.26 4368 755200 110.466 73.9077 4850.11 2163.45 7198.21 7198.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1210 3.2e-05 2048 0.26 4368 754560 110.469 74.1675 3967.87 2165.83 6318.61 6318.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 3.2e-05 2048 0.26 4368 755328 110.42 74.1587 10357.6 2164.45 12706.9 12707.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 3.2e-05 2048 0.26 4368 754944 110.217 74.0775 6502.09 2165.36 8852.03 8852.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 3.2e-05 2048 0.26 4368 754560 110.555 74.0272 5249.06 2166.76 7600.68 7600.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 3.2e-05 2048 0.26 4368 754176 110.102 74.0617 4418.32 2164.06 6766.83 6767.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 3.2e-05 2048 0.26 4368 755328 110.703 74.1344 9549.34 2163.12 11897.6 11897.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 3.2e-05 2048 0.26 4368 754432 110.197 74.111 6039.59 2163.42 8387.61 8387.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 3.2e-05 2048 0.26 4368 755328 110.702 74.1448 4977.84 2165.32 7328.28 7328.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 3.2e-05 2048 0.26 4368 752640 110.351 74.0718 4462.74 2163.88 6811.34 6811.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 3.2e-05 2048 0.26 4368 755200 110.305 73.9226 9117.45 2164.54 11466.5 11466.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 3.2e-05 2048 0.26 4368 754688 110.085 73.8422 5835.8 2164.17 8184.18 8184.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 3.2e-05 2048 0.26 4368 754176 110.14 74.0678 4801.48 2165.82 7151.78 7151.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 3.2e-05 2048 0.26 4368 753664 110.366 74.0231 4220.1 2167.77 6572.55 6572.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 3.2e-05 2048 0.26 4368 755136 110.747 74.0652 9099.31 2164.93 11449.3 11449.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 3.2e-05 2048 0.26 4368 754560 110.495 74.1192 6295.52 2168.25 8648.65 8648.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 3.2e-05 2048 0.26 4368 753408 110.552 73.9883 5338.42 2160.95 7684.2 7684.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 3.2e-05 2048 0.26 4368 751104 110.169 74.0243 5337.83 2164.7 7687 7687.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 3.2e-05 2048 0.26 4368 755200 110.371 74.0793 8981.23 2163.36 11329.3 11329.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 3.2e-05 2048 0.26 4368 755200 109.916 73.9219 6433.77 2163.31 8781.2 8781.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 3.2e-05 2048 0.26 4368 752640 110.385 74.2731 5281.26 2165.66 7631.86 7632.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 3.2e-05 2048 0.26 4368 755200 110.136 73.9858 4942.34 2170.5 7297.24 7297.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1210 3.2e-05 2048 0.26 4400 755456 109.889 73.9963 7997.34 2165.18 10346.7 10346.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1210 3.2e-05 2048 0.26 4400 755200 110.001 74.2064 5105.15 2162.65 7452.28 7452.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1210 3.2e-05 2048 0.26 4400 754944 109.99 74.4515 4191.19 2167.52 6543.42 6543.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 3.2e-05 2048 0.26 4400 755520 110.437 74.0251 7484.99 2164.22 9833.96 9834.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 3.2e-05 2048 0.26 4400 755200 110.059 74.0859 4807.48 2165.12 7157.02 7157.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1210 3.2e-05 2048 0.26 4400 754560 110.412 74.0987 4011.09 2163.63 6359.51 6359.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1210 3.2e-05 2048 0.26 4400 755200 109.84 73.9794 3444.47 2163.3 5791.86 5792.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 3.2e-05 2048 0.26 4400 755328 110.06 74.0038 10240.6 2167.95 12592.9 12593.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 3.2e-05 2048 0.26 4400 754944 109.996 74.145 6339.85 2167.45 8691.71 8691.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 3.2e-05 2048 0.26 4400 754560 110.307 74.0341 5182.24 2168.58 7535.44 7535.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 3.2e-05 2048 0.26 4400 754176 110.061 74.0666 4408.06 2163.4 6755.87 6756.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 3.2e-05 2048 0.26 4400 754880 110.458 74.1068 9402.92 2164.45 11752.2 11752.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 3.2e-05 2048 0.26 4400 754432 110.085 74.0639 5966.88 2165.87 8317.17 8317.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 3.2e-05 2048 0.26 4400 753984 110.559 74.1685 4875.97 2169.09 7230.07 7230.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 3.2e-05 2048 0.26 4400 752640 110.105 74.0201 4395.36 2165.88 6745.64 6745.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 3.2e-05 2048 0.26 4400 755200 110.001 74.0805 9178.31 2164.74 11527.4 11527.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1210 3.2e-05 2048 0.26 4400 754688 109.943 74.0664 5923.36 2162.07 8269.72 8269.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 3.2e-05 2048 0.26 4400 754176 110.124 74.067 4940.23 2166.1 7290.8 7291.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 3.2e-05 2048 0.26 4400 753664 110.113 74.0355 4332.46 2167.71 6684.6 6684.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 3.2e-05 2048 0.26 4400 755136 110.475 74.1605 9502.9 2168.54 11856.4 11856.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 3.2e-05 2048 0.26 4400 754560 110.298 74.1513 6766.4 2166.71 9117.83 9118.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 3.2e-05 2048 0.26 4400 753408 110.337 74.0657 5569.06 2160.85 7914.59 7914.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 3.2e-05 2048 0.26 4400 751104 110.327 74.0094 5247.09 2164.43 7596.12 7596.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 3.2e-05 2048 0.26 4400 754560 110.45 74.1929 4834.88 2166.97 7186.76 7186.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 3.2e-05 2048 0.26 4400 755200 110.057 74.0372 9215.87 2165.05 11565.3 11565.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 3.2e-05 2048 0.26 4400 755200 109.875 73.9639 6331.39 2165.73 8681.25 8681.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 3.2e-05 2048 0.26 4400 752640 110.253 74.2991 5351.96 2166.2 7702.99 7703.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 3.2e-05 2048 0.26 4400 755200 110.043 74.07 4958.69 2164.61 7307.71 7307.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 3.2e-05 2048 0.26 4400 755200 110.06 74.2461 4747.78 2166.6 7098.98 7099.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1210 3.2e-05 2048 0.26 4380 754688 110.441 73.9616 7388.64 2165.75 9739.08 9739.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1210 3.2e-05 2048 0.26 4380 754176 110.395 73.963 4834.52 2167.97 7187.13 7187.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1210 3.2e-05 2048 0.26 4380 754176 110.336 74.3103 3924.15 2169.15 6278.22 6278.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1210 3.2e-05 2048 0.26 4380 753664 110.373 74.0106 3392.66 2164.95 5742.26 5742.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 3.2e-05 2048 0.26 4380 754880 110.721 74.0959 10228.1 2167.49 12580.7 12580.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 3.2e-05 2048 0.26 4380 754560 110.4 74.0295 6339.17 2167.02 8690.9 8691.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 3.2e-05 2048 0.26 4380 753600 110.85 74.1438 5171.78 2168.15 7525.2 7525.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1210 3.2e-05 2048 0.26 4380 753920 110.283 74.0479 4390.12 2169.19 6743.92 6744.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 3.2e-05 2048 0.26 4380 754560 110.444 74.0491 9393.36 2168.22 11746.4 11746.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 3.2e-05 2048 0.26 4380 754176 110.352 74.0048 5886.96 2167.79 8239.39 8239.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 3.2e-05 2048 0.26 4380 754560 110.447 74.083 4838.68 2167.05 7190.54 7190.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 3.2e-05 2048 0.26 4380 752640 110.509 74.2449 4345.6 2168 6698.63 6698.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 3.2e-05 2048 0.26 4380 752640 110.42 74.0663 3769.81 2166.33 6120.91 6121.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 3.2e-05 2048 0.26 4380 754432 110.762 74.0661 8943.69 2165.49 11294.3 11294.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 3.2e-05 2048 0.26 4380 753536 110.543 74.0691 5658.16 2167.71 8010.76 8010.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 3.2e-05 2048 0.26 4380 753984 110.896 74.2122 4761.38 2167.9 7114.67 7114.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 3.2e-05 2048 0.26 4380 752640 110.336 74.1533 4180.17 2166.22 6531.15 6531.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 3.2e-05 2048 0.26 4380 752640 110.571 74.038 3687.45 2164.58 6036.91 6037.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 3.2e-05 2048 0.26 4380 754176 110.414 73.9534 8303.17 2165.93 10653.7 10654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 3.2e-05 2048 0.26 4380 753664 110.355 73.9712 5564.61 2166.67 7915.89 7916.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 3.2e-05 2048 0.26 4380 752640 110.48 74.1683 4611.75 2169.58 6966.27 6966.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 3.2e-05 2048 0.26 4380 753664 110.244 73.9579 4176.73 2165.72 6526.93 6527.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 3.2e-05 2048 0.26 4380 752640 110.854 74.2319 3815.27 2173.09 6173.72 6173.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1210 3.2e-05 2048 0.26 4416 755456 109.922 74.1022 7323.07 2166.35 9673.71 9673.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1210 3.2e-05 2048 0.26 4416 755200 109.977 74.2358 4698.86 2163.54 7046.89 7047.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1210 3.2e-05 2048 0.26 4416 754944 109.942 74.0074 3886.38 2167.94 6238.55 6238.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1210 3.2e-05 2048 0.26 4416 754688 109.992 74.1562 3347.94 2162.55 5694.91 5695.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 3.2e-05 2048 0.26 4416 755520 110.286 74.234 9881.19 2163.84 12229.8 12230
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 3.2e-05 2048 0.26 4416 755200 110.011 74.1274 6014.4 2164.82 8363.63 8363.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 3.2e-05 2048 0.26 4416 754560 110.355 74.5721 4965.9 2163.86 7314.98 7315.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1210 3.2e-05 2048 0.26 4416 755200 109.846 74.2281 4269.43 2165.54 6619.31 6619.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1210 3.2e-05 2048 0.26 4416 755200 110.326 74.22 3902.47 2164.03 6251.34 6251.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 3.2e-05 2048 0.26 4416 755328 109.989 74.1599 9130.85 2165.72 11481 11481.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 3.2e-05 2048 0.26 4416 754944 109.901 74.0243 5715.95 2167.51 8067.66 8067.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 3.2e-05 2048 0.26 4416 754560 110.229 74.1356 4676.32 2166.77 7027.74 7027.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 3.2e-05 2048 0.26 4416 754176 110.032 74.1908 4138.69 2163.68 6486.87 6487.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 3.2e-05 2048 0.26 4416 752640 110.223 74.2252 3642.97 2166.04 5993.74 5993.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 3.2e-05 2048 0.26 4416 755328 110.293 74.2027 8544.18 2163.43 10892.4 10892.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 3.2e-05 2048 0.26 4416 754432 110.122 74.2234 5425.26 2165.53 7775.42 7775.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 3.2e-05 2048 0.26 4416 755328 110.473 74.1867 4595.16 2163.84 6943.94 6944.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 3.2e-05 2048 0.26 4416 752640 110.115 74.3231 4020.54 2166.1 6371.36 6371.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 3.2e-05 2048 0.26 4416 752640 110.503 74.2015 3570.07 2164.6 5919.66 5919.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 3.2e-05 2048 0.26 4416 755200 110.006 74.3954 8295.09 2165.24 10645 10645.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 3.2e-05 2048 0.26 4416 754688 109.999 74.0572 5460.65 2163.11 7808.1 7808.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 3.2e-05 2048 0.26 4416 754176 110.028 74.2064 4504.67 2163.99 6853.18 6853.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 3.2e-05 2048 0.26 4416 753664 110.133 74.1583 4081.34 2165.08 6430.99 6431.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 3.2e-05 2048 0.26 4416 755200 110.177 74.3053 3742.9 2165.63 6093.3 6093.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 3.2e-05 2048 0.26 4416 752640 110.611 74.331 3485.77 2170.72 5841.71 5841.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1210 3.2e-05 2048 0.26 4480 754432 110.764 74.2169 7356.19 2169.13 9710.6 9710.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1210 3.2e-05 2048 0.26 4480 754176 110.504 74.2332 8275.46 2168.89 10629.4 10629.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1210 3.2e-05 2048 0.26 4480 753664 110.765 74.3711 5343.7 2169.12 7698.24 7698.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1210 3.2e-05 2048 0.26 4480 754176 110.612 74.2436 4360.25 2169.67 6715.05 6715.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1210 3.2e-05 2048 0.26 4480 752640 110.89 74.2481 3886.87 2167.5 6239.81 6240.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1210 3.2e-05 2048 0.26 4480 753920 110.57 74.352 3566.61 2169.23 5921.04 5921.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1210 3.2e-05 2048 0.26 4480 752640 110.779 74.0597 3291.25 2169.82 5646.2 5646.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1210 3.2e-05 2048 0.26 4480 752640 110.275 73.8704 3088.27 2164.27 5436.95 5437.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1210 3.2e-05 2048 0.26 4480 751616 111.135 74.1237 2936.46 2192.36 5314.35 5314.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1210 3.2e-05 2048 0.26 4380 752640 110.334 73.9417 2817.08 2164.11 5165.75 5165.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1210 3.2e-05 2048 0.26 4416 752640 110.117 74.3682 2767.69 2163.73 5116.18 5116.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1210 3.2e-05 2048 0.26 4400 752640 110.561 74.0782 2832.25 2166.63 5183.79 5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1210 3.2e-05 2048 0.26 4368 752640 110.781 74.155 2809.47 2164.08 5158.76 5159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1210 3.2e-05 2048 0.26 4384 754688 110.163 73.9494 3239.36 2163.85 5587.59 5587.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1210 3.2e-05 2048 0.26 4384 752640 110.15 74.1015 4892.51 2166.29 7243.33 7243.55
