<profile>

<section name = "Vitis HLS Report for 'full_pipeline'" level="0">
<item name = "Date">Thu May 15 15:32:08 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">HLS_Eindoefening</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193">full_pipeline_Pipeline_VITIS_LOOP_6_2, 25, ?, 0.250 us, ?, 18, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212">full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, 3, 4611686009837453312, 30.000 ns, 4.6e+10 sec, 2, 4611686009837453312, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223">full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2, 3, 4611686009837453312, 30.000 ns, 4.6e+10 sec, 2, 4611686009837453312, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234">full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2, 3, 4611686009837453312, 30.000 ns, 4.6e+10 sec, 2, 4611686009837453312, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_5_1">?, ?, 2 ~ ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 651, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 7, 5323, 7455, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 528, -</column>
<column name="Register">-, -, 1245, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 3, 6, 16, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 532, 936, 0</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212">full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, 0, 0, 894, 1522, 0</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223">full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2, 0, 0, 894, 1522, 0</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234">full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2, 0, 0, 1022, 1606, 0</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193">full_pipeline_Pipeline_VITIS_LOOP_6_2, 0, 3, 992, 1096, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 824, 723, 0</column>
<column name="mul_32ns_32ns_64_2_1_U35">mul_32ns_32ns_64_2_1, 0, 4, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln5_1_fu_327_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln5_2_fu_312_p2">+, 0, 0, 52, 45, 14</column>
<column name="add_ln5_fu_337_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub2_i_fu_256_p2">+, 0, 0, 39, 32, 3</column>
<column name="sub_i_fu_250_p2">+, 0, 0, 39, 32, 3</column>
<column name="p_neg3_fu_359_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_neg_fu_412_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_neg_t5_fu_378_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_neg_t_fu_431_p2">-, 0, 0, 39, 1, 32</column>
<column name="ap_block_state26">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state33_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="cmp38_i_fu_266_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp45_fu_464_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln20_fu_458_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln5_fu_322_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="div2_i_fu_450_p3">select, 0, 0, 32, 1, 32</column>
<column name="div_i_fu_397_p3">select, 0, 0, 32, 1, 32</column>
<column name="empty_52_fu_496_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">151, 34, 1, 34</column>
<column name="gmem_ARADDR">31, 6, 64, 384</column>
<column name="gmem_ARLEN">31, 6, 32, 192</column>
<column name="gmem_ARVALID">31, 6, 1, 6</column>
<column name="gmem_AWADDR">31, 6, 64, 384</column>
<column name="gmem_AWLEN">31, 6, 32, 192</column>
<column name="gmem_AWVALID">31, 6, 1, 6</column>
<column name="gmem_BREADY">31, 6, 1, 6</column>
<column name="gmem_RREADY">31, 6, 1, 6</column>
<column name="gmem_WDATA">25, 5, 32, 160</column>
<column name="gmem_WSTRB">25, 5, 4, 20</column>
<column name="gmem_WVALID">25, 5, 1, 5</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_122">9, 2, 31, 62</column>
<column name="phi_mul_fu_118">9, 2, 45, 90</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln5_1_reg_595">31, 0, 31, 0</column>
<column name="add_ln5_2_reg_587">45, 0, 45, 0</column>
<column name="ap_CS_fsm">33, 0, 33, 0</column>
<column name="avg_out_read_reg_517">64, 0, 64, 0</column>
<column name="bound_reg_696">64, 0, 64, 0</column>
<column name="cmp38_i_reg_569">1, 0, 1, 0</column>
<column name="conv_out_read_reg_532">64, 0, 64, 0</column>
<column name="div2_i_reg_611">32, 0, 32, 0</column>
<column name="div_i_reg_606">32, 0, 32, 0</column>
<column name="empty_52_reg_689">32, 0, 32, 0</column>
<column name="empty_reg_564">31, 0, 31, 0</column>
<column name="gmem_addr_read_1_reg_639">32, 0, 32, 0</column>
<column name="gmem_addr_read_2_reg_644">32, 0, 32, 0</column>
<column name="gmem_addr_read_3_reg_649">32, 0, 32, 0</column>
<column name="gmem_addr_read_4_reg_654">32, 0, 32, 0</column>
<column name="gmem_addr_read_5_reg_659">32, 0, 32, 0</column>
<column name="gmem_addr_read_6_reg_664">32, 0, 32, 0</column>
<column name="gmem_addr_read_7_reg_669">32, 0, 32, 0</column>
<column name="gmem_addr_read_8_reg_674">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_634">32, 0, 32, 0</column>
<column name="gmem_addr_reg_578">64, 0, 64, 0</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193_ap_start_reg">1, 0, 1, 0</column>
<column name="height_read_reg_544">32, 0, 32, 0</column>
<column name="i_fu_122">31, 0, 31, 0</column>
<column name="icmp45_reg_624">1, 0, 1, 0</column>
<column name="icmp_ln20_reg_620">1, 0, 1, 0</column>
<column name="input_r_read_reg_551">64, 0, 64, 0</column>
<column name="max_out_read_reg_527">64, 0, 64, 0</column>
<column name="min_out_read_reg_522">64, 0, 64, 0</column>
<column name="phi_mul_fu_118">45, 0, 45, 0</column>
<column name="sub_i_reg_559">32, 0, 32, 0</column>
<column name="trunc_ln6_reg_600">62, 0, 62, 0</column>
<column name="wide_trip_count_i_reg_573">32, 0, 64, 32</column>
<column name="width_read_reg_537">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, full_pipeline, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, full_pipeline, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, full_pipeline, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
