Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Mar 19 12:45:30 2025
| Host         : LAPTOP-I1QQ8O5Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_display_controller_timing_summary_routed.rpt -pb test_display_controller_timing_summary_routed.pb -rpx test_display_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : test_display_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.643        0.000                      0                   95        0.133        0.000                      0                   95        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.643        0.000                      0                   95        0.133        0.000                      0                   95        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 U_DISPLAY/prescaler_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 1.750ns (52.871%)  route 1.560ns (47.129%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.723     5.326    U_DISPLAY/prescaler_inst/CLK
    SLICE_X3Y89          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  U_DISPLAY/prescaler_inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.744     6.526    U_DISPLAY/prescaler_inst/cnt[5]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.163 r  U_DISPLAY/prescaler_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    U_DISPLAY/prescaler_inst/plusOp_carry__0_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  U_DISPLAY/prescaler_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.280    U_DISPLAY/prescaler_inst/plusOp_carry__1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  U_DISPLAY/prescaler_inst/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.816     8.335    U_DISPLAY/prescaler_inst/data0[15]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.301     8.636 r  U_DISPLAY/prescaler_inst/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.636    U_DISPLAY/prescaler_inst/cnt_0[15]
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[15]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.031    15.278    U_DISPLAY/prescaler_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 U_DISPLAY/mux_sel_var_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.158ns (35.605%)  route 2.094ns (64.395%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/mux_sel_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  U_DISPLAY/mux_sel_var_reg[0]/Q
                         net (fo=20, routed)          0.902     6.746    U_DISPLAY/mux_sel_var_reg[0]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  U_DISPLAY/SEG_AG[6]_i_7/O
                         net (fo=1, routed)           0.000     6.870    U_DISPLAY/SEG_AG[6]_i_7_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     7.087 r  U_DISPLAY/SEG_AG_reg[6]_i_2/O
                         net (fo=7, routed)           1.193     8.280    U_DISPLAY/sel0[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.299     8.579 r  U_DISPLAY/SEG_AG[0]_i_1/O
                         net (fo=1, routed)           0.000     8.579    U_DISPLAY/seg_int[0]
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDPE (Setup_fdpe_C_D)        0.029    15.295    U_DISPLAY/SEG_AG_reg[0]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 U_DISPLAY/mux_sel_var_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 1.158ns (35.684%)  route 2.087ns (64.316%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/mux_sel_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  U_DISPLAY/mux_sel_var_reg[0]/Q
                         net (fo=20, routed)          0.902     6.746    U_DISPLAY/mux_sel_var_reg[0]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  U_DISPLAY/SEG_AG[6]_i_7/O
                         net (fo=1, routed)           0.000     6.870    U_DISPLAY/SEG_AG[6]_i_7_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     7.087 r  U_DISPLAY/SEG_AG_reg[6]_i_2/O
                         net (fo=7, routed)           1.185     8.273    U_DISPLAY/sel0[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.299     8.572 r  U_DISPLAY/SEG_AG[1]_i_1/O
                         net (fo=1, routed)           0.000     8.572    U_DISPLAY/seg_int[1]
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDPE (Setup_fdpe_C_D)        0.031    15.297    U_DISPLAY/SEG_AG_reg[1]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 U_DISPLAY/mux_sel_var_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.186ns (36.154%)  route 2.094ns (63.846%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/mux_sel_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  U_DISPLAY/mux_sel_var_reg[0]/Q
                         net (fo=20, routed)          0.902     6.746    U_DISPLAY/mux_sel_var_reg[0]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  U_DISPLAY/SEG_AG[6]_i_7/O
                         net (fo=1, routed)           0.000     6.870    U_DISPLAY/SEG_AG[6]_i_7_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     7.087 r  U_DISPLAY/SEG_AG_reg[6]_i_2/O
                         net (fo=7, routed)           1.193     8.280    U_DISPLAY/sel0[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.327     8.607 r  U_DISPLAY/SEG_AG[5]_i_1/O
                         net (fo=1, routed)           0.000     8.607    U_DISPLAY/seg_int[5]
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDPE (Setup_fdpe_C_D)        0.075    15.341    U_DISPLAY/SEG_AG_reg[5]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 U_DISPLAY/mux_sel_var_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 1.186ns (36.234%)  route 2.087ns (63.766%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X2Y92          FDCE                                         r  U_DISPLAY/mux_sel_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  U_DISPLAY/mux_sel_var_reg[0]/Q
                         net (fo=20, routed)          0.902     6.746    U_DISPLAY/mux_sel_var_reg[0]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.870 r  U_DISPLAY/SEG_AG[6]_i_7/O
                         net (fo=1, routed)           0.000     6.870    U_DISPLAY/SEG_AG[6]_i_7_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     7.087 r  U_DISPLAY/SEG_AG_reg[6]_i_2/O
                         net (fo=7, routed)           1.185     8.273    U_DISPLAY/sel0[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.327     8.600 r  U_DISPLAY/SEG_AG[3]_i_1/O
                         net (fo=1, routed)           0.000     8.600    U_DISPLAY/seg_int[3]
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDPE (Setup_fdpe_C_D)        0.075    15.341    U_DISPLAY/SEG_AG_reg[3]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 U_DISPLAY/prescaler_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 1.839ns (56.960%)  route 1.390ns (43.040%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.723     5.326    U_DISPLAY/prescaler_inst/CLK
    SLICE_X3Y89          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  U_DISPLAY/prescaler_inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.744     6.526    U_DISPLAY/prescaler_inst/cnt[5]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.163 r  U_DISPLAY/prescaler_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    U_DISPLAY/prescaler_inst/plusOp_carry__0_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  U_DISPLAY/prescaler_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.280    U_DISPLAY/prescaler_inst/plusOp_carry__1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.603 r  U_DISPLAY/prescaler_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.645     8.248    U_DISPLAY/prescaler_inst/data0[14]
    SLICE_X3Y90          LUT5 (Prop_lut5_I4_O)        0.306     8.554 r  U_DISPLAY/prescaler_inst/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.554    U_DISPLAY/prescaler_inst/cnt_0[14]
    SLICE_X3Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.603    15.026    U_DISPLAY/prescaler_inst/CLK
    SLICE_X3Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[14]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.031    15.296    U_DISPLAY/prescaler_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 U_DISPLAY/prescaler_inst/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.715ns (53.468%)  route 1.493ns (46.532%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.723     5.326    U_DISPLAY/prescaler_inst/CLK
    SLICE_X3Y89          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  U_DISPLAY/prescaler_inst/cnt_reg[5]/Q
                         net (fo=2, routed)           0.744     6.526    U_DISPLAY/prescaler_inst/cnt[5]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.163 r  U_DISPLAY/prescaler_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.163    U_DISPLAY/prescaler_inst/plusOp_carry__0_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.478 r  U_DISPLAY/prescaler_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.748     8.226    U_DISPLAY/prescaler_inst/data0[12]
    SLICE_X4Y90          LUT5 (Prop_lut5_I4_O)        0.307     8.533 r  U_DISPLAY/prescaler_inst/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.533    U_DISPLAY/prescaler_inst/cnt_0[12]
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601    15.024    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[12]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.029    15.276    U_DISPLAY/prescaler_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 U_DISPLAY/prescaler_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 1.742ns (55.322%)  route 1.407ns (44.678%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY/prescaler_inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.463     6.242    U_DISPLAY/prescaler_inst/cnt[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.899 r  U_DISPLAY/prescaler_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.899    U_DISPLAY/prescaler_inst/plusOp_carry_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.222 r  U_DISPLAY/prescaler_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.944     8.167    U_DISPLAY/prescaler_inst/data0[6]
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.306     8.473 r  U_DISPLAY/prescaler_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.473    U_DISPLAY/prescaler_inst/cnt_0[6]
    SLICE_X3Y88          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.602    15.025    U_DISPLAY/prescaler_inst/CLK
    SLICE_X3Y88          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[6]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.031    15.279    U_DISPLAY/prescaler_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 1.227ns (39.898%)  route 1.848ns (60.102%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  U_DISPLAY/dato_rx_reg_reg[9]/Q
                         net (fo=2, routed)           1.032     6.778    U_DISPLAY/p_0_in[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.297     7.075 r  U_DISPLAY/SEG_AG[6]_i_12/O
                         net (fo=1, routed)           0.000     7.075    U_DISPLAY/SEG_AG[6]_i_12_n_0
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I0_O)      0.212     7.287 r  U_DISPLAY/SEG_AG_reg[6]_i_5/O
                         net (fo=7, routed)           0.816     8.103    U_DISPLAY/sel0[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.299     8.402 r  U_DISPLAY/SEG_AG[2]_i_1/O
                         net (fo=1, routed)           0.000     8.402    U_DISPLAY/seg_int[2]
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDPE (Setup_fdpe_C_D)        0.031    15.297    U_DISPLAY/SEG_AG_reg[2]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  6.895    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/SEG_AG_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.257ns (40.479%)  route 1.848ns (59.521%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  U_DISPLAY/dato_rx_reg_reg[9]/Q
                         net (fo=2, routed)           1.032     6.778    U_DISPLAY/p_0_in[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.297     7.075 r  U_DISPLAY/SEG_AG[6]_i_12/O
                         net (fo=1, routed)           0.000     7.075    U_DISPLAY/SEG_AG[6]_i_12_n_0
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I0_O)      0.212     7.287 r  U_DISPLAY/SEG_AG_reg[6]_i_5/O
                         net (fo=7, routed)           0.816     8.103    U_DISPLAY/sel0[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.329     8.432 r  U_DISPLAY/SEG_AG[6]_i_1/O
                         net (fo=1, routed)           0.000     8.432    U_DISPLAY/seg_int[6]
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.604    15.027    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDPE (Setup_fdpe_C_D)        0.075    15.341    U_DISPLAY/SEG_AG_reg[6]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  6.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.604     1.523    U_DISPLAY/CLK
    SLICE_X1Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_DISPLAY/dato_rx_reg_reg[12]/Q
                         net (fo=2, routed)           0.068     1.732    U_DISPLAY/p_0_in[4]
    SLICE_X1Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.877     2.042    U_DISPLAY/CLK
    SLICE_X1Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.076     1.599    U_DISPLAY/dato_rx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.798%)  route 0.121ns (46.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.602     1.521    U_DISPLAY/CLK
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_DISPLAY/dato_rx_reg_reg[22]/Q
                         net (fo=2, routed)           0.121     1.783    U_DISPLAY/p_0_in[14]
    SLICE_X3Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X3Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[14]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.047     1.608    U_DISPLAY/dato_rx_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.604     1.523    U_DISPLAY/CLK
    SLICE_X2Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  U_DISPLAY/dato_rx_reg_reg[16]/Q
                         net (fo=2, routed)           0.111     1.799    U_DISPLAY/p_0_in[8]
    SLICE_X1Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.877     2.042    U_DISPLAY/CLK
    SLICE_X1Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[8]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.078     1.617    U_DISPLAY/dato_rx_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SW_OK_REG_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LOAD_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  SW_OK_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.148     1.670 f  SW_OK_REG_reg/Q
                         net (fo=1, routed)           0.059     1.730    SW_OK_REG
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.098     1.828 r  LOAD_i_1/O
                         net (fo=1, routed)           0.000     1.828    LOAD_i_1_n_0
    SLICE_X2Y92          FDCE                                         r  LOAD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    CLK_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  LOAD_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.120     1.642    LOAD_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.925%)  route 0.153ns (52.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/dato_rx_reg_reg[21]/Q
                         net (fo=2, routed)           0.153     1.817    U_DISPLAY/p_0_in[13]
    SLICE_X2Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X2Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[13]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.085     1.620    U_DISPLAY/dato_rx_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.602     1.521    U_DISPLAY/CLK
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_DISPLAY/dato_rx_reg_reg[27]/Q
                         net (fo=2, routed)           0.124     1.786    U_DISPLAY/p_0_in[19]
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.873     2.038    U_DISPLAY/CLK
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[19]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.066     1.587    U_DISPLAY/dato_rx_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X3Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/dato_rx_reg_reg[18]/Q
                         net (fo=2, routed)           0.128     1.791    U_DISPLAY/p_0_in[10]
    SLICE_X3Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X3Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.066     1.588    U_DISPLAY/dato_rx_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.604     1.523    U_DISPLAY/CLK
    SLICE_X1Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_DISPLAY/dato_rx_reg_reg[20]/Q
                         net (fo=2, routed)           0.114     1.779    U_DISPLAY/p_0_in[12]
    SLICE_X1Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.877     2.042    U_DISPLAY/CLK
    SLICE_X1Y93          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.047     1.570    U_DISPLAY/dato_rx_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.772%)  route 0.115ns (41.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X2Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U_DISPLAY/dato_rx_reg_reg[26]/Q
                         net (fo=2, routed)           0.115     1.801    U_DISPLAY/p_0_in[18]
    SLICE_X3Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X3Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[18]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.047     1.585    U_DISPLAY/dato_rx_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_DISPLAY/dato_rx_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/dato_rx_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.063%)  route 0.194ns (57.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/dato_rx_reg_reg[25]/Q
                         net (fo=2, routed)           0.194     1.858    U_DISPLAY/p_0_in[17]
    SLICE_X2Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X2Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[17]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.086     1.624    U_DISPLAY/dato_rx_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     LOAD_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     SW_OK_REG_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U_DISPLAY/AND_70_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_DISPLAY/AND_70_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_DISPLAY/AND_70_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_DISPLAY/AND_70_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_DISPLAY/AND_70_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     U_DISPLAY/AND_70_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     U_DISPLAY/AND_70_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     LOAD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     LOAD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     SW_OK_REG_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     SW_OK_REG_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_DISPLAY/AND_70_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_DISPLAY/AND_70_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_DISPLAY/AND_70_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_DISPLAY/AND_70_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_DISPLAY/AND_70_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_DISPLAY/AND_70_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     LOAD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     LOAD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     SW_OK_REG_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     SW_OK_REG_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_DISPLAY/AND_70_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_DISPLAY/AND_70_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_DISPLAY/AND_70_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_DISPLAY/AND_70_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_DISPLAY/AND_70_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_DISPLAY/AND_70_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 4.173ns (52.961%)  route 3.706ns (47.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X2Y92          FDPE                                         r  U_DISPLAY/AND_70_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDPE (Prop_fdpe_C_Q)         0.478     5.805 r  U_DISPLAY/AND_70_reg[6]/Q
                         net (fo=1, routed)           3.706     9.511    AND_70_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.695    13.205 r  AND_70_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.205    AND_70[6]
    K2                                                                r  AND_70[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.033ns (56.315%)  route 3.128ns (43.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  U_DISPLAY/SEG_AG_reg[0]/Q
                         net (fo=1, routed)           3.128     8.911    SEG_AG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.488 r  SEG_AG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.488    SEG_AG[0]
    T10                                                               r  SEG_AG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 4.168ns (58.332%)  route 2.978ns (41.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X0Y92          FDPE                                         r  U_DISPLAY/AND_70_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.419     5.746 r  U_DISPLAY/AND_70_reg[2]/Q
                         net (fo=1, routed)           2.978     8.723    AND_70_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749    12.473 r  AND_70_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.473    AND_70[2]
    T9                                                                r  AND_70[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 4.009ns (56.224%)  route 3.122ns (43.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X0Y92          FDPE                                         r  U_DISPLAY/AND_70_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  U_DISPLAY/AND_70_reg[7]/Q
                         net (fo=1, routed)           3.122     8.904    AND_70_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    12.458 r  AND_70_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.458    AND_70[7]
    U13                                                               r  AND_70[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.011ns (57.427%)  route 2.974ns (42.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  U_DISPLAY/SEG_AG_reg[1]/Q
                         net (fo=1, routed)           2.974     8.757    SEG_AG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.312 r  SEG_AG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.312    SEG_AG[1]
    R10                                                               r  SEG_AG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 4.155ns (60.432%)  route 2.720ns (39.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.419     5.746 r  U_DISPLAY/SEG_AG_reg[5]/Q
                         net (fo=1, routed)           2.720     8.466    SEG_AG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.736    12.202 r  SEG_AG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.202    SEG_AG[5]
    T11                                                               r  SEG_AG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 4.070ns (62.163%)  route 2.477ns (37.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X2Y92          FDPE                                         r  U_DISPLAY/AND_70_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDPE (Prop_fdpe_C_Q)         0.518     5.845 r  U_DISPLAY/AND_70_reg[5]/Q
                         net (fo=1, routed)           2.477     8.322    AND_70_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    11.873 r  AND_70_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.873    AND_70[5]
    T14                                                               r  AND_70[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 4.141ns (63.437%)  route 2.387ns (36.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.419     5.746 r  U_DISPLAY/SEG_AG_reg[3]/Q
                         net (fo=1, routed)           2.387     8.133    SEG_AG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722    11.855 r  SEG_AG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.855    SEG_AG[3]
    K13                                                               r  SEG_AG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/DP_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.402ns  (logic 4.133ns (64.554%)  route 2.269ns (35.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    U_DISPLAY/CLK
    SLICE_X0Y93          FDPE                                         r  U_DISPLAY/DP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDPE (Prop_fdpe_C_Q)         0.419     5.747 r  U_DISPLAY/DP_reg/Q
                         net (fo=1, routed)           2.269     8.016    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.714    11.730 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    11.730    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.288ns  (logic 3.990ns (63.445%)  route 2.299ns (36.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.724     5.327    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  U_DISPLAY/SEG_AG_reg[4]/Q
                         net (fo=1, routed)           2.299     8.081    SEG_AG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.615 r  SEG_AG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.615    SEG_AG[4]
    P15                                                               r  SEG_AG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.419ns (81.468%)  route 0.323ns (18.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.128     1.650 r  U_DISPLAY/SEG_AG_reg[6]/Q
                         net (fo=1, routed)           0.323     1.973    SEG_AG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291     3.264 r  SEG_AG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.264    SEG_AG[6]
    L18                                                               r  SEG_AG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.335ns (75.113%)  route 0.442ns (24.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  U_DISPLAY/SEG_AG_reg[2]/Q
                         net (fo=1, routed)           0.442     2.106    SEG_AG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.300 r  SEG_AG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.300    SEG_AG[2]
    K16                                                               r  SEG_AG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.377ns (73.490%)  route 0.497ns (26.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X0Y92          FDPE                                         r  U_DISPLAY/AND_70_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  U_DISPLAY/AND_70_reg[1]/Q
                         net (fo=1, routed)           0.497     2.160    AND_70_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.397 r  AND_70_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.397    AND_70[1]
    J18                                                               r  AND_70[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.377ns (73.489%)  route 0.497ns (26.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.604     1.523    U_DISPLAY/CLK
    SLICE_X0Y93          FDPE                                         r  U_DISPLAY/AND_70_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  U_DISPLAY/AND_70_reg[0]/Q
                         net (fo=1, routed)           0.497     2.161    AND_70_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.398 r  AND_70_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.398    AND_70[0]
    J17                                                               r  AND_70[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.432ns (74.048%)  route 0.502ns (25.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X0Y92          FDPE                                         r  U_DISPLAY/AND_70_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.128     1.650 r  U_DISPLAY/AND_70_reg[4]/Q
                         net (fo=1, routed)           0.502     2.152    AND_70_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.304     3.456 r  AND_70_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.456    AND_70[4]
    P14                                                               r  AND_70[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.394ns (70.105%)  route 0.594ns (29.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X0Y92          FDPE                                         r  U_DISPLAY/AND_70_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  U_DISPLAY/AND_70_reg[3]/Q
                         net (fo=1, routed)           0.594     2.258    AND_70_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.510 r  AND_70_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.510    AND_70[3]
    J14                                                               r  AND_70[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.375ns (68.974%)  route 0.619ns (31.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  U_DISPLAY/SEG_AG_reg[4]/Q
                         net (fo=1, routed)           0.619     2.282    SEG_AG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.516 r  SEG_AG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.516    SEG_AG[4]
    P15                                                               r  SEG_AG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/DP_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.422ns (70.732%)  route 0.588ns (29.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.604     1.523    U_DISPLAY/CLK
    SLICE_X0Y93          FDPE                                         r  U_DISPLAY/DP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDPE (Prop_fdpe_C_Q)         0.128     1.651 r  U_DISPLAY/DP_reg/Q
                         net (fo=1, routed)           0.588     2.240    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.294     3.533 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.533    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/SEG_AG_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_AG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.432ns (69.892%)  route 0.617ns (30.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.128     1.650 r  U_DISPLAY/SEG_AG_reg[3]/Q
                         net (fo=1, routed)           0.617     2.267    SEG_AG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304     3.571 r  SEG_AG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.571    SEG_AG[3]
    K13                                                               r  SEG_AG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_DISPLAY/AND_70_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AND_70[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.416ns (67.368%)  route 0.686ns (32.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    U_DISPLAY/CLK
    SLICE_X2Y92          FDPE                                         r  U_DISPLAY/AND_70_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDPE (Prop_fdpe_C_Q)         0.164     1.686 r  U_DISPLAY/AND_70_reg[5]/Q
                         net (fo=1, routed)           0.686     2.372    AND_70_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.625 r  AND_70_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.625    AND_70[5]
    T14                                                               r  AND_70[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 1.486ns (42.560%)  route 2.005ns (57.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          2.005     3.491    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X4Y88          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.600     5.023    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 1.486ns (42.560%)  route 2.005ns (57.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          2.005     3.491    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X4Y88          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.600     5.023    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            U_DISPLAY/dato_rx_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.386ns  (logic 1.494ns (44.126%)  route 1.892ns (55.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.892     3.386    U_DISPLAY/D[6]
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.602     5.025    U_DISPLAY/CLK
    SLICE_X4Y92          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.486ns (44.350%)  route 1.864ns (55.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          1.864     3.350    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X4Y89          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.024    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y89          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.486ns (44.363%)  route 1.863ns (55.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          1.863     3.349    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X3Y88          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.602     5.025    U_DISPLAY/prescaler_inst/CLK
    SLICE_X3Y88          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.486ns (44.363%)  route 1.863ns (55.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          1.863     3.349    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X3Y88          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.602     5.025    U_DISPLAY/prescaler_inst/CLK
    SLICE_X3Y88          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.349ns  (logic 1.486ns (44.363%)  route 1.863ns (55.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          1.863     3.349    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X3Y88          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.602     5.025    U_DISPLAY/prescaler_inst/CLK
    SLICE_X3Y88          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.198ns  (logic 1.486ns (46.465%)  route 1.712ns (53.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          1.712     3.198    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X4Y90          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.024    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[12]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.198ns  (logic 1.486ns (46.465%)  route 1.712ns (53.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          1.712     3.198    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X4Y90          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.024    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[15]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/prescaler_inst/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.198ns  (logic 1.486ns (46.465%)  route 1.712ns (53.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=72, routed)          1.712     3.198    U_DISPLAY/prescaler_inst/AS[0]
    SLICE_X4Y90          FDCE                                         f  U_DISPLAY/prescaler_inst/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.601     5.024    U_DISPLAY/prescaler_inst/CLK
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/prescaler_inst/cnt_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            U_DISPLAY/dato_rx_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.247ns (41.123%)  route 0.354ns (58.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.354     0.602    U_DISPLAY/D[1]
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/dato_rx_reg_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.254ns (39.735%)  route 0.385ns (60.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.385     0.638    U_DISPLAY/AS[0]
    SLICE_X1Y91          FDCE                                         f  U_DISPLAY/dato_rx_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/dato_rx_reg_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.254ns (39.735%)  route 0.385ns (60.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.385     0.638    U_DISPLAY/AS[0]
    SLICE_X1Y91          FDCE                                         f  U_DISPLAY/dato_rx_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/dato_rx_reg_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/SEG_AG_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.466%)  route 0.389ns (60.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.389     0.643    U_DISPLAY/AS[0]
    SLICE_X0Y91          FDPE                                         f  U_DISPLAY/SEG_AG_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/SEG_AG_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.466%)  route 0.389ns (60.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.389     0.643    U_DISPLAY/AS[0]
    SLICE_X0Y91          FDPE                                         f  U_DISPLAY/SEG_AG_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/SEG_AG_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.466%)  route 0.389ns (60.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.389     0.643    U_DISPLAY/AS[0]
    SLICE_X0Y91          FDPE                                         f  U_DISPLAY/SEG_AG_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/SEG_AG_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.466%)  route 0.389ns (60.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.389     0.643    U_DISPLAY/AS[0]
    SLICE_X0Y91          FDPE                                         f  U_DISPLAY/SEG_AG_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/SEG_AG_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.466%)  route 0.389ns (60.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.389     0.643    U_DISPLAY/AS[0]
    SLICE_X0Y91          FDPE                                         f  U_DISPLAY/SEG_AG_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/SEG_AG_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.466%)  route 0.389ns (60.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.389     0.643    U_DISPLAY/AS[0]
    SLICE_X0Y91          FDPE                                         f  U_DISPLAY/SEG_AG_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U_DISPLAY/SEG_AG_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.254ns (39.466%)  route 0.389ns (60.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  RST_IBUF_inst/O
                         net (fo=72, routed)          0.389     0.643    U_DISPLAY/AS[0]
    SLICE_X0Y91          FDPE                                         f  U_DISPLAY/SEG_AG_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    U_DISPLAY/CLK
    SLICE_X0Y91          FDPE                                         r  U_DISPLAY/SEG_AG_reg[6]/C





