--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf porty.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
JA<4>       |    1.858(R)|      SLOW  |   -0.957(R)|      FAST  |clk_BUFGP         |   0.000|
JA<5>       |    1.960(R)|      SLOW  |   -0.514(R)|      SLOW  |clk_BUFGP         |   0.000|
JA<6>       |    2.062(R)|      SLOW  |   -0.368(R)|      SLOW  |clk_BUFGP         |   0.000|
JA<7>       |    2.052(R)|      SLOW  |   -0.389(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    1.498(R)|      SLOW  |   -0.328(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
JA<0>        |         7.244(R)|      SLOW  |         3.753(R)|      FAST  |clk_BUFGP         |   0.000|
JA<1>        |         7.217(R)|      SLOW  |         3.726(R)|      FAST  |clk_BUFGP         |   0.000|
JA<2>        |         7.297(R)|      SLOW  |         3.798(R)|      FAST  |clk_BUFGP         |   0.000|
JA<3>        |         7.081(R)|      SLOW  |         3.669(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<0>   |         6.990(R)|      SLOW  |         3.669(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<1>   |         6.968(R)|      SLOW  |         3.655(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<2>   |         7.227(R)|      SLOW  |         3.810(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<3>   |         7.241(R)|      SLOW  |         3.819(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<4>   |         7.568(R)|      SLOW  |         3.893(R)|      FAST  |clk_BUFGP         |   0.000|
wyj_katody<0>|         8.060(R)|      SLOW  |         4.264(R)|      FAST  |clk_BUFGP         |   0.000|
wyj_katody<1>|         7.743(R)|      SLOW  |         4.004(R)|      FAST  |clk_BUFGP         |   0.000|
wyj_katody<2>|         7.631(R)|      SLOW  |         3.934(R)|      FAST  |clk_BUFGP         |   0.000|
wyj_katody<3>|         7.538(R)|      SLOW  |         3.880(R)|      FAST  |clk_BUFGP         |   0.000|
wyj_katody<4>|         8.082(R)|      SLOW  |         4.260(R)|      FAST  |clk_BUFGP         |   0.000|
wyj_katody<5>|         8.055(R)|      SLOW  |         4.238(R)|      FAST  |clk_BUFGP         |   0.000|
wyj_katody<6>|         8.200(R)|      SLOW  |         4.265(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.401|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan 25 11:16:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 229 MB



