-- Copyright (C) 1998-2008 Altera Corporation
--
-- File Name     : EPC4Q100.BSD
-- Device        : EPC4Q100
-- Package       : 100-Pin Plastic Quad Flat Pack
-- BSDL Version  : 3.11 Mod 1532 Version 2.2
-- Date Created  : 01/28/2008
-- Created by    : Altera BSDL Generation Program Ver. 1.23      
-- Verification  : Software syntax checked & hardware tested on:
--                   JTAG Technologies PLDProg Manager ver. 3.2
--
-- Documentation : Enhanced Configuration Devices Family Datasheet
--                 AN39: JTAG Boundary Scan Testing for Altera Devices
--
-- *********************************************************************
-- *                           IMPORTANT NOTICE                        *
-- *********************************************************************
--
-- Altera, EPC and EPC4 are trademarks of Altera
-- Corporation.  Altera products, marketed under trademarks, are
-- protected under numerous US and foreign patents and pending
-- applications, maskwork rights, and copyrights.   Altera warrants
-- performance of its semiconductor products to current specifications
-- in accordance with Altera's standard warranty, but reserves the
-- right to make changes to any products and services at any time
-- without notice.  Altera assumes no responsibility or liability
-- arising out of the application or use of any information, product,
-- or service described herein except as expressly agreed to in
-- writing by Altera Corporation.  Altera customers are advised to
-- obtain the latest version of device specifications before relying
-- on any published information and before placing orders for products
-- or services.
--
--                      **EPC4 Test Options**
-- 
-- The EPC4 allows an external source (microprocessor or PLD)
-- to directly access the Flash memory within the device.  When
-- using this direct Flash access the user must take precaution
-- to not over-write Flash memory during 1149.1 testing.  The
-- EPC4 test options are described below.
-- 
-- I) Direct Flash access is not utilized
-- 
--    Typical EPC4 applications will not utilize the ability to
--    directly access the Flash memory; therefore, this BSDL file
--    has been written for this typical usage.  CE is left
--    unconnected on the board and this BSDL file is used as is.
-- 
-- II) Direct Flash access is utilized
-- 
--    One of two options can be used when testing with the CE
--    pin connected to the board:
-- 
--    1) Use this BSDL file as is and tri-state any pins that
--       are connected to the CE pin during testing.
-- 
--    2) Hold RP# low during testing to prevent any corruption
--       to the Flash memory, and make the following edits to
--       this file:
--        a) Under the Entity Definitions With Ports section,
--           change the definition of CE from linkage bit to
--           out bit.
--        b) Edit the CE bsc group definition as shown below.
-- 
--            BSC group 16 for untestable Family-specific pin
--            "48  (BC_4, *, internal, X)," &
--            "49  (BC_4, *, internal, 1)," &
--            "50  (BC_4, *, internal, X)," &
-- 
--           Redefined as output bsc group:
-- 
--            BSC group 16 for Family-specific output pin 78
--            "48  (BC_4, *, internal, X)," &
--            "49  (BC_1, *, control, 1)," &
--            "50  (BC_1, CE, output3, X, 49, 1, PULL1)," &
--
-- *********************************************************************
-- *                     ENTITY DEFINITION WITH PORTS                  *
-- *********************************************************************

entity EPC4Q100 is
  generic (PHYSICAL_PIN_MAP : string := "PQFP100");

port (
--EPC Family-Specific Pins
    NCS           , EXCLK         , PORSEL        , PGM0          , 
    PGM1          , PGM2          : in bit;
    C_WE          , C_RP          , OEN           , C_A0          , 
    C_A1          , A2            , A3            , A4            , 
    A5            , A6            , A7            , A8            , 
    A9            , A10           , A11           , A12           , 
    A13           , A14           , C_A15         , C_A16         , 
    A17           , DCLK          , DATA0         , DATA1         , 
    DATA2         , DATA3         , DATA4         , DATA5         , 
    DATA6         , DATA7         : out bit;
    DQ0           , DQ1           , DQ2           , DQ3           , 
    DQ4           , DQ5           , DQ6           , DQ7           , 
    DQ8           , DQ9           , DQ10          , DQ11          , 
    DQ12          , DQ13          , DQ14          , DQ15          
    : inout bit;
    NINIT_CONF    , OE            , TM0           , TM1           , 
    CE            , F_WE          , RYBY          , A18           , 
    A19           , A20           , F_RP          , BYTE          , 
    WP            , F_A0          , F_A1          , F_A15         , 
    F_A16         : linkage bit;
--JTAG Ports
    TCK    , TMS    , TDI    : in bit;
    TDO    : out bit;
--No Connect Pins
    NC     : linkage bit_vector (1 to 14);
--Power Pins
    VCC    : linkage bit_vector (1 to 7);
--Ground Pins
    GND    : linkage bit_vector (1 to 6)
);

use STD_1149_1_1994.all;
use STD_1532_2001.all;

attribute COMPONENT_CONFORMANCE of EPC4Q100 :
          entity is "STD_1149_1_1993";

-- *********************************************************************
-- *                             PIN MAPPING                           *
-- *********************************************************************

attribute PIN_MAP of EPC4Q100 : entity is PHYSICAL_PIN_MAP;
constant PQFP100 : PIN_MAP_STRING :=
--EPC Family-Specific Pins
    "NCS           : 60  , EXCLK         : 61  , PORSEL      : 66  , "&
    "PGM0          : 14  , PGM1          : 13  , PGM2        : 15  , "&
    "DCLK          : 11  , DATA0         : 73  , DATA1       : 84  , "&
    "DATA2         : 88  , DATA3         : 91  , DATA4       : 96  , "&
    "DATA5         : 10  , DATA6         : 9   , DATA7       : 8   , "&
    "DQ0           : 81  , DQ1           : 83  , DQ2         : 86  , "&
    "DQ3           : 89  , DQ4           : 93  , DQ5         : 95  , "&
    "DQ6           : 98  , DQ7           : 100 , DQ8         : 82  , "&
    "DQ9           : 85  , DQ10          : 87  , DQ11        : 90  , "&
    "DQ12          : 94  , DQ13          : 97  , DQ14        : 99  , "&
    "DQ15          : 1   , C_WE          : 33  , C_RP        : 72  , "&
    "OEN           : 80  , C_A0          : 65  , C_A1        : 62  , "&
    "A2            : 55  , A3            : 54  , A4          : 53  , "&
    "A5            : 52  , A6            : 51  , A7          : 50  , "&
    "A8            : 34  , A9            : 32  , A10         : 31  , "&
    "A11           : 29  , A12           : 28  , A13         : 27  , "&
    "A14           : 26  , C_A15         : 21  , C_A16       : 17  , "&
    "A17           : 49  , NINIT_CONF    : 16  , OE          : 23  , "&
    "TM0           : 71  , TM1           : 40  , CE          : 78  , "&
    "F_WE          : 38  , RYBY          : 37  , A18         : 47  , "&
    "A19           : 46  , A20           : 36  , F_RP        : 39  , "&
    "BYTE          : 5   , WP            : 45  , F_A0        : 75  , "&
    "F_A1          : 56  , F_A15         : 25  , F_A16       : 6   , "&
--JTAG ports
    "TCK    : 35  , TMS    : 48  , TDI    : 42  , TDO    : 44  , "&
--No Connect Pins
    "NC     : (3   , 4   , 18  , 19  , 20  , 30  , 63  , 64  , "&
              "76  , 77  , 7   , 24  , 57  , 74  ), "&
--Power Pins
    "VCC    : (12  , 22  , 59  , 67  , 68  , 92  , 43  ), "&
--Ground Pins
    "GND    : (2   , 41  , 58  , 70  , 69  , 79  )";

-- *********************************************************************
-- *                       IEEE 1149.1 TAP PORTS                       *
-- *********************************************************************

attribute TAP_SCAN_IN of TDI     : signal is true;
attribute TAP_SCAN_MODE of TMS   : signal is true;
attribute TAP_SCAN_OUT of TDO    : signal is true;
attribute TAP_SCAN_CLOCK of TCK  : signal is (10.00e6,BOTH);

-- *********************************************************************
-- *                   INSTRUCTIONS AND REGISTER ACCESS                *
-- *********************************************************************

attribute INSTRUCTION_LENGTH of EPC4Q100 : entity is 10;
attribute INSTRUCTION_OPCODE of EPC4Q100 : entity is
  "BYPASS            (1111111111), "&
  "EXTEST            (0000000000), "&
  "SAMPLE            (0001010101), "&
  "IDCODE            (0001011001), "&
  "USERCODE          (0001111001), "&
-- Following 10 instructions are IEEE 1532 instructions
  "ISC_ENABLE	     (0001000100), "&
  "ISC_DISABLE	     (0001001010), "&
  "ISC_PROGRAM	     (0110010110), "&
  "ISC_ERASE	     (0110010010), "&
  "ISC_ADDRESS_SHIFT (0100001110), "&
  "ISC_READ_INFO     (0001000010), "&
  "ISC_READ	     (0110100110), "&
  "ISC_NOOP	     (0011111111), "&
  "ISC_STAT	     (0000111110)";

attribute INSTRUCTION_CAPTURE of EPC4Q100 : entity is "0101010X01";

attribute IDCODE_REGISTER of EPC4Q100 : entity is
  "0000"&               --4-bit Version
  "0001000000001010"&   --16-bit Part Number (hex 100A)
  "00001101110"&        --11-bit Manufacturer's Identity
  "1";                  --Mandatory LSB
attribute USERCODE_REGISTER of EPC4Q100 : entity is
  "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
attribute REGISTER_ACCESS of EPC4Q100 : entity is
  "DEVICE_ID        (IDCODE), "&
-- Following 7 registers are IEEE 1532 registers
  "ISC_Default[2]	(ISC_DISABLE, ISC_NOOP)," &
  "ISC_PData[16]	(ISC_PROGRAM)," &
  "ISC_RData[18]	(ISC_READ, ISC_STAT)," &
  "ISC_Sector[23]	(ISC_ERASE)," &
  "ISC_Address[23]	(ISC_ADDRESS_SHIFT)," &
  "ISC_Config[2]	(ISC_ENABLE)," &
  "ISC_Info[5]		(ISC_READ_INFO)";

-- *********************************************************************
-- *                    BOUNDARY SCAN CELL INFORMATION                 *
-- *********************************************************************

attribute BOUNDARY_LENGTH of EPC4Q100 : entity is 174;
attribute BOUNDARY_REGISTER of EPC4Q100 : entity is
  --BSC group 0 for untestable Family-specific pin
  "0   (BC_4, *, internal, X)," &
  "1   (BC_4, *, internal, 1)," &
  "2   (BC_4, *, internal, X)," &

  --BSC group 1 for untestable Family-specific pin
  "3   (BC_4, *, internal, X)," &
  "4   (BC_4, *, internal, 1)," &
  "5   (BC_4, *, internal, X)," &

 --BSC group 2 for Family-specific output pin 49
  "6   (BC_4, *, internal, X)," &
  "7   (BC_1, *, control, 1)," &
  "8   (BC_1, A17, output3, X, 7, 1, PULL1)," &

  --BSC group 3 for Family-specific output pin 50
  "9   (BC_4, *, internal, X)," &
  "10  (BC_1, *, control, 1)," &
  "11  (BC_1, A7, output3, X, 10, 1, PULL1)," &

  --BSC group 4 for Family-specific output pin 51
  "12  (BC_4, *, internal, X)," &
  "13  (BC_1, *, control, 1)," &
  "14  (BC_1, A6, output3, X, 13, 1, PULL1)," &

  --BSC group 5 for Family-specific output pin 52
  "15  (BC_4, *, internal, X)," &
  "16  (BC_1, *, control, 1)," &
  "17  (BC_1, A5, output3, X, 16, 1, PULL1)," &

  --BSC group 6 for Family-specific output pin 53
  "18  (BC_4, *, internal, X)," &
  "19  (BC_1, *, control, 1)," &
  "20  (BC_1, A4, output3, X, 19, 1, PULL1)," &

  --BSC group 7 for Family-specific output pin 54
  "21  (BC_4, *, internal, X)," &
  "22  (BC_1, *, control, 1)," &
  "23  (BC_1, A3, output3, X, 22, 1, PULL1)," &

  --BSC group 8 for Family-specific output pin 55
  "24  (BC_4, *, internal, X)," &
  "25  (BC_1, *, control, 1)," &
  "26  (BC_1, A2, output3, X, 25, 1, PULL1)," &

  --BSC group 9 for Family-specific input pin 60
  "27  (BC_4, NCS, input, X)," &
  "28  (BC_4, *, internal, X)," &
  "29  (BC_4, *, internal, X)," &

  --BSC group 10 for Family-specific input pin 61
  "30  (BC_4, EXCLK, input, X)," &
  "31  (BC_4, *, internal, X)," &
  "32  (BC_4, *, internal, X)," &

  --BSC group 11 for Family-specific output pin 62
  "33  (BC_4, *, internal, X)," &
  "34  (BC_1, *, control, 1)," &
  "35  (BC_1, C_A1, output3, X, 34, 1, PULL1)," &

  --BSC group 12 for Family-specific output pin 65
  "36  (BC_4, *, internal, X)," &
  "37  (BC_1, *, control, 1)," &
  "38  (BC_1, C_A0, output3, X, 37, 1, PULL1)," &

  --BSC group 13 for Family-specific input pin 66
  "39  (BC_4, PORSEL, input, X)," &
  "40  (BC_4, *, internal, X)," &
  "41  (BC_4, *, internal, X)," &

  --BSC group 14 for Family-specific output pin 72
  "42  (BC_4, *, internal, X)," &
  "43  (BC_1, *, control, 1)," &
  "44  (BC_1, C_RP, output3, X, 43, 1, PULL1)," &

  --BSC group 15 for Family-specific output pin 73
  "45  (BC_4, *, internal, X)," &
  "46  (BC_1, *, control, 1)," &
  "47  (BC_1, DATA0, output3, X, 46, 1, PULL1)," &

  --BSC group 16 for untestable Family-specific pin
  "48  (BC_4, *, internal, X)," &
  "49  (BC_4, *, internal, 1)," &
  "50  (BC_4, *, internal, X)," &

  --BSC group 17 for Family-specific output pin 80
  "51  (BC_4, *, internal, X)," &
  "52  (BC_1, *, control, 1)," &
  "53  (BC_1, OEN, output3, X, 52, 1, PULL1)," &

  --BSC group 18 for Family-specific bidir pin 81
  "54  (BC_4, DQ0, input, X)," &
  "55  (BC_1, *, control, 1)," &
  "56  (BC_1, DQ0, output3, X, 55, 1, Z)," &

  --BSC group 19 for Family-specific bidir pin 82
  "57  (BC_4, DQ8, input, X)," &
  "58  (BC_1, *, control, 1)," &
  "59  (BC_1, DQ8, output3, X, 58, 1, Z)," &

  --BSC group 20 for Family-specific bidir pin 83
  "60  (BC_4, DQ1, input, X)," &
  "61  (BC_1, *, control, 1)," &
  "62  (BC_1, DQ1, output3, X, 61, 1, Z)," &

  --BSC group 21 for Family-specific output pin 84
  "63  (BC_4, *, internal, X)," &
  "64  (BC_1, *, control, 1)," &
  "65  (BC_1, DATA1, output3, X, 64, 1, PULL1)," &

  --BSC group 22 for Family-specific bidir pin 85
  "66  (BC_4, DQ9, input, X)," &
  "67  (BC_1, *, control, 1)," &
  "68  (BC_1, DQ9, output3, X, 67, 1, Z)," &

  --BSC group 23 for Family-specific bidir pin 86
  "69  (BC_4, DQ2, input, X)," &
  "70  (BC_1, *, control, 1)," &
  "71  (BC_1, DQ2, output3, X, 70, 1, Z)," &

  --BSC group 24 for Family-specific bidir pin 87
  "72  (BC_4, DQ10, input, X)," &
  "73  (BC_1, *, control, 1)," &
  "74  (BC_1, DQ10, output3, X, 73, 1, Z)," &

  --BSC group 25 for Family-specific output pin 88
  "75  (BC_4, *, internal, X)," &
  "76  (BC_1, *, control, 1)," &
  "77  (BC_1, DATA2, output3, X, 76, 1, PULL1)," &

  --BSC group 26 for Family-specific bidir pin 89
  "78  (BC_4, DQ3, input, X)," &
  "79  (BC_1, *, control, 1)," &
  "80  (BC_1, DQ3, output3, X, 79, 1, Z)," &

  --BSC group 27 for Family-specific bidir pin 90
  "81  (BC_4, DQ11, input, X)," &
  "82  (BC_1, *, control, 1)," &
  "83  (BC_1, DQ11, output3, X, 82, 1, Z)," &

  --BSC group 28 for Family-specific output pin 91
  "84  (BC_4, *, internal, X)," &
  "85  (BC_1, *, control, 1)," &
  "86  (BC_1, DATA3, output3, X, 85, 1, PULL1)," &

  --BSC group 29 for Family-specific bidir pin 93
  "87  (BC_4, DQ4, input, X)," &
  "88  (BC_1, *, control, 1)," &
  "89  (BC_1, DQ4, output3, X, 88, 1, Z)," &

  --BSC group 30 for Family-specific bidir pin 94
  "90  (BC_4, DQ12, input, X)," &
  "91  (BC_1, *, control, 1)," &
  "92  (BC_1, DQ12, output3, X, 91, 1, Z)," &

  --BSC group 31 for Family-specific bidir pin 95
  "93  (BC_4, DQ5, input, X)," &
  "94  (BC_1, *, control, 1)," &
  "95  (BC_1, DQ5, output3, X, 94, 1, Z)," &

  --BSC group 32 for Family-specific output pin 96
  "96  (BC_4, *, internal, X)," &
  "97  (BC_1, *, control, 1)," &
  "98  (BC_1, DATA4, output3, X, 97, 1, PULL1)," &

  --BSC group 33 for Family-specific bidir pin 97
  "99  (BC_4, DQ13, input, X)," &
  "100 (BC_1, *, control, 1)," &
  "101 (BC_1, DQ13, output3, X, 100, 1, Z)," &

  --BSC group 34 for Family-specific bidir pin 98
  "102 (BC_4, DQ6, input, X)," &
  "103 (BC_1, *, control, 1)," &
  "104 (BC_1, DQ6, output3, X, 103, 1, Z)," &

  --BSC group 35 for Family-specific bidir pin 99
  "105 (BC_4, DQ14, input, X)," &
  "106 (BC_1, *, control, 1)," &
  "107 (BC_1, DQ14, output3, X, 106, 1, Z)," &

  --BSC group 36 for Family-specific bidir pin 100
  "108 (BC_4, DQ7, input, X)," &
  "109 (BC_1, *, control, 1)," &
  "110 (BC_1, DQ7, output3, X, 109, 1, Z)," &

  --BSC group 37 for Family-specific bidir pin 1
  "111 (BC_4, DQ15, input, X)," &
  "112 (BC_1, *, control, 1)," &
  "113 (BC_1, DQ15, output3, X, 112, 1, Z)," &

  --BSC group 38 for Family-specific output pin 8
  "114 (BC_4, *, internal, X)," &
  "115 (BC_1, *, control, 1)," &
  "116 (BC_1, DATA7, output3, X, 115, 1, PULL1)," &

  --BSC group 39 for Family-specific output pin 9
  "117 (BC_4, *, internal, X)," &
  "118 (BC_1, *, control, 1)," &
  "119 (BC_1, DATA6, output3, X, 118, 1, PULL1)," &

  --BSC group 40 for Family-specific output pin 10
  "120 (BC_4, *, internal, X)," &
  "121 (BC_1, *, control, 1)," &
  "122 (BC_1, DATA5, output3, X, 121, 1, PULL1)," &

  --BSC group 41 for Family-specific output pin 11
  "123 (BC_4, *, internal, X)," &
  "124 (BC_1, *, control, 1)," &
  "125 (BC_1, DCLK, output3, X, 124, 1, PULL1)," &

  --BSC group 42 for Family-specific input pin 13
  "126 (BC_4, PGM1, input, X)," &
  "127 (BC_4, *, internal, X)," &
  "128 (BC_4, *, internal, X)," &

  --BSC group 43 for Family-specific input pin 14
  "129 (BC_4, PGM0, input, X)," &
  "130 (BC_4, *, internal, X)," &
  "131 (BC_4, *, internal, X)," &

  --BSC group 44 for Family-specific input pin 15
  "132 (BC_4, PGM2, input, X)," &
  "133 (BC_4, *, internal, X)," &
  "134 (BC_4, *, internal, X)," &

  --BSC group 45 for untestable Family-specific pin
  "135 (BC_4, *, internal, X)," &
  "136 (BC_4, *, internal, 1)," &
  "137 (BC_4, *, internal, X)," &

  --BSC group 46 for Family-specific output pin 17
  "138 (BC_4, *, internal, X)," &
  "139 (BC_1, *, control, 1)," &
  "140 (BC_1, C_A16, output3, X, 139, 1, PULL1)," &

  --BSC group 47 for Family-specific output pin 21
  "141 (BC_4, *, internal, X)," &
  "142 (BC_1, *, control, 1)," &
  "143 (BC_1, C_A15, output3, X, 142, 1, PULL1)," &


  --BSC group 48 for untestable Family-specific pin
  "144 (BC_4, *, internal, X)," &
  "145 (BC_4, *, internal, 1)," &
  "146 (BC_4, *, internal, X)," &

  --BSC group 49 for Family-specific output pin 26
  "147 (BC_4, *, internal, X)," &
  "148 (BC_1, *, control, 1)," &
  "149 (BC_1, A14, output3, X, 148, 1, PULL1)," &

  --BSC group 50 for Family-specific output pin 27
  "150 (BC_4, *, internal, X)," &
  "151 (BC_1, *, control, 1)," &
  "152 (BC_1, A13, output3, X, 151, 1, PULL1)," &

  --BSC group 51 for Family-specific output pin 28
  "153 (BC_4, *, internal, X)," &
  "154 (BC_1, *, control, 1)," &
  "155 (BC_1, A12, output3, X, 154, 1, PULL1)," &

  --BSC group 52 for Family-specific output pin 29
  "156 (BC_4, *, internal, X)," &
  "157 (BC_1, *, control, 1)," &
  "158 (BC_1, A11, output3, X, 157, 1, PULL1)," &

  --BSC group 53 for Family-specific output pin 31
  "159 (BC_4, *, internal, X)," &
  "160 (BC_1, *, control, 1)," &
  "161 (BC_1, A10, output3, X, 160, 1, PULL1)," &

  --BSC group 54 for Family-specific output pin 32
  "162 (BC_4, *, internal, X)," &
  "163 (BC_1, *, control, 1)," &
  "164 (BC_1, A9, output3, X, 163, 1, PULL1)," &

  --BSC group 55 for Family-specific output pin 33
  "165 (BC_4, *, internal, X)," &
  "166 (BC_1, *, control, 1)," &
  "167 (BC_1, C_WE, output3, X, 166, 1, PULL1)," &

  --BSC group 56 for Family-specific output pin 34
  "168 (BC_4, *, internal, X)," &
  "169 (BC_1, *, control, 1)," &
  "170 (BC_1, A8, output3, X, 169, 1, PULL1)," &

  --BSC group 57 for untestable Family-specific pin
  "171 (BC_4, *, internal, X)," &
  "172 (BC_4, *, internal, 1)," &
  "173 (BC_4, *, internal, X)" ;

-- ************************************************************************
-- *                    IEEE 1532 EXTENSION INFORMATION                   *
-- ************************************************************************

attribute ISC_PIN_BEHAVIOR of EPC4Q100 : entity is "CLAMP";

attribute ISC_STATUS of EPC4Q100 : entity is "Not Implemented";

attribute ISC_BLANK_USERCODE of EPC4Q100 : entity is
  "11111111111111111111111111111111";

attribute ISC_FLOW of EPC4Q100 : entity is

   "FLOW_VERIFY_PROGRAM_DONEBIT "&
    "INITIALIZE "&
      "(ISC_READ                    WAIT TCK 1  16:DFFF*0000, 2:2*0)  "& 
      "(ISC_ADDRESS_SHIFT 23:008000 WAIT TCK 1) "&
      "(ISC_READ                    WAIT TCK 1  16:DFFF*0000, 2:2*3), "&  

  "FLOW_PROGRAM_DONEBIT " &
    "INITIALIZE " &
      "(ISC_READ                    WAIT TCK 1  16:DFFF*0000, 2:2*0)  "&  
      "(ISC_ADDRESS_SHIFT 23:008000 WAIT TCK 1)" &
      "(ISC_PROGRAM       16:DFFF   WAIT 20.0e-3)," &

  "FLOW_DISABLE " &
    "INITIALIZE " &
      "(ISC_DISABLE                 WAIT  1.0e-3)," &

  "FLOW_VERIFY_IDCODE " &
    "INITIALIZE " &
      "(IDCODE          32:0        WAIT TCK 1 32:0100A0DD)," &

  "FLOW_ENABLE " & 
    "INITIALIZE " &
      "(ISC_ENABLE        WAIT 1.0e-3)," &

  "FLOW_ERASE " &
    "INITIALIZE " &
      "(ISC_ERASE         23:000000 WAIT 25.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE    	2:1	    WAIT 1.0e-3)" &
      "(ISC_ERASE         23:001000 WAIT 25.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE    	2:1	    WAIT 1.0e-3)" &
      "(ISC_ERASE         23:002000 WAIT 15.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1 	    WAIT 1.0e-3)" &
      "(ISC_ERASE         23:003000 WAIT 15.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1  	    WAIT 1.0e-3)" &
      "(ISC_ERASE         23:004000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:005000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:006000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:007000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:008000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:010000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:018000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:020000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:028000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1         WAIT 1.0e-3)" &
      "(ISC_ERASE         23:030000 WAIT 45.0e-1)" &
      "(ISC_DISABLE                 WAIT  1.0e-3)" &
      "(ISC_ENABLE      2:1          WAIT 1.0e-3)" &
      "(ISC_ERASE         23:038000 WAIT 30.0e-1)," &

 "FLOW_BLANK_CHECK " &
    "INITIALIZE" &
      "(ISC_READ                    WAIT TCK 1  16:DFFF*0000, 2:2*0)  "&  
      "(ISC_ADDRESS_SHIFT 23:000000 WAIT TCK 1)" &
      "(ISC_READ	                WAIT TCK 1 18:3FFFE*FFFFF)" &
     "REPEAT 249999 " &
      "(ISC_READ                    WAIT TCK 1 18:3FFFE*FFFFF)," &

  "FLOW_VERIFY (array) " &
    "INITIALIZE" &
      "(ISC_READ                    WAIT TCK 1  16:DFFF*0000, 2:2*0)  "&  
      "(ISC_ADDRESS_SHIFT 23:000000 WAIT TCK 1)" &
      "(ISC_READ                    WAIT TCK 1 16:?*FFFF, 2:2*3:CRC)" &
    "REPEAT 249999 " &
      "(ISC_READ                    WAIT TCK 1 16:?*FFFF, 2:2*3:CRC)" &
    "TERMINATE " &
      "(ISC_STAT	      18:3FFFF  WAIT TCK 1 18:00002*00003)," &

 "FLOW_PROGRAM (array) " &
    "INITIALIZE " &
      "(ISC_ADDRESS_SHIFT 23:000000 WAIT TCK 1)" &
      "(ISC_PROGRAM       16:?      WAIT 3.0e-4 )" &
    "REPEAT 249999 " &
      "(ISC_PROGRAM       16:?      WAIT 3.0e-4 )";

attribute ISC_PROCEDURE of EPC4Q100 : entity is
  "PROC_ENABLE                  = (FLOW_ENABLE)," & 
  "PROC_DISABLE                 = (FLOW_DISABLE)," &
  "PROC_PROGRAM(array)          = (FLOW_PROGRAM(array))," &
  "PROC_ERASE                   = (FLOW_ERASE)," &
  "PROC_VERIFY(array)           = (FLOW_VERIFY(array))," &
  "PROC_PROGRAM_DONE            = (FLOW_PROGRAM_DONEBIT)," &
  "PROC_VERIFY(donebit)         = (FLOW_VERIFY_PROGRAM_DONEBIT)," &   
  "PROC_BLANK_CHECK             = (FLOW_BLANK_CHECK)," &
  "PROC_ERROR_EXIT              = (FLOW_DISABLE)," &
  "TEST_VERIFY_IDCODE           = (FLOW_VERIFY_IDCODE)";

attribute ISC_ACTION of EPC4Q100 : entity is
  "VERIFY_IDCODE = (TEST_VERIFY_IDCODE)," &   
  "PROGRAM =       (TEST_VERIFY_IDCODE RECOMMENDED," &
                    "PROC_ENABLE," &
                    "PROC_ERASE," &
                    "PROC_BLANK_CHECK," &  
                    "PROC_PROGRAM(array)," &
                    "PROC_VERIFY(array)," &  
                    "PROC_PROGRAM_DONE," &
	            "PROC_VERIFY(donebit)," &  
                    "PROC_DISABLE)," &
  "VERIFY =        (TEST_VERIFY_IDCODE RECOMMENDED," &
                    "PROC_ENABLE," &
                    "PROC_VERIFY(array)," &
                    "PROC_VERIFY(donebit)," & 
                    "PROC_DISABLE)," &
  "ERASE =         (TEST_VERIFY_IDCODE RECOMMENDED," &
                    "PROC_ENABLE," &
                    "PROC_ERASE," &
                    "PROC_BLANK_CHECK," &  
                    "PROC_DISABLE)," &
 "BLANK_CHECK =    (TEST_VERIFY_IDCODE RECOMMENDED," &  
                    "PROC_ENABLE," &                    
                    "PROC_BLANK_CHECK," &               
                    "PROC_DISABLE)," &                  
 "VERIFY_DONEBIT = (TEST_VERIFY_IDCODE RECOMMENDED," &
                    "PROC_ENABLE," &
                    "PROC_VERIFY(donebit)," & 
                    "PROC_DISABLE)," &
 "PROGRAM_DONE =   (PROC_ENABLE," &
                    "PROC_PROGRAM_DONE," & 
                    "PROC_DISABLE)";

-- *********************************************************************
-- *                            DESIGN WARNING                         *
-- *********************************************************************

attribute DESIGN_WARNING of EPC4Q100 : entity is
  "Designers must ensure that 1149.1 testing does not corrupt device"&
  "data. This EPC4 BSDL file is created for typical device"&
  "applications where the CE pin is left unconnected, thereby"&
  "allowing an internal pull-up to hold this signal high and prevent"&
  "accidental device corruption.  If CE is connected, refer to the"&
  "comments at the top of the BSDL file.";

end EPC4Q100;

-- *********************************************************************
-- *                            REVISION HISTORY                       *
-- *********************************************************************
--    Revision        Date       Description                      
--   3.11(2.2)      01/28/2008 	 Update erase sequence to accommodate 
--				 both Intel and Micron flash memory 
--				 block structures, rename ISC_STATUS instruction
--				 to ISC_STAT to be compatible with various 
--				 syntax checker.                  

