# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../labo2_ta3_zebi.ip_user_files/bd/diviseur_5b_par4/ip/diviseur_5b_par4_xlconstant_0_0/sim/diviseur_5b_par4_xlconstant_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/diviseur_5b_par4/ip/diviseur_5b_par4_xlconcat_0_0/sim/diviseur_5b_par4_xlconcat_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
