Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Admin/Desktop/HDL_programs/Post_synthesis/tb_AND_gate_synthesis_isim_beh.exe" -prj "C:/Users/Admin/Desktop/HDL_programs/Post_synthesis/tb_AND_gate_synthesis_beh.prj" "tb_AND_gate_synthesis" "work.glbl" 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/Admin/Desktop/HDL_programs/Post_synthesis/../../../Documents/programs_XIlink/Gates/netgen/synthesis/AND_gate_synthesis.v\" into library work
Analyzing Verilog file \"C:/Users/Admin/Desktop/HDL_programs/Post_synthesis/post_synt_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/13.2/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
Completed static elaboration
Compiling module LUT2(INIT=4'b1000)
Compiling module IBUF
Compiling module OBUF
Compiling module AND_gate
Compiling module tb_AND_gate_synthesis
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/Admin/Desktop/HDL_programs/Post_synthesis/tb_AND_gate_synthesis_isim_beh.exe
Fuse Memory Usage: 18200 KB
Fuse CPU Usage: 218 ms
