# ë¹ ë¥¸ ì‹œì‘ ê°€ì´ë“œ

5ë¶„ ì•ˆì— rtllib ì‹œì‘í•˜ê¸°.

## ì„¤ì¹˜

```bash
pip install rtllib
```

## ê¸°ë³¸ ì›Œí¬í”Œë¡œìš°

### 1. í´ë¼ì´ì–¸íŠ¸ ì„í¬íŠ¸ ë° ìƒì„±

```python
from rtllib import Client

# í´ë¼ì´ì–¸íŠ¸ ìƒì„± (ì„œë²„ ìë™ ì‹œì‘)
client = Client()
```

### 2. ì„œë²„ ìƒíƒœ í™•ì¸

```python
health = client.health_check()
print(health)
# {'status': 'ok', 'backend_type': 'dummy'}
```

### 3. Verilog íŒŒì¼ ë¡œë“œ

```python
result = client.read_verilog("/path/to/design.v")
print(f"ìƒíƒœ: {result['status']}")
print(f"ëª¨ë“ˆ ë°œê²¬: {result['modules_found']}")
```

### 4. ì»´íŒŒì¼ ë° ì—˜ë¼ë³´ë ˆì´íŠ¸

```python
# ì»´íŒŒì¼
message = client.compile()
print(message)  # "Compilation completed"

# ì—˜ë¼ë³´ë ˆì´íŠ¸
message = client.elaborate()
print(message)  # "Elaboration completed"
```

### 5. ì„¤ê³„ ì¿¼ë¦¬

```python
# ëª¨ë“  ëª¨ë“ˆ ê°€ì ¸ì˜¤ê¸°
modules = client.get_modules()
for mod in modules:
    print(f"ëª¨ë“ˆ: {mod['name']}")
    print(f"  í¬íŠ¸: {len(mod['ports'])}")
    print(f"  ì¸ìŠ¤í„´ìŠ¤: {len(mod['instances'])}")
    print(f"  ë„·: {len(mod['nets'])}")

# íŠ¹ì • ëª¨ë“ˆì˜ í¬íŠ¸ ê°€ì ¸ì˜¤ê¸°
ports = client.get_ports("top_module")
for port in ports:
    print(f"{port['name']}: {port['direction']} [{port['width']} bits]")
```

### 6. ì •ë¦¬

```python
# í´ë¼ì´ì–¸íŠ¸ ì¢…ë£Œ ë° ì„œë²„ ì¤‘ì§€
client.close()
```

## ì»¨í…ìŠ¤íŠ¸ ë§¤ë‹ˆì € ì‚¬ìš© (ê¶Œì¥)

```python
from rtllib import Client

# ì»¨í…ìŠ¤íŠ¸ ë§¤ë‹ˆì €ë¡œ ìë™ ì •ë¦¬
with Client() as client:
    # ì„¤ê³„ ë¡œë“œ
    client.read_verilog("/path/to/design.v")
    client.compile()
    client.elaborate()

    # ì¿¼ë¦¬
    modules = client.get_modules()
    print(f"{len(modules)}ê°œ ëª¨ë“ˆ ë°œê²¬")

# ì—¬ê¸°ì„œ ì„œë²„ê°€ ìë™ìœ¼ë¡œ ì¤‘ì§€ë©ë‹ˆë‹¤
```

## ì™„ì „í•œ ì˜ˆì œ

```python
from rtllib import Client

def analyze_design(verilog_file):
    """Verilog ì„¤ê³„ë¥¼ ë¶„ì„í•˜ê³  ìš”ì•½ì„ ì¶œë ¥í•©ë‹ˆë‹¤."""
    with Client() as client:
        # ë¡œë“œ ë° ì²˜ë¦¬
        result = client.read_verilog(verilog_file)
        if result['status'] != 'success':
            print(f"ì˜¤ë¥˜: {result}")
            return

        client.compile()
        client.elaborate()

        # ëª¨ë“ˆ ê°€ì ¸ì˜¤ê¸°
        modules = client.get_modules()
        print(f"\nì„¤ê³„ ìš”ì•½:")
        print(f"  ì „ì²´ ëª¨ë“ˆ: {len(modules)}")

        # ê° ëª¨ë“ˆ ë¶„ì„
        for mod in modules:
            print(f"\n  ëª¨ë“ˆ: {mod['name']}")
            print(f"    íŒŒì¼: {mod['file']}")
            print(f"    í¬íŠ¸: {len(mod['ports'])}")
            print(f"    ì¸ìŠ¤í„´ìŠ¤: {len(mod['instances'])}")
            print(f"    ë„·: {len(mod['nets'])}")

            # í¬íŠ¸ ìƒì„¸ ì •ë³´ í‘œì‹œ
            for port in mod['ports']:
                print(f"      - {port['name']}: {port['direction']} [{port['width']}]")

if __name__ == "__main__":
    analyze_design("/path/to/your/design.v")
```

## ì¼ë°˜ì ì¸ íŒ¨í„´

### í•„í„°ì™€ í•¨ê»˜ ì¿¼ë¦¬

```python
# ì…ë ¥ í¬íŠ¸ë§Œ ê°€ì ¸ì˜¤ê¸°
input_ports = client.get_ports("top", filter="direction == 'input'")

# ë©€í‹°ë¹„íŠ¸ ë„·ë§Œ ê°€ì ¸ì˜¤ê¸°
buses = client.get_nets("top", filter="width > 1")
```

### ê³„ì¸µ êµ¬ì¡° ì¿¼ë¦¬

```python
# ì„¤ê³„ ê³„ì¸µ êµ¬ì¡°ì˜ ëª¨ë“  ì¸ìŠ¤í„´ìŠ¤ ê°€ì ¸ì˜¤ê¸°
all_instances = client.get_modules(hierarchical=True)
for mod in all_instances:
    if mod['path']:
        print(f"ê³„ì¸µ êµ¬ì¡° ì¸ìŠ¤í„´ìŠ¤: {mod['path']}")
```

### ì—¬ëŸ¬ íŒŒì¼ ì½ê¸°

```python
# íŒŒì¼ë¦¬ìŠ¤íŠ¸ ìƒì„±
with open("files.f", "w") as f:
    f.write("/path/to/top.v\n")
    f.write("/path/to/cpu.v\n")
    f.write("/path/to/memory.v\n")

# íŒŒì¼ë¦¬ìŠ¤íŠ¸ì—ì„œ ì½ê¸°
result = client.read_verilog_filelist("files.f")
print(f"{result['files_read']}ê°œ íŒŒì¼ ì½ìŒ")
print(f"{result['modules_found']}ê°œ ëª¨ë“ˆ ë°œê²¬")
```

### ì„¸ì…˜ ê¸°ë°˜ ìˆ˜ì •

```python
with Client() as client:
    # ì„¤ê³„ ë¡œë“œ
    client.read_verilog("/path/to/design.v")
    client.compile()
    client.elaborate()

    # ìƒˆ í¬íŠ¸ ì¶”ê°€
    result = client.add_port(
        module="top",
        port_name="debug_out",
        direction="output",
        width=8
    )
    print(f"í¬íŠ¸ ì¶”ê°€ë¨: {result['success']}")

    # ìƒˆ ë„· ì¶”ê°€
    result = client.add_net(
        module="top",
        net_name="debug_bus",
        width=8,
        net_type="wire"
    )
    print(f"ë„· ì¶”ê°€ë¨: {result['success']}")

    # ìˆ˜ì •ëœ ì„¤ê³„ ì¿¼ë¦¬
    ports = client.get_ports("top")
    print(f"Top ëª¨ë“ˆì— ì´ì œ {len(ports)}ê°œ í¬íŠ¸")
```

## ì™¸ë¶€ ì„œë²„

ì„œë²„ë¥¼ ë³„ë„ë¡œ ê´€ë¦¬í•˜ë ¤ëŠ” ê²½ìš°:

```bash
# í„°ë¯¸ë„ 1: ì„œë²„ ì‹œì‘
rtllib-server --port 8000
```

```python
# í„°ë¯¸ë„ 2: ì™¸ë¶€ ì„œë²„ì— ì—°ê²°
from rtllib import Client

client = Client(host="127.0.0.1", port=8000, auto_start=False)
health = client.health_check()
print(health)
```

## ë‹¤ìŒ ë‹¨ê³„

- ğŸ“š [ëª…ë ¹ì–´ ë ˆí¼ëŸ°ìŠ¤](commands/queries.md) - ì‚¬ìš© ê°€ëŠ¥í•œ ëª¨ë“  ëª…ë ¹ì–´ ë°°ìš°ê¸°
- ğŸ” [ì¿¼ë¦¬](commands/queries.md) - ì„¤ê³„ ì •ë³´ ì½ê¸°
- âœï¸ [ë®¤í…Œì´ì…˜](commands/mutations.md) - ì„¤ê³„ ìƒíƒœ ìˆ˜ì •
- ğŸ“– [íƒ€ì…](commands/types.md) - ë°ì´í„° êµ¬ì¡° ì´í•´
- ğŸ’¡ [ì˜ˆì œ](examples/basic-operations.md) - ë” ë§ì€ ì‚¬ìš© ì˜ˆì œ
