--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf VGA.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk50mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
RGB<0>      |    9.156(R)|vga_clk           |   0.000|
RGB<1>      |    9.441(R)|vga_clk           |   0.000|
RGB<2>      |    9.446(R)|vga_clk           |   0.000|
hsync       |    8.050(R)|vga_clk           |   0.000|
vsync       |    8.075(R)|vga_clk           |   0.000|
------------+------------+------------------+--------+

Clock left_button to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
tono<0>     |   11.396(R)|temp              |   0.000|
tono<1>     |   11.567(R)|temp              |   0.000|
tono<2>     |   11.541(R)|temp              |   0.000|
tono<3>     |    9.598(R)|temp              |   0.000|
------------+------------+------------------+--------+

Clock mi_nota to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
tono<0>     |   11.395(R)|temp              |   0.000|
tono<1>     |   11.566(R)|temp              |   0.000|
tono<2>     |   11.540(R)|temp              |   0.000|
tono<3>     |    9.597(R)|temp              |   0.000|
------------+------------+------------------+--------+

Clock reset_button to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
tono<0>     |   11.345(R)|temp              |   0.000|
tono<1>     |   11.516(R)|temp              |   0.000|
tono<2>     |   11.490(R)|temp              |   0.000|
tono<3>     |    9.547(R)|temp              |   0.000|
------------+------------+------------------+--------+

Clock right_button to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
tono<0>     |   10.432(R)|temp              |   0.000|
tono<1>     |   10.603(R)|temp              |   0.000|
tono<2>     |   10.577(R)|temp              |   0.000|
tono<3>     |    8.634(R)|temp              |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50mhz       |   11.570|         |         |         |
reset_button   |   10.235|   10.235|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock left_button
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
left_button    |    2.603|         |         |         |
mi_nota        |    2.603|         |         |         |
reset_button   |    2.603|         |         |         |
right_button   |    2.603|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mi_nota
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
left_button    |    2.603|         |         |         |
mi_nota        |    2.603|         |         |         |
reset_button   |    2.603|         |         |         |
right_button   |    2.603|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_button
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
left_button    |    2.603|         |         |         |
mi_nota        |    2.603|         |         |         |
reset_button   |    2.603|         |         |         |
right_button   |    2.603|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock right_button
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
left_button    |    2.603|         |         |         |
mi_nota        |    2.603|         |         |         |
reset_button   |    2.603|         |         |         |
right_button   |    2.603|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jun 19 20:42:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 124 MB



