[
 {
  "InstFile" : "/home/sdev/Workspace/GowinEDA/Gowin_GW1NR-9/VerilogBasics/src/Top.v",
  "InstLine" : 1,
  "InstName" : "TopModule",
  "ModuleFile" : "/home/sdev/Workspace/GowinEDA/Gowin_GW1NR-9/VerilogBasics/src/Top.v",
  "ModuleLine" : 1,
  "ModuleName" : "TopModule",
  "SubInsts" : [
   {
    "InstFile" : "/home/sdev/Workspace/GowinEDA/Gowin_GW1NR-9/VerilogBasics/src/Top.v",
    "InstLine" : 17,
    "InstName" : "andGate",
    "ModuleFile" : "/home/sdev/Workspace/GowinEDA/Gowin_GW1NR-9/VerilogBasics/src/CombinationalLogic.v",
    "ModuleLine" : 1,
    "ModuleName" : "booleanGate"
   }
  ]
 }
]