I created a four-stage pipelined CPU for execution of register (R) type instructions and implemented a five-stage pipelined CPU architecture including data memory to incorporate
D-type instructions (STUR and LDUR).
