
---------- Begin Simulation Statistics ----------
final_tick                               1167821154000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99872                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739304                       # Number of bytes of host memory used
host_op_rate                                   100163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14427.69                       # Real time elapsed on the host
host_tick_rate                               80943047                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440919054                       # Number of instructions simulated
sim_ops                                    1445124033                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.167821                       # Number of seconds simulated
sim_ticks                                1167821154000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.959309                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167626857                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190573185                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14813684                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258638102                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20661419                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21302372                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          640953                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327435015                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150208                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050477                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9065676                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653803                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31041292                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44658412                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250507002                       # Number of instructions committed
system.cpu0.commit.committedOps            1251560757                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2171235129                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576428                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303400                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1548857929     71.34%     71.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    368569216     16.98%     88.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97300947      4.48%     92.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     89242188      4.11%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22047413      1.02%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5611603      0.26%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3866707      0.18%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4697834      0.22%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31041292      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2171235129                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112908                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209807016                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697317                       # Number of loads committed
system.cpu0.commit.membars                    2104076                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104082      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699521916     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831886      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747786     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255202     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251560757                       # Class of committed instruction
system.cpu0.commit.refs                     536003016                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250507002                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251560757                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.861326                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.861326                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            275871848                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5773969                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167146437                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1319069626                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               971592977                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                922644741                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9078428                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12859653                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3700952                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327435015                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242619816                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1221913636                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4803044                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340037742                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          577                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29653050                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140675                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         946148062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188288276                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575716                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2182888946                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.614366                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1230278222     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               714679847     32.74%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122006622      5.59%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96771290      4.43%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12157226      0.56%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2731091      0.13%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56157      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204206      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4285      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2182888946                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      144712135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9132518                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319012731                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.551543                       # Inst execution rate
system.cpu0.iew.exec_refs                   555247758                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149104864                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              216814267                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408775135                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056807                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5100092                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           149788964                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1296191312                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406142894                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7243301                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1283771681                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                917588                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6929672                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9078428                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9102121                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       150544                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20009896                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        19249                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11657                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4530299                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20077818                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2483265                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11657                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       413494                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8719024                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                538146020                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1275213212                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897192                       # average fanout of values written-back
system.cpu0.iew.wb_producers                482820234                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547866                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1275284104                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1574331658                       # number of integer regfile reads
system.cpu0.int_regfile_writes              817281985                       # number of integer regfile writes
system.cpu0.ipc                              0.537251                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.537251                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106218      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            715290131     55.41%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833437      0.92%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100406      0.16%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411242231     31.85%     88.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148442510     11.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1291014983                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1809674                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001402                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 346022     19.12%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1205651     66.62%     85.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               257999     14.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1290718387                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4766861134                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1275213162                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1340833186                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1293030239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1291014983                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161073                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44630551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132651                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           417                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22493744                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2182888946                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591425                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799718                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1231005721     56.39%     56.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          683369011     31.31%     87.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214082867      9.81%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43426855      1.99%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8102425      0.37%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1359932      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             964600      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             417567      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             159968      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2182888946                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.554655                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13339663                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1358791                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408775135                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          149788964                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2071                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2327601081                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8044164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              234099273                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800534818                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7723571                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               984541255                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13490763                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9984                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1603100161                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1308915627                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846096791                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                912592787                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              20952133                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9078428                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             42413549                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45561968                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1603100117                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        163654                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6281                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16843408                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6228                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3436386668                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2604112412                       # The number of ROB writes
system.cpu0.timesIdled                       31218711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2038                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.970723                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12768529                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14514521                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2202794                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19676073                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            662305                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         779952                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          117647                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22892671                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41850                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050223                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1574460                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228309                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2316837                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151347                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15472909                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67677657                       # Number of instructions committed
system.cpu1.commit.committedOps              68728067                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    301202792                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.228179                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.956925                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    272804082     90.57%     90.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14150621      4.70%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5296606      1.76%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4112951      1.37%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       911661      0.30%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       433344      0.14%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       939509      0.31%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       237181      0.08%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2316837      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    301202792                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074815                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65712713                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751688                       # Number of loads committed
system.cpu1.commit.membars                    2100499                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100499      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43600825     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801911     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224688      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68728067                       # Class of committed instruction
system.cpu1.commit.refs                      23026611                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67677657                       # Number of Instructions Simulated
system.cpu1.committedOps                     68728067                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.503492                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.503492                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            238230000                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               661219                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11981382                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              90340163                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18183193                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 43696675                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1575897                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1424967                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2515685                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22892671                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15319680                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    284957017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               227961                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      97494542                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4408462                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075111                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17040179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13430834                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.319879                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         304201450                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325868                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.776281                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               242603353     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38482435     12.65%     92.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13062784      4.29%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7306280      2.40%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1441198      0.47%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  999637      0.33%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  302196      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1907      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1660      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           304201450                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         584365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1645530                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18293828                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.253305                       # Inst execution rate
system.cpu1.iew.exec_refs                    25816101                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6584662                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              202888499                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21048865                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1255418                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1452922                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7244892                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84175499                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19231439                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1366794                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77203819                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1029102                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5282180                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1575897                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7358777                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        71109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          704437                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17618                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2020                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10453                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4297177                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       969969                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2020                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       580911                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1064619                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43275668                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76201225                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833326                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36062722                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.250016                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76252024                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                98345577                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50945656                       # number of integer regfile writes
system.cpu1.ipc                              0.222050                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.222050                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100719      2.67%      2.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50239820     63.94%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20637069     26.27%     92.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5592848      7.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78570613                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1584684                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020169                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 388170     24.50%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                946578     59.73%     84.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               249934     15.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              78054564                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         463086143                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76201213                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99624351                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  80398873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78570613                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3776626                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15447431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           158809                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        625279                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8213786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    304201450                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.258285                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.740143                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          256507385     84.32%     84.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29627462      9.74%     94.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11274949      3.71%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3420092      1.12%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2012528      0.66%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             505542      0.17%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             529895      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             212991      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             110606      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      304201450                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.257790                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8494037                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          915027                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21048865                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7244892                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu1.numCycles                       304785815                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2030851331                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              216859309                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45687186                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6244166                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20632974                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2957998                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                23166                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            111272673                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              87592499                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           58766029                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43132214                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12774662                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1575897                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21981474                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13078843                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       111272661                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19582                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               769                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13368983                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           766                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   383085800                       # The number of ROB reads
system.cpu1.rob.rob_writes                  171407942                       # The number of ROB writes
system.cpu1.timesIdled                          20041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.607568                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11511651                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13768671                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1649084                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16989820                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            616668                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         628915                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           12247                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19750394                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31095                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050188                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1213012                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101655                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2150034                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10922757                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64190627                       # Number of instructions committed
system.cpu2.commit.committedOps              65241019                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    285647658                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.228397                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.959867                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    258985457     90.67%     90.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13101909      4.59%     95.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4996073      1.75%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3878458      1.36%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       853663      0.30%     98.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       408932      0.14%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1059918      0.37%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       213214      0.07%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2150034      0.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    285647658                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013718                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62341934                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862056                       # Number of loads committed
system.cpu2.commit.membars                    2100473                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100473      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41196824     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912244     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031334      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65241019                       # Class of committed instruction
system.cpu2.commit.refs                      21943590                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64190627                       # Number of Instructions Simulated
system.cpu2.committedOps                     65241019                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.488378                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.488378                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            231632574                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               463908                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10953270                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80278595                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15499720                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36761245                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1214340                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1130406                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2711682                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19750394                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13231035                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    271675216                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               140091                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83546211                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3300824                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.068551                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14493915                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12128319                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.289978                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         287819561                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.293925                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.725726                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               234358997     81.43%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33821938     11.75%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10727435      3.73%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6977603      2.42%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1332186      0.46%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  550747      0.19%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   49570      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     935      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     150      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           287819561                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         292225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1279712                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16705924                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.252299                       # Inst execution rate
system.cpu2.iew.exec_refs                    24587123                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6377005                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193969118                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18693134                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051004                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1056301                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6662642                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           76142285                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18210118                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1226836                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72690318                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                971710                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5216936                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1214340                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              7348312                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        69493                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          626091                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17999                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2001                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12451                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2831078                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       581108                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2001                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       365491                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        914221                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41193710                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71751869                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.831236                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34241708                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.249042                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71800013                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92548171                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48263044                       # number of integer regfile writes
system.cpu2.ipc                              0.222798                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.222798                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100683      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46854338     63.39%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19574141     26.48%     92.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5387846      7.29%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73917154                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1550028                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020970                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 380283     24.53%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                923463     59.58%     84.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               246280     15.89%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73366485                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         437348371                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71751857                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         87044891                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72990719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73917154                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151566                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10901265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           144500                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           273                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4722493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    287819561                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.256818                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.741133                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          243110857     84.47%     84.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27816999      9.66%     94.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10364795      3.60%     97.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3256910      1.13%     98.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1982300      0.69%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             466939      0.16%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             510580      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             208988      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             101193      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      287819561                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.256557                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7025245                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          713762                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18693134                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6662642                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       288111786                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2047525641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              209308876                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494357                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7198167                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17545226                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2834698                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                17434                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100254612                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78597356                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52824470                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36827711                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              12810699                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1214340                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22894619                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9330113                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100254600                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28789                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               793                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14375776                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           793                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   359660230                       # The number of ROB reads
system.cpu2.rob.rob_writes                  154505314                       # The number of ROB writes
system.cpu2.timesIdled                          14688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.370436                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10141259                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11741586                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1320470                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15074319                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            514748                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         526312                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11564                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17330129                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19056                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050216                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           939691                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569047                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2079839                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151383                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8802126                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58543768                       # Number of instructions committed
system.cpu3.commit.committedOps              59594190                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    255702546                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.233061                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.983621                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    231917429     90.70%     90.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11647808      4.56%     95.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4307550      1.68%     96.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3374151      1.32%     98.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       763845      0.30%     98.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       358264      0.14%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1052203      0.41%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       201457      0.08%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2079839      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    255702546                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865460                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56842861                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731779                       # Number of loads committed
system.cpu3.commit.membars                    2100502                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100502      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37248254     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781995     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463295      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59594190                       # Class of committed instruction
system.cpu3.commit.refs                      20245302                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58543768                       # Number of Instructions Simulated
system.cpu3.committedOps                     59594190                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.401324                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.401324                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            209592719                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               402947                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9664967                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71583834                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12974807                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31243089                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                940783                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1000208                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2678292                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17330129                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11384246                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    243785733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                90826                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74211639                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2643124                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067257                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12322376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10656007                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.288010                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         257429690                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.292363                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.724940                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               209868350     81.52%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30186255     11.73%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9413523      3.66%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6187194      2.40%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1214342      0.47%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  530053      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29472      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     370      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     131      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           257429690                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         240372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              993727                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14884436                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.254868                       # Inst execution rate
system.cpu3.iew.exec_refs                    22441220                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5702744                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171518940                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17048878                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051092                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           818923                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5890032                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68378015                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16738476                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           957137                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65671844                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                869475                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              5088492                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                940783                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7219315                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        66649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          525886                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14913                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1362                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10661                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2317099                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       376509                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1362                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257352                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        736375                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37840446                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64886710                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.837477                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31690521                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.251821                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64927095                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83346939                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43793688                       # number of integer regfile writes
system.cpu3.ipc                              0.227204                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.227204                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100731      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41812427     62.75%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18025426     27.05%     92.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4690249      7.04%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66628981                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1526143                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022905                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 373211     24.45%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                912067     59.76%     84.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               240863     15.78%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66054379                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         392345806                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64886698                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77162785                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65226314                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66628981                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151701                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8783824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           132037                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           318                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3709111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    257429690                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.258824                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.750892                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          217431204     84.46%     84.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24967794      9.70%     94.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9021085      3.50%     97.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2834332      1.10%     98.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1934614      0.75%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             450055      0.17%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             496174      0.19%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             205210      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              89222      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      257429690                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.258583                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6755469                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          651199                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17048878                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5890032                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu3.numCycles                       257670062                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2077966310                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              186695339                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39880124                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7190319                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14706986                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2709970                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20918                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89328450                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70289836                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47425794                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31507934                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              13336612                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                940783                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             23552680                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7545670                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89328438                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25968                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               848                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14409944                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           848                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   322017788                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138523770                       # The number of ROB writes
system.cpu3.timesIdled                           9636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3134260                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               182751                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3579406                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 10                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17179894                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7687059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15336934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       860460                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        44333                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69206830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5763433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139219729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5807766                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4422198                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3785670                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3864097                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1044                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            603                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3256792                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3256766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4422198                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6504                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23015873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23015873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    733736576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               733736576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1398                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7687142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7687142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7687142                       # Request fanout histogram
system.membus.respLayer1.occupancy        40624309515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32559204801                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8528449241.666667                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   52046068199.240082                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 501857206500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   144407245000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1023413909000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13200547                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13200547                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13200547                       # number of overall hits
system.cpu2.icache.overall_hits::total       13200547                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30488                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30488                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30488                       # number of overall misses
system.cpu2.icache.overall_misses::total        30488                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    569117499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    569117499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    569117499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    569117499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13231035                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13231035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13231035                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13231035                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002304                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002304                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002304                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002304                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18666.934499                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18666.934499                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18666.934499                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18666.934499                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    28.285714                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26412                       # number of writebacks
system.cpu2.icache.writebacks::total            26412                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4044                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4044                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4044                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4044                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26444                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26444                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26444                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26444                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    499724499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    499724499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    499724499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    499724499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001999                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001999                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001999                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001999                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18897.462525                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18897.462525                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18897.462525                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18897.462525                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26412                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13200547                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13200547                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30488                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30488                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    569117499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    569117499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13231035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13231035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002304                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002304                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18666.934499                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18666.934499                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4044                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4044                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26444                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26444                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    499724499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    499724499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18897.462525                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18897.462525                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990145                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12884468                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26412                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           487.826291                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        351485500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990145                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26488514                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26488514                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17305812                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17305812                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17305812                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17305812                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5012506                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5012506                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5012506                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5012506                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 551609220248                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 551609220248                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 551609220248                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 551609220248                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22318318                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22318318                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22318318                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22318318                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224592                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224592                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224592                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224592                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 110046.595505                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110046.595505                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 110046.595505                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110046.595505                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5937345                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       216270                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            75827                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2697                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.301199                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.189099                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1464747                       # number of writebacks
system.cpu2.dcache.writebacks::total          1464747                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3961277                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3961277                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3961277                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3961277                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1051229                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051229                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1051229                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1051229                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 107040998385                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 107040998385                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 107040998385                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 107040998385                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047102                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047102                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047102                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047102                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101824.624687                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101824.624687                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101824.624687                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101824.624687                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1464747                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14373912                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14373912                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2913482                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2913482                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 286354681000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 286354681000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17287394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17287394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.168532                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.168532                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98286.064922                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98286.064922                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2323422                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2323422                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       590060                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590060                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  53547151000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53547151000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034132                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034132                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90748.654374                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90748.654374                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2931900                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2931900                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2099024                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2099024                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 265254539248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 265254539248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.417224                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.417224                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 126370.417512                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 126370.417512                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1637855                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1637855                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461169                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461169                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  53493847385                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  53493847385                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091667                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091667                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115996.190952                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115996.190952                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          350                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          189                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4787000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4787000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.350649                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.350649                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25328.042328                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25328.042328                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           94                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           95                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3019500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3019500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.176252                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.176252                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31784.210526                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31784.210526                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1477000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1477000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.443299                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.443299                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8587.209302                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8587.209302                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1331000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1331000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.440722                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.440722                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7783.625731                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7783.625731                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       441500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       441500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       416500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       416500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634852                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634852                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415336                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415336                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46883418500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46883418500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050188                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050188                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395487                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395487                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112880.700204                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112880.700204                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415336                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415336                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46468082500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46468082500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395487                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395487                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111880.700204                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111880.700204                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.174427                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19406992                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1466414                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.234320                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        351497000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.174427                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.880451                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.880451                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48205312                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48205312                       # Number of data accesses
system.cpu3.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7750962686.567164                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   49300314525.554138                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 501856505000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   129192154000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1038629000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11365729                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11365729                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11365729                       # number of overall hits
system.cpu3.icache.overall_hits::total       11365729                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18517                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18517                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18517                       # number of overall misses
system.cpu3.icache.overall_misses::total        18517                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    391591499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    391591499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    391591499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    391591499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11384246                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11384246                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11384246                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11384246                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001627                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001627                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001627                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001627                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21147.675055                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21147.675055                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21147.675055                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21147.675055                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    52.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16131                       # number of writebacks
system.cpu3.icache.writebacks::total            16131                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2354                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2354                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2354                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2354                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16163                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16163                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16163                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16163                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    346681499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    346681499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    346681499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    346681499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001420                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001420                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001420                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001420                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21449.081173                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21449.081173                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21449.081173                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21449.081173                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16131                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11365729                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11365729                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18517                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18517                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    391591499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    391591499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11384246                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11384246                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001627                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001627                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21147.675055                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21147.675055                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2354                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2354                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16163                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16163                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    346681499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    346681499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001420                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001420                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21449.081173                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21449.081173                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990157                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10349302                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16131                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           641.578451                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        357263500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990157                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999692                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999692                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22784655                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22784655                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15568486                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15568486                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15568486                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15568486                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4823059                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4823059                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4823059                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4823059                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 547025123599                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 547025123599                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 547025123599                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 547025123599                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20391545                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20391545                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20391545                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20391545                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.236522                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.236522                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.236522                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.236522                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 113418.708666                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113418.708666                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 113418.708666                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113418.708666                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5864851                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       217191                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            72842                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2704                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.514689                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.322115                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1333569                       # number of writebacks
system.cpu3.dcache.writebacks::total          1333569                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3846701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3846701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3846701                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3846701                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       976358                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       976358                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       976358                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       976358                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 101238356457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 101238356457                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 101238356457                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 101238356457                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047881                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047881                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047881                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047881                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103689.790484                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103689.790484                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103689.790484                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103689.790484                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1333569                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13099973                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13099973                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2828701                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2828701                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 284241527500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 284241527500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15928674                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15928674                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.177585                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.177585                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100484.825897                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100484.825897                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2270626                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2270626                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       558075                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       558075                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51873796000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51873796000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.035036                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035036                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 92951.298661                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92951.298661                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2468513                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2468513                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1994358                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1994358                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 262783596099                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 262783596099                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462871                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462871                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.446878                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.446878                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 131763.502891                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 131763.502891                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1576075                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1576075                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418283                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418283                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  49364560457                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  49364560457                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093725                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093725                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 118017.133034                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 118017.133034                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          371                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          371                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5671500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5671500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.353659                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.353659                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27938.423645                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27938.423645                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          109                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.163763                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.163763                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32851.063830                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32851.063830                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1509500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1509500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.456790                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.456790                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8159.459459                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8159.459459                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1373500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1373500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.437037                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.437037                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7759.887006                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7759.887006                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       561500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       561500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       520500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       520500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691395                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691395                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358821                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358821                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39180967500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39180967500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050216                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050216                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341664                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341664                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109193.629971                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109193.629971                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358821                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358821                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38822146500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38822146500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341664                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341664                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108193.629971                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108193.629971                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.937644                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17594118                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1335001                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.179105                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        357275000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.937644                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.904301                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.904301                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44220506                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44220506                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    309391423.076923                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   495861804.494956                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1474083000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1163799065500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4022088500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    205900669                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       205900669                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    205900669                       # number of overall hits
system.cpu0.icache.overall_hits::total      205900669                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36719147                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36719147                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36719147                       # number of overall misses
system.cpu0.icache.overall_misses::total     36719147                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 478452283999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 478452283999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 478452283999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 478452283999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242619816                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242619816                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242619816                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242619816                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151344                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13030.048982                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13030.048982                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13030.048982                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13030.048982                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1704                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.842105                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34637367                       # number of writebacks
system.cpu0.icache.writebacks::total         34637367                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2081746                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2081746                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2081746                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2081746                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34637401                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34637401                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34637401                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34637401                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424385182000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424385182000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424385182000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424385182000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142764                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142764                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142764                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142764                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12252.223601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12252.223601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12252.223601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12252.223601                       # average overall mshr miss latency
system.cpu0.icache.replacements              34637367                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    205900669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      205900669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36719147                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36719147                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 478452283999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 478452283999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242619816                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242619816                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13030.048982                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13030.048982                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2081746                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2081746                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34637401                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34637401                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424385182000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424385182000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12252.223601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12252.223601                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240537822                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34637367                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.944460                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        519877031                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       519877031                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480781588                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480781588                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480781588                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480781588                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46558053                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46558053                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46558053                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46558053                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1348678423965                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1348678423965                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1348678423965                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1348678423965                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527339641                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527339641                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527339641                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527339641                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088289                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088289                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088289                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088289                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28967.672337                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28967.672337                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28967.672337                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28967.672337                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11226978                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       258920                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           191820                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2965                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.528714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.325464                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30521149                       # number of writebacks
system.cpu0.dcache.writebacks::total         30521149                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16501894                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16501894                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16501894                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16501894                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30056159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30056159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30056159                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30056159                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 526676550241                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 526676550241                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 526676550241                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 526676550241                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056996                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056996                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056996                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056996                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17523.082382                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17523.082382                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17523.082382                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17523.082382                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30521149                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    343394866                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      343394866                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37693612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37693612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 888885010500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 888885010500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381088478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381088478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23581.847516                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23581.847516                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10872404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10872404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26821208                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26821208                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 414769738500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 414769738500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15464.245253                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15464.245253                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137386722                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137386722                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8864441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8864441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 459793413465                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 459793413465                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251163                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251163                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060611                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060611                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51869.420019                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51869.420019                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5629490                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5629490                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3234951                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3234951                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 111906811741                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 111906811741                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022119                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022119                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34593.046924                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34593.046924                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2321                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2321                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1859                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1859                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10586500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10586500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444737                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444737                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5694.728349                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5694.728349                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1792                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           67                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2088000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016029                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016029                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 31164.179104                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31164.179104                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3846                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3846                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          210                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          210                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1856000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1856000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051775                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051775                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8838.095238                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8838.095238                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          208                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          208                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1651000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1651000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051282                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051282                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7937.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7937.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        47000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        47000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584150                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584150                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466327                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466327                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52807457000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52807457000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443919                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443919                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113241.259888                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113241.259888                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466327                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466327                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52341130000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52341130000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443919                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443919                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112241.259888                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112241.259888                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996746                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          511893773                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30522249                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.771168                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996746                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087318989                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087318989                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34571175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28570906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27702                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              276515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              266175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              257180                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64008588                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34571175                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28570906                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27702                       # number of overall hits
system.l2.overall_hits::.cpu1.data             276515                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24525                       # number of overall hits
system.l2.overall_hits::.cpu2.data             266175                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14410                       # number of overall hits
system.l2.overall_hits::.cpu3.data             257180                       # number of overall hits
system.l2.overall_hits::total                64008588                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             66225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1947720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1266552                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1196537                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1074419                       # number of demand (read+write) misses
system.l2.demand_misses::total                5558824                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            66225                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1947720                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3699                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1266552                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1919                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1196537                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1753                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1074419                       # number of overall misses
system.l2.overall_misses::total               5558824                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5654029487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 214661011031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    382819998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 154304711802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    182532497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 146966451302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    158018999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 133893220159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     656202795275                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5654029487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 214661011031                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    382819998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 154304711802                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    182532497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 146966451302                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    158018999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 133893220159                       # number of overall miss cycles
system.l2.overall_miss_latency::total    656202795275                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34637400                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30518626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1543067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1462712                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1331599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69567412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34637400                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30518626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1543067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1462712                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1331599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69567412                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.117799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.820802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.072568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.818026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.108458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.806864                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079906                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.117799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.820802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.072568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.818026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.108458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.806864                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079906                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85376.058694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110211.432357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103492.835361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121830.538187                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95118.549766                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122826.499558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90142.041643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124619.185028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118047.053707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85376.058694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110211.432357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103492.835361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121830.538187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95118.549766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122826.499558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90142.041643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124619.185028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118047.053707                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3910339                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    111379                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.108405                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1925478                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3785670                       # number of writebacks
system.l2.writebacks::total                   3785670                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         141075                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          52666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          51927                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          52096                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              298594                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        141075                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         52666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         51927                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         52096                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             298594                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1806645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1213886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1144610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1022323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5260230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1806645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1213886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1144610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1022323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2432100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7692330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4989699489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 186022994133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    331448498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 136747718465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    149728997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 130196955408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    124311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 118245963677                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 576808819667                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4989699489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 186022994133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    331448498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 136747718465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    149728997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 130196955408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    124311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 118245963677                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 255462118163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 832270937830                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.109869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.786671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.063417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.782526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.089897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.767741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075613                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.109869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.786671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.063417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.782526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.089897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.767741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110574                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75389.047367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102965.991732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96072.028406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112652.850815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89283.838402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113747.875178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85554.714384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115663.996288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109654.676633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75389.047367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102965.991732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96072.028406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112652.850815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89283.838402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113747.875178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85554.714384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115663.996288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 105037.670393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108194.908153                       # average overall mshr miss latency
system.l2.replacements                       13430503                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8102098                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8102098                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8102098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8102098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61030219                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61030219                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61030219                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61030219                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2432100                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2432100                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 255462118163                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 255462118163                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 105037.670393                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105037.670393                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   64                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                164                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.813559                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.708333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.683333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.672131                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.719298                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4427.083333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   897.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1481.707317                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           164                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       966000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       684000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       820000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       837500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3307500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.813559                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.708333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.683333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.672131                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.719298                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20117.647059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20426.829268                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20167.682927                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        86500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       146500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.972222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.694444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.837838                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.824818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2727.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data         3460                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1296.460177                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       712000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       447500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       487000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       625500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2272000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.972222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.837838                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.817518                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20342.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20340.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20291.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20177.419355                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2547292                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            87078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            87879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            93786                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2816035                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1153673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         840867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         785382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         680487                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3460409                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 130429086169                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 102700121200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  96860081196                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  85212955751                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  415202244316                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3700965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       927945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       873261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       774273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6276444                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.311722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.906160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.899367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.878872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113055.507210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122135.987261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 123328.623773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125223.488106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119986.465275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       110011                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        32741                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        32350                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        33026                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           208128                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1043662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       808126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       753032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       647461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3252281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111792755001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91266548515                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  86040617994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75283610561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 364383532071                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.281997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.870877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.862322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.836218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107115.862225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112936.037839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 114258.913292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 116275.127863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112039.375463                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34571175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34637812                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        66225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            73596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5654029487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    382819998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    182532497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    158018999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6377400981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34637400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34711408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.117799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.072568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.108458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85376.058694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103492.835361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95118.549766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90142.041643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86654.179317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          249                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          242                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          300                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           830                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4989699489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    331448498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    149728997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    124311000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5595187984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.109869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.063417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.089897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75389.047367                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96072.028406                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89283.838402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85554.714384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76892.889316                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26023614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       189437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       178296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       163394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26554741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       794047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       425685                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       411155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       393932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2024819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  84231924862                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  51604590602                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50106370106                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  48680264408                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 234623149978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26817661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       615122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589451                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       557326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28579560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.692033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.697522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.706825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106079.268434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121227.176438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121867.349554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123575.298295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115873.641041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        31064                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19925                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        19577                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        19070                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        89636                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       762983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       405760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       391578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       374862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1935183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74230239132                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  45481169950                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  44156337414                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42962353116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 206830099612                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.659642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.664310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.672608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97289.505968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112088.845500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112765.112989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114608.450886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106878.832447                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          197                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          155                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          187                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               668                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1927                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2078                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1950                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1788                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            7743                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     27056264                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     27680759                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     24564276                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     21912284                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    101213583                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2233                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         2137                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1917                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          8411                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.907250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.930587                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.912494                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.932707                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.920580                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14040.614427                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13320.865736                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12597.064615                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 12255.192394                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13071.623789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          326                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          318                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          310                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          289                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1243                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1601                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1760                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1640                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1499                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6500                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33285685                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     36803628                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     34333902                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     31324192                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    135747407                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.753766                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.788177                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.767431                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.781951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.772798                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20790.559026                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20911.152273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20935.306098                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20896.725817                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20884.216462                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999894                       # Cycle average of tags in use
system.l2.tags.total_refs                   140804755                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13432410                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.482464                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.665037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.118170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.769558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.921247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.031080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.829787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.753488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.898969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.079971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.168274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.217171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1123100514                       # Number of tag accesses
system.l2.tags.data_accesses               1123100514                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4235840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     115747584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        220800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      77762304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        107328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      73324736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         92992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      65505920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    154456192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          491453696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4235840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       220800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       107328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        92992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4656960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242282880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242282880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1808556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1215036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1145699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1023530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2413378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7678964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3785670                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3785670                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3627131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99114135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           189070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66587511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            91904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         62787642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            79629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         56092425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    132260142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             420829589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3627131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       189070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        91904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        79629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3987734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207465740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207465740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207465740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3627131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99114135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          189070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66587511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           91904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        62787642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           79629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        56092425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    132260142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            628295329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3737701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1754806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1209174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1138196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1014665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2413213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003846277250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14930845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3520168                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7678964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3785670                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7678964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3785670                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  76146                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47969                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            435104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            435632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            439347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            484611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            881854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            518732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            462920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            448198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            437141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            466647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           442180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           437486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           427839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           428375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           425655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           431097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            237194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           230748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 394332744646                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38014090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            536885582146                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51866.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70616.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3891587                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1625097                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7678964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3785670                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1580287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1659766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1295393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  811676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  412771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  178692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  132967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  104227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   86987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   90636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 166849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 280518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 231025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 149558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 134004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 113644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  84639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  52504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  23856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  12819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 145859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 204549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 231248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 241675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 238386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 233013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 230719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 230805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 208157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  28114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  31221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  33689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  34883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  36237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  36723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  37040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  37625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  39533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  44808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5823803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.624886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.172833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.303808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4478684     76.90%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       730114     12.54%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       237209      4.07%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       134789      2.31%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44651      0.77%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26577      0.46%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17051      0.29%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13646      0.23%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141082      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5823803                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.889709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.460454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.844897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231156    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.642398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214151     92.64%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1540      0.67%     93.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10791      4.67%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3301      1.43%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              950      0.41%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              314      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               88      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              486580352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4873344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239211200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               491453696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242282880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       416.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    420.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1167821130500                       # Total gap between requests
system.mem_ctrls.avgGap                     101862.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4235776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    112307584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       220800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77387136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       107328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     72844544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        92992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     64938560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    154445632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239211200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3627075.931525727268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 96168478.893644005060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 189070.046593795472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66266256.382610447705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 91904.483518201450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62376455.290687426925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 79628.631217618778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 55606596.761476367712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 132251099.811812445521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204835474.319554924965                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1808556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1215036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1145699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1023530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2413378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3785670                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2247019042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 111365899707                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    186009525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  86150201858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     79177261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  82508735573                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     63118010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  75684419587                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 178601001583                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28204966050581                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33950.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61577.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53915.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70903.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47213.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72016.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43439.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73944.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74004.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7450455.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20140669080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10705008105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24964438800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9716800320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92186780400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     186706212060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     291217039680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       635636948445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.293059                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 754873632703                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38996100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 373951421297                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21441327180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11396324280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29319681720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9793837080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92186780400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     341612864550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     160769332320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       666520147530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.738204                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 414181614677                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38996100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 714643439323                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7632208323.308270                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49485931718.713852                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        73000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 501856959500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   152737447000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1015083707000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15283831                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15283831                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15283831                       # number of overall hits
system.cpu1.icache.overall_hits::total       15283831                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35849                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35849                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35849                       # number of overall misses
system.cpu1.icache.overall_misses::total        35849                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    837907000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    837907000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    837907000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    837907000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15319680                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15319680                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15319680                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15319680                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002340                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23373.232168                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23373.232168                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23373.232168                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23373.232168                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          389                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31369                       # number of writebacks
system.cpu1.icache.writebacks::total            31369                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4448                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4448                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4448                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4448                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31401                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31401                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    743572500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    743572500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    743572500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    743572500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002050                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002050                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002050                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002050                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23679.898729                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23679.898729                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23679.898729                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23679.898729                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31369                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15283831                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15283831                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35849                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35849                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    837907000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    837907000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15319680                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15319680                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23373.232168                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23373.232168                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4448                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4448                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31401                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31401                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    743572500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    743572500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23679.898729                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23679.898729                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988723                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14437173                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31369                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           460.236954                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        344707500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988723                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999648                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999648                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30670761                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30670761                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18289372                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18289372                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18289372                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18289372                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5160963                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5160963                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5160963                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5160963                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 559351835529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 559351835529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 559351835529                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 559351835529                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23450335                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23450335                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23450335                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23450335                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220081                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220081                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220081                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220081                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108381.291540                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108381.291540                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108381.291540                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108381.291540                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6028438                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       209241                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77869                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2575                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.417689                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.258641                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1545303                       # number of writebacks
system.cpu1.dcache.writebacks::total          1545303                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4060365                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4060365                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4060365                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4060365                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1100598                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1100598                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1100598                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1100598                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110922264833                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110922264833                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110922264833                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110922264833                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046933                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046933                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046933                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046933                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100783.632928                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100783.632928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100783.632928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100783.632928                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1545303                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15238284                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15238284                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2987756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2987756                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 290767596500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 290767596500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18226040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18226040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163928                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163928                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97319.726410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97319.726410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2372059                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2372059                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       615697                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       615697                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  55233465500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55233465500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89708.842986                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89708.842986                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3051088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3051088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2173207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2173207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 268584239029                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 268584239029                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.415981                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.415981                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123588.889153                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123588.889153                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1688306                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1688306                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484901                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484901                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55688799333                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55688799333                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092817                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092817                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114845.709398                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114845.709398                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          199                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5852000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5852000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.389432                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.389432                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29407.035176                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29407.035176                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           97                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3231500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3231500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.189824                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.189824                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33314.432990                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33314.432990                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1276500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1276500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.433243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.433243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8028.301887                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8028.301887                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1135500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1135500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419619                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419619                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7373.376623                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7373.376623                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       124000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       124000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       111000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       111000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603714                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603714                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446509                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446509                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50649253000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50649253000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050223                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050223                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113433.890470                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113433.890470                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446509                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446509                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50202744000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50202744000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112433.890470                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112433.890470                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.826305                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20440022                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1546931                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.213273                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        344719000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.826305                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900822                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900822                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50549830                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50549830                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1167821154000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63293854                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11887768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61473946                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9644833                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4114142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1108                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           628                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1736                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6279767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6279767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34711408                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28582451                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8411                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8411                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103912166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91564754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4638051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        79300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4396534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4002653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208736086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4433585024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3906545536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4017280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197655680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3382784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187357376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2066816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170570624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8905181120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17552312                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242685824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         87151931                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323321                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               80889464     92.81%     92.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5806421      6.66%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84230      0.10%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 342896      0.39%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  28920      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           87151931                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139214969406                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2199598732                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39827127                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2002600964                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24421104                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45786995057                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51958673334                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2320282724                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47276104                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1800185212500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783336                       # Number of bytes of host memory used
host_op_rate                                   126544                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19577.90                       # Real time elapsed on the host
host_tick_rate                               32299895                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463097768                       # Number of instructions simulated
sim_ops                                    2477468868                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.632364                       # Number of seconds simulated
sim_ticks                                632364058500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.259049                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90527015                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100296886                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10621268                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124474286                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9010828                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9240646                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          229818                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168957223                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       143341                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24261                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10085322                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67337684                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9230609                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5849192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      271325676                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           274807666                       # Number of instructions committed
system.cpu0.commit.committedOps             277707928                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1209724660                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.229563                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.938506                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1088861107     90.01%     90.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62978915      5.21%     95.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23824038      1.97%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14570549      1.20%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4969705      0.41%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3180286      0.26%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1021989      0.08%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1087462      0.09%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9230609      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1209724660                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7499313                       # Number of function calls committed.
system.cpu0.commit.int_insts                263620855                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63746780                       # Number of loads committed
system.cpu0.commit.membars                    4356355                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4357190      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203588017     73.31%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63770569     22.96%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5885904      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        277707928                       # Class of committed instruction
system.cpu0.commit.refs                      69657011                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  274807666                       # Number of Instructions Simulated
system.cpu0.committedOps                    277707928                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.585093                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.585093                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            835281232                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               541895                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75990094                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             593098914                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98737829                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                299039867                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10086910                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               450493                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9075498                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168957223                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102057595                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1125544932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1634102                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     689923340                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1478                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         8697                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21248492                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134091                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116041881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99537843                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.547550                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1252221336                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.559498                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.955375                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               811371727     64.79%     64.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               261158011     20.86%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142449761     11.38%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17393510      1.39%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5088530      0.41%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9798353      0.78%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1720920      0.14%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3218305      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22219      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1252221336                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2183                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1391                       # number of floating regfile writes
system.cpu0.idleCycles                        7797443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10683773                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107465566                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.367720                       # Inst execution rate
system.cpu0.iew.exec_refs                   116401797                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7023270                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              145899111                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125009040                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2997688                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6823391                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9442124                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          548184680                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109378527                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9485889                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            463334190                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1114370                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             44682795                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10086910                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46358822                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1006170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          188997                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          676                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1247                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11346                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61262260                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3531893                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1247                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4818142                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5865631                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                339184841                       # num instructions consuming a value
system.cpu0.iew.wb_count                    449076864                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753983                       # average fanout of values written-back
system.cpu0.iew.wb_producers                255739657                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.356405                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     450320401                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               601680175                       # number of integer regfile reads
system.cpu0.int_regfile_writes              340162835                       # number of integer regfile writes
system.cpu0.ipc                              0.218098                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.218098                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4359317      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            348596899     73.73%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32733      0.01%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83093      0.02%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                876      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                53      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           112705884     23.84%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7039853      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            545      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             472820078                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2360                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4659                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2278                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2609                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1490309                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003152                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 692362     46.46%     46.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    104      0.01%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                768924     51.59%     98.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28794      1.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               45      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             469948710                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2200191767                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    449074586                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        818659869                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 537883876                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                472820078                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10300804                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      270476755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           844624                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4451612                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    129268046                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1252221336                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.377585                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.872822                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          979473472     78.22%     78.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147109706     11.75%     89.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84598555      6.76%     96.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22348914      1.78%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9290625      0.74%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5618167      0.45%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2667557      0.21%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             706877      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             407463      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1252221336                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.375248                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6077721                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          956673                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125009040                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9442124                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3401                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1260018779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4709404                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              253585906                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205356441                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5553817                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107010196                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48310940                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1164644                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            757615508                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             571321769                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          429465684                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                296958806                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6811093                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10086910                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             64188177                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               224109248                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2352                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       757613156                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     520391341                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3168060                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30027694                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3167748                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1749519686                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1140861602                       # The number of ROB writes
system.cpu0.timesIdled                         333900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  698                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.835019                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               83061314                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91441951                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9067382                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110496477                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8222246                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8233760                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11514                       # Number of indirect misses.
system.cpu1.branchPred.lookups              152210632                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       129512                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1680                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8875943                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64140716                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9269603                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5802840                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      242884677                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259200699                       # Number of instructions committed
system.cpu1.commit.committedOps             262100886                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1066136485                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.245842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.980910                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    954340468     89.51%     89.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57109049      5.36%     94.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22460721      2.11%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13753815      1.29%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4509433      0.42%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2624356      0.25%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       990666      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1078374      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9269603      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1066136485                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7090024                       # Number of function calls committed.
system.cpu1.commit.int_insts                248103642                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60505999                       # Number of loads committed
system.cpu1.commit.membars                    4350612                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4350612      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192781547     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60507679     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4460896      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262100886                       # Class of committed instruction
system.cpu1.commit.refs                      64968575                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259200699                       # Number of Instructions Simulated
system.cpu1.committedOps                    262100886                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.260595                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.260595                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            735021821                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               193081                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            70991652                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             541956778                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80540396                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271008987                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8876497                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               173494                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8322930                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  152210632                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92418066                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    997481030                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1456895                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     621819161                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               18135872                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.137828                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          97221653                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91283560                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.563064                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1103770631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.571199                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.945070                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               703272052     63.72%     63.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               234727995     21.27%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               135789560     12.30%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14877601      1.35%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3220315      0.29%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7635891      0.69%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1259052      0.11%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2987299      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     866      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1103770631                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         578526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9456207                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101458570                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.393741                       # Inst execution rate
system.cpu1.iew.exec_refs                   108631901                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5225373                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               96268552                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116015915                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2798418                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4795238                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7343852                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          504134200                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103406528                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8583453                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            434827217                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                736883                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             47001234                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8876497                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             48020033                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       961733                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10916                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55509916                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2881276                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           210                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4278117                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5178090                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                317764145                       # num instructions consuming a value
system.cpu1.iew.wb_count                    421013306                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.759318                       # average fanout of values written-back
system.cpu1.iew.wb_producers                241283978                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.381232                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     422331805                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               563405989                       # number of integer regfile reads
system.cpu1.int_regfile_writes              319380037                       # number of integer regfile writes
system.cpu1.ipc                              0.234709                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234709                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4351098      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327435605     73.84%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  87      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106387307     23.99%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5236477      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             443410670                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1460341                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003293                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 720432     49.33%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     49.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                739883     50.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   26      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             440519913                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1992933979                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    421013306                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        746167602                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 494345269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                443410670                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9788931                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      242033314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           881667                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3986091                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    106983115                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1103770631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.401724                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.904301                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          851218743     77.12%     77.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          134071968     12.15%     89.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79353145      7.19%     96.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20765361      1.88%     98.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8846798      0.80%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5647614      0.51%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2761124      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             702701      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             403177      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1103770631                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.401513                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5782457                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          820237                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116015915                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7343852                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    486                       # number of misc regfile reads
system.cpu1.numCycles                      1104349157                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   160138183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              203309861                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194144208                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3570464                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87622455                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              45628217                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               934573                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            691688486                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             523525277                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          394450154                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                269740110                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6549050                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8876497                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59353401                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               200305946                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       691688486                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     474868307                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2993985                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25833681                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2995335                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1561849741                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1047935345                       # The number of ROB writes
system.cpu1.timesIdled                           5257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.997541                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               85662890                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            95183589                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10145136                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        105898216                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8609214                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9223043                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          613829                       # Number of indirect misses.
system.cpu2.branchPred.lookups              147919919                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       130173                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1726                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9045006                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61467078                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9374436                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4944341                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      218170798                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249387260                       # Number of instructions committed
system.cpu2.commit.committedOps             251858209                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    942239280                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.267298                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.021745                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    833291060     88.44%     88.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57715296      6.13%     94.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     21003876      2.23%     96.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12574074      1.33%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4483547      0.48%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2288645      0.24%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       518384      0.06%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       989962      0.11%     99.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9374436      0.99%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    942239280                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6582351                       # Number of function calls committed.
system.cpu2.commit.int_insts                238507664                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58309799                       # Number of loads committed
system.cpu2.commit.membars                    3706755                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3706755      1.47%      1.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185595638     73.69%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58311525     23.15%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4244137      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251858209                       # Class of committed instruction
system.cpu2.commit.refs                      62555662                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249387260                       # Number of Instructions Simulated
system.cpu2.committedOps                    251858209                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.919243                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.919243                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            598944189                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1104431                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72345962                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             517808792                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84346714                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                277927674                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9045521                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               539736                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6530411                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  147919919                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 91392499                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    869156797                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1470469                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     601442039                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20291302                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.151339                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          97492023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          94272104                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.615343                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         976794509                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.625889                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.962070                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               583511872     59.74%     59.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               234365875     23.99%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               132172039     13.53%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12708196      1.30%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2716043      0.28%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6822862      0.70%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1940122      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2548967      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    8533      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           976794509                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         614735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9535988                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96425292                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.421417                       # Inst execution rate
system.cpu2.iew.exec_refs                   102420809                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5026805                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               76733118                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            107988488                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2145140                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11533840                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6690954                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          469176049                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97394004                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8317641                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            411896545                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                739148                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             49168114                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9045521                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             50119461                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       945215                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10593                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     49678689                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2445091                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           173                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3767522                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5768466                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                292889143                       # num instructions consuming a value
system.cpu2.iew.wb_count                    398598646                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772054                       # average fanout of values written-back
system.cpu2.iew.wb_producers                226126336                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.407811                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     399587421                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               534254970                       # number of integer regfile reads
system.cpu2.int_regfile_writes              301585305                       # number of integer regfile writes
system.cpu2.ipc                              0.255151                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.255151                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3707213      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            311315535     74.08%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  90      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100152021     23.83%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5039231      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             420214186                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1659227                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003949                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 926648     55.85%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     55.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                732555     44.15%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   24      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             418166200                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1819852181                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    398598646                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        686493972                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461388183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                420214186                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7787866                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      217317840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           970073                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2843525                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     89440944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    976794509                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.430197                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.912771                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          732772690     75.02%     75.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130778370     13.39%     88.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78863978      8.07%     96.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18758352      1.92%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7329620      0.75%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5111332      0.52%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2100071      0.21%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             683530      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             396566      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      976794509                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.429927                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5076951                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          777710                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           107988488                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6690954                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    458                       # number of misc regfile reads
system.cpu2.numCycles                       977409244                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   287078223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              191866613                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186967286                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2930639                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92440312                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              45032258                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               918508                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            651137000                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             494267064                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          370733757                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                274258980                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6849184                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9045521                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             57932134                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               183766471                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       651137000                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     351250949                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2317732                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23668534                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2319379                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1402891784                       # The number of ROB reads
system.cpu2.rob.rob_writes                  974731650                       # The number of ROB writes
system.cpu2.timesIdled                           5482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.778213                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75348028                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82097946                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7475473                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         95059932                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6450266                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6464954                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           14688                       # Number of indirect misses.
system.cpu3.branchPred.lookups              131673553                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       121927                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1658                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7290354                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58407307                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10884158                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3792007                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      210213737                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238783089                       # Number of instructions committed
system.cpu3.commit.committedOps             240677812                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    800192237                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.300775                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.138144                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    705856255     88.21%     88.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     47046283      5.88%     94.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17327026      2.17%     96.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11193732      1.40%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4004029      0.50%     98.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2094421      0.26%     98.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       669535      0.08%     98.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1116798      0.14%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10884158      1.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    800192237                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5791743                       # Number of function calls committed.
system.cpu3.commit.int_insts                228189620                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55706950                       # Number of loads committed
system.cpu3.commit.membars                    2842398                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2842398      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178157318     74.02%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             62      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55708608     23.15%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3969330      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240677812                       # Class of committed instruction
system.cpu3.commit.refs                      59677938                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238783089                       # Number of Instructions Simulated
system.cpu3.committedOps                    240677812                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.488842                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.488842                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            496979094                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               186908                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            65959780                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             482677150                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71126681                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                249774699                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7290965                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               168124                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7352663                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  131673553                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 79318889                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    741840835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1337315                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     543954389                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               14952168                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.158057                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83207183                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          81798294                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.652946                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         832524102                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.660922                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.958884                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               477234623     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               208170430     25.00%     82.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               125168295     15.03%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10192695      1.22%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2522748      0.30%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6159707      0.74%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1273272      0.15%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1799189      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           832524102                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         552405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7796851                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91451743                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.473816                       # Inst execution rate
system.cpu3.iew.exec_refs                    98202976                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4746904                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77191959                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103426029                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1731611                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4308365                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6316986                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          450142120                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93456072                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7422289                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            394724941                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                882289                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             47673851                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7290965                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             48808189                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       924147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10992                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47719079                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2345998                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           107                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3306386                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4490465                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                284494399                       # num instructions consuming a value
system.cpu3.iew.wb_count                    382198819                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.770445                       # average fanout of values written-back
system.cpu3.iew.wb_producers                219187426                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.458780                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     383375780                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               512845828                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290501540                       # number of integer regfile writes
system.cpu3.ipc                              0.286628                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.286628                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2842954      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            298382171     74.20%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 105      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96162958     23.91%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4758946      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             402147230                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1997581                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004967                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1258657     63.01%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     63.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                738884     36.99%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   40      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             401301857                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1639808514                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    382198819                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        659606505                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 444074484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                402147230                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6067636                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      209464308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           992371                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2275629                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     88241123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    832524102                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.483046                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.984921                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          606527906     72.85%     72.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118006532     14.17%     87.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72294291      8.68%     95.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18509837      2.22%     97.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7739951      0.93%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5179143      0.62%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3092772      0.37%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             778906      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             394764      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      832524102                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.482725                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4794558                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          828013                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103426029                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6316986                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    556                       # number of misc regfile reads
system.cpu3.numCycles                       833076507                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   431412375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              197118553                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179302521                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3077872                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77453073                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              44457396                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               898379                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            618164327                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             467318106                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          353548077                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                248521836                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6848229                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7290965                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             57434423                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               174245556                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       618164327                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     244705252                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1865766                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23253790                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1867451                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1240195910                       # The number of ROB reads
system.cpu3.rob.rob_writes                  934321325                       # The number of ROB writes
system.cpu3.timesIdled                           5092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4578443                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                36996                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5189029                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             102393027                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     31132160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      61802916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2379356                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       435960                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30144530                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26218752                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62122982                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26654712                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           30668905                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5167697                       # Transaction distribution
system.membus.trans_dist::WritebackClean          370                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25516601                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21766                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5937                       # Transaction distribution
system.membus.trans_dist::ReadExReq            421459                       # Transaction distribution
system.membus.trans_dist::ReadExResp           421377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      30668905                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           181                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     92893198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               92893198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2320534336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2320534336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4503                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          31118248                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                31118248    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            31118248                       # Request fanout histogram
system.membus.respLayer1.occupancy       166723734539                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         89429781637                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                600                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          301                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    477274375.415282                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1329611967.548334                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          301    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       154000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5660297500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            301                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   488704471500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 143659587000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     91386019                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        91386019                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     91386019                       # number of overall hits
system.cpu2.icache.overall_hits::total       91386019                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6480                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6480                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6480                       # number of overall misses
system.cpu2.icache.overall_misses::total         6480                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    541606497                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    541606497                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    541606497                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    541606497                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     91392499                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     91392499                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     91392499                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     91392499                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000071                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000071                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 83581.249537                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83581.249537                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 83581.249537                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83581.249537                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1798                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6022                       # number of writebacks
system.cpu2.icache.writebacks::total             6022                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          458                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          458                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          458                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          458                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6022                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6022                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6022                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6022                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    507901498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    507901498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    507901498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    507901498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 84340.999336                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 84340.999336                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 84340.999336                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 84340.999336                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6022                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     91386019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       91386019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6480                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6480                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    541606497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    541606497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     91392499                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     91392499                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 83581.249537                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83581.249537                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          458                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6022                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6022                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    507901498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    507901498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 84340.999336                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 84340.999336                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           91734564                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6054                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15152.719524                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        182791020                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       182791020                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77336675                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77336675                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77336675                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77336675                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17196839                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17196839                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17196839                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17196839                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1546103619495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1546103619495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1546103619495                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1546103619495                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94533514                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94533514                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94533514                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94533514                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.181913                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.181913                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.181913                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.181913                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89906.268210                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89906.268210                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89906.268210                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89906.268210                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     85961857                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       286938                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1069110                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3938                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.405063                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.863890                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6913024                       # number of writebacks
system.cpu2.dcache.writebacks::total          6913024                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10274766                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10274766                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10274766                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10274766                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6922073                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6922073                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6922073                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6922073                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 737294053623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 737294053623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 737294053623                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 737294053623                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073223                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073223                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073223                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073223                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106513.475605                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106513.475605                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106513.475605                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106513.475605                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6913023                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75969251                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75969251                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15555528                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15555528                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1383517014000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1383517014000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91524779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91524779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.169960                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.169960                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88940.537023                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88940.537023                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8747605                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8747605                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6807923                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6807923                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 722673436000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 722673436000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074383                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074383                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 106151.822810                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 106151.822810                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1367424                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1367424                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1641311                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1641311                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 162586605495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 162586605495                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008735                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008735                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.545515                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.545515                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99058.987294                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99058.987294                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1527161                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1527161                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114150                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114150                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14620617623                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14620617623                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037940                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037940                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128082.502173                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128082.502173                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1232009                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1232009                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3753                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3753                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    106522500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    106522500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1235762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1235762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003037                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003037                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28383.293365                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28383.293365                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          324                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          324                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3429                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3429                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     96548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     96548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002775                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002775                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28156.313794                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28156.313794                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1233637                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1233637                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1714                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1714                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     33161000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     33161000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1235351                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1235351                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001387                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001387                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 19347.141190                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19347.141190                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1701                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1701                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     31525000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     31525000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001377                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001377                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 18533.215755                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18533.215755                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1593500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1593500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1528500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1528500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          364                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            364                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1362                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1362                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     87316498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     87316498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1726                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1726                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.789108                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.789108                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 64109.029369                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 64109.029369                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1362                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1362                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     85954498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     85954498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.789108                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.789108                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 63109.029369                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 63109.029369                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.398592                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86749059                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6921958                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.532445                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.398592                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.981206                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981206                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        200934632                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       200934632                       # Number of data accesses
system.cpu3.numPwrStateTransitions                542                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          272                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    793477724.264706                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2053268158.195739                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          272    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7787653500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            272                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   416538117500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 215825941000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     79312668                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        79312668                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     79312668                       # number of overall hits
system.cpu3.icache.overall_hits::total       79312668                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6221                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6221                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6221                       # number of overall misses
system.cpu3.icache.overall_misses::total         6221                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    493868000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    493868000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    493868000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    493868000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     79318889                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     79318889                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     79318889                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     79318889                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000078                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000078                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 79387.236779                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 79387.236779                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 79387.236779                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 79387.236779                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2075                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   122.058824                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5651                       # number of writebacks
system.cpu3.icache.writebacks::total             5651                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          570                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          570                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          570                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          570                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5651                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5651                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5651                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5651                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    453399000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    453399000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    453399000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    453399000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 80233.410016                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 80233.410016                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 80233.410016                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 80233.410016                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5651                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     79312668                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       79312668                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6221                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6221                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    493868000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    493868000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     79318889                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     79318889                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 79387.236779                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 79387.236779                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          570                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          570                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5651                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5651                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    453399000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    453399000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 80233.410016                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 80233.410016                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80350909                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5683                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14138.819110                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        158643429                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       158643429                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73967960                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73967960                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73967960                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73967960                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16946682                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16946682                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16946682                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16946682                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1514044678523                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1514044678523                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1514044678523                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1514044678523                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90914642                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90914642                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90914642                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90914642                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.186402                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.186402                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.186402                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.186402                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89341.658652                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89341.658652                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89341.658652                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89341.658652                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     83134259                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       295054                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1040660                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4219                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.886091                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.934582                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6205641                       # number of writebacks
system.cpu3.dcache.writebacks::total          6205641                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10732565                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10732565                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10732565                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10732565                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6214117                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6214117                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6214117                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6214117                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 662541008130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 662541008130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 662541008130                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 662541008130                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068351                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068351                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068351                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068351                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106618.689048                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106618.689048                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106618.689048                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106618.689048                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6205640                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72520619                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72520619                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15372088                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15372088                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1354578533000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1354578533000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     87892707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     87892707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.174896                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.174896                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 88119.358476                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88119.358476                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9271832                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9271832                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6100256                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6100256                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 648145155000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 648145155000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069406                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069406                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106248.845130                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106248.845130                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1447341                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1447341                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1574594                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1574594                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 159466145523                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 159466145523                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021935                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021935                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.521055                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.521055                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101274.452667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101274.452667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1460733                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1460733                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113861                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113861                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  14395853130                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14395853130                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037678                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037678                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126433.573656                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126433.573656                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       944069                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       944069                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3709                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3709                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    102631000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    102631000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       947778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       947778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003913                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003913                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27670.800755                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27670.800755                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          367                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          367                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3342                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3342                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     89928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     89928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003526                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003526                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 26908.587672                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26908.587672                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       945832                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       945832                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1533                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1533                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     30386000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     30386000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       947365                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       947365                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001618                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001618                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 19821.265492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19821.265492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1518                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1518                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28912000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28912000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001602                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001602                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 19046.113307                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19046.113307                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       997000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       997000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       953000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       953000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          343                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            343                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     85498999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     85498999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1658                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1658                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.793124                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.793124                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 65018.250190                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 65018.250190                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     84183999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     84183999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.793124                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.793124                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 64018.250190                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 64018.250190                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.443257                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           82094934                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6214304                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.210640                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.443257                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982602                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982602                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        191837165                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       191837165                       # Number of data accesses
system.cpu0.numPwrStateTransitions                172                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    27380755.813953                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   30647318.712270                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    158334000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   630009313500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2354745000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101608301                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101608301                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101608301                       # number of overall hits
system.cpu0.icache.overall_hits::total      101608301                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       449293                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        449293                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       449293                       # number of overall misses
system.cpu0.icache.overall_misses::total       449293                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10104247499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10104247499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10104247499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10104247499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102057594                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102057594                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102057594                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102057594                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004402                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004402                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004402                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004402                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22489.216389                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22489.216389                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22489.216389                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22489.216389                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7205                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              107                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.336449                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       405475                       # number of writebacks
system.cpu0.icache.writebacks::total           405475                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43816                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43816                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43816                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43816                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       405477                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       405477                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       405477                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       405477                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8982556999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8982556999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8982556999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8982556999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003973                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003973                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003973                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003973                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22153.061700                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22153.061700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22153.061700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22153.061700                       # average overall mshr miss latency
system.cpu0.icache.replacements                405475                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101608301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101608301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       449293                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       449293                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10104247499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10104247499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102057594                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102057594                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004402                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004402                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22489.216389                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22489.216389                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43816                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43816                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       405477                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       405477                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8982556999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8982556999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003973                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003973                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22153.061700                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22153.061700                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999842                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102014025                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           405510                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           251.569690                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999842                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        204520666                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       204520666                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88123394                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88123394                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88123394                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88123394                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19378766                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19378766                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19378766                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19378766                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1690460758062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1690460758062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1690460758062                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1690460758062                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107502160                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107502160                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107502160                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107502160                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.180264                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.180264                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.180264                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.180264                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87232.631740                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87232.631740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87232.631740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87232.631740                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     92631808                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       238337                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1228798                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3549                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.384081                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.156100                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9548020                       # number of writebacks
system.cpu0.dcache.writebacks::total          9548020                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9824347                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9824347                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9824347                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9824347                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9554419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9554419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9554419                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9554419                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 942949582390                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 942949582390                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 942949582390                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 942949582390                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088877                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088877                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088877                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088877                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98692.508921                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98692.508921                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98692.508921                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98692.508921                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9548019                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85401404                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85401404                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17681829                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17681829                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1529816845500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1529816845500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103083233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103083233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.171530                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.171530                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86519.151695                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86519.151695                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8293427                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8293427                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9388402                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9388402                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 927065211500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 927065211500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091076                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091076                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98745.794172                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98745.794172                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2721990                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2721990                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1696937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1696937                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 160643912562                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 160643912562                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4418927                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4418927                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.384016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.384016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94666.986790                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94666.986790                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1530920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1530920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       166017                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       166017                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15884370890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15884370890                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037570                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037570                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 95679.182795                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95679.182795                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1475714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1475714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9330                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9330                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    168878000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    168878000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1485044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1485044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006283                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006283                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 18100.535906                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18100.535906                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5676                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5676                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3654                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3654                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    102924000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    102924000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28167.487685                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28167.487685                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1465549                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1465549                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1483                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1483                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31320000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31320000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1467032                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1467032                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001011                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001011                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 21119.352664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21119.352664                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1466                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1466                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     29859000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     29859000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000999                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000999                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20367.667121                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20367.667121                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        95500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        95500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3027                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3027                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    113372997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    113372997                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24261                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24261                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124768                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124768                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37453.913776                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37453.913776                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3026                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3026                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    110343497                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    110343497                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124727                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124727                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36465.134501                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36465.134501                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986527                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          100669150                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9555319                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.535404                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986527                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999579                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999579                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230512281                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230512281                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              357087                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1311803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 923                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              825418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 936                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              666777                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              643287                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3807149                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             357087                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1311803                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                923                       # number of overall hits
system.l2.overall_hits::.cpu1.data             825418                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                936                       # number of overall hits
system.l2.overall_hits::.cpu2.data             666777                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                918                       # number of overall hits
system.l2.overall_hits::.cpu3.data             643287                       # number of overall hits
system.l2.overall_hits::total                 3807149                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8230356                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7110043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6242075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5558156                       # number of demand (read+write) misses
system.l2.demand_misses::total               27203847                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48391                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8230356                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5007                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7110043                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5086                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6242075                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4733                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5558156                       # number of overall misses
system.l2.overall_misses::total              27203847                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4086313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 910237298536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    471336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 805616711630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    486464999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 716486611110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    433093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 643320315108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3081138144883                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4086313500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 910237298536                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    471336500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 805616711630                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    486464999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 716486611110                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    433093500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 643320315108                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3081138144883                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          405478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9542159                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7935461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6908852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6201443                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31010996                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         405478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9542159                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7935461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6908852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6201443                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31010996                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.119343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.862526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.844351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.895984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.844570                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.903489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.837551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.896268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.877232                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.119343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.862526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.844351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.895984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.844570                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.903489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.837551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.896268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.877232                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84443.667211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110595.130823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94135.510286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113306.869119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95647.856665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114783.403133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91505.070780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115743.479512                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113261.118726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84443.667211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110595.130823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94135.510286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113306.869119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95647.856665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114783.403133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91505.070780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115743.479512                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113261.118726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             212245                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6342                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.466572                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3625371                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5167616                       # number of writebacks
system.l2.writebacks::total                   5167616                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          18015                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            750                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13641                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            690                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           9615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           9934                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               53356                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         18015                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           750                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13641                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           690                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          9615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           642                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          9934                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              53356                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8212341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7096402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6232460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5548222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27150491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8212341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7096402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6232460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5548222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4000649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         31151140                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3598853504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 827003971749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    373214003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 733822489274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    393006499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 653557352800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    346001004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 587195087811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2806289976644                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3598853504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 827003971749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    373214003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 733822489274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    393006499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 653557352800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    346001004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 587195087811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 347930555321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3154220531965                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.119173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.860638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.717875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.894265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.729990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.902098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.723943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.894666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.875512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.119173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.860638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.717875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.894265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.729990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.902098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.723943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.894666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.004519                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74476.501469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100702.585505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87670.660794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103407.683115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89400.932439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104863.465277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84576.143730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 105834.822004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103360.560833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74476.501469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100702.585505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87670.660794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103407.683115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89400.932439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104863.465277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84576.143730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 105834.822004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86968.528187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101255.380444                       # average overall mshr miss latency
system.l2.replacements                       57213714                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5496558                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5496558                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           82                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             82                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5496640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5496640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000015                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000015                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           82                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           82                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000015                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000015                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24157707                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24157707                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          370                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            370                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24158077                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24158077                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          370                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          370                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4000649                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4000649                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 347930555321                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 347930555321                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86968.528187                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86968.528187                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             631                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             608                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             339                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             287                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1865                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4697                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7074                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4291                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3804                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19866                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     24904000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     34873499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     20754500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     20608999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    101140998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5328                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7682                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4091                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21731                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.881569                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.920854                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.926782                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.929846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.914178                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5302.107728                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4929.813260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4836.751340                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5417.717928                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5091.160677                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          154                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          282                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          179                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          178                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             793                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4543                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6792                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4112                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3626                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19073                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     99519498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    151578999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     91988498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     83487497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    426574492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.852665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.884145                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.888121                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.886336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.877686                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21906.118864                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22317.284894                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22370.743677                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 23024.682019                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22365.358989                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                365                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          817                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1013                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          863                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          797                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3490                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4125500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3803000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3943000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3095500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     14967000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          897                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          953                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          889                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3855                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.910814                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.907706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.905561                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.896513                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.905318                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5049.571603                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3754.195459                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4568.945539                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3883.939774                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4288.538682                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           29                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            98                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          790                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          991                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          834                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          777                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3392                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17282500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20726000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17860500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16339499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     72208499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.880713                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.887993                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.875131                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.874016                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.879896                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21876.582278                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20914.228052                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21415.467626                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21028.956242                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21287.882960                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            44338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6823                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             7525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         118499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         104043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         107140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         103506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              433188                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15003802500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13655353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14344342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14089713500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57093212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       162837                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       111031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            495829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.727715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.964400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.932226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 126615.435573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131247.210288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 133884.100243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136124.606303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 131797.769098                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4998                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3127                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         1249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2530                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11904                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       113501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       100916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       105891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       100976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         421284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13563763000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12485258500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13211784000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  12911643000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52172448500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.697022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.910252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.909440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.849656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 119503.466930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 123719.316065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124767.770632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127868.434083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123841.514275                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        357087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           923                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             359864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            63217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4086313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    471336500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    486464999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    433093500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5477208499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       405478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         423081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.119343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.844351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.844570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.837551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84443.667211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94135.510286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95647.856665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91505.070780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86641.386004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          750                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          690                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          642                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2151                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        61066                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3598853504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    373214003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    393006499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    346001004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4711075010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.119173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.717875                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.729990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.723943                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.144336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74476.501469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87670.660794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89400.932439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84576.143730                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77147.267055                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1267465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       818595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       662822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       635762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3384644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8111857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7006000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6134935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5454650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26707442                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 895233496036                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 791961358130                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 702142268610                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 629230601608                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3018567724384                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9379322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7824595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6797757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6090412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30092086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.864866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.895382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.902494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.895613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110361.104250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113040.445066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114449.830130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115356.732624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113023.468305                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13017                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10514                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         8366                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        39301                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8098840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6995486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6126569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5447246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26668141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 813440208749                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 721337230774                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 640345568800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 574283444811                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2749406453134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.863478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.894038                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.901263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.894397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.886218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100439.101001                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103114.670056                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104519.441273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105426.383316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103097.042015                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          500                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               500                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          279                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             279                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6856500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6856500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          779                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           779                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.358151                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.358151                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24575.268817                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24575.268817                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          179                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          179                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3491498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3491498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.229782                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.229782                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19505.575419                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19505.575419                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999939                       # Cycle average of tags in use
system.l2.tags.total_refs                    64571875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  57214376                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.128595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.490917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.168427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.831339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.746187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.008610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.685997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.011098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.059614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.986567                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.492046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.089784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.073219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.063431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.156040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 542751336                       # Number of tag accesses
system.l2.tags.data_accesses                542751336                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3092608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     525592064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        272448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     454172160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        281344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     398878592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        261824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     355087808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    252139200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1989778048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3092608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       272448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       281344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       261824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3908224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330732608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330732608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8212376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7096440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6232478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5548247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3939675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            31090282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5167697                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5167697                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4890550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        831154233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           430840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        718213115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           444908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        630773661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           414040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        561524336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    398724748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3146570431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4890550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       430840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       444908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       414040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6180339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      523009813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            523009813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      523009813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4890550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       831154233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          430840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       718213115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          444908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       630773661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          414040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       561524336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    398724748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3669580244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5151354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8160464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7074587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6209584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5527123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3929968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423032750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319676                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319675                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49637018                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4854914                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    31090282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5168067                       # Number of write requests accepted
system.mem_ctrls.readBursts                  31090282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5168067                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 127490                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16713                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1878379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1872646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1828289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1787793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1835325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2109619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2170267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2104714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2125190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2136230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2132729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2034033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1748863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1753648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1707542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1737525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            336654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           352694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293862                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1324108614131                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               154813960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1904660964131                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42764.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61514.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10107797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3223222                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              31090282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5168067                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3539353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4801108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4891103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4463398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3825100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3029920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2247229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1562640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1034167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  655117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 403190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 243118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 129853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  69371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  36480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 134329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 237108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 290617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 314378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 334910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 338767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 342612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 351328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 365963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 353452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 342038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 335519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 332954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22783121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    101.448085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.222559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   115.290004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     17946618     78.77%     78.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3288179     14.43%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       755785      3.32%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       370326      1.63%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       131359      0.58%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        78570      0.34%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48687      0.21%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32007      0.14%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       131590      0.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22783121                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.856942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.363997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.572276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         172611     54.00%     54.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        58603     18.33%     72.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        48433     15.15%     87.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        17916      5.60%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         9342      2.92%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         5897      1.84%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3727      1.17%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         2016      0.63%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          752      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          270      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           65      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.114313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.106029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.547280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           303241     94.86%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4219      1.32%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6959      2.18%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3413      1.07%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1254      0.39%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              437      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319676                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1981618688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8159360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329686528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1989778048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330756288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3133.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       521.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3146.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    523.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  632363945000                       # Total gap between requests
system.mem_ctrls.avgGap                      17440.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3092608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    522269696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       272448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    452773568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       281344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    397413376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       261824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    353735872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    251517952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329686528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4890549.926787150092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 825900348.035039424896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 430840.425444577995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 716001426.573803305626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 444908.271142674377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 628456615.549411416054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 414039.976625268639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 559386428.189925312996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 397742326.780262470245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 521355576.061728358269                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8212376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7096440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6232478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5548247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3939675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5168067                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1601982811                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 486870309577                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    194040017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 439618739410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    208032017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 395251750723                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    174110274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 357288857976                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 223453141326                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15821326046465                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33152.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59284.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45581.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61949.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47323.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63418.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42559.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     64396.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56718.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3061362.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    36.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          80369817780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          42717575010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        109782926400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13235090760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      49917987600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     286670161560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1421346240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       584114905350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        923.700355                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1377104385                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21115900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 609871054115                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82301694720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43744369185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        111291408480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13654992780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      49917987600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     285439878690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2457373920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       588807705375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        931.121397                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4072984607                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21115900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 607175173893                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                562                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          282                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    284360356.382979                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   693501692.833213                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          282    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        93500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2812885500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            282                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   552174438000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  80189620500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92411676                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92411676                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92411676                       # number of overall hits
system.cpu1.icache.overall_hits::total       92411676                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6390                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6390                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6390                       # number of overall misses
system.cpu1.icache.overall_misses::total         6390                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    526831499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    526831499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    526831499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    526831499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92418066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92418066                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92418066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92418066                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000069                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000069                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 82446.243975                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 82446.243975                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 82446.243975                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 82446.243975                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1150                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    44.230769                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5930                       # number of writebacks
system.cpu1.icache.writebacks::total             5930                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          460                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          460                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          460                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          460                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5930                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5930                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5930                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5930                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    492133999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    492133999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    492133999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    492133999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82990.556324                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82990.556324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82990.556324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82990.556324                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5930                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92411676                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92411676                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6390                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6390                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    526831499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    526831499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92418066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92418066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 82446.243975                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 82446.243975                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          460                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          460                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5930                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5930                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    492133999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    492133999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82990.556324                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82990.556324                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93295665                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5962                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15648.383932                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        184842062                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       184842062                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82651611                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82651611                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82651611                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82651611                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17660869                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17660869                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17660869                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17660869                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1581933715585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1581933715585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1581933715585                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1581933715585                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100312480                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100312480                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100312480                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100312480                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176059                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176059                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176059                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176059                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89572.812956                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89572.812956                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89572.812956                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89572.812956                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     88281061                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       248788                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1110321                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3655                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.509494                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.067852                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7940146                       # number of writebacks
system.cpu1.dcache.writebacks::total          7940146                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9712017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9712017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9712017                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9712017                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7948852                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7948852                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7948852                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7948852                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 830258638703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 830258638703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 830258638703                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 830258638703                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079241                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079241                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079241                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079241                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104450.131755                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104450.131755                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104450.131755                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104450.131755                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7940144                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81230880                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81230880                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16070766                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16070766                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1426996778500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1426996778500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97301646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97301646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88794.571366                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88794.571366                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8238962                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8238962                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7831804                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7831804                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 816196020500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 816196020500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080490                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080490                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104215.583089                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104215.583089                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1420731                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1420731                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1590103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1590103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 154936937085                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 154936937085                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.528127                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.528127                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97438.302478                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97438.302478                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1473055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1473055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117048                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117048                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14062618203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14062618203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038876                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038876                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120144.028117                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120144.028117                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1446538                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1446538                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3904                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3904                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    108408500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    108408500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1450442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1450442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002692                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002692                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27768.570697                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27768.570697                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          365                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          365                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3539                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3539                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     96753000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     96753000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002440                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002440                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27339.078836                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27339.078836                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1448192                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1448192                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1830                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1830                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     37975500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     37975500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450022                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450022                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001262                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001262                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20751.639344                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20751.639344                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1813                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1813                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     36224500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     36224500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19980.419195                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19980.419195                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1264000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1264000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1202000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1202000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          350                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            350                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1330                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1330                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     86598499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     86598499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1680                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1680                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.791667                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.791667                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 65111.653383                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 65111.653383                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1330                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1330                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     85268499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     85268499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.791667                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 64111.653383                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 64111.653383                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.961498                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93530837                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7945783                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.771129                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.961498                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214375004                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214375004                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 632364058500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30562205                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10664256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25533255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        52046180                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6839282                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23685                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6322                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30007                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          176                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           497174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          497174                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        423081                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30139124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          779                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          779                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1216431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28659812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23840007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        18066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20756118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18632422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93157599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51900992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1221771456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       759040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1016038720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       770816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    884599872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       723328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    794052928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970617152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        64106060                       # Total snoops (count)
system.tol2bus.snoopTraffic                 333835328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         95144973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.320237                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.538644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67018203     70.44%     70.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26773820     28.14%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 479058      0.50%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 758569      0.80%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 115322      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           95144973                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62092820627                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10396024863                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9382171                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9333345138                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8807198                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14346328403                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         608380658                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11934027956                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9274086                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
