// Seed: 1173314874
module module_0 (
    output wand  id_0#(.id_11(1)),
    output wand  id_1,
    output tri   id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  wand  id_8,
    output tri0  id_9
);
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd89,
    parameter id_6 = 32'd59
) (
    output tri0 id_0,
    output wor id_1,
    input wand id_2,
    input wand _id_3,
    output supply0 id_4
);
  logic _id_6;
  wire [id_6 : id_3] id_7;
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  logic id_8;
endmodule
