
sp-ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b10  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000348  08009ca0  08009ca0  00019ca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fe8  08009fe8  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009fe8  08009fe8  00019fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ff0  08009ff0  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ff0  08009ff0  00019ff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ff4  08009ff4  00019ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009ff8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007d0  200001e8  0800a1e0  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009b8  0800a1e0  000209b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015108  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e4d  00000000  00000000  00035320  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013b8  00000000  00000000  00038170  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001230  00000000  00000000  00039528  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023efd  00000000  00000000  0003a758  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000117bb  00000000  00000000  0005e655  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d681c  00000000  00000000  0006fe10  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014662c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b10  00000000  00000000  001466a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009c88 	.word	0x08009c88

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08009c88 	.word	0x08009c88

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <HTTP_Init>:
#include "SP_HTTP.h"

void HTTP_Init(void) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0

}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
	...

08000eb8 <_LCD_SetRowOffsets>:
uint8_t _displayMode;

uint8_t _currentRow;
uint8_t _currentCol;

void _LCD_SetRowOffsets(int row0, int row1, int row2, int row3) {
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
 8000ec4:	603b      	str	r3, [r7, #0]
	_rowOffsets[0] = row0;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	4b0a      	ldr	r3, [pc, #40]	; (8000ef4 <_LCD_SetRowOffsets+0x3c>)
 8000ecc:	701a      	strb	r2, [r3, #0]
	_rowOffsets[1] = row1;
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <_LCD_SetRowOffsets+0x3c>)
 8000ed4:	705a      	strb	r2, [r3, #1]
	_rowOffsets[2] = row2;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <_LCD_SetRowOffsets+0x3c>)
 8000edc:	709a      	strb	r2, [r3, #2]
	_rowOffsets[3] = row3;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <_LCD_SetRowOffsets+0x3c>)
 8000ee4:	70da      	strb	r2, [r3, #3]
}
 8000ee6:	bf00      	nop
 8000ee8:	3714      	adds	r7, #20
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20000450 	.word	0x20000450

08000ef8 <_LCD_EnableSignal>:

void _LCD_EnableSignal(void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT, EN_PIN, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2140      	movs	r1, #64	; 0x40
 8000f00:	480b      	ldr	r0, [pc, #44]	; (8000f30 <_LCD_EnableSignal+0x38>)
 8000f02:	f003 fadf 	bl	80044c4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f06:	2001      	movs	r0, #1
 8000f08:	f002 ffd4 	bl	8003eb4 <HAL_Delay>
	HAL_GPIO_WritePin(PORT, EN_PIN, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2140      	movs	r1, #64	; 0x40
 8000f10:	4807      	ldr	r0, [pc, #28]	; (8000f30 <_LCD_EnableSignal+0x38>)
 8000f12:	f003 fad7 	bl	80044c4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f16:	2001      	movs	r0, #1
 8000f18:	f002 ffcc 	bl	8003eb4 <HAL_Delay>
	HAL_GPIO_WritePin(PORT, EN_PIN, GPIO_PIN_RESET);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2140      	movs	r1, #64	; 0x40
 8000f20:	4803      	ldr	r0, [pc, #12]	; (8000f30 <_LCD_EnableSignal+0x38>)
 8000f22:	f003 facf 	bl	80044c4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f26:	2001      	movs	r0, #1
 8000f28:	f002 ffc4 	bl	8003eb4 <HAL_Delay>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40021000 	.word	0x40021000

08000f34 <_LCD_WriteData>:

void _LCD_WriteData(uint8_t value) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 4; i++) {
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	e012      	b.n	8000f6a <_LCD_WriteData+0x36>
		/* Little Endian */
		HAL_GPIO_WritePin(PORT, _data[i],
 8000f44:	4a0d      	ldr	r2, [pc, #52]	; (8000f7c <_LCD_WriteData+0x48>)
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
				((value >> i) & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f4c:	79fa      	ldrb	r2, [r7, #7]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	fa42 f303 	asr.w	r3, r2, r3
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	b2db      	uxtb	r3, r3
		HAL_GPIO_WritePin(PORT, _data[i],
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4808      	ldr	r0, [pc, #32]	; (8000f80 <_LCD_WriteData+0x4c>)
 8000f60:	f003 fab0 	bl	80044c4 <HAL_GPIO_WritePin>
	for (int i = 0; i < 4; i++) {
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3301      	adds	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	dde9      	ble.n	8000f44 <_LCD_WriteData+0x10>
	}

	_LCD_EnableSignal();
 8000f70:	f7ff ffc2 	bl	8000ef8 <_LCD_EnableSignal>
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000458 	.word	0x20000458
 8000f80:	40021000 	.word	0x40021000

08000f84 <_LCD_SendByteWithState>:

void _LCD_SendByteWithState(uint8_t value, GPIO_PinState mode) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	71fb      	strb	r3, [r7, #7]
 8000f90:	4613      	mov	r3, r2
 8000f92:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(PORT, RS_PIN, mode);
 8000f94:	79bb      	ldrb	r3, [r7, #6]
 8000f96:	461a      	mov	r2, r3
 8000f98:	2110      	movs	r1, #16
 8000f9a:	480b      	ldr	r0, [pc, #44]	; (8000fc8 <_LCD_SendByteWithState+0x44>)
 8000f9c:	f003 fa92 	bl	80044c4 <HAL_GPIO_WritePin>

	if (RW_PIN != 255) {
		HAL_GPIO_WritePin(PORT, RW_PIN, GPIO_PIN_RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2120      	movs	r1, #32
 8000fa4:	4808      	ldr	r0, [pc, #32]	; (8000fc8 <_LCD_SendByteWithState+0x44>)
 8000fa6:	f003 fa8d 	bl	80044c4 <HAL_GPIO_WritePin>
	}

	_LCD_WriteData(value >> 4);
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	091b      	lsrs	r3, r3, #4
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ffbf 	bl	8000f34 <_LCD_WriteData>
	_LCD_WriteData(value);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff ffbb 	bl	8000f34 <_LCD_WriteData>
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000

08000fcc <_LCD_SendCommand>:

void _LCD_SendCommand(uint8_t value) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
	_LCD_SendByteWithState(value, GPIO_PIN_RESET);
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff ffd2 	bl	8000f84 <_LCD_SendByteWithState>
}
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <_LCD_SendData>:

void _LCD_SendData(uint8_t value, bool moveCursor) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	460a      	mov	r2, r1
 8000ff2:	71fb      	strb	r3, [r7, #7]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	71bb      	strb	r3, [r7, #6]
	_LCD_SendByteWithState(value, GPIO_PIN_SET);
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ffc1 	bl	8000f84 <_LCD_SendByteWithState>

	if (moveCursor) {
 8001002:	79bb      	ldrb	r3, [r7, #6]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d021      	beq.n	800104c <_LCD_SendData+0x64>
		++_currentCol;
 8001008:	4b12      	ldr	r3, [pc, #72]	; (8001054 <_LCD_SendData+0x6c>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	3301      	adds	r3, #1
 800100e:	b2da      	uxtb	r2, r3
 8001010:	4b10      	ldr	r3, [pc, #64]	; (8001054 <_LCD_SendData+0x6c>)
 8001012:	701a      	strb	r2, [r3, #0]
		if (_currentCol >= COLUMNS) {
 8001014:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <_LCD_SendData+0x6c>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b13      	cmp	r3, #19
 800101a:	d917      	bls.n	800104c <_LCD_SendData+0x64>
			_currentCol = 0;
 800101c:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <_LCD_SendData+0x6c>)
 800101e:	2200      	movs	r2, #0
 8001020:	701a      	strb	r2, [r3, #0]
			++_currentRow;
 8001022:	4b0d      	ldr	r3, [pc, #52]	; (8001058 <_LCD_SendData+0x70>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	3301      	adds	r3, #1
 8001028:	b2da      	uxtb	r2, r3
 800102a:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <_LCD_SendData+0x70>)
 800102c:	701a      	strb	r2, [r3, #0]

			if (_currentRow >= ROWS) {
 800102e:	4b0a      	ldr	r3, [pc, #40]	; (8001058 <_LCD_SendData+0x70>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b03      	cmp	r3, #3
 8001034:	d902      	bls.n	800103c <_LCD_SendData+0x54>
				_currentRow = 0;
 8001036:	4b08      	ldr	r3, [pc, #32]	; (8001058 <_LCD_SendData+0x70>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]
			}
			LCD_SetCursor(_currentCol, _currentRow);
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <_LCD_SendData+0x6c>)
 800103e:	781a      	ldrb	r2, [r3, #0]
 8001040:	4b05      	ldr	r3, [pc, #20]	; (8001058 <_LCD_SendData+0x70>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	4610      	mov	r0, r2
 8001048:	f000 f8f6 	bl	8001238 <LCD_SetCursor>
		}
	}
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000455 	.word	0x20000455
 8001058:	2000044c 	.word	0x2000044c

0800105c <LCD_Init>:

void LCD_Init(void) {
 800105c:	b580      	push	{r7, lr}
 800105e:	b08a      	sub	sp, #40	; 0x28
 8001060:	af00      	add	r7, sp, #0
	/* Piny danych */
	_data[0] = D4_PIN;
 8001062:	4b54      	ldr	r3, [pc, #336]	; (80011b4 <LCD_Init+0x158>)
 8001064:	2201      	movs	r2, #1
 8001066:	801a      	strh	r2, [r3, #0]
	_data[1] = D5_PIN;
 8001068:	4b52      	ldr	r3, [pc, #328]	; (80011b4 <LCD_Init+0x158>)
 800106a:	2202      	movs	r2, #2
 800106c:	805a      	strh	r2, [r3, #2]
	_data[2] = D6_PIN;
 800106e:	4b51      	ldr	r3, [pc, #324]	; (80011b4 <LCD_Init+0x158>)
 8001070:	2204      	movs	r2, #4
 8001072:	809a      	strh	r2, [r3, #4]
	_data[3] = D7_PIN;
 8001074:	4b4f      	ldr	r3, [pc, #316]	; (80011b4 <LCD_Init+0x158>)
 8001076:	2208      	movs	r2, #8
 8001078:	80da      	strh	r2, [r3, #6]

	_displayFunction = FOUR_BIT_MODE | TWO_LINE | TWENTY_DOTS;
 800107a:	4b4f      	ldr	r3, [pc, #316]	; (80011b8 <LCD_Init+0x15c>)
 800107c:	2208      	movs	r2, #8
 800107e:	701a      	strb	r2, [r3, #0]

	/* Start z wlaczonym podswietleniem */
	HAL_GPIO_WritePin(BG_PORT, BG_PIN, GPIO_PIN_SET);
 8001080:	2201      	movs	r2, #1
 8001082:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001086:	484d      	ldr	r0, [pc, #308]	; (80011bc <LCD_Init+0x160>)
 8001088:	f003 fa1c 	bl	80044c4 <HAL_GPIO_WritePin>
	_LCD_SetRowOffsets(0x00, 0x40, 0x00 + COLUMNS, 0x40 + COLUMNS);
 800108c:	2354      	movs	r3, #84	; 0x54
 800108e:	2214      	movs	r2, #20
 8001090:	2140      	movs	r1, #64	; 0x40
 8001092:	2000      	movs	r0, #0
 8001094:	f7ff ff10 	bl	8000eb8 <_LCD_SetRowOffsets>

	/* Opoznienia sa w celu ustablizowania napiec na diodach ekranu */
	HAL_Delay(50);
 8001098:	2032      	movs	r0, #50	; 0x32
 800109a:	f002 ff0b 	bl	8003eb4 <HAL_Delay>

	HAL_GPIO_WritePin(PORT, RS_PIN, GPIO_PIN_RESET);
 800109e:	2200      	movs	r2, #0
 80010a0:	2110      	movs	r1, #16
 80010a2:	4847      	ldr	r0, [pc, #284]	; (80011c0 <LCD_Init+0x164>)
 80010a4:	f003 fa0e 	bl	80044c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT, EN_PIN, GPIO_PIN_RESET);
 80010a8:	2200      	movs	r2, #0
 80010aa:	2140      	movs	r1, #64	; 0x40
 80010ac:	4844      	ldr	r0, [pc, #272]	; (80011c0 <LCD_Init+0x164>)
 80010ae:	f003 fa09 	bl	80044c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT, RW_PIN, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2120      	movs	r1, #32
 80010b6:	4842      	ldr	r0, [pc, #264]	; (80011c0 <LCD_Init+0x164>)
 80010b8:	f003 fa04 	bl	80044c4 <HAL_GPIO_WritePin>

	/* procedura inicjalizacji dzialania na 4 bitach danych */
	_LCD_WriteData(0x03);
 80010bc:	2003      	movs	r0, #3
 80010be:	f7ff ff39 	bl	8000f34 <_LCD_WriteData>
	HAL_Delay(5);
 80010c2:	2005      	movs	r0, #5
 80010c4:	f002 fef6 	bl	8003eb4 <HAL_Delay>

	_LCD_WriteData(0x03);
 80010c8:	2003      	movs	r0, #3
 80010ca:	f7ff ff33 	bl	8000f34 <_LCD_WriteData>
	HAL_Delay(5);
 80010ce:	2005      	movs	r0, #5
 80010d0:	f002 fef0 	bl	8003eb4 <HAL_Delay>

	_LCD_WriteData(0x03);
 80010d4:	2003      	movs	r0, #3
 80010d6:	f7ff ff2d 	bl	8000f34 <_LCD_WriteData>
	HAL_Delay(1);
 80010da:	2001      	movs	r0, #1
 80010dc:	f002 feea 	bl	8003eb4 <HAL_Delay>

	_LCD_WriteData(0x02);
 80010e0:	2002      	movs	r0, #2
 80010e2:	f7ff ff27 	bl	8000f34 <_LCD_WriteData>
	_LCD_SendCommand(FUNCTION_SET | _displayFunction);
 80010e6:	4b34      	ldr	r3, [pc, #208]	; (80011b8 <LCD_Init+0x15c>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	f043 0320 	orr.w	r3, r3, #32
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff ff6b 	bl	8000fcc <_LCD_SendCommand>
	_displayControl = DISPLAY_ON | CURSOR_OFF | BLINK_OFF;
 80010f6:	4b33      	ldr	r3, [pc, #204]	; (80011c4 <LCD_Init+0x168>)
 80010f8:	2204      	movs	r2, #4
 80010fa:	701a      	strb	r2, [r3, #0]

	LCD_DisplayOn();
 80010fc:	f000 f8c8 	bl	8001290 <LCD_DisplayOn>
	LCD_ClearScreen();
 8001100:	f000 f880 	bl	8001204 <LCD_ClearScreen>

	/* Domyslna forma tekstu */
	_displayMode = ENTRY_LEFT | ENTRY_SHIFT_DECREMENT;
 8001104:	4b30      	ldr	r3, [pc, #192]	; (80011c8 <LCD_Init+0x16c>)
 8001106:	2202      	movs	r2, #2
 8001108:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(ENTRY_MODESET | _displayMode);
 800110a:	4b2f      	ldr	r3, [pc, #188]	; (80011c8 <LCD_Init+0x16c>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	b2db      	uxtb	r3, r3
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff59 	bl	8000fcc <_LCD_SendCommand>

	_currentRow = 0;
 800111a:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <LCD_Init+0x170>)
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
	_currentCol = 0;
 8001120:	4b2b      	ldr	r3, [pc, #172]	; (80011d0 <LCD_Init+0x174>)
 8001122:	2200      	movs	r2, #0
 8001124:	701a      	strb	r2, [r3, #0]

	LCD_PrintCentered("booting...");
 8001126:	482b      	ldr	r0, [pc, #172]	; (80011d4 <LCD_Init+0x178>)
 8001128:	f000 f8ec 	bl	8001304 <LCD_PrintCentered>

	uint8_t char7[8] = { 0b11000, 0b11000, 0b00110, 0b01001, 0b01000, 0b01000,
 800112c:	4a2a      	ldr	r2, [pc, #168]	; (80011d8 <LCD_Init+0x17c>)
 800112e:	f107 0320 	add.w	r3, r7, #32
 8001132:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001136:	e883 0003 	stmia.w	r3, {r0, r1}
			0b01001, 0b00110 };
	LCD_DefineCustomChar(DEG_CHAR, char7); /* Stopnie */
 800113a:	f107 0320 	add.w	r3, r7, #32
 800113e:	4619      	mov	r1, r3
 8001140:	2007      	movs	r0, #7
 8001142:	f000 fa5b 	bl	80015fc <LCD_DefineCustomChar>

	uint8_t char6[8] = { 0b11100, 0b01000, 0b01001, 0b00000, 0b01000, 0b01001,
 8001146:	4a25      	ldr	r2, [pc, #148]	; (80011dc <LCD_Init+0x180>)
 8001148:	f107 0318 	add.w	r3, r7, #24
 800114c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001150:	e883 0003 	stmia.w	r3, {r0, r1}
			0b11100, 0b01000 };
	LCD_DefineCustomChar(TIN_CHAR, char6); /* Temp IN */
 8001154:	f107 0318 	add.w	r3, r7, #24
 8001158:	4619      	mov	r1, r3
 800115a:	2006      	movs	r0, #6
 800115c:	f000 fa4e 	bl	80015fc <LCD_DefineCustomChar>

	uint8_t char5[8] = { 0b11100, 0b01000, 0b01001, 0b00000, 0b01000, 0b11101,
 8001160:	4a1f      	ldr	r2, [pc, #124]	; (80011e0 <LCD_Init+0x184>)
 8001162:	f107 0310 	add.w	r3, r7, #16
 8001166:	e892 0003 	ldmia.w	r2, {r0, r1}
 800116a:	e883 0003 	stmia.w	r3, {r0, r1}
			0b01000, 0b01000 };
	LCD_DefineCustomChar(TOUT_CHAR, char5); /* Temp OUT */
 800116e:	f107 0310 	add.w	r3, r7, #16
 8001172:	4619      	mov	r1, r3
 8001174:	2005      	movs	r0, #5
 8001176:	f000 fa41 	bl	80015fc <LCD_DefineCustomChar>

	uint8_t char4[8] = { 0b10100, 0b11100, 0b10101, 0b00000, 0b01000, 0b01001,
 800117a:	4a1a      	ldr	r2, [pc, #104]	; (80011e4 <LCD_Init+0x188>)
 800117c:	f107 0308 	add.w	r3, r7, #8
 8001180:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001184:	e883 0003 	stmia.w	r3, {r0, r1}
			0b11100, 0b01000 };
	LCD_DefineCustomChar(HIN_CHAR, char4); /* Humid IN */
 8001188:	f107 0308 	add.w	r3, r7, #8
 800118c:	4619      	mov	r1, r3
 800118e:	2004      	movs	r0, #4
 8001190:	f000 fa34 	bl	80015fc <LCD_DefineCustomChar>

	uint8_t char3[8] = { 0b10100, 0b11100, 0b10101, 0b00000, 0b01000, 0b11101,
 8001194:	4a14      	ldr	r2, [pc, #80]	; (80011e8 <LCD_Init+0x18c>)
 8001196:	463b      	mov	r3, r7
 8001198:	e892 0003 	ldmia.w	r2, {r0, r1}
 800119c:	e883 0003 	stmia.w	r3, {r0, r1}
			0b01000, 0b01000 };
	LCD_DefineCustomChar(HOUT_CHAR, char3); /* Humid OUT */
 80011a0:	463b      	mov	r3, r7
 80011a2:	4619      	mov	r1, r3
 80011a4:	2003      	movs	r0, #3
 80011a6:	f000 fa29 	bl	80015fc <LCD_DefineCustomChar>
}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	; 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000458 	.word	0x20000458
 80011b8:	2000044d 	.word	0x2000044d
 80011bc:	40020800 	.word	0x40020800
 80011c0:	40021000 	.word	0x40021000
 80011c4:	20000454 	.word	0x20000454
 80011c8:	20000456 	.word	0x20000456
 80011cc:	2000044c 	.word	0x2000044c
 80011d0:	20000455 	.word	0x20000455
 80011d4:	08009ca0 	.word	0x08009ca0
 80011d8:	08009cac 	.word	0x08009cac
 80011dc:	08009cb4 	.word	0x08009cb4
 80011e0:	08009cbc 	.word	0x08009cbc
 80011e4:	08009cc4 	.word	0x08009cc4
 80011e8:	08009ccc 	.word	0x08009ccc

080011ec <LCD_ToggleBackgroundLED>:

void LCD_ToggleBackgroundLED(void) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_15);
 80011f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f4:	4802      	ldr	r0, [pc, #8]	; (8001200 <LCD_ToggleBackgroundLED+0x14>)
 80011f6:	f003 f97e 	bl	80044f6 <HAL_GPIO_TogglePin>
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40020800 	.word	0x40020800

08001204 <LCD_ClearScreen>:

void LCD_ClearScreen(void) {
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	_LCD_SendCommand(CLEAR_DISPLAY);
 8001208:	2001      	movs	r0, #1
 800120a:	f7ff fedf 	bl	8000fcc <_LCD_SendCommand>
	HAL_Delay(2);
 800120e:	2002      	movs	r0, #2
 8001210:	f002 fe50 	bl	8003eb4 <HAL_Delay>
	LCD_ResetCursor();
 8001214:	f000 f802 	bl	800121c <LCD_ResetCursor>
}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}

0800121c <LCD_ResetCursor>:

void LCD_ResetCursor(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	_LCD_SendCommand(RETURN_HOME);
 8001220:	2002      	movs	r0, #2
 8001222:	f7ff fed3 	bl	8000fcc <_LCD_SendCommand>
	HAL_Delay(2);
 8001226:	2002      	movs	r0, #2
 8001228:	f002 fe44 	bl	8003eb4 <HAL_Delay>
	LCD_SetCursor(0, 0);
 800122c:	2100      	movs	r1, #0
 800122e:	2000      	movs	r0, #0
 8001230:	f000 f802 	bl	8001238 <LCD_SetCursor>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}

08001238 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t col, uint8_t row) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	460a      	mov	r2, r1
 8001242:	71fb      	strb	r3, [r7, #7]
 8001244:	4613      	mov	r3, r2
 8001246:	71bb      	strb	r3, [r7, #6]
	if (row >= ROWS) {
 8001248:	79bb      	ldrb	r3, [r7, #6]
 800124a:	2b03      	cmp	r3, #3
 800124c:	d901      	bls.n	8001252 <LCD_SetCursor+0x1a>
		row = ROWS - 1;
 800124e:	2303      	movs	r3, #3
 8001250:	71bb      	strb	r3, [r7, #6]
	}

	_LCD_SendCommand(SET_DDRAM_ADDR | (col + _rowOffsets[row]));
 8001252:	79bb      	ldrb	r3, [r7, #6]
 8001254:	4a0b      	ldr	r2, [pc, #44]	; (8001284 <LCD_SetCursor+0x4c>)
 8001256:	5cd2      	ldrb	r2, [r2, r3]
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	4413      	add	r3, r2
 800125c:	b2db      	uxtb	r3, r3
 800125e:	b25b      	sxtb	r3, r3
 8001260:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001264:	b25b      	sxtb	r3, r3
 8001266:	b2db      	uxtb	r3, r3
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff feaf 	bl	8000fcc <_LCD_SendCommand>
	_currentRow = row;
 800126e:	4a06      	ldr	r2, [pc, #24]	; (8001288 <LCD_SetCursor+0x50>)
 8001270:	79bb      	ldrb	r3, [r7, #6]
 8001272:	7013      	strb	r3, [r2, #0]
	_currentCol = col;
 8001274:	4a05      	ldr	r2, [pc, #20]	; (800128c <LCD_SetCursor+0x54>)
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	7013      	strb	r3, [r2, #0]
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000450 	.word	0x20000450
 8001288:	2000044c 	.word	0x2000044c
 800128c:	20000455 	.word	0x20000455

08001290 <LCD_DisplayOn>:

void LCD_DisplayOff(void) {
	_displayControl &= ~DISPLAY_ON;
	_LCD_SendCommand(DISPLAY_CONTROL | _displayControl);
}
void LCD_DisplayOn(void) {
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
	_displayControl |= DISPLAY_ON;
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <LCD_DisplayOn+0x28>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	f043 0304 	orr.w	r3, r3, #4
 800129c:	b2da      	uxtb	r2, r3
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <LCD_DisplayOn+0x28>)
 80012a0:	701a      	strb	r2, [r3, #0]
	_LCD_SendCommand(DISPLAY_CONTROL | _displayControl);
 80012a2:	4b05      	ldr	r3, [pc, #20]	; (80012b8 <LCD_DisplayOn+0x28>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	f043 0308 	orr.w	r3, r3, #8
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fe8d 	bl	8000fcc <_LCD_SendCommand>
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000454 	.word	0x20000454

080012bc <LCD_Print>:
void LCD_DisableAutoscroll(void) {
	_displayMode &= ~ENTRY_SHIFT_INCREMENT;
	_LCD_SendCommand(ENTRY_MODESET | _displayMode);
}

void LCD_Print(const char str[]) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	if (str == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d018      	beq.n	80012fc <LCD_Print+0x40>
		return;

	const uint8_t *buffer = (const uint8_t*) str;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	613b      	str	r3, [r7, #16]
	size_t size = strlen(str);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7fe ff7e 	bl	80001d0 <strlen>
 80012d4:	60f8      	str	r0, [r7, #12]

	for (int i = 0; i < size; i++) {
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	e00a      	b.n	80012f2 <LCD_Print+0x36>
		_LCD_SendData(buffer[i], true);
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	4413      	add	r3, r2
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2101      	movs	r1, #1
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff fe7e 	bl	8000fe8 <_LCD_SendData>
	for (int i = 0; i < size; i++) {
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	3301      	adds	r3, #1
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	68fa      	ldr	r2, [r7, #12]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d8f0      	bhi.n	80012dc <LCD_Print+0x20>
 80012fa:	e000      	b.n	80012fe <LCD_Print+0x42>
		return;
 80012fc:	bf00      	nop
	}
}
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <LCD_PrintCentered>:
		_LCD_SendData(((const uint8_t*) str)[i], true);
		HAL_Delay(delay);
	}
}

void LCD_PrintCentered(const char str[]) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	const int size = strlen(str);
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7fe ff5f 	bl	80001d0 <strlen>
 8001312:	4603      	mov	r3, r0
 8001314:	60fb      	str	r3, [r7, #12]
	if (size > 20)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	2b14      	cmp	r3, #20
 800131a:	dc14      	bgt.n	8001346 <LCD_PrintCentered+0x42>
		return;

	_currentCol = (int) ((COLUMNS - size) / 2);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f1c3 0314 	rsb	r3, r3, #20
 8001322:	0fda      	lsrs	r2, r3, #31
 8001324:	4413      	add	r3, r2
 8001326:	105b      	asrs	r3, r3, #1
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4b09      	ldr	r3, [pc, #36]	; (8001350 <LCD_PrintCentered+0x4c>)
 800132c:	701a      	strb	r2, [r3, #0]

	LCD_SetCursor(_currentCol, _currentRow);
 800132e:	4b08      	ldr	r3, [pc, #32]	; (8001350 <LCD_PrintCentered+0x4c>)
 8001330:	781a      	ldrb	r2, [r3, #0]
 8001332:	4b08      	ldr	r3, [pc, #32]	; (8001354 <LCD_PrintCentered+0x50>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	4619      	mov	r1, r3
 8001338:	4610      	mov	r0, r2
 800133a:	f7ff ff7d 	bl	8001238 <LCD_SetCursor>
	LCD_Print(str);
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ffbc 	bl	80012bc <LCD_Print>
 8001344:	e000      	b.n	8001348 <LCD_PrintCentered+0x44>
		return;
 8001346:	bf00      	nop
}
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000455 	.word	0x20000455
 8001354:	2000044c 	.word	0x2000044c

08001358 <LCD_PrintTempInfo>:

void LCD_PrintTempInfo(float *data1, float *data2) {
 8001358:	b590      	push	{r4, r7, lr}
 800135a:	b089      	sub	sp, #36	; 0x24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
	if (data1 == NULL)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	f000 8104 	beq.w	8001572 <LCD_PrintTempInfo+0x21a>
		return;

	char temp[10], rh[10];

	/* 1 sensor */
	if (data1[0] < 10.f)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	edd3 7a00 	vldr	s15, [r3]
 8001370:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001374:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137c:	d50e      	bpl.n	800139c <LCD_PrintTempInfo+0x44>
		sprintf(temp, "\6 %.0f\7", data1[0]);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f8e0 	bl	8000548 <__aeabi_f2d>
 8001388:	4603      	mov	r3, r0
 800138a:	460c      	mov	r4, r1
 800138c:	f107 0014 	add.w	r0, r7, #20
 8001390:	461a      	mov	r2, r3
 8001392:	4623      	mov	r3, r4
 8001394:	4979      	ldr	r1, [pc, #484]	; (800157c <LCD_PrintTempInfo+0x224>)
 8001396:	f007 f895 	bl	80084c4 <siprintf>
 800139a:	e00d      	b.n	80013b8 <LCD_PrintTempInfo+0x60>
	else
		sprintf(temp, "\6%.0f\7", data1[0]);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f8d1 	bl	8000548 <__aeabi_f2d>
 80013a6:	4603      	mov	r3, r0
 80013a8:	460c      	mov	r4, r1
 80013aa:	f107 0014 	add.w	r0, r7, #20
 80013ae:	461a      	mov	r2, r3
 80013b0:	4623      	mov	r3, r4
 80013b2:	4973      	ldr	r1, [pc, #460]	; (8001580 <LCD_PrintTempInfo+0x228>)
 80013b4:	f007 f886 	bl	80084c4 <siprintf>

	if (data1[1] < 10.f)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3304      	adds	r3, #4
 80013bc:	edd3 7a00 	vldr	s15, [r3]
 80013c0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80013c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013cc:	d50f      	bpl.n	80013ee <LCD_PrintTempInfo+0x96>
		sprintf(rh, "\4 %.0f%%", data1[1]);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3304      	adds	r3, #4
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff f8b7 	bl	8000548 <__aeabi_f2d>
 80013da:	4603      	mov	r3, r0
 80013dc:	460c      	mov	r4, r1
 80013de:	f107 0008 	add.w	r0, r7, #8
 80013e2:	461a      	mov	r2, r3
 80013e4:	4623      	mov	r3, r4
 80013e6:	4967      	ldr	r1, [pc, #412]	; (8001584 <LCD_PrintTempInfo+0x22c>)
 80013e8:	f007 f86c 	bl	80084c4 <siprintf>
 80013ec:	e020      	b.n	8001430 <LCD_PrintTempInfo+0xd8>
	else if (data1[1] == 100.f)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	3304      	adds	r3, #4
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001588 <LCD_PrintTempInfo+0x230>
 80013fa:	eef4 7a47 	vcmp.f32	s15, s14
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	d106      	bne.n	8001412 <LCD_PrintTempInfo+0xba>
		sprintf(rh, "\499%%");
 8001404:	f107 0308 	add.w	r3, r7, #8
 8001408:	4960      	ldr	r1, [pc, #384]	; (800158c <LCD_PrintTempInfo+0x234>)
 800140a:	4618      	mov	r0, r3
 800140c:	f007 f85a 	bl	80084c4 <siprintf>
 8001410:	e00e      	b.n	8001430 <LCD_PrintTempInfo+0xd8>
	else
		sprintf(rh, "\4%.0f%%", data1[1]);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	3304      	adds	r3, #4
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f895 	bl	8000548 <__aeabi_f2d>
 800141e:	4603      	mov	r3, r0
 8001420:	460c      	mov	r4, r1
 8001422:	f107 0008 	add.w	r0, r7, #8
 8001426:	461a      	mov	r2, r3
 8001428:	4623      	mov	r3, r4
 800142a:	4959      	ldr	r1, [pc, #356]	; (8001590 <LCD_PrintTempInfo+0x238>)
 800142c:	f007 f84a 	bl	80084c4 <siprintf>

	if (data2 != NULL) {
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 8088 	beq.w	8001548 <LCD_PrintTempInfo+0x1f0>
		LCD_SetCursor(0, 1);
 8001438:	2101      	movs	r1, #1
 800143a:	2000      	movs	r0, #0
 800143c:	f7ff fefc 	bl	8001238 <LCD_SetCursor>
		LCD_Print(temp);
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff39 	bl	80012bc <LCD_Print>
		LCD_SetCursor(0, 2);
 800144a:	2102      	movs	r1, #2
 800144c:	2000      	movs	r0, #0
 800144e:	f7ff fef3 	bl	8001238 <LCD_SetCursor>
		LCD_Print(rh);
 8001452:	f107 0308 	add.w	r3, r7, #8
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff ff30 	bl	80012bc <LCD_Print>
		/* 2 sensor */
		if (data2[0] < 10.f)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	edd3 7a00 	vldr	s15, [r3]
 8001462:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001466:	eef4 7ac7 	vcmpe.f32	s15, s14
 800146a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146e:	d50e      	bpl.n	800148e <LCD_PrintTempInfo+0x136>
			sprintf(temp, "\5 %.0f\7", data2[0]);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff f867 	bl	8000548 <__aeabi_f2d>
 800147a:	4603      	mov	r3, r0
 800147c:	460c      	mov	r4, r1
 800147e:	f107 0014 	add.w	r0, r7, #20
 8001482:	461a      	mov	r2, r3
 8001484:	4623      	mov	r3, r4
 8001486:	4943      	ldr	r1, [pc, #268]	; (8001594 <LCD_PrintTempInfo+0x23c>)
 8001488:	f007 f81c 	bl	80084c4 <siprintf>
 800148c:	e00d      	b.n	80014aa <LCD_PrintTempInfo+0x152>
		else
			sprintf(temp, "\5%.0f\7", data2[0]);
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff f858 	bl	8000548 <__aeabi_f2d>
 8001498:	4603      	mov	r3, r0
 800149a:	460c      	mov	r4, r1
 800149c:	f107 0014 	add.w	r0, r7, #20
 80014a0:	461a      	mov	r2, r3
 80014a2:	4623      	mov	r3, r4
 80014a4:	493c      	ldr	r1, [pc, #240]	; (8001598 <LCD_PrintTempInfo+0x240>)
 80014a6:	f007 f80d 	bl	80084c4 <siprintf>

		if (data2[1] < 10.f)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	3304      	adds	r3, #4
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80014b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014be:	d50f      	bpl.n	80014e0 <LCD_PrintTempInfo+0x188>
			sprintf(rh, "\3 %.0f%%", data2[1]);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	3304      	adds	r3, #4
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff f83e 	bl	8000548 <__aeabi_f2d>
 80014cc:	4603      	mov	r3, r0
 80014ce:	460c      	mov	r4, r1
 80014d0:	f107 0008 	add.w	r0, r7, #8
 80014d4:	461a      	mov	r2, r3
 80014d6:	4623      	mov	r3, r4
 80014d8:	4930      	ldr	r1, [pc, #192]	; (800159c <LCD_PrintTempInfo+0x244>)
 80014da:	f006 fff3 	bl	80084c4 <siprintf>
 80014de:	e020      	b.n	8001522 <LCD_PrintTempInfo+0x1ca>
		else if (data2[1] == 100.f)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	3304      	adds	r3, #4
 80014e4:	edd3 7a00 	vldr	s15, [r3]
 80014e8:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001588 <LCD_PrintTempInfo+0x230>
 80014ec:	eef4 7a47 	vcmp.f32	s15, s14
 80014f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f4:	d106      	bne.n	8001504 <LCD_PrintTempInfo+0x1ac>
			sprintf(rh, "\399%%");
 80014f6:	f107 0308 	add.w	r3, r7, #8
 80014fa:	4929      	ldr	r1, [pc, #164]	; (80015a0 <LCD_PrintTempInfo+0x248>)
 80014fc:	4618      	mov	r0, r3
 80014fe:	f006 ffe1 	bl	80084c4 <siprintf>
 8001502:	e00e      	b.n	8001522 <LCD_PrintTempInfo+0x1ca>
		else
			sprintf(rh, "\3%.0f%%", data2[1]);
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	3304      	adds	r3, #4
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff f81c 	bl	8000548 <__aeabi_f2d>
 8001510:	4603      	mov	r3, r0
 8001512:	460c      	mov	r4, r1
 8001514:	f107 0008 	add.w	r0, r7, #8
 8001518:	461a      	mov	r2, r3
 800151a:	4623      	mov	r3, r4
 800151c:	4921      	ldr	r1, [pc, #132]	; (80015a4 <LCD_PrintTempInfo+0x24c>)
 800151e:	f006 ffd1 	bl	80084c4 <siprintf>

		LCD_SetCursor(16, 1);
 8001522:	2101      	movs	r1, #1
 8001524:	2010      	movs	r0, #16
 8001526:	f7ff fe87 	bl	8001238 <LCD_SetCursor>
		LCD_Print(temp);
 800152a:	f107 0314 	add.w	r3, r7, #20
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fec4 	bl	80012bc <LCD_Print>
		LCD_SetCursor(16, 2);
 8001534:	2102      	movs	r1, #2
 8001536:	2010      	movs	r0, #16
 8001538:	f7ff fe7e 	bl	8001238 <LCD_SetCursor>
		LCD_Print(rh);
 800153c:	f107 0308 	add.w	r3, r7, #8
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff febb 	bl	80012bc <LCD_Print>
 8001546:	e010      	b.n	800156a <LCD_PrintTempInfo+0x212>
	} else {
		LCD_SetCursor(0, 1);
 8001548:	2101      	movs	r1, #1
 800154a:	2000      	movs	r0, #0
 800154c:	f7ff fe74 	bl	8001238 <LCD_SetCursor>
		LCD_PrintCentered(temp);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fed5 	bl	8001304 <LCD_PrintCentered>
		LCD_NextLine("");
 800155a:	4813      	ldr	r0, [pc, #76]	; (80015a8 <LCD_PrintTempInfo+0x250>)
 800155c:	f000 f826 	bl	80015ac <LCD_NextLine>
		LCD_PrintCentered(rh);
 8001560:	f107 0308 	add.w	r3, r7, #8
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fecd 	bl	8001304 <LCD_PrintCentered>
	}
	LCD_NextLine("");
 800156a:	480f      	ldr	r0, [pc, #60]	; (80015a8 <LCD_PrintTempInfo+0x250>)
 800156c:	f000 f81e 	bl	80015ac <LCD_NextLine>
 8001570:	e000      	b.n	8001574 <LCD_PrintTempInfo+0x21c>
		return;
 8001572:	bf00      	nop
}
 8001574:	3724      	adds	r7, #36	; 0x24
 8001576:	46bd      	mov	sp, r7
 8001578:	bd90      	pop	{r4, r7, pc}
 800157a:	bf00      	nop
 800157c:	08009cd4 	.word	0x08009cd4
 8001580:	08009cdc 	.word	0x08009cdc
 8001584:	08009ce4 	.word	0x08009ce4
 8001588:	42c80000 	.word	0x42c80000
 800158c:	08009cf0 	.word	0x08009cf0
 8001590:	08009cf8 	.word	0x08009cf8
 8001594:	08009d00 	.word	0x08009d00
 8001598:	08009d08 	.word	0x08009d08
 800159c:	08009d10 	.word	0x08009d10
 80015a0:	08009d1c 	.word	0x08009d1c
 80015a4:	08009d24 	.word	0x08009d24
 80015a8:	08009d2c 	.word	0x08009d2c

080015ac <LCD_NextLine>:

void LCD_NextLine(const char text[]) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	LCD_Print(text);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff fe81 	bl	80012bc <LCD_Print>

	_currentCol = 0;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <LCD_NextLine+0x48>)
 80015bc:	2200      	movs	r2, #0
 80015be:	701a      	strb	r2, [r3, #0]
	++_currentRow;
 80015c0:	4b0d      	ldr	r3, [pc, #52]	; (80015f8 <LCD_NextLine+0x4c>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	3301      	adds	r3, #1
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <LCD_NextLine+0x4c>)
 80015ca:	701a      	strb	r2, [r3, #0]

	if (_currentRow >= ROWS) {
 80015cc:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <LCD_NextLine+0x4c>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d902      	bls.n	80015da <LCD_NextLine+0x2e>
		_currentRow = 0;
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <LCD_NextLine+0x4c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
	}

	LCD_SetCursor(_currentCol, _currentRow);
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <LCD_NextLine+0x48>)
 80015dc:	781a      	ldrb	r2, [r3, #0]
 80015de:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <LCD_NextLine+0x4c>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	4619      	mov	r1, r3
 80015e4:	4610      	mov	r0, r2
 80015e6:	f7ff fe27 	bl	8001238 <LCD_SetCursor>
}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000455 	.word	0x20000455
 80015f8:	2000044c 	.word	0x2000044c

080015fc <LCD_DefineCustomChar>:

void LCD_DefineCustomChar(uint8_t location, uint8_t bytes[]) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	6039      	str	r1, [r7, #0]
 8001606:	71fb      	strb	r3, [r7, #7]
	/* 8 miejsc do zapisu 0-7 */
	location &= 0x7; /* zawsze bezpieczny adres */
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	71fb      	strb	r3, [r7, #7]
	_LCD_SendCommand(SET_CGRAM_ADDR | (location << 3));
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	b25b      	sxtb	r3, r3
 8001616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800161a:	b25b      	sxtb	r3, r3
 800161c:	b2db      	uxtb	r3, r3
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fcd4 	bl	8000fcc <_LCD_SendCommand>
	for (int i = 0; i < 8; i++) {
 8001624:	2300      	movs	r3, #0
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	e00a      	b.n	8001640 <LCD_DefineCustomChar+0x44>
		_LCD_SendData(bytes[i], false);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	4413      	add	r3, r2
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2100      	movs	r1, #0
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fcd7 	bl	8000fe8 <_LCD_SendData>
	for (int i = 0; i < 8; i++) {
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	3301      	adds	r3, #1
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2b07      	cmp	r3, #7
 8001644:	ddf1      	ble.n	800162a <LCD_DefineCustomChar+0x2e>
	}
}
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <LCD_PrintDateTime>:

void LCD_PrintDateTime(const char date[], const char time[]) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
	LCD_SetCursor(0, 0);
 800165a:	2100      	movs	r1, #0
 800165c:	2000      	movs	r0, #0
 800165e:	f7ff fdeb 	bl	8001238 <LCD_SetCursor>
	LCD_Print(date);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff fe2a 	bl	80012bc <LCD_Print>
	LCD_SetCursor(12, 0);
 8001668:	2100      	movs	r1, #0
 800166a:	200c      	movs	r0, #12
 800166c:	f7ff fde4 	bl	8001238 <LCD_SetCursor>
	LCD_Print(time);
 8001670:	6838      	ldr	r0, [r7, #0]
 8001672:	f7ff fe23 	bl	80012bc <LCD_Print>
	LCD_NextLine("");
 8001676:	4803      	ldr	r0, [pc, #12]	; (8001684 <LCD_PrintDateTime+0x34>)
 8001678:	f7ff ff98 	bl	80015ac <LCD_NextLine>
}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	08009d2c 	.word	0x08009d2c

08001688 <MENU_Init>:
#include "SP_MENU.h"

void MENU_Init(void) {
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0

}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
	...

08001698 <RGB_Init>:
uint32_t _CCR3; /* BLUE */

uint16_t _state;
RGB_Mode _mode;

void RGB_Init(void) {
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
	_CCR1 = 0;
 800169c:	4b09      	ldr	r3, [pc, #36]	; (80016c4 <RGB_Init+0x2c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <RGB_Init+0x30>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <RGB_Init+0x34>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
	_state = 0;
 80016ae:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <RGB_Init+0x38>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	801a      	strh	r2, [r3, #0]
	_mode = RGB_Disabled;
 80016b4:	4b07      	ldr	r3, [pc, #28]	; (80016d4 <RGB_Init+0x3c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	701a      	strb	r2, [r3, #0]
}
 80016ba:	bf00      	nop
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	20000468 	.word	0x20000468
 80016c8:	20000460 	.word	0x20000460
 80016cc:	2000046c 	.word	0x2000046c
 80016d0:	20000464 	.word	0x20000464
 80016d4:	20000470 	.word	0x20000470

080016d8 <_RGB_UpdateRegisters>:

void _RGB_UpdateRegisters(void) {
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
	if (_CCR1 > MAX_REG_VAL)
 80016dc:	4b1e      	ldr	r3, [pc, #120]	; (8001758 <_RGB_UpdateRegisters+0x80>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016e4:	d303      	bcc.n	80016ee <_RGB_UpdateRegisters+0x16>
		_CCR1 = MAX_REG_VAL;
 80016e6:	4b1c      	ldr	r3, [pc, #112]	; (8001758 <_RGB_UpdateRegisters+0x80>)
 80016e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016ec:	601a      	str	r2, [r3, #0]
	if (_CCR2 > MAX_REG_VAL)
 80016ee:	4b1b      	ldr	r3, [pc, #108]	; (800175c <_RGB_UpdateRegisters+0x84>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016f6:	d303      	bcc.n	8001700 <_RGB_UpdateRegisters+0x28>
		_CCR2 = MAX_REG_VAL;
 80016f8:	4b18      	ldr	r3, [pc, #96]	; (800175c <_RGB_UpdateRegisters+0x84>)
 80016fa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016fe:	601a      	str	r2, [r3, #0]
	if (_CCR3 > MAX_REG_VAL)
 8001700:	4b17      	ldr	r3, [pc, #92]	; (8001760 <_RGB_UpdateRegisters+0x88>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001708:	d303      	bcc.n	8001712 <_RGB_UpdateRegisters+0x3a>
		_CCR3 = MAX_REG_VAL;
 800170a:	4b15      	ldr	r3, [pc, #84]	; (8001760 <_RGB_UpdateRegisters+0x88>)
 800170c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001710:	601a      	str	r2, [r3, #0]
	if (_CCR2 < 0)
		_CCR2 = 0;
	if (_CCR3 < 0)
		_CCR3 = 0;

	TIM2->CCR1 = _CCR1;
 8001712:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <_RGB_UpdateRegisters+0x80>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCR2 = _CCR2;
 800171c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001720:	4b0e      	ldr	r3, [pc, #56]	; (800175c <_RGB_UpdateRegisters+0x84>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6393      	str	r3, [r2, #56]	; 0x38
	TIM2->CCR3 = _CCR3;
 8001726:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800172a:	4b0d      	ldr	r3, [pc, #52]	; (8001760 <_RGB_UpdateRegisters+0x88>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	63d3      	str	r3, [r2, #60]	; 0x3c

	++_state;
 8001730:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <_RGB_UpdateRegisters+0x8c>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	3301      	adds	r3, #1
 8001736:	b29a      	uxth	r2, r3
 8001738:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <_RGB_UpdateRegisters+0x8c>)
 800173a:	801a      	strh	r2, [r3, #0]
	if (_state > MAX_REG_VAL - 3)
 800173c:	4b09      	ldr	r3, [pc, #36]	; (8001764 <_RGB_UpdateRegisters+0x8c>)
 800173e:	881b      	ldrh	r3, [r3, #0]
 8001740:	f5b3 7f79 	cmp.w	r3, #996	; 0x3e4
 8001744:	d902      	bls.n	800174c <_RGB_UpdateRegisters+0x74>
		_state = 0;
 8001746:	4b07      	ldr	r3, [pc, #28]	; (8001764 <_RGB_UpdateRegisters+0x8c>)
 8001748:	2200      	movs	r2, #0
 800174a:	801a      	strh	r2, [r3, #0]
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	20000468 	.word	0x20000468
 800175c:	20000460 	.word	0x20000460
 8001760:	2000046c 	.word	0x2000046c
 8001764:	20000464 	.word	0x20000464

08001768 <_RGB_SetWhite>:

void _RGB_SetWhite(void) {
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	_mode = RGB_White;
 800176c:	4b09      	ldr	r3, [pc, #36]	; (8001794 <_RGB_SetWhite+0x2c>)
 800176e:	2201      	movs	r2, #1
 8001770:	701a      	strb	r2, [r3, #0]

	_CCR1 = MAX_REG_VAL;
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <_RGB_SetWhite+0x30>)
 8001774:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001778:	601a      	str	r2, [r3, #0]
	_CCR2 = MAX_REG_VAL;
 800177a:	4b08      	ldr	r3, [pc, #32]	; (800179c <_RGB_SetWhite+0x34>)
 800177c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001780:	601a      	str	r2, [r3, #0]
	_CCR3 = MAX_REG_VAL;
 8001782:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <_RGB_SetWhite+0x38>)
 8001784:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001788:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 800178a:	f7ff ffa5 	bl	80016d8 <_RGB_UpdateRegisters>
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000470 	.word	0x20000470
 8001798:	20000468 	.word	0x20000468
 800179c:	20000460 	.word	0x20000460
 80017a0:	2000046c 	.word	0x2000046c

080017a4 <_RGB_SetRed>:

void _RGB_SetRed(void) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	_mode = RGB_Red;
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <_RGB_SetRed+0x28>)
 80017aa:	2202      	movs	r2, #2
 80017ac:	701a      	strb	r2, [r3, #0]

	_CCR1 = MAX_REG_VAL;
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <_RGB_SetRed+0x2c>)
 80017b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017b4:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 80017b6:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <_RGB_SetRed+0x30>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 80017bc:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <_RGB_SetRed+0x34>)
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 80017c2:	f7ff ff89 	bl	80016d8 <_RGB_UpdateRegisters>
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000470 	.word	0x20000470
 80017d0:	20000468 	.word	0x20000468
 80017d4:	20000460 	.word	0x20000460
 80017d8:	2000046c 	.word	0x2000046c

080017dc <_RGB_SetGreen>:

void _RGB_SetGreen(void) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	_mode = RGB_Green;
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <_RGB_SetGreen+0x28>)
 80017e2:	2203      	movs	r2, #3
 80017e4:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 80017e6:	4b08      	ldr	r3, [pc, #32]	; (8001808 <_RGB_SetGreen+0x2c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
	_CCR2 = MAX_REG_VAL;
 80017ec:	4b07      	ldr	r3, [pc, #28]	; (800180c <_RGB_SetGreen+0x30>)
 80017ee:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017f2:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <_RGB_SetGreen+0x34>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 80017fa:	f7ff ff6d 	bl	80016d8 <_RGB_UpdateRegisters>
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000470 	.word	0x20000470
 8001808:	20000468 	.word	0x20000468
 800180c:	20000460 	.word	0x20000460
 8001810:	2000046c 	.word	0x2000046c

08001814 <_RGB_SetBlue>:

void _RGB_SetBlue(void) {
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	_mode = RGB_Blue;
 8001818:	4b08      	ldr	r3, [pc, #32]	; (800183c <_RGB_SetBlue+0x28>)
 800181a:	2204      	movs	r2, #4
 800181c:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 800181e:	4b08      	ldr	r3, [pc, #32]	; (8001840 <_RGB_SetBlue+0x2c>)
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 8001824:	4b07      	ldr	r3, [pc, #28]	; (8001844 <_RGB_SetBlue+0x30>)
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
	_CCR3 = MAX_REG_VAL;
 800182a:	4b07      	ldr	r3, [pc, #28]	; (8001848 <_RGB_SetBlue+0x34>)
 800182c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001830:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 8001832:	f7ff ff51 	bl	80016d8 <_RGB_UpdateRegisters>
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000470 	.word	0x20000470
 8001840:	20000468 	.word	0x20000468
 8001844:	20000460 	.word	0x20000460
 8001848:	2000046c 	.word	0x2000046c

0800184c <_RGB_SetBlack>:

void _RGB_SetBlack(void) {
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
	_mode = RGB_Disabled;
 8001850:	4b07      	ldr	r3, [pc, #28]	; (8001870 <_RGB_SetBlack+0x24>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 8001856:	4b07      	ldr	r3, [pc, #28]	; (8001874 <_RGB_SetBlack+0x28>)
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <_RGB_SetBlack+0x2c>)
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <_RGB_SetBlack+0x30>)
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]

	_RGB_UpdateRegisters();
 8001868:	f7ff ff36 	bl	80016d8 <_RGB_UpdateRegisters>
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000470 	.word	0x20000470
 8001874:	20000468 	.word	0x20000468
 8001878:	20000460 	.word	0x20000460
 800187c:	2000046c 	.word	0x2000046c

08001880 <_RGB_Rainbow>:

void _RGB_Rainbow(void) {
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
	if (_mode != RGB_Rainbow)
 8001884:	4b41      	ldr	r3, [pc, #260]	; (800198c <_RGB_Rainbow+0x10c>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b09      	cmp	r3, #9
 800188a:	d002      	beq.n	8001892 <_RGB_Rainbow+0x12>
		_state = 0;
 800188c:	4b40      	ldr	r3, [pc, #256]	; (8001990 <_RGB_Rainbow+0x110>)
 800188e:	2200      	movs	r2, #0
 8001890:	801a      	strh	r2, [r3, #0]
	_mode = RGB_Rainbow;
 8001892:	4b3e      	ldr	r3, [pc, #248]	; (800198c <_RGB_Rainbow+0x10c>)
 8001894:	2209      	movs	r2, #9
 8001896:	701a      	strb	r2, [r3, #0]

	switch (_state) {
 8001898:	4b3d      	ldr	r3, [pc, #244]	; (8001990 <_RGB_Rainbow+0x110>)
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	f240 124d 	movw	r2, #333	; 0x14d
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d010      	beq.n	80018c6 <_RGB_Rainbow+0x46>
 80018a4:	f240 229a 	movw	r2, #666	; 0x29a
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d017      	beq.n	80018dc <_RGB_Rainbow+0x5c>
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d120      	bne.n	80018f2 <_RGB_Rainbow+0x72>
	case 0: {
		_CCR1 = MAX_REG_VAL;
 80018b0:	4b38      	ldr	r3, [pc, #224]	; (8001994 <_RGB_Rainbow+0x114>)
 80018b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018b6:	601a      	str	r2, [r3, #0]
		_CCR2 = 0;
 80018b8:	4b37      	ldr	r3, [pc, #220]	; (8001998 <_RGB_Rainbow+0x118>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
		_CCR3 = 0;
 80018be:	4b37      	ldr	r3, [pc, #220]	; (800199c <_RGB_Rainbow+0x11c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
		break;
 80018c4:	e05e      	b.n	8001984 <_RGB_Rainbow+0x104>
	}
	case (int) (MAX_REG_VAL / 3): {
		_CCR1 = 0;
 80018c6:	4b33      	ldr	r3, [pc, #204]	; (8001994 <_RGB_Rainbow+0x114>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
		_CCR2 = MAX_REG_VAL;
 80018cc:	4b32      	ldr	r3, [pc, #200]	; (8001998 <_RGB_Rainbow+0x118>)
 80018ce:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018d2:	601a      	str	r2, [r3, #0]
		_CCR3 = 0;
 80018d4:	4b31      	ldr	r3, [pc, #196]	; (800199c <_RGB_Rainbow+0x11c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
		break;
 80018da:	e053      	b.n	8001984 <_RGB_Rainbow+0x104>
	}
	case (int) (MAX_REG_VAL * 2 / 3): {
		_CCR1 = 0;
 80018dc:	4b2d      	ldr	r3, [pc, #180]	; (8001994 <_RGB_Rainbow+0x114>)
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
		_CCR2 = 0;
 80018e2:	4b2d      	ldr	r3, [pc, #180]	; (8001998 <_RGB_Rainbow+0x118>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
		_CCR3 = MAX_REG_VAL;
 80018e8:	4b2c      	ldr	r3, [pc, #176]	; (800199c <_RGB_Rainbow+0x11c>)
 80018ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018ee:	601a      	str	r2, [r3, #0]
		break;
 80018f0:	e048      	b.n	8001984 <_RGB_Rainbow+0x104>
	}
	default: {
		if (_state > 0 && (_state < MAX_REG_VAL / 3)) {
 80018f2:	4b27      	ldr	r3, [pc, #156]	; (8001990 <_RGB_Rainbow+0x110>)
 80018f4:	881b      	ldrh	r3, [r3, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d012      	beq.n	8001920 <_RGB_Rainbow+0xa0>
 80018fa:	4b25      	ldr	r3, [pc, #148]	; (8001990 <_RGB_Rainbow+0x110>)
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	f5b3 7fa6 	cmp.w	r3, #332	; 0x14c
 8001902:	d80d      	bhi.n	8001920 <_RGB_Rainbow+0xa0>
			_CCR1 -= 3;
 8001904:	4b23      	ldr	r3, [pc, #140]	; (8001994 <_RGB_Rainbow+0x114>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	3b03      	subs	r3, #3
 800190a:	4a22      	ldr	r2, [pc, #136]	; (8001994 <_RGB_Rainbow+0x114>)
 800190c:	6013      	str	r3, [r2, #0]
			_CCR2 += 3;
 800190e:	4b22      	ldr	r3, [pc, #136]	; (8001998 <_RGB_Rainbow+0x118>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	3303      	adds	r3, #3
 8001914:	4a20      	ldr	r2, [pc, #128]	; (8001998 <_RGB_Rainbow+0x118>)
 8001916:	6013      	str	r3, [r2, #0]
			_CCR3 = 0;
 8001918:	4b20      	ldr	r3, [pc, #128]	; (800199c <_RGB_Rainbow+0x11c>)
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	e031      	b.n	8001984 <_RGB_Rainbow+0x104>
		} else if ((_state > MAX_REG_VAL / 3)
 8001920:	4b1b      	ldr	r3, [pc, #108]	; (8001990 <_RGB_Rainbow+0x110>)
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	f5b3 7fa7 	cmp.w	r3, #334	; 0x14e
 8001928:	d313      	bcc.n	8001952 <_RGB_Rainbow+0xd2>
				&& (_state < MAX_REG_VAL * 2 / 3)) {
 800192a:	4b19      	ldr	r3, [pc, #100]	; (8001990 <_RGB_Rainbow+0x110>)
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	f240 2299 	movw	r2, #665	; 0x299
 8001932:	4293      	cmp	r3, r2
 8001934:	d80d      	bhi.n	8001952 <_RGB_Rainbow+0xd2>
			_CCR1 = 0;
 8001936:	4b17      	ldr	r3, [pc, #92]	; (8001994 <_RGB_Rainbow+0x114>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
			_CCR2 -= 3;
 800193c:	4b16      	ldr	r3, [pc, #88]	; (8001998 <_RGB_Rainbow+0x118>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	3b03      	subs	r3, #3
 8001942:	4a15      	ldr	r2, [pc, #84]	; (8001998 <_RGB_Rainbow+0x118>)
 8001944:	6013      	str	r3, [r2, #0]
			_CCR3 += 3;
 8001946:	4b15      	ldr	r3, [pc, #84]	; (800199c <_RGB_Rainbow+0x11c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	3303      	adds	r3, #3
 800194c:	4a13      	ldr	r2, [pc, #76]	; (800199c <_RGB_Rainbow+0x11c>)
 800194e:	6013      	str	r3, [r2, #0]
 8001950:	e018      	b.n	8001984 <_RGB_Rainbow+0x104>
		} else if ((_state > MAX_REG_VAL * 2 / 3) && (_state < MAX_REG_VAL)) {
 8001952:	4b0f      	ldr	r3, [pc, #60]	; (8001990 <_RGB_Rainbow+0x110>)
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	f240 229a 	movw	r2, #666	; 0x29a
 800195a:	4293      	cmp	r3, r2
 800195c:	d912      	bls.n	8001984 <_RGB_Rainbow+0x104>
 800195e:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <_RGB_Rainbow+0x110>)
 8001960:	881b      	ldrh	r3, [r3, #0]
 8001962:	f240 32e6 	movw	r2, #998	; 0x3e6
 8001966:	4293      	cmp	r3, r2
 8001968:	d80c      	bhi.n	8001984 <_RGB_Rainbow+0x104>
			_CCR1 += 3;
 800196a:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <_RGB_Rainbow+0x114>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	3303      	adds	r3, #3
 8001970:	4a08      	ldr	r2, [pc, #32]	; (8001994 <_RGB_Rainbow+0x114>)
 8001972:	6013      	str	r3, [r2, #0]
			_CCR2 = 0;
 8001974:	4b08      	ldr	r3, [pc, #32]	; (8001998 <_RGB_Rainbow+0x118>)
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
			_CCR3 -= 3;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <_RGB_Rainbow+0x11c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	3b03      	subs	r3, #3
 8001980:	4a06      	ldr	r2, [pc, #24]	; (800199c <_RGB_Rainbow+0x11c>)
 8001982:	6013      	str	r3, [r2, #0]
		}
	}
	}
	_RGB_UpdateRegisters();
 8001984:	f7ff fea8 	bl	80016d8 <_RGB_UpdateRegisters>
}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000470 	.word	0x20000470
 8001990:	20000464 	.word	0x20000464
 8001994:	20000468 	.word	0x20000468
 8001998:	20000460 	.word	0x20000460
 800199c:	2000046c 	.word	0x2000046c

080019a0 <_RGB_BlinkRed>:

void _RGB_BlinkRed(void) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
	if (_mode != RGB_BlinkRed)
 80019a4:	4b15      	ldr	r3, [pc, #84]	; (80019fc <_RGB_BlinkRed+0x5c>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b06      	cmp	r3, #6
 80019aa:	d002      	beq.n	80019b2 <_RGB_BlinkRed+0x12>
		_state = 0;
 80019ac:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <_RGB_BlinkRed+0x60>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	801a      	strh	r2, [r3, #0]
	_mode = RGB_BlinkRed;
 80019b2:	4b12      	ldr	r3, [pc, #72]	; (80019fc <_RGB_BlinkRed+0x5c>)
 80019b4:	2206      	movs	r2, #6
 80019b6:	701a      	strb	r2, [r3, #0]

	_CCR2 = 0;
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <_RGB_BlinkRed+0x64>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 80019be:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <_RGB_BlinkRed+0x68>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]

	if (_state == 0) {
 80019c4:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <_RGB_BlinkRed+0x60>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d103      	bne.n	80019d4 <_RGB_BlinkRed+0x34>
		_CCR1 = 0;
 80019cc:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <_RGB_BlinkRed+0x6c>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	e00f      	b.n	80019f4 <_RGB_BlinkRed+0x54>
	} else if (_state < MAX_REG_VAL / 2) {
 80019d4:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <_RGB_BlinkRed+0x60>)
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 80019dc:	d805      	bhi.n	80019ea <_RGB_BlinkRed+0x4a>
		_CCR1 += 2;
 80019de:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <_RGB_BlinkRed+0x6c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	3302      	adds	r3, #2
 80019e4:	4a09      	ldr	r2, [pc, #36]	; (8001a0c <_RGB_BlinkRed+0x6c>)
 80019e6:	6013      	str	r3, [r2, #0]
 80019e8:	e004      	b.n	80019f4 <_RGB_BlinkRed+0x54>
	} else {
		_CCR1 -= 2;
 80019ea:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <_RGB_BlinkRed+0x6c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	3b02      	subs	r3, #2
 80019f0:	4a06      	ldr	r2, [pc, #24]	; (8001a0c <_RGB_BlinkRed+0x6c>)
 80019f2:	6013      	str	r3, [r2, #0]
	}

	_RGB_UpdateRegisters();
 80019f4:	f7ff fe70 	bl	80016d8 <_RGB_UpdateRegisters>
}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000470 	.word	0x20000470
 8001a00:	20000464 	.word	0x20000464
 8001a04:	20000460 	.word	0x20000460
 8001a08:	2000046c 	.word	0x2000046c
 8001a0c:	20000468 	.word	0x20000468

08001a10 <_RGB_BlinkGreen>:

void _RGB_BlinkGreen(void) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
	if (_mode != RGB_BlinkGreen)
 8001a14:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <_RGB_BlinkGreen+0x5c>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b07      	cmp	r3, #7
 8001a1a:	d002      	beq.n	8001a22 <_RGB_BlinkGreen+0x12>
		_state = 0;
 8001a1c:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <_RGB_BlinkGreen+0x60>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	801a      	strh	r2, [r3, #0]
	_mode = RGB_BlinkGreen;
 8001a22:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <_RGB_BlinkGreen+0x5c>)
 8001a24:	2207      	movs	r2, #7
 8001a26:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <_RGB_BlinkGreen+0x64>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]
	_CCR3 = 0;
 8001a2e:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <_RGB_BlinkGreen+0x68>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]

	if (_state == 0) {
 8001a34:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <_RGB_BlinkGreen+0x60>)
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d103      	bne.n	8001a44 <_RGB_BlinkGreen+0x34>
		_CCR2 = 0;
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	; (8001a7c <_RGB_BlinkGreen+0x6c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	e00f      	b.n	8001a64 <_RGB_BlinkGreen+0x54>
	} else if (_state < MAX_REG_VAL / 2) {
 8001a44:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <_RGB_BlinkGreen+0x60>)
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8001a4c:	d805      	bhi.n	8001a5a <_RGB_BlinkGreen+0x4a>
		_CCR2 += 2;
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <_RGB_BlinkGreen+0x6c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	3302      	adds	r3, #2
 8001a54:	4a09      	ldr	r2, [pc, #36]	; (8001a7c <_RGB_BlinkGreen+0x6c>)
 8001a56:	6013      	str	r3, [r2, #0]
 8001a58:	e004      	b.n	8001a64 <_RGB_BlinkGreen+0x54>
	} else {
		_CCR2 -= 2;
 8001a5a:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <_RGB_BlinkGreen+0x6c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	3b02      	subs	r3, #2
 8001a60:	4a06      	ldr	r2, [pc, #24]	; (8001a7c <_RGB_BlinkGreen+0x6c>)
 8001a62:	6013      	str	r3, [r2, #0]
	}

	_RGB_UpdateRegisters();
 8001a64:	f7ff fe38 	bl	80016d8 <_RGB_UpdateRegisters>
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000470 	.word	0x20000470
 8001a70:	20000464 	.word	0x20000464
 8001a74:	20000468 	.word	0x20000468
 8001a78:	2000046c 	.word	0x2000046c
 8001a7c:	20000460 	.word	0x20000460

08001a80 <_RGB_BlinkBlue>:

void _RGB_BlinkBlue(void) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
	if (_mode != RGB_BlinkBlue)
 8001a84:	4b15      	ldr	r3, [pc, #84]	; (8001adc <_RGB_BlinkBlue+0x5c>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d002      	beq.n	8001a92 <_RGB_BlinkBlue+0x12>
		_state = 0;
 8001a8c:	4b14      	ldr	r3, [pc, #80]	; (8001ae0 <_RGB_BlinkBlue+0x60>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	801a      	strh	r2, [r3, #0]
	_mode = RGB_BlinkBlue;
 8001a92:	4b12      	ldr	r3, [pc, #72]	; (8001adc <_RGB_BlinkBlue+0x5c>)
 8001a94:	2208      	movs	r2, #8
 8001a96:	701a      	strb	r2, [r3, #0]

	_CCR1 = 0;
 8001a98:	4b12      	ldr	r3, [pc, #72]	; (8001ae4 <_RGB_BlinkBlue+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
	_CCR2 = 0;
 8001a9e:	4b12      	ldr	r3, [pc, #72]	; (8001ae8 <_RGB_BlinkBlue+0x68>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]

	if (_state == 0) {
 8001aa4:	4b0e      	ldr	r3, [pc, #56]	; (8001ae0 <_RGB_BlinkBlue+0x60>)
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d103      	bne.n	8001ab4 <_RGB_BlinkBlue+0x34>
		_CCR3 = 0;
 8001aac:	4b0f      	ldr	r3, [pc, #60]	; (8001aec <_RGB_BlinkBlue+0x6c>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	e00f      	b.n	8001ad4 <_RGB_BlinkBlue+0x54>
	} else if (_state < MAX_REG_VAL / 2) {
 8001ab4:	4b0a      	ldr	r3, [pc, #40]	; (8001ae0 <_RGB_BlinkBlue+0x60>)
 8001ab6:	881b      	ldrh	r3, [r3, #0]
 8001ab8:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8001abc:	d805      	bhi.n	8001aca <_RGB_BlinkBlue+0x4a>
		_CCR3 += 2;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <_RGB_BlinkBlue+0x6c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	4a09      	ldr	r2, [pc, #36]	; (8001aec <_RGB_BlinkBlue+0x6c>)
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	e004      	b.n	8001ad4 <_RGB_BlinkBlue+0x54>
	} else {
		_CCR3 -= 2;
 8001aca:	4b08      	ldr	r3, [pc, #32]	; (8001aec <_RGB_BlinkBlue+0x6c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	3b02      	subs	r3, #2
 8001ad0:	4a06      	ldr	r2, [pc, #24]	; (8001aec <_RGB_BlinkBlue+0x6c>)
 8001ad2:	6013      	str	r3, [r2, #0]
	}

	_RGB_UpdateRegisters();
 8001ad4:	f7ff fe00 	bl	80016d8 <_RGB_UpdateRegisters>
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20000470 	.word	0x20000470
 8001ae0:	20000464 	.word	0x20000464
 8001ae4:	20000468 	.word	0x20000468
 8001ae8:	20000460 	.word	0x20000460
 8001aec:	2000046c 	.word	0x2000046c

08001af0 <_RGB_BlinkWhite>:

void _RGB_BlinkWhite(void) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	if (_mode != RGB_BlinkWhite)
 8001af4:	4b1f      	ldr	r3, [pc, #124]	; (8001b74 <_RGB_BlinkWhite+0x84>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b05      	cmp	r3, #5
 8001afa:	d002      	beq.n	8001b02 <_RGB_BlinkWhite+0x12>
		_state = 0;
 8001afc:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <_RGB_BlinkWhite+0x88>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	801a      	strh	r2, [r3, #0]
	_mode = RGB_BlinkWhite;
 8001b02:	4b1c      	ldr	r3, [pc, #112]	; (8001b74 <_RGB_BlinkWhite+0x84>)
 8001b04:	2205      	movs	r2, #5
 8001b06:	701a      	strb	r2, [r3, #0]

	if (_state == 0) {
 8001b08:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <_RGB_BlinkWhite+0x88>)
 8001b0a:	881b      	ldrh	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d109      	bne.n	8001b24 <_RGB_BlinkWhite+0x34>
		_CCR1 = 0;
 8001b10:	4b1a      	ldr	r3, [pc, #104]	; (8001b7c <_RGB_BlinkWhite+0x8c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
		_CCR2 = 0;
 8001b16:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <_RGB_BlinkWhite+0x90>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
		_CCR3 = 0;
 8001b1c:	4b19      	ldr	r3, [pc, #100]	; (8001b84 <_RGB_BlinkWhite+0x94>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	e023      	b.n	8001b6c <_RGB_BlinkWhite+0x7c>
	} else if (_state < MAX_REG_VAL / 2) {
 8001b24:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <_RGB_BlinkWhite+0x88>)
 8001b26:	881b      	ldrh	r3, [r3, #0]
 8001b28:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8001b2c:	d80f      	bhi.n	8001b4e <_RGB_BlinkWhite+0x5e>
		_CCR1 += 2;
 8001b2e:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <_RGB_BlinkWhite+0x8c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	3302      	adds	r3, #2
 8001b34:	4a11      	ldr	r2, [pc, #68]	; (8001b7c <_RGB_BlinkWhite+0x8c>)
 8001b36:	6013      	str	r3, [r2, #0]
		_CCR2 += 2;
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <_RGB_BlinkWhite+0x90>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	3302      	adds	r3, #2
 8001b3e:	4a10      	ldr	r2, [pc, #64]	; (8001b80 <_RGB_BlinkWhite+0x90>)
 8001b40:	6013      	str	r3, [r2, #0]
		_CCR3 += 2;
 8001b42:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <_RGB_BlinkWhite+0x94>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	3302      	adds	r3, #2
 8001b48:	4a0e      	ldr	r2, [pc, #56]	; (8001b84 <_RGB_BlinkWhite+0x94>)
 8001b4a:	6013      	str	r3, [r2, #0]
 8001b4c:	e00e      	b.n	8001b6c <_RGB_BlinkWhite+0x7c>
	} else {
		_CCR1 -= 2;
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	; (8001b7c <_RGB_BlinkWhite+0x8c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	3b02      	subs	r3, #2
 8001b54:	4a09      	ldr	r2, [pc, #36]	; (8001b7c <_RGB_BlinkWhite+0x8c>)
 8001b56:	6013      	str	r3, [r2, #0]
		_CCR2 -= 2;
 8001b58:	4b09      	ldr	r3, [pc, #36]	; (8001b80 <_RGB_BlinkWhite+0x90>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	3b02      	subs	r3, #2
 8001b5e:	4a08      	ldr	r2, [pc, #32]	; (8001b80 <_RGB_BlinkWhite+0x90>)
 8001b60:	6013      	str	r3, [r2, #0]
		_CCR3 -= 2;
 8001b62:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <_RGB_BlinkWhite+0x94>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	3b02      	subs	r3, #2
 8001b68:	4a06      	ldr	r2, [pc, #24]	; (8001b84 <_RGB_BlinkWhite+0x94>)
 8001b6a:	6013      	str	r3, [r2, #0]
	}

	_RGB_UpdateRegisters();
 8001b6c:	f7ff fdb4 	bl	80016d8 <_RGB_UpdateRegisters>
}
 8001b70:	bf00      	nop
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20000470 	.word	0x20000470
 8001b78:	20000464 	.word	0x20000464
 8001b7c:	20000468 	.word	0x20000468
 8001b80:	20000460 	.word	0x20000460
 8001b84:	2000046c 	.word	0x2000046c

08001b88 <RGB_SetMode>:

void RGB_SetMode(RGB_Mode mode) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	2b09      	cmp	r3, #9
 8001b96:	d835      	bhi.n	8001c04 <RGB_SetMode+0x7c>
 8001b98:	a201      	add	r2, pc, #4	; (adr r2, 8001ba0 <RGB_SetMode+0x18>)
 8001b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b9e:	bf00      	nop
 8001ba0:	08001bc9 	.word	0x08001bc9
 8001ba4:	08001bcf 	.word	0x08001bcf
 8001ba8:	08001bd5 	.word	0x08001bd5
 8001bac:	08001bdb 	.word	0x08001bdb
 8001bb0:	08001be1 	.word	0x08001be1
 8001bb4:	08001bf9 	.word	0x08001bf9
 8001bb8:	08001be7 	.word	0x08001be7
 8001bbc:	08001bed 	.word	0x08001bed
 8001bc0:	08001bf3 	.word	0x08001bf3
 8001bc4:	08001bff 	.word	0x08001bff
	case RGB_Disabled:
		_RGB_SetBlack();
 8001bc8:	f7ff fe40 	bl	800184c <_RGB_SetBlack>
		break;
 8001bcc:	e01a      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_White:
		_RGB_SetWhite();
 8001bce:	f7ff fdcb 	bl	8001768 <_RGB_SetWhite>
		break;
 8001bd2:	e017      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_Red:
		_RGB_SetRed();
 8001bd4:	f7ff fde6 	bl	80017a4 <_RGB_SetRed>
		break;
 8001bd8:	e014      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_Green:
		_RGB_SetGreen();
 8001bda:	f7ff fdff 	bl	80017dc <_RGB_SetGreen>
		break;
 8001bde:	e011      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_Blue:
		_RGB_SetBlue();
 8001be0:	f7ff fe18 	bl	8001814 <_RGB_SetBlue>
		break;
 8001be4:	e00e      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_BlinkRed:
		_RGB_BlinkRed();
 8001be6:	f7ff fedb 	bl	80019a0 <_RGB_BlinkRed>
		break;
 8001bea:	e00b      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_BlinkGreen:
		_RGB_BlinkGreen();
 8001bec:	f7ff ff10 	bl	8001a10 <_RGB_BlinkGreen>
		break;
 8001bf0:	e008      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_BlinkBlue:
		_RGB_BlinkBlue();
 8001bf2:	f7ff ff45 	bl	8001a80 <_RGB_BlinkBlue>
		break;
 8001bf6:	e005      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_BlinkWhite:
		_RGB_BlinkWhite();
 8001bf8:	f7ff ff7a 	bl	8001af0 <_RGB_BlinkWhite>
		break;
 8001bfc:	e002      	b.n	8001c04 <RGB_SetMode+0x7c>
	case RGB_Rainbow:
		_RGB_Rainbow();
 8001bfe:	f7ff fe3f 	bl	8001880 <_RGB_Rainbow>
		break;
 8001c02:	bf00      	nop
	}
}
 8001c04:	bf00      	nop
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <SD_Init>:

uint8_t _buffer[256]; //bufor odczytu i zapisu
uint16_t _bytesWritten; //liczba zapisanych byte
uint16_t _bytesRead;

void SD_Init(void) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
	f_mount(&_ffHandle, "", 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	4904      	ldr	r1, [pc, #16]	; (8001c24 <SD_Init+0x18>)
 8001c14:	4804      	ldr	r0, [pc, #16]	; (8001c28 <SD_Init+0x1c>)
 8001c16:	f001 fa49 	bl	80030ac <f_mount>

	SD_RefreshDateTime();
 8001c1a:	f000 f807 	bl	8001c2c <SD_RefreshDateTime>
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	08009d30 	.word	0x08009d30
 8001c28:	20000204 	.word	0x20000204

08001c2c <SD_RefreshDateTime>:

void SD_RefreshDateTime(void) {
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
	HAL_RTC_GetTime(&hrtc, &hTime, RTC_FORMAT_BCD);
 8001c30:	2201      	movs	r2, #1
 8001c32:	4938      	ldr	r1, [pc, #224]	; (8001d14 <SD_RefreshDateTime+0xe8>)
 8001c34:	4838      	ldr	r0, [pc, #224]	; (8001d18 <SD_RefreshDateTime+0xec>)
 8001c36:	f003 fb23 	bl	8005280 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &hDate, RTC_FORMAT_BCD);
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	4937      	ldr	r1, [pc, #220]	; (8001d1c <SD_RefreshDateTime+0xf0>)
 8001c3e:	4836      	ldr	r0, [pc, #216]	; (8001d18 <SD_RefreshDateTime+0xec>)
 8001c40:	f003 fc23 	bl	800548a <HAL_RTC_GetDate>

	_dTime.time[0] = (hTime.Hours / 16) + 48;
 8001c44:	4b33      	ldr	r3, [pc, #204]	; (8001d14 <SD_RefreshDateTime+0xe8>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	091b      	lsrs	r3, r3, #4
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	3330      	adds	r3, #48	; 0x30
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	4b33      	ldr	r3, [pc, #204]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001c52:	719a      	strb	r2, [r3, #6]
	_dTime.time[1] = (hTime.Hours % 16) + 48;
 8001c54:	4b2f      	ldr	r3, [pc, #188]	; (8001d14 <SD_RefreshDateTime+0xe8>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	f003 030f 	and.w	r3, r3, #15
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	3330      	adds	r3, #48	; 0x30
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b2f      	ldr	r3, [pc, #188]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001c64:	71da      	strb	r2, [r3, #7]
	_dTime.time[2] = (hTime.Minutes / 16) + 48;
 8001c66:	4b2b      	ldr	r3, [pc, #172]	; (8001d14 <SD_RefreshDateTime+0xe8>)
 8001c68:	785b      	ldrb	r3, [r3, #1]
 8001c6a:	091b      	lsrs	r3, r3, #4
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	3330      	adds	r3, #48	; 0x30
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	4b2b      	ldr	r3, [pc, #172]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001c74:	721a      	strb	r2, [r3, #8]
	_dTime.time[3] = (hTime.Minutes % 16) + 48;
 8001c76:	4b27      	ldr	r3, [pc, #156]	; (8001d14 <SD_RefreshDateTime+0xe8>)
 8001c78:	785b      	ldrb	r3, [r3, #1]
 8001c7a:	f003 030f 	and.w	r3, r3, #15
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	3330      	adds	r3, #48	; 0x30
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	4b26      	ldr	r3, [pc, #152]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001c86:	725a      	strb	r2, [r3, #9]
	_dTime.time[4] = (hTime.Seconds / 16) + 48;
 8001c88:	4b22      	ldr	r3, [pc, #136]	; (8001d14 <SD_RefreshDateTime+0xe8>)
 8001c8a:	789b      	ldrb	r3, [r3, #2]
 8001c8c:	091b      	lsrs	r3, r3, #4
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	3330      	adds	r3, #48	; 0x30
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	4b22      	ldr	r3, [pc, #136]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001c96:	729a      	strb	r2, [r3, #10]
	_dTime.time[5] = (hTime.Seconds % 16) + 48;
 8001c98:	4b1e      	ldr	r3, [pc, #120]	; (8001d14 <SD_RefreshDateTime+0xe8>)
 8001c9a:	789b      	ldrb	r3, [r3, #2]
 8001c9c:	f003 030f 	and.w	r3, r3, #15
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	3330      	adds	r3, #48	; 0x30
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	4b1e      	ldr	r3, [pc, #120]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001ca8:	72da      	strb	r2, [r3, #11]

	_dTime.date[0] = (hDate.Date / 16) + 48;
 8001caa:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <SD_RefreshDateTime+0xf0>)
 8001cac:	789b      	ldrb	r3, [r3, #2]
 8001cae:	091b      	lsrs	r3, r3, #4
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	3330      	adds	r3, #48	; 0x30
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001cb8:	701a      	strb	r2, [r3, #0]
	_dTime.date[1] = (hDate.Date % 16) + 48;
 8001cba:	4b18      	ldr	r3, [pc, #96]	; (8001d1c <SD_RefreshDateTime+0xf0>)
 8001cbc:	789b      	ldrb	r3, [r3, #2]
 8001cbe:	f003 030f 	and.w	r3, r3, #15
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	3330      	adds	r3, #48	; 0x30
 8001cc6:	b2da      	uxtb	r2, r3
 8001cc8:	4b15      	ldr	r3, [pc, #84]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001cca:	705a      	strb	r2, [r3, #1]
	_dTime.date[2] = (hDate.Month / 16) + 48;
 8001ccc:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <SD_RefreshDateTime+0xf0>)
 8001cce:	785b      	ldrb	r3, [r3, #1]
 8001cd0:	091b      	lsrs	r3, r3, #4
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	3330      	adds	r3, #48	; 0x30
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	4b11      	ldr	r3, [pc, #68]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001cda:	709a      	strb	r2, [r3, #2]
	_dTime.date[3] = (hDate.Month % 16) + 48;
 8001cdc:	4b0f      	ldr	r3, [pc, #60]	; (8001d1c <SD_RefreshDateTime+0xf0>)
 8001cde:	785b      	ldrb	r3, [r3, #1]
 8001ce0:	f003 030f 	and.w	r3, r3, #15
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	3330      	adds	r3, #48	; 0x30
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	4b0d      	ldr	r3, [pc, #52]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001cec:	70da      	strb	r2, [r3, #3]
	_dTime.date[4] = (hDate.Year / 16) + 48;
 8001cee:	4b0b      	ldr	r3, [pc, #44]	; (8001d1c <SD_RefreshDateTime+0xf0>)
 8001cf0:	78db      	ldrb	r3, [r3, #3]
 8001cf2:	091b      	lsrs	r3, r3, #4
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	3330      	adds	r3, #48	; 0x30
 8001cf8:	b2da      	uxtb	r2, r3
 8001cfa:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001cfc:	711a      	strb	r2, [r3, #4]
	_dTime.date[5] = (hDate.Year % 16) + 48;
 8001cfe:	4b07      	ldr	r3, [pc, #28]	; (8001d1c <SD_RefreshDateTime+0xf0>)
 8001d00:	78db      	ldrb	r3, [r3, #3]
 8001d02:	f003 030f 	and.w	r3, r3, #15
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	3330      	adds	r3, #48	; 0x30
 8001d0a:	b2da      	uxtb	r2, r3
 8001d0c:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <SD_RefreshDateTime+0xf4>)
 8001d0e:	715a      	strb	r2, [r3, #5]
}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	2000083c 	.word	0x2000083c
 8001d18:	20000894 	.word	0x20000894
 8001d1c:	20000850 	.word	0x20000850
 8001d20:	20000474 	.word	0x20000474

08001d24 <SD_GetDateTime>:

void SD_GetDateTime(char date[], char time[]) {
 8001d24:	b5b0      	push	{r4, r5, r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af04      	add	r7, sp, #16
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8001d2e:	4b1d      	ldr	r3, [pc, #116]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	461c      	mov	r4, r3
 8001d34:	4b1b      	ldr	r3, [pc, #108]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d36:	785b      	ldrb	r3, [r3, #1]
 8001d38:	461d      	mov	r5, r3
			_dTime.date[2], _dTime.date[3], _dTime.date[4], _dTime.date[5]);
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d3c:	789b      	ldrb	r3, [r3, #2]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8001d3e:	461a      	mov	r2, r3
			_dTime.date[2], _dTime.date[3], _dTime.date[4], _dTime.date[5]);
 8001d40:	4b18      	ldr	r3, [pc, #96]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d42:	78db      	ldrb	r3, [r3, #3]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8001d44:	4619      	mov	r1, r3
			_dTime.date[2], _dTime.date[3], _dTime.date[4], _dTime.date[5]);
 8001d46:	4b17      	ldr	r3, [pc, #92]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d48:	791b      	ldrb	r3, [r3, #4]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8001d4a:	4618      	mov	r0, r3
			_dTime.date[2], _dTime.date[3], _dTime.date[4], _dTime.date[5]);
 8001d4c:	4b15      	ldr	r3, [pc, #84]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d4e:	795b      	ldrb	r3, [r3, #5]
	sprintf(date, "%c%c.%c%c.%c%c", _dTime.date[0], _dTime.date[1],
 8001d50:	9303      	str	r3, [sp, #12]
 8001d52:	9002      	str	r0, [sp, #8]
 8001d54:	9101      	str	r1, [sp, #4]
 8001d56:	9200      	str	r2, [sp, #0]
 8001d58:	462b      	mov	r3, r5
 8001d5a:	4622      	mov	r2, r4
 8001d5c:	4912      	ldr	r1, [pc, #72]	; (8001da8 <SD_GetDateTime+0x84>)
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f006 fbb0 	bl	80084c4 <siprintf>
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8001d64:	4b0f      	ldr	r3, [pc, #60]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d66:	799b      	ldrb	r3, [r3, #6]
 8001d68:	461c      	mov	r4, r3
 8001d6a:	4b0e      	ldr	r3, [pc, #56]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d6c:	79db      	ldrb	r3, [r3, #7]
 8001d6e:	461d      	mov	r5, r3
			_dTime.time[2], _dTime.time[3], _dTime.time[4], _dTime.time[5]);
 8001d70:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d72:	7a1b      	ldrb	r3, [r3, #8]
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8001d74:	461a      	mov	r2, r3
			_dTime.time[2], _dTime.time[3], _dTime.time[4], _dTime.time[5]);
 8001d76:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d78:	7a5b      	ldrb	r3, [r3, #9]
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8001d7a:	4619      	mov	r1, r3
			_dTime.time[2], _dTime.time[3], _dTime.time[4], _dTime.time[5]);
 8001d7c:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d7e:	7a9b      	ldrb	r3, [r3, #10]
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8001d80:	4618      	mov	r0, r3
			_dTime.time[2], _dTime.time[3], _dTime.time[4], _dTime.time[5]);
 8001d82:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <SD_GetDateTime+0x80>)
 8001d84:	7adb      	ldrb	r3, [r3, #11]
	sprintf(time, "%c%c:%c%c:%c%c", _dTime.time[0], _dTime.time[1],
 8001d86:	9303      	str	r3, [sp, #12]
 8001d88:	9002      	str	r0, [sp, #8]
 8001d8a:	9101      	str	r1, [sp, #4]
 8001d8c:	9200      	str	r2, [sp, #0]
 8001d8e:	462b      	mov	r3, r5
 8001d90:	4622      	mov	r2, r4
 8001d92:	4906      	ldr	r1, [pc, #24]	; (8001dac <SD_GetDateTime+0x88>)
 8001d94:	6838      	ldr	r0, [r7, #0]
 8001d96:	f006 fb95 	bl	80084c4 <siprintf>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bdb0      	pop	{r4, r5, r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000474 	.word	0x20000474
 8001da8:	08009d34 	.word	0x08009d34
 8001dac:	08009d44 	.word	0x08009d44

08001db0 <THS_Init>:

bool _ready;
uint8_t _data[5];
uint32_t _clockCounter;

void THS_Init() {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
	_clockCounter = 0;
 8001db4:	4b05      	ldr	r3, [pc, #20]	; (8001dcc <THS_Init+0x1c>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]

	HAL_Delay(500);
 8001dba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001dbe:	f002 f879 	bl	8003eb4 <HAL_Delay>
	_ready = true;
 8001dc2:	4b03      	ldr	r3, [pc, #12]	; (8001dd0 <THS_Init+0x20>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	701a      	strb	r2, [r3, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	200007b4 	.word	0x200007b4
 8001dd0:	200007b0 	.word	0x200007b0

08001dd4 <THS_Delay>:

void THS_Delay(uint16_t micros) {
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <THS_Delay+0x2c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2200      	movs	r2, #0
 8001de4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < micros)
 8001de6:	bf00      	nop
 8001de8:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <THS_Delay+0x2c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d3f9      	bcc.n	8001de8 <THS_Delay+0x14>
		;
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	200007bc 	.word	0x200007bc

08001e04 <_THS_SetPinOutput>:

void _THS_SetPinOutput(uint16_t pin) {
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b088      	sub	sp, #32
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001e0e:	f107 030c 	add.w	r3, r7, #12
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
 8001e1c:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = pin;
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e22:	2301      	movs	r3, #1
 8001e24:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e26:	2300      	movs	r3, #0
 8001e28:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(THS_PORT, &GPIO_InitStruct);
 8001e2a:	f107 030c 	add.w	r3, r7, #12
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4803      	ldr	r0, [pc, #12]	; (8001e40 <_THS_SetPinOutput+0x3c>)
 8001e32:	f002 f995 	bl	8004160 <HAL_GPIO_Init>
}
 8001e36:	bf00      	nop
 8001e38:	3720      	adds	r7, #32
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40020800 	.word	0x40020800

08001e44 <_THS_SetPinInput>:

void _THS_SetPinInput(uint16_t pin) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b088      	sub	sp, #32
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	80fb      	strh	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001e4e:	f107 030c 	add.w	r3, r7, #12
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	605a      	str	r2, [r3, #4]
 8001e58:	609a      	str	r2, [r3, #8]
 8001e5a:	60da      	str	r2, [r3, #12]
 8001e5c:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = pin;
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e62:	2300      	movs	r3, #0
 8001e64:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(THS_PORT, &GPIO_InitStruct);
 8001e6a:	f107 030c 	add.w	r3, r7, #12
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4803      	ldr	r0, [pc, #12]	; (8001e80 <_THS_SetPinInput+0x3c>)
 8001e72:	f002 f975 	bl	8004160 <HAL_GPIO_Init>
}
 8001e76:	bf00      	nop
 8001e78:	3720      	adds	r7, #32
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40020800 	.word	0x40020800

08001e84 <_THS_InitConn>:

#define Write(val) HAL_GPIO_WritePin(THS_PORT, pin, val)
#define Read() HAL_GPIO_ReadPin(THS_PORT, pin)
#define WaitOn(arg) while (HAL_GPIO_ReadPin(THS_PORT, pin) == arg)

uint8_t _THS_InitConn(uint16_t pin) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	80fb      	strh	r3, [r7, #6]
	if (!_ready)
 8001e8e:	4b24      	ldr	r3, [pc, #144]	; (8001f20 <_THS_InitConn+0x9c>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	f083 0301 	eor.w	r3, r3, #1
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <_THS_InitConn+0x1c>
		return 0;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	e03b      	b.n	8001f18 <_THS_InitConn+0x94>
	_THS_SetPinOutput(pin);
 8001ea0:	88fb      	ldrh	r3, [r7, #6]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ffae 	bl	8001e04 <_THS_SetPinOutput>

	/* Start */
	Write(0);
 8001ea8:	88fb      	ldrh	r3, [r7, #6]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	4619      	mov	r1, r3
 8001eae:	481d      	ldr	r0, [pc, #116]	; (8001f24 <_THS_InitConn+0xa0>)
 8001eb0:	f002 fb08 	bl	80044c4 <HAL_GPIO_WritePin>
	HAL_Delay(18);
 8001eb4:	2012      	movs	r0, #18
 8001eb6:	f001 fffd 	bl	8003eb4 <HAL_Delay>
	Write(1);
 8001eba:	88fb      	ldrh	r3, [r7, #6]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4818      	ldr	r0, [pc, #96]	; (8001f24 <_THS_InitConn+0xa0>)
 8001ec2:	f002 faff 	bl	80044c4 <HAL_GPIO_WritePin>
	THS_Delay(START_HI);
 8001ec6:	2014      	movs	r0, #20
 8001ec8:	f7ff ff84 	bl	8001dd4 <THS_Delay>

	/* Synchro */
	_THS_SetPinInput(pin);
 8001ecc:	88fb      	ldrh	r3, [r7, #6]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff ffb8 	bl	8001e44 <_THS_SetPinInput>
	THS_Delay(RESPONSE);
 8001ed4:	2028      	movs	r0, #40	; 0x28
 8001ed6:	f7ff ff7d 	bl	8001dd4 <THS_Delay>

	if (!Read()) {
 8001eda:	88fb      	ldrh	r3, [r7, #6]
 8001edc:	4619      	mov	r1, r3
 8001ede:	4811      	ldr	r0, [pc, #68]	; (8001f24 <_THS_InitConn+0xa0>)
 8001ee0:	f002 fad8 	bl	8004494 <HAL_GPIO_ReadPin>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10c      	bne.n	8001f04 <_THS_InitConn+0x80>
		THS_Delay(2 * RESPONSE);
 8001eea:	2050      	movs	r0, #80	; 0x50
 8001eec:	f7ff ff72 	bl	8001dd4 <THS_Delay>
		if (!Read()) {
 8001ef0:	88fb      	ldrh	r3, [r7, #6]
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	480b      	ldr	r0, [pc, #44]	; (8001f24 <_THS_InitConn+0xa0>)
 8001ef6:	f002 facd 	bl	8004494 <HAL_GPIO_ReadPin>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <_THS_InitConn+0x80>
			/* Brak synchro */
			return 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	e009      	b.n	8001f18 <_THS_InitConn+0x94>
		}
	}
	WaitOn(1);
 8001f04:	bf00      	nop
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4806      	ldr	r0, [pc, #24]	; (8001f24 <_THS_InitConn+0xa0>)
 8001f0c:	f002 fac2 	bl	8004494 <HAL_GPIO_ReadPin>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d0f7      	beq.n	8001f06 <_THS_InitConn+0x82>
	/* Gotowy */
	return 1;
 8001f16:	2301      	movs	r3, #1
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	200007b0 	.word	0x200007b0
 8001f24:	40020800 	.word	0x40020800

08001f28 <_THS_ReadByte>:

uint8_t _THS_ReadByte(uint16_t pin) {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	80fb      	strh	r3, [r7, #6]
	uint8_t byte = 0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	73fb      	strb	r3, [r7, #15]

	for (uint8_t bit = 0; bit < 8; bit++) {
 8001f36:	2300      	movs	r3, #0
 8001f38:	73bb      	strb	r3, [r7, #14]
 8001f3a:	e02f      	b.n	8001f9c <_THS_ReadByte+0x74>
		_clockCounter = 0;
 8001f3c:	4b1b      	ldr	r3, [pc, #108]	; (8001fac <_THS_ReadByte+0x84>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
		WaitOn(0) {
 8001f42:	e005      	b.n	8001f50 <_THS_ReadByte+0x28>
			/* Podany pin nie jest podpiety, eternal loop */
			if (_clockCounter > 200)
 8001f44:	4b19      	ldr	r3, [pc, #100]	; (8001fac <_THS_ReadByte+0x84>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2bc8      	cmp	r3, #200	; 0xc8
 8001f4a:	d901      	bls.n	8001f50 <_THS_ReadByte+0x28>
				return 255;
 8001f4c:	23ff      	movs	r3, #255	; 0xff
 8001f4e:	e029      	b.n	8001fa4 <_THS_ReadByte+0x7c>
		WaitOn(0) {
 8001f50:	88fb      	ldrh	r3, [r7, #6]
 8001f52:	4619      	mov	r1, r3
 8001f54:	4816      	ldr	r0, [pc, #88]	; (8001fb0 <_THS_ReadByte+0x88>)
 8001f56:	f002 fa9d 	bl	8004494 <HAL_GPIO_ReadPin>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0f1      	beq.n	8001f44 <_THS_ReadByte+0x1c>
		}
		THS_Delay(SIGNAL_WAIT);
 8001f60:	203c      	movs	r0, #60	; 0x3c
 8001f62:	f7ff ff37 	bl	8001dd4 <THS_Delay>

		byte <<= 1;
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	73fb      	strb	r3, [r7, #15]
		if (Read()) {
 8001f6c:	88fb      	ldrh	r3, [r7, #6]
 8001f6e:	4619      	mov	r1, r3
 8001f70:	480f      	ldr	r0, [pc, #60]	; (8001fb0 <_THS_ReadByte+0x88>)
 8001f72:	f002 fa8f 	bl	8004494 <HAL_GPIO_ReadPin>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d00c      	beq.n	8001f96 <_THS_ReadByte+0x6e>
			byte |= 1; /* mamy 1 */
 8001f7c:	7bfb      	ldrb	r3, [r7, #15]
 8001f7e:	f043 0301 	orr.w	r3, r3, #1
 8001f82:	73fb      	strb	r3, [r7, #15]
			WaitOn(1);
 8001f84:	bf00      	nop
 8001f86:	88fb      	ldrh	r3, [r7, #6]
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4809      	ldr	r0, [pc, #36]	; (8001fb0 <_THS_ReadByte+0x88>)
 8001f8c:	f002 fa82 	bl	8004494 <HAL_GPIO_ReadPin>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d0f7      	beq.n	8001f86 <_THS_ReadByte+0x5e>
	for (uint8_t bit = 0; bit < 8; bit++) {
 8001f96:	7bbb      	ldrb	r3, [r7, #14]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	73bb      	strb	r3, [r7, #14]
 8001f9c:	7bbb      	ldrb	r3, [r7, #14]
 8001f9e:	2b07      	cmp	r3, #7
 8001fa0:	d9cc      	bls.n	8001f3c <_THS_ReadByte+0x14>
		}
		/* else mamy 0 */
	}

	return byte;
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3710      	adds	r7, #16
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	200007b4 	.word	0x200007b4
 8001fb0:	40020800 	.word	0x40020800

08001fb4 <_THS_CCR_Acceptable>:

uint8_t _THS_CCR_Acceptable(uint8_t ccrIn, uint8_t ccrAcc) {
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	460a      	mov	r2, r1
 8001fbe:	71fb      	strb	r3, [r7, #7]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	71bb      	strb	r3, [r7, #6]
	if (ccrAcc - ERROR_RANGE <= ccrIn && ccrIn <= ccrAcc + ERROR_RANGE)
 8001fc4:	79bb      	ldrb	r3, [r7, #6]
 8001fc6:	f1a3 020a 	sub.w	r2, r3, #10
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	dc06      	bgt.n	8001fde <_THS_CCR_Acceptable+0x2a>
 8001fd0:	79fa      	ldrb	r2, [r7, #7]
 8001fd2:	79bb      	ldrb	r3, [r7, #6]
 8001fd4:	330a      	adds	r3, #10
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	dc01      	bgt.n	8001fde <_THS_CCR_Acceptable+0x2a>
		return 1;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e000      	b.n	8001fe0 <_THS_CCR_Acceptable+0x2c>
	return 0;
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <THS_ReadData>:

/* Funkcja wymaga jako argumentu tablicy conajmniej 2 elementowej else panic */
uint8_t THS_ReadData(THS_Sensor sensor, float data[]) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b088      	sub	sp, #32
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	6039      	str	r1, [r7, #0]
 8001ff6:	71fb      	strb	r3, [r7, #7]
	uint16_t pin = (sensor == THS_In) ? PIN1 : PIN2;
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <THS_ReadData+0x16>
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <THS_ReadData+0x18>
 8002002:	2302      	movs	r3, #2
 8002004:	83fb      	strh	r3, [r7, #30]

	if (!_THS_InitConn(pin))
 8002006:	8bfb      	ldrh	r3, [r7, #30]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff3b 	bl	8001e84 <_THS_InitConn>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <THS_ReadData+0x2c>
		return 0;
 8002014:	2300      	movs	r3, #0
 8002016:	e091      	b.n	800213c <THS_ReadData+0x150>

	uint16_t rh1 = _THS_ReadByte(pin);
 8002018:	8bfb      	ldrh	r3, [r7, #30]
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff ff84 	bl	8001f28 <_THS_ReadByte>
 8002020:	4603      	mov	r3, r0
 8002022:	83bb      	strh	r3, [r7, #28]
	uint8_t rh2 = _THS_ReadByte(pin);
 8002024:	8bfb      	ldrh	r3, [r7, #30]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff ff7e 	bl	8001f28 <_THS_ReadByte>
 800202c:	4603      	mov	r3, r0
 800202e:	76fb      	strb	r3, [r7, #27]
	uint16_t temp1 = _THS_ReadByte(pin);
 8002030:	8bfb      	ldrh	r3, [r7, #30]
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff ff78 	bl	8001f28 <_THS_ReadByte>
 8002038:	4603      	mov	r3, r0
 800203a:	833b      	strh	r3, [r7, #24]
	uint8_t temp2 = _THS_ReadByte(pin);
 800203c:	8bfb      	ldrh	r3, [r7, #30]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff ff72 	bl	8001f28 <_THS_ReadByte>
 8002044:	4603      	mov	r3, r0
 8002046:	75fb      	strb	r3, [r7, #23]
	uint8_t ccr = _THS_ReadByte(pin);
 8002048:	8bfb      	ldrh	r3, [r7, #30]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff ff6c 	bl	8001f28 <_THS_ReadByte>
 8002050:	4603      	mov	r3, r0
 8002052:	75bb      	strb	r3, [r7, #22]
	/* co namniej sekunda przerwy miedzy updateami */
	_ready = false;
 8002054:	4b3b      	ldr	r3, [pc, #236]	; (8002144 <THS_ReadData+0x158>)
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]

	if (_THS_CCR_Acceptable(ccr, rh1 | rh2 | temp1 | temp2)) {
 800205a:	8bbb      	ldrh	r3, [r7, #28]
 800205c:	b2da      	uxtb	r2, r3
 800205e:	7efb      	ldrb	r3, [r7, #27]
 8002060:	4313      	orrs	r3, r2
 8002062:	b2db      	uxtb	r3, r3
 8002064:	b25a      	sxtb	r2, r3
 8002066:	8b3b      	ldrh	r3, [r7, #24]
 8002068:	b25b      	sxtb	r3, r3
 800206a:	4313      	orrs	r3, r2
 800206c:	b25a      	sxtb	r2, r3
 800206e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002072:	4313      	orrs	r3, r2
 8002074:	b25b      	sxtb	r3, r3
 8002076:	b2da      	uxtb	r2, r3
 8002078:	7dbb      	ldrb	r3, [r7, #22]
 800207a:	4611      	mov	r1, r2
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff ff99 	bl	8001fb4 <_THS_CCR_Acceptable>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d04f      	beq.n	8002128 <THS_ReadData+0x13c>
		/* 0-Temperatura, 1-Wilgotnosc */
		float t = (float) ((temp1 << 8) | temp2) / (float) (1 << 8);
 8002088:	8b3b      	ldrh	r3, [r7, #24]
 800208a:	021a      	lsls	r2, r3, #8
 800208c:	7dfb      	ldrb	r3, [r7, #23]
 800208e:	4313      	orrs	r3, r2
 8002090:	ee07 3a90 	vmov	s15, r3
 8002094:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002098:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002148 <THS_ReadData+0x15c>
 800209c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a0:	edc7 7a04 	vstr	s15, [r7, #16]
		float r = (float) ((rh1 << 8) | rh2) / (float) (1 << 8);
 80020a4:	8bbb      	ldrh	r3, [r7, #28]
 80020a6:	021a      	lsls	r2, r3, #8
 80020a8:	7efb      	ldrb	r3, [r7, #27]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	ee07 3a90 	vmov	s15, r3
 80020b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020b4:	eddf 6a24 	vldr	s13, [pc, #144]	; 8002148 <THS_ReadData+0x15c>
 80020b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020bc:	edc7 7a03 	vstr	s15, [r7, #12]

		/* Dane spoza zakresu czujnika, musial wystapic blad */
		if ((0.f > t || t > 50.f) || (0.f > r || r > 100.f)) {
 80020c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80020c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020cc:	d418      	bmi.n	8002100 <THS_ReadData+0x114>
 80020ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80020d2:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800214c <THS_ReadData+0x160>
 80020d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020de:	dc0f      	bgt.n	8002100 <THS_ReadData+0x114>
 80020e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80020e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ec:	d408      	bmi.n	8002100 <THS_ReadData+0x114>
 80020ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80020f2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002150 <THS_ReadData+0x164>
 80020f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020fe:	dd0a      	ble.n	8002116 <THS_ReadData+0x12a>
			data[0] = 0.f;
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	f04f 0200 	mov.w	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
			data[1] = 0.f;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	3304      	adds	r3, #4
 800210c:	f04f 0200 	mov.w	r2, #0
 8002110:	601a      	str	r2, [r3, #0]
			return 0;
 8002112:	2300      	movs	r3, #0
 8002114:	e012      	b.n	800213c <THS_ReadData+0x150>
		}
		data[0] = t;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	601a      	str	r2, [r3, #0]
		data[1] = r;
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	3304      	adds	r3, #4
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	601a      	str	r2, [r3, #0]
		return 1;
 8002124:	2301      	movs	r3, #1
 8002126:	e009      	b.n	800213c <THS_ReadData+0x150>
	}
	/* Dane zbyt odbiegaj od prawdziwych */
	data[0] = 0.f;
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
	data[1] = 0.f;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	3304      	adds	r3, #4
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	601a      	str	r2, [r3, #0]
	return 0;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3720      	adds	r7, #32
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	200007b0 	.word	0x200007b0
 8002148:	43800000 	.word	0x43800000
 800214c:	42480000 	.word	0x42480000
 8002150:	42c80000 	.word	0x42c80000

08002154 <THS_ErrorClock>:

/* Umiescic w obsludze przerwania zegara tak by if dzialal co sekunde*/
void THS_ErrorClock(void) {
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
	if (_clockCounter > SECOND) {
 8002158:	4b0a      	ldr	r3, [pc, #40]	; (8002184 <THS_ErrorClock+0x30>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002160:	d905      	bls.n	800216e <THS_ErrorClock+0x1a>
		_ready = true;
 8002162:	4b09      	ldr	r3, [pc, #36]	; (8002188 <THS_ErrorClock+0x34>)
 8002164:	2201      	movs	r2, #1
 8002166:	701a      	strb	r2, [r3, #0]
		_clockCounter = 0;
 8002168:	4b06      	ldr	r3, [pc, #24]	; (8002184 <THS_ErrorClock+0x30>)
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
	}
	++_clockCounter;
 800216e:	4b05      	ldr	r3, [pc, #20]	; (8002184 <THS_ErrorClock+0x30>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	3301      	adds	r3, #1
 8002174:	4a03      	ldr	r2, [pc, #12]	; (8002184 <THS_ErrorClock+0x30>)
 8002176:	6013      	str	r3, [r2, #0]
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	200007b4 	.word	0x200007b4
 8002188:	200007b0 	.word	0x200007b0

0800218c <SELECT>:

static BYTE PowerFlag = 0; /* indicates if "power" is on */

static
inline void SELECT(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0

}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <DESELECT>:

static
inline void DESELECT(void)
{
 800219a:	b480      	push	{r7}
 800219c:	af00      	add	r7, sp, #0

}
 800219e:	bf00      	nop
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <xmit_spi>:

extern SPI_HandleTypeDef hspi1;

static
void xmit_spi(BYTE Data)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	71fb      	strb	r3, [r7, #7]
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80021b2:	bf00      	nop
 80021b4:	4808      	ldr	r0, [pc, #32]	; (80021d8 <xmit_spi+0x30>)
 80021b6:	f003 fd81 	bl	8005cbc <HAL_SPI_GetState>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d1f9      	bne.n	80021b4 <xmit_spi+0xc>
	HAL_SPI_Transmit(&hspi1, &Data, 1, 5000);
 80021c0:	1df9      	adds	r1, r7, #7
 80021c2:	f241 3388 	movw	r3, #5000	; 0x1388
 80021c6:	2201      	movs	r2, #1
 80021c8:	4803      	ldr	r0, [pc, #12]	; (80021d8 <xmit_spi+0x30>)
 80021ca:	f003 faa1 	bl	8005710 <HAL_SPI_Transmit>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000918 	.word	0x20000918

080021dc <rcvr_spi>:

static BYTE rcvr_spi(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af02      	add	r7, sp, #8
	unsigned char Dummy, Data;
	Dummy = 0xFF;
 80021e2:	23ff      	movs	r3, #255	; 0xff
 80021e4:	71fb      	strb	r3, [r7, #7]
	Data = 0;
 80021e6:	2300      	movs	r3, #0
 80021e8:	71bb      	strb	r3, [r7, #6]
	while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 80021ea:	bf00      	nop
 80021ec:	4809      	ldr	r0, [pc, #36]	; (8002214 <rcvr_spi+0x38>)
 80021ee:	f003 fd65 	bl	8005cbc <HAL_SPI_GetState>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d1f9      	bne.n	80021ec <rcvr_spi+0x10>
	HAL_SPI_TransmitReceive(&hspi1, &Dummy, &Data, 1, 5000);
 80021f8:	1dba      	adds	r2, r7, #6
 80021fa:	1df9      	adds	r1, r7, #7
 80021fc:	f241 3388 	movw	r3, #5000	; 0x1388
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	2301      	movs	r3, #1
 8002204:	4803      	ldr	r0, [pc, #12]	; (8002214 <rcvr_spi+0x38>)
 8002206:	f003 fbb7 	bl	8005978 <HAL_SPI_TransmitReceive>

	return Data;
 800220a:	79bb      	ldrb	r3, [r7, #6]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	20000918 	.word	0x20000918

08002218 <rcvr_spi_m>:

static
void rcvr_spi_m(BYTE *dst) {
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
	*dst = rcvr_spi();
 8002220:	f7ff ffdc 	bl	80021dc <rcvr_spi>
 8002224:	4603      	mov	r3, r0
 8002226:	461a      	mov	r2, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	701a      	strb	r2, [r3, #0]
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <wait_ready>:

/*-----------------------------------------------------------------------*/
/* Wait for card ready                                                   */
/*-----------------------------z------------------------------------------*/

static BYTE wait_ready(void) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
	BYTE res;

	Timer2 = 50;
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <wait_ready+0x34>)
 800223c:	2232      	movs	r2, #50	; 0x32
 800223e:	701a      	strb	r2, [r3, #0]
	rcvr_spi();
 8002240:	f7ff ffcc 	bl	80021dc <rcvr_spi>
	do
		res = rcvr_spi();
 8002244:	f7ff ffca 	bl	80021dc <rcvr_spi>
 8002248:	4603      	mov	r3, r0
 800224a:	71fb      	strb	r3, [r7, #7]
	while ((res != 0xFF) && Timer2);
 800224c:	79fb      	ldrb	r3, [r7, #7]
 800224e:	2bff      	cmp	r3, #255	; 0xff
 8002250:	d004      	beq.n	800225c <wait_ready+0x28>
 8002252:	4b05      	ldr	r3, [pc, #20]	; (8002268 <wait_ready+0x34>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	b2db      	uxtb	r3, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1f3      	bne.n	8002244 <wait_ready+0x10>

	return res;
 800225c:	79fb      	ldrb	r3, [r7, #7]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000435 	.word	0x20000435

0800226c <power_on>:
/*-----------------------------------------------------------------------*/
/* When the target system does not support socket power control, there   */
/* is nothing to do in these functions and chk_power always returns 1.   */

static
void power_on(void) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
	unsigned char i, cmd_arg[6];
	unsigned int Count = 0x1FFF;
 8002272:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8002276:	60bb      	str	r3, [r7, #8]

	DESELECT();
 8002278:	f7ff ff8f 	bl	800219a <DESELECT>

	for (i = 0; i < 10; i++)
 800227c:	2300      	movs	r3, #0
 800227e:	73fb      	strb	r3, [r7, #15]
 8002280:	e005      	b.n	800228e <power_on+0x22>
		xmit_spi(0xFF);
 8002282:	20ff      	movs	r0, #255	; 0xff
 8002284:	f7ff ff90 	bl	80021a8 <xmit_spi>
	for (i = 0; i < 10; i++)
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	3301      	adds	r3, #1
 800228c:	73fb      	strb	r3, [r7, #15]
 800228e:	7bfb      	ldrb	r3, [r7, #15]
 8002290:	2b09      	cmp	r3, #9
 8002292:	d9f6      	bls.n	8002282 <power_on+0x16>

	SELECT();
 8002294:	f7ff ff7a 	bl	800218c <SELECT>

	cmd_arg[0] = (CMD0 | 0x40);
 8002298:	2340      	movs	r3, #64	; 0x40
 800229a:	703b      	strb	r3, [r7, #0]
	cmd_arg[1] = 0;
 800229c:	2300      	movs	r3, #0
 800229e:	707b      	strb	r3, [r7, #1]
	cmd_arg[2] = 0;
 80022a0:	2300      	movs	r3, #0
 80022a2:	70bb      	strb	r3, [r7, #2]
	cmd_arg[3] = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	70fb      	strb	r3, [r7, #3]
	cmd_arg[4] = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	713b      	strb	r3, [r7, #4]
	cmd_arg[5] = 0x95;
 80022ac:	2395      	movs	r3, #149	; 0x95
 80022ae:	717b      	strb	r3, [r7, #5]

	for (i = 0; i < 6; i++)
 80022b0:	2300      	movs	r3, #0
 80022b2:	73fb      	strb	r3, [r7, #15]
 80022b4:	e00b      	b.n	80022ce <power_on+0x62>
		xmit_spi(cmd_arg[i]);
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
 80022b8:	f107 0210 	add.w	r2, r7, #16
 80022bc:	4413      	add	r3, r2
 80022be:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff ff70 	bl	80021a8 <xmit_spi>
	for (i = 0; i < 6; i++)
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	3301      	adds	r3, #1
 80022cc:	73fb      	strb	r3, [r7, #15]
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	2b05      	cmp	r3, #5
 80022d2:	d9f0      	bls.n	80022b6 <power_on+0x4a>

	while ((rcvr_spi() != 0x01) && Count)
 80022d4:	e002      	b.n	80022dc <power_on+0x70>
		Count--;
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	3b01      	subs	r3, #1
 80022da:	60bb      	str	r3, [r7, #8]
	while ((rcvr_spi() != 0x01) && Count)
 80022dc:	f7ff ff7e 	bl	80021dc <rcvr_spi>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d002      	beq.n	80022ec <power_on+0x80>
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1f4      	bne.n	80022d6 <power_on+0x6a>

	DESELECT();
 80022ec:	f7ff ff55 	bl	800219a <DESELECT>
	xmit_spi(0XFF);
 80022f0:	20ff      	movs	r0, #255	; 0xff
 80022f2:	f7ff ff59 	bl	80021a8 <xmit_spi>

	PowerFlag = 1;
 80022f6:	4b03      	ldr	r3, [pc, #12]	; (8002304 <power_on+0x98>)
 80022f8:	2201      	movs	r2, #1
 80022fa:	701a      	strb	r2, [r3, #0]
}
 80022fc:	bf00      	nop
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20000437 	.word	0x20000437

08002308 <power_off>:

static
void power_off(void) {
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 800230c:	4b03      	ldr	r3, [pc, #12]	; (800231c <power_off+0x14>)
 800230e:	2200      	movs	r2, #0
 8002310:	701a      	strb	r2, [r3, #0]
}
 8002312:	bf00      	nop
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	20000437 	.word	0x20000437

08002320 <rcvr_datablock>:
/* Receive a data packet from MMC                                        */
/*-----------------------------------------------------------------------*/

static bool rcvr_datablock(BYTE *buff, /* Data buffer to store received data */
UINT btr /* Byte count (must be even number) */
) {
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
	BYTE token;

	Timer1 = 10;
 800232a:	4b17      	ldr	r3, [pc, #92]	; (8002388 <rcvr_datablock+0x68>)
 800232c:	220a      	movs	r2, #10
 800232e:	701a      	strb	r2, [r3, #0]
	do { /* Wait for data packet in timeout of 100ms */
		token = rcvr_spi();
 8002330:	f7ff ff54 	bl	80021dc <rcvr_spi>
 8002334:	4603      	mov	r3, r0
 8002336:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	2bff      	cmp	r3, #255	; 0xff
 800233c:	d104      	bne.n	8002348 <rcvr_datablock+0x28>
 800233e:	4b12      	ldr	r3, [pc, #72]	; (8002388 <rcvr_datablock+0x68>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1f3      	bne.n	8002330 <rcvr_datablock+0x10>
	if (token != 0xFE)
 8002348:	7bfb      	ldrb	r3, [r7, #15]
 800234a:	2bfe      	cmp	r3, #254	; 0xfe
 800234c:	d001      	beq.n	8002352 <rcvr_datablock+0x32>
		return FALSE; /* If not valid data token, retutn with error */
 800234e:	2300      	movs	r3, #0
 8002350:	e016      	b.n	8002380 <rcvr_datablock+0x60>

	do { /* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	1c5a      	adds	r2, r3, #1
 8002356:	607a      	str	r2, [r7, #4]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff ff5d 	bl	8002218 <rcvr_spi_m>
		rcvr_spi_m(buff++);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	607a      	str	r2, [r7, #4]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff57 	bl	8002218 <rcvr_spi_m>
	} while (btr -= 2);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	3b02      	subs	r3, #2
 800236e:	603b      	str	r3, [r7, #0]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1ed      	bne.n	8002352 <rcvr_datablock+0x32>
	rcvr_spi(); /* Discard CRC */
 8002376:	f7ff ff31 	bl	80021dc <rcvr_spi>
	rcvr_spi();
 800237a:	f7ff ff2f 	bl	80021dc <rcvr_spi>

	return TRUE; /* Return with success */
 800237e:	2301      	movs	r3, #1
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000434 	.word	0x20000434

0800238c <xmit_datablock>:
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
static bool xmit_datablock(const BYTE *buff, /* 512 byte data block to be transmitted */
BYTE token /* Data/Stop token */
) {
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	460b      	mov	r3, r1
 8002396:	70fb      	strb	r3, [r7, #3]
	BYTE resp, wc;
	uint32_t i = 0;
 8002398:	2300      	movs	r3, #0
 800239a:	60bb      	str	r3, [r7, #8]

	if (wait_ready() != 0xFF)
 800239c:	f7ff ff4a 	bl	8002234 <wait_ready>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2bff      	cmp	r3, #255	; 0xff
 80023a4:	d001      	beq.n	80023aa <xmit_datablock+0x1e>
		return FALSE;
 80023a6:	2300      	movs	r3, #0
 80023a8:	e040      	b.n	800242c <xmit_datablock+0xa0>

	xmit_spi(token); /* Xmit data token */
 80023aa:	78fb      	ldrb	r3, [r7, #3]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff fefb 	bl	80021a8 <xmit_spi>
	if (token != 0xFD) { /* Is data token */
 80023b2:	78fb      	ldrb	r3, [r7, #3]
 80023b4:	2bfd      	cmp	r3, #253	; 0xfd
 80023b6:	d031      	beq.n	800241c <xmit_datablock+0x90>
		wc = 0;
 80023b8:	2300      	movs	r3, #0
 80023ba:	73bb      	strb	r3, [r7, #14]
		do { /* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	1c5a      	adds	r2, r3, #1
 80023c0:	607a      	str	r2, [r7, #4]
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff feef 	bl	80021a8 <xmit_spi>
			xmit_spi(*buff++);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	607a      	str	r2, [r7, #4]
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fee8 	bl	80021a8 <xmit_spi>
		} while (--wc);
 80023d8:	7bbb      	ldrb	r3, [r7, #14]
 80023da:	3b01      	subs	r3, #1
 80023dc:	73bb      	strb	r3, [r7, #14]
 80023de:	7bbb      	ldrb	r3, [r7, #14]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d1eb      	bne.n	80023bc <xmit_datablock+0x30>

		rcvr_spi();
 80023e4:	f7ff fefa 	bl	80021dc <rcvr_spi>
		rcvr_spi();
 80023e8:	f7ff fef8 	bl	80021dc <rcvr_spi>

		while (i <= 64) {
 80023ec:	e00b      	b.n	8002406 <xmit_datablock+0x7a>
			resp = rcvr_spi(); /* Reveive data response */
 80023ee:	f7ff fef5 	bl	80021dc <rcvr_spi>
 80023f2:	4603      	mov	r3, r0
 80023f4:	73fb      	strb	r3, [r7, #15]
			if ((resp & 0x1F) == 0x05) /* If not accepted, return with error */
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
 80023f8:	f003 031f 	and.w	r3, r3, #31
 80023fc:	2b05      	cmp	r3, #5
 80023fe:	d006      	beq.n	800240e <xmit_datablock+0x82>
				break;
			i++;
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	3301      	adds	r3, #1
 8002404:	60bb      	str	r3, [r7, #8]
		while (i <= 64) {
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	2b40      	cmp	r3, #64	; 0x40
 800240a:	d9f0      	bls.n	80023ee <xmit_datablock+0x62>
 800240c:	e000      	b.n	8002410 <xmit_datablock+0x84>
				break;
 800240e:	bf00      	nop
		}
		while (rcvr_spi() == 0)
 8002410:	bf00      	nop
 8002412:	f7ff fee3 	bl	80021dc <rcvr_spi>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0fa      	beq.n	8002412 <xmit_datablock+0x86>
			;
	}
	if ((resp & 0x1F) == 0x05)
 800241c:	7bfb      	ldrb	r3, [r7, #15]
 800241e:	f003 031f 	and.w	r3, r3, #31
 8002422:	2b05      	cmp	r3, #5
 8002424:	d101      	bne.n	800242a <xmit_datablock+0x9e>
		return TRUE;
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <xmit_datablock+0xa0>
	else
		return FALSE;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <send_cmd>:
/* Send a command packet to MMC                                          */
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(BYTE cmd, /* Command byte */
DWORD arg /* Argument */
) {
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	6039      	str	r1, [r7, #0]
 800243e:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;

	if (wait_ready() != 0xFF)
 8002440:	f7ff fef8 	bl	8002234 <wait_ready>
 8002444:	4603      	mov	r3, r0
 8002446:	2bff      	cmp	r3, #255	; 0xff
 8002448:	d001      	beq.n	800244e <send_cmd+0x1a>
		return 0xFF;
 800244a:	23ff      	movs	r3, #255	; 0xff
 800244c:	e040      	b.n	80024d0 <send_cmd+0x9c>

	/* Send command packet */
	xmit_spi(cmd); /* Command */
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff fea9 	bl	80021a8 <xmit_spi>
	xmit_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	0e1b      	lsrs	r3, r3, #24
 800245a:	b2db      	uxtb	r3, r3
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff fea3 	bl	80021a8 <xmit_spi>
	xmit_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	0c1b      	lsrs	r3, r3, #16
 8002466:	b2db      	uxtb	r3, r3
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff fe9d 	bl	80021a8 <xmit_spi>
	xmit_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	0a1b      	lsrs	r3, r3, #8
 8002472:	b2db      	uxtb	r3, r3
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff fe97 	bl	80021a8 <xmit_spi>
	xmit_spi((BYTE) arg); /* Argument[7..0] */
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	b2db      	uxtb	r3, r3
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff fe92 	bl	80021a8 <xmit_spi>
	n = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0)
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	2b40      	cmp	r3, #64	; 0x40
 800248c:	d101      	bne.n	8002492 <send_cmd+0x5e>
		n = 0x95; /* CRC for CMD0(0) */
 800248e:	2395      	movs	r3, #149	; 0x95
 8002490:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8)
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	2b48      	cmp	r3, #72	; 0x48
 8002496:	d101      	bne.n	800249c <send_cmd+0x68>
		n = 0x87; /* CRC for CMD8(0x1AA) */
 8002498:	2387      	movs	r3, #135	; 0x87
 800249a:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 800249c:	7bfb      	ldrb	r3, [r7, #15]
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fe82 	bl	80021a8 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	2b4c      	cmp	r3, #76	; 0x4c
 80024a8:	d101      	bne.n	80024ae <send_cmd+0x7a>
		rcvr_spi(); /* Skip a stuff byte when stop reading */
 80024aa:	f7ff fe97 	bl	80021dc <rcvr_spi>
	n = 10; /* Wait for a valid response in timeout of 10 attempts */
 80024ae:	230a      	movs	r3, #10
 80024b0:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 80024b2:	f7ff fe93 	bl	80021dc <rcvr_spi>
 80024b6:	4603      	mov	r3, r0
 80024b8:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 80024ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	da05      	bge.n	80024ce <send_cmd+0x9a>
 80024c2:	7bfb      	ldrb	r3, [r7, #15]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
 80024c8:	7bfb      	ldrb	r3, [r7, #15]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f1      	bne.n	80024b2 <send_cmd+0x7e>

	return res; /* Return with the response value */
 80024ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize Disk Drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive nmuber (0) */
) {
 80024d8:	b590      	push	{r4, r7, lr}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	71fb      	strb	r3, [r7, #7]
	BYTE n, ty, ocr[4];

	if (drv)
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <disk_initialize+0x14>
		return STA_NOINIT; /* Supports only single drive */
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0d5      	b.n	8002698 <disk_initialize+0x1c0>
	if (Stat & STA_NODISK)
 80024ec:	4b6c      	ldr	r3, [pc, #432]	; (80026a0 <disk_initialize+0x1c8>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d003      	beq.n	8002502 <disk_initialize+0x2a>
		return Stat; /* No card in the socket */
 80024fa:	4b69      	ldr	r3, [pc, #420]	; (80026a0 <disk_initialize+0x1c8>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	e0ca      	b.n	8002698 <disk_initialize+0x1c0>

	power_on(); /* Force socket power on */
 8002502:	f7ff feb3 	bl	800226c <power_on>
	//send_initial_clock_train();

	SELECT(); /* CS = L */
 8002506:	f7ff fe41 	bl	800218c <SELECT>
	ty = 0;
 800250a:	2300      	movs	r3, #0
 800250c:	73bb      	strb	r3, [r7, #14]
	if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
 800250e:	2100      	movs	r1, #0
 8002510:	2040      	movs	r0, #64	; 0x40
 8002512:	f7ff ff8f 	bl	8002434 <send_cmd>
 8002516:	4603      	mov	r3, r0
 8002518:	2b01      	cmp	r3, #1
 800251a:	f040 80a5 	bne.w	8002668 <disk_initialize+0x190>
		Timer1 = 100; /* Initialization timeout of 1000 msec */
 800251e:	4b61      	ldr	r3, [pc, #388]	; (80026a4 <disk_initialize+0x1cc>)
 8002520:	2264      	movs	r2, #100	; 0x64
 8002522:	701a      	strb	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDC Ver2+ */
 8002524:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002528:	2048      	movs	r0, #72	; 0x48
 800252a:	f7ff ff83 	bl	8002434 <send_cmd>
 800252e:	4603      	mov	r3, r0
 8002530:	2b01      	cmp	r3, #1
 8002532:	d158      	bne.n	80025e6 <disk_initialize+0x10e>
			for (n = 0; n < 4; n++)
 8002534:	2300      	movs	r3, #0
 8002536:	73fb      	strb	r3, [r7, #15]
 8002538:	e00c      	b.n	8002554 <disk_initialize+0x7c>
				ocr[n] = rcvr_spi();
 800253a:	7bfc      	ldrb	r4, [r7, #15]
 800253c:	f7ff fe4e 	bl	80021dc <rcvr_spi>
 8002540:	4603      	mov	r3, r0
 8002542:	461a      	mov	r2, r3
 8002544:	f107 0310 	add.w	r3, r7, #16
 8002548:	4423      	add	r3, r4
 800254a:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800254e:	7bfb      	ldrb	r3, [r7, #15]
 8002550:	3301      	adds	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
 8002554:	7bfb      	ldrb	r3, [r7, #15]
 8002556:	2b03      	cmp	r3, #3
 8002558:	d9ef      	bls.n	800253a <disk_initialize+0x62>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
 800255a:	7abb      	ldrb	r3, [r7, #10]
 800255c:	2b01      	cmp	r3, #1
 800255e:	f040 8083 	bne.w	8002668 <disk_initialize+0x190>
 8002562:	7afb      	ldrb	r3, [r7, #11]
 8002564:	2baa      	cmp	r3, #170	; 0xaa
 8002566:	d17f      	bne.n	8002668 <disk_initialize+0x190>
				do {
					if (send_cmd(CMD55, 0) <= 1
 8002568:	2100      	movs	r1, #0
 800256a:	2077      	movs	r0, #119	; 0x77
 800256c:	f7ff ff62 	bl	8002434 <send_cmd>
 8002570:	4603      	mov	r3, r0
 8002572:	2b01      	cmp	r3, #1
 8002574:	d807      	bhi.n	8002586 <disk_initialize+0xae>
							&& send_cmd(CMD41, 1UL << 30) == 0)
 8002576:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800257a:	2069      	movs	r0, #105	; 0x69
 800257c:	f7ff ff5a 	bl	8002434 <send_cmd>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d005      	beq.n	8002592 <disk_initialize+0xba>
						break; /* ACMD41 with HCS bit */
				} while (Timer1);
 8002586:	4b47      	ldr	r3, [pc, #284]	; (80026a4 <disk_initialize+0x1cc>)
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1eb      	bne.n	8002568 <disk_initialize+0x90>
 8002590:	e000      	b.n	8002594 <disk_initialize+0xbc>
						break; /* ACMD41 with HCS bit */
 8002592:	bf00      	nop
				if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit */
 8002594:	4b43      	ldr	r3, [pc, #268]	; (80026a4 <disk_initialize+0x1cc>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d064      	beq.n	8002668 <disk_initialize+0x190>
 800259e:	2100      	movs	r1, #0
 80025a0:	207a      	movs	r0, #122	; 0x7a
 80025a2:	f7ff ff47 	bl	8002434 <send_cmd>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d15d      	bne.n	8002668 <disk_initialize+0x190>
					for (n = 0; n < 4; n++)
 80025ac:	2300      	movs	r3, #0
 80025ae:	73fb      	strb	r3, [r7, #15]
 80025b0:	e00c      	b.n	80025cc <disk_initialize+0xf4>
						ocr[n] = rcvr_spi();
 80025b2:	7bfc      	ldrb	r4, [r7, #15]
 80025b4:	f7ff fe12 	bl	80021dc <rcvr_spi>
 80025b8:	4603      	mov	r3, r0
 80025ba:	461a      	mov	r2, r3
 80025bc:	f107 0310 	add.w	r3, r7, #16
 80025c0:	4423      	add	r3, r4
 80025c2:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	3301      	adds	r3, #1
 80025ca:	73fb      	strb	r3, [r7, #15]
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	2b03      	cmp	r3, #3
 80025d0:	d9ef      	bls.n	80025b2 <disk_initialize+0xda>
					ty = (ocr[0] & 0x40) ? 6 : 2;
 80025d2:	7a3b      	ldrb	r3, [r7, #8]
 80025d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <disk_initialize+0x108>
 80025dc:	2306      	movs	r3, #6
 80025de:	e000      	b.n	80025e2 <disk_initialize+0x10a>
 80025e0:	2302      	movs	r3, #2
 80025e2:	73bb      	strb	r3, [r7, #14]
 80025e4:	e040      	b.n	8002668 <disk_initialize+0x190>
				}
			}
		} else { /* SDC Ver1 or MMC */
			ty = (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 80025e6:	2100      	movs	r1, #0
 80025e8:	2077      	movs	r0, #119	; 0x77
 80025ea:	f7ff ff23 	bl	8002434 <send_cmd>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d808      	bhi.n	8002606 <disk_initialize+0x12e>
 80025f4:	2100      	movs	r1, #0
 80025f6:	2069      	movs	r0, #105	; 0x69
 80025f8:	f7ff ff1c 	bl	8002434 <send_cmd>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d801      	bhi.n	8002606 <disk_initialize+0x12e>
 8002602:	2302      	movs	r3, #2
 8002604:	e000      	b.n	8002608 <disk_initialize+0x130>
 8002606:	2301      	movs	r3, #1
 8002608:	73bb      	strb	r3, [r7, #14]
			do {
				if (ty == 2) {
 800260a:	7bbb      	ldrb	r3, [r7, #14]
 800260c:	2b02      	cmp	r3, #2
 800260e:	d10e      	bne.n	800262e <disk_initialize+0x156>
					if (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) == 0)
 8002610:	2100      	movs	r1, #0
 8002612:	2077      	movs	r0, #119	; 0x77
 8002614:	f7ff ff0e 	bl	8002434 <send_cmd>
 8002618:	4603      	mov	r3, r0
 800261a:	2b01      	cmp	r3, #1
 800261c:	d80e      	bhi.n	800263c <disk_initialize+0x164>
 800261e:	2100      	movs	r1, #0
 8002620:	2069      	movs	r0, #105	; 0x69
 8002622:	f7ff ff07 	bl	8002434 <send_cmd>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d107      	bne.n	800263c <disk_initialize+0x164>
						break; /* ACMD41 */
 800262c:	e00d      	b.n	800264a <disk_initialize+0x172>
				} else {
					if (send_cmd(CMD1, 0) == 0)
 800262e:	2100      	movs	r1, #0
 8002630:	2041      	movs	r0, #65	; 0x41
 8002632:	f7ff feff 	bl	8002434 <send_cmd>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d005      	beq.n	8002648 <disk_initialize+0x170>
						break; /* CMD1 */
				}
			} while (Timer1);
 800263c:	4b19      	ldr	r3, [pc, #100]	; (80026a4 <disk_initialize+0x1cc>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1e1      	bne.n	800260a <disk_initialize+0x132>
 8002646:	e000      	b.n	800264a <disk_initialize+0x172>
						break; /* CMD1 */
 8002648:	bf00      	nop
			if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Select R/W block length */
 800264a:	4b16      	ldr	r3, [pc, #88]	; (80026a4 <disk_initialize+0x1cc>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	b2db      	uxtb	r3, r3
 8002650:	2b00      	cmp	r3, #0
 8002652:	d007      	beq.n	8002664 <disk_initialize+0x18c>
 8002654:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002658:	2050      	movs	r0, #80	; 0x50
 800265a:	f7ff feeb 	bl	8002434 <send_cmd>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <disk_initialize+0x190>
				ty = 0;
 8002664:	2300      	movs	r3, #0
 8002666:	73bb      	strb	r3, [r7, #14]
		}
	}
	CardType = ty;
 8002668:	4a0f      	ldr	r2, [pc, #60]	; (80026a8 <disk_initialize+0x1d0>)
 800266a:	7bbb      	ldrb	r3, [r7, #14]
 800266c:	7013      	strb	r3, [r2, #0]
	DESELECT(); /* CS = H */
 800266e:	f7ff fd94 	bl	800219a <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8002672:	f7ff fdb3 	bl	80021dc <rcvr_spi>

	if (ty) /* Initialization succeded */
 8002676:	7bbb      	ldrb	r3, [r7, #14]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d008      	beq.n	800268e <disk_initialize+0x1b6>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
 800267c:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <disk_initialize+0x1c8>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	b2db      	uxtb	r3, r3
 8002682:	f023 0301 	bic.w	r3, r3, #1
 8002686:	b2da      	uxtb	r2, r3
 8002688:	4b05      	ldr	r3, [pc, #20]	; (80026a0 <disk_initialize+0x1c8>)
 800268a:	701a      	strb	r2, [r3, #0]
 800268c:	e001      	b.n	8002692 <disk_initialize+0x1ba>
	else
		/* Initialization failed */
		power_off();
 800268e:	f7ff fe3b 	bl	8002308 <power_off>

	return Stat;
 8002692:	4b03      	ldr	r3, [pc, #12]	; (80026a0 <disk_initialize+0x1c8>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	b2db      	uxtb	r3, r3
}
 8002698:	4618      	mov	r0, r3
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	bd90      	pop	{r4, r7, pc}
 80026a0:	20000000 	.word	0x20000000
 80026a4:	20000434 	.word	0x20000434
 80026a8:	20000436 	.word	0x20000436

080026ac <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get Disk Status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive nmuber (0) */
) {
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	71fb      	strb	r3, [r7, #7]
	if (drv)
 80026b6:	79fb      	ldrb	r3, [r7, #7]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <disk_status+0x14>
		return STA_NOINIT; /* Supports only single drive */
 80026bc:	2301      	movs	r3, #1
 80026be:	e002      	b.n	80026c6 <disk_status+0x1a>
	return Stat;
 80026c0:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <disk_status+0x28>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	b2db      	uxtb	r3, r3
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	20000000 	.word	0x20000000

080026d8 <disk_read>:

/*-----------------------------------------------------------------------*/
/* Read Sector(s)                                                        */
/*-----------------------------------------------------------------------*/

DRESULT disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) {
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60b9      	str	r1, [r7, #8]
 80026e0:	607a      	str	r2, [r7, #4]
 80026e2:	603b      	str	r3, [r7, #0]
 80026e4:	4603      	mov	r3, r0
 80026e6:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d102      	bne.n	80026f4 <disk_read+0x1c>
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <disk_read+0x20>
		return RES_PARERR;
 80026f4:	2304      	movs	r3, #4
 80026f6:	e051      	b.n	800279c <disk_read+0xc4>
	if (Stat & STA_NOINIT)
 80026f8:	4b2a      	ldr	r3, [pc, #168]	; (80027a4 <disk_read+0xcc>)
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <disk_read+0x32>
		return RES_NOTRDY;
 8002706:	2303      	movs	r3, #3
 8002708:	e048      	b.n	800279c <disk_read+0xc4>

	if (!(CardType & 4))
 800270a:	4b27      	ldr	r3, [pc, #156]	; (80027a8 <disk_read+0xd0>)
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	f003 0304 	and.w	r3, r3, #4
 8002712:	2b00      	cmp	r3, #0
 8002714:	d102      	bne.n	800271c <disk_read+0x44>
		sector *= 512; /* Convert to byte address if needed */
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	025b      	lsls	r3, r3, #9
 800271a:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 800271c:	f7ff fd36 	bl	800218c <SELECT>

	if (count == 1) { /* Single block read */
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d111      	bne.n	800274a <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	2051      	movs	r0, #81	; 0x51
 800272a:	f7ff fe83 	bl	8002434 <send_cmd>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d129      	bne.n	8002788 <disk_read+0xb0>
		&& rcvr_datablock(buff, 512))
 8002734:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002738:	68b8      	ldr	r0, [r7, #8]
 800273a:	f7ff fdf1 	bl	8002320 <rcvr_datablock>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d021      	beq.n	8002788 <disk_read+0xb0>
			count = 0;
 8002744:	2300      	movs	r3, #0
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	e01e      	b.n	8002788 <disk_read+0xb0>
	} else { /* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	2052      	movs	r0, #82	; 0x52
 800274e:	f7ff fe71 	bl	8002434 <send_cmd>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d117      	bne.n	8002788 <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512))
 8002758:	f44f 7100 	mov.w	r1, #512	; 0x200
 800275c:	68b8      	ldr	r0, [r7, #8]
 800275e:	f7ff fddf 	bl	8002320 <rcvr_datablock>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00a      	beq.n	800277e <disk_read+0xa6>
					break;
				buff += 512;
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800276e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	3b01      	subs	r3, #1
 8002774:	603b      	str	r3, [r7, #0]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1ed      	bne.n	8002758 <disk_read+0x80>
 800277c:	e000      	b.n	8002780 <disk_read+0xa8>
					break;
 800277e:	bf00      	nop
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 8002780:	2100      	movs	r1, #0
 8002782:	204c      	movs	r0, #76	; 0x4c
 8002784:	f7ff fe56 	bl	8002434 <send_cmd>
		}
	}

	DESELECT(); /* CS = H */
 8002788:	f7ff fd07 	bl	800219a <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 800278c:	f7ff fd26 	bl	80021dc <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	bf14      	ite	ne
 8002796:	2301      	movne	r3, #1
 8002798:	2300      	moveq	r3, #0
 800279a:	b2db      	uxtb	r3, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	3710      	adds	r7, #16
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	20000000 	.word	0x20000000
 80027a8:	20000436 	.word	0x20000436

080027ac <disk_write>:
/*-----------------------------------------------------------------------*/
/* Write Sector(s)                                                       */
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
DRESULT disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60b9      	str	r1, [r7, #8]
 80027b4:	607a      	str	r2, [r7, #4]
 80027b6:	603b      	str	r3, [r7, #0]
 80027b8:	4603      	mov	r3, r0
 80027ba:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d102      	bne.n	80027c8 <disk_write+0x1c>
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <disk_write+0x20>
		return RES_PARERR;
 80027c8:	2304      	movs	r3, #4
 80027ca:	e06b      	b.n	80028a4 <disk_write+0xf8>
	if (Stat & STA_NOINIT)
 80027cc:	4b37      	ldr	r3, [pc, #220]	; (80028ac <disk_write+0x100>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <disk_write+0x32>
		return RES_NOTRDY;
 80027da:	2303      	movs	r3, #3
 80027dc:	e062      	b.n	80028a4 <disk_write+0xf8>
	if (Stat & STA_PROTECT)
 80027de:	4b33      	ldr	r3, [pc, #204]	; (80028ac <disk_write+0x100>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <disk_write+0x44>
		return RES_WRPRT;
 80027ec:	2302      	movs	r3, #2
 80027ee:	e059      	b.n	80028a4 <disk_write+0xf8>

	if (!(CardType & 4))
 80027f0:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <disk_write+0x104>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	f003 0304 	and.w	r3, r3, #4
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d102      	bne.n	8002802 <disk_write+0x56>
		sector *= 512; /* Convert to byte address if needed */
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	025b      	lsls	r3, r3, #9
 8002800:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8002802:	f7ff fcc3 	bl	800218c <SELECT>

	if (count == 1) { /* Single block write */
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d110      	bne.n	800282e <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 800280c:	6879      	ldr	r1, [r7, #4]
 800280e:	2058      	movs	r0, #88	; 0x58
 8002810:	f7ff fe10 	bl	8002434 <send_cmd>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d13a      	bne.n	8002890 <disk_write+0xe4>
		&& xmit_datablock(buff, 0xFE))
 800281a:	21fe      	movs	r1, #254	; 0xfe
 800281c:	68b8      	ldr	r0, [r7, #8]
 800281e:	f7ff fdb5 	bl	800238c <xmit_datablock>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d033      	beq.n	8002890 <disk_write+0xe4>
			count = 0;
 8002828:	2300      	movs	r3, #0
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	e030      	b.n	8002890 <disk_write+0xe4>
	} else { /* Multiple block write */
		if (CardType & 2) {
 800282e:	4b20      	ldr	r3, [pc, #128]	; (80028b0 <disk_write+0x104>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d007      	beq.n	800284a <disk_write+0x9e>
			send_cmd(CMD55, 0);
 800283a:	2100      	movs	r1, #0
 800283c:	2077      	movs	r0, #119	; 0x77
 800283e:	f7ff fdf9 	bl	8002434 <send_cmd>
			send_cmd(CMD23, count); /* ACMD23 */
 8002842:	6839      	ldr	r1, [r7, #0]
 8002844:	2057      	movs	r0, #87	; 0x57
 8002846:	f7ff fdf5 	bl	8002434 <send_cmd>
		}
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	2059      	movs	r0, #89	; 0x59
 800284e:	f7ff fdf1 	bl	8002434 <send_cmd>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d11b      	bne.n	8002890 <disk_write+0xe4>
			do {
				if (!xmit_datablock(buff, 0xFC))
 8002858:	21fc      	movs	r1, #252	; 0xfc
 800285a:	68b8      	ldr	r0, [r7, #8]
 800285c:	f7ff fd96 	bl	800238c <xmit_datablock>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00a      	beq.n	800287c <disk_write+0xd0>
					break;
				buff += 512;
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800286c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	3b01      	subs	r3, #1
 8002872:	603b      	str	r3, [r7, #0]
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1ee      	bne.n	8002858 <disk_write+0xac>
 800287a:	e000      	b.n	800287e <disk_write+0xd2>
					break;
 800287c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
 800287e:	21fd      	movs	r1, #253	; 0xfd
 8002880:	2000      	movs	r0, #0
 8002882:	f7ff fd83 	bl	800238c <xmit_datablock>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d101      	bne.n	8002890 <disk_write+0xe4>
				count = 1;
 800288c:	2301      	movs	r3, #1
 800288e:	603b      	str	r3, [r7, #0]
		}
	}

	DESELECT(); /* CS = H */
 8002890:	f7ff fc83 	bl	800219a <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8002894:	f7ff fca2 	bl	80021dc <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	bf14      	ite	ne
 800289e:	2301      	movne	r3, #1
 80028a0:	2300      	moveq	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3710      	adds	r7, #16
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	20000000 	.word	0x20000000
 80028b0:	20000436 	.word	0x20000436

080028b4 <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 80028ba:	4b0f      	ldr	r3, [pc, #60]	; (80028f8 <disk_timerproc+0x44>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	71fb      	strb	r3, [r7, #7]
	if (n)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d005      	beq.n	80028d2 <disk_timerproc+0x1e>
		Timer1 = --n;
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	71fb      	strb	r3, [r7, #7]
 80028cc:	4a0a      	ldr	r2, [pc, #40]	; (80028f8 <disk_timerproc+0x44>)
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 80028d2:	4b0a      	ldr	r3, [pc, #40]	; (80028fc <disk_timerproc+0x48>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	71fb      	strb	r3, [r7, #7]
	if (n)
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d005      	beq.n	80028ea <disk_timerproc+0x36>
		Timer2 = --n;
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	3b01      	subs	r3, #1
 80028e2:	71fb      	strb	r3, [r7, #7]
 80028e4:	4a05      	ldr	r2, [pc, #20]	; (80028fc <disk_timerproc+0x48>)
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	7013      	strb	r3, [r2, #0]

}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	20000434 	.word	0x20000434
 80028fc:	20000435 	.word	0x20000435

08002900 <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
	++sdcard_timer;
 8002904:	4b09      	ldr	r3, [pc, #36]	; (800292c <sdcard_systick_timerproc+0x2c>)
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	b29b      	uxth	r3, r3
 800290a:	3301      	adds	r3, #1
 800290c:	b29a      	uxth	r2, r3
 800290e:	4b07      	ldr	r3, [pc, #28]	; (800292c <sdcard_systick_timerproc+0x2c>)
 8002910:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 8002912:	4b06      	ldr	r3, [pc, #24]	; (800292c <sdcard_systick_timerproc+0x2c>)
 8002914:	881b      	ldrh	r3, [r3, #0]
 8002916:	b29b      	uxth	r3, r3
 8002918:	2b09      	cmp	r3, #9
 800291a:	d904      	bls.n	8002926 <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 800291c:	4b03      	ldr	r3, [pc, #12]	; (800292c <sdcard_systick_timerproc+0x2c>)
 800291e:	2200      	movs	r2, #0
 8002920:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 8002922:	f7ff ffc7 	bl	80028b4 <disk_timerproc>
	}
}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	200007b8 	.word	0x200007b8

08002930 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3301      	adds	r3, #1
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8002940:	89fb      	ldrh	r3, [r7, #14]
 8002942:	021b      	lsls	r3, r3, #8
 8002944:	b21a      	sxth	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	b21b      	sxth	r3, r3
 800294c:	4313      	orrs	r3, r2
 800294e:	b21b      	sxth	r3, r3
 8002950:	81fb      	strh	r3, [r7, #14]
	return rv;
 8002952:	89fb      	ldrh	r3, [r7, #14]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3714      	adds	r7, #20
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3303      	adds	r3, #3
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	021b      	lsls	r3, r3, #8
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	3202      	adds	r2, #2
 8002978:	7812      	ldrb	r2, [r2, #0]
 800297a:	4313      	orrs	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	021b      	lsls	r3, r3, #8
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	3201      	adds	r2, #1
 8002986:	7812      	ldrb	r2, [r2, #0]
 8002988:	4313      	orrs	r3, r2
 800298a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	021b      	lsls	r3, r3, #8
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	7812      	ldrb	r2, [r2, #0]
 8002994:	4313      	orrs	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]
	return rv;
 8002998:	68fb      	ldr	r3, [r7, #12]
}
 800299a:	4618      	mov	r0, r3
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <mem_cmp>:
}


/* Compare memory block */
static int mem_cmp (const void* dst, const void* src, UINT cnt)	/* ZR:same, NZ:different */
{
 80029a6:	b480      	push	{r7}
 80029a8:	b089      	sub	sp, #36	; 0x24
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	60f8      	str	r0, [r7, #12]
 80029ae:	60b9      	str	r1, [r7, #8]
 80029b0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	61fb      	str	r3, [r7, #28]
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	1c5a      	adds	r2, r3, #1
 80029c2:	61fa      	str	r2, [r7, #28]
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	4619      	mov	r1, r3
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	1c5a      	adds	r2, r3, #1
 80029cc:	61ba      	str	r2, [r7, #24]
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	1acb      	subs	r3, r1, r3
 80029d2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	607b      	str	r3, [r7, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d002      	beq.n	80029e6 <mem_cmp+0x40>
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d0eb      	beq.n	80029be <mem_cmp+0x18>

	return r;
 80029e6:	697b      	ldr	r3, [r7, #20]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3724      	adds	r7, #36	; 0x24
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 80029fc:	2300      	movs	r3, #0
 80029fe:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty */
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	78db      	ldrb	r3, [r3, #3]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d02c      	beq.n	8002a62 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write back the window */
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	7858      	ldrb	r0, [r3, #1]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a16:	2301      	movs	r3, #1
 8002a18:	f7ff fec8 	bl	80027ac <disk_write>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d11d      	bne.n	8002a5e <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	70da      	strb	r2, [r3, #3]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	1ad2      	subs	r2, r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d213      	bcs.n	8002a62 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	789b      	ldrb	r3, [r3, #2]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d10f      	bne.n	8002a62 <sync_window+0x6e>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	7858      	ldrb	r0, [r3, #1]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	441a      	add	r2, r3
 8002a56:	2301      	movs	r3, #1
 8002a58:	f7ff fea8 	bl	80027ac <disk_write>
 8002a5c:	e001      	b.n	8002a62 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 8002a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,			/* Filesystem object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d01b      	beq.n	8002abc <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f7ff ffb5 	bl	80029f4 <sync_window>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002a8e:	7bfb      	ldrb	r3, [r7, #15]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d113      	bne.n	8002abc <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sector, 1) != RES_OK) {
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	7858      	ldrb	r0, [r3, #1]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	f7ff fe19 	bl	80026d8 <disk_read>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d004      	beq.n	8002ab6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if read data is not valid */
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8002abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b089      	sub	sp, #36	; 0x24
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	TCHAR tc;
	int i, vol = -1;
 8002ace:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad2:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <get_ldnumber+0x22>
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	e02d      	b.n	8002b44 <get_ldnumber+0x7e>
	do tc = *tt++; while ((UINT)tc >= (FF_USE_LFN ? ' ' : '!') && tc != ':');	/* Find a colon in the path */
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	1c5a      	adds	r2, r3, #1
 8002aec:	61fa      	str	r2, [r7, #28]
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	73fb      	strb	r3, [r7, #15]
 8002af2:	7bfb      	ldrb	r3, [r7, #15]
 8002af4:	2b20      	cmp	r3, #32
 8002af6:	d902      	bls.n	8002afe <get_ldnumber+0x38>
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
 8002afa:	2b3a      	cmp	r3, #58	; 0x3a
 8002afc:	d1f4      	bne.n	8002ae8 <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
 8002b00:	2b3a      	cmp	r3, #58	; 0x3a
 8002b02:	d11c      	bne.n	8002b3e <get_ldnumber+0x78>
		i = FF_VOLUMES;
 8002b04:	2301      	movs	r3, #1
 8002b06:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b2f      	cmp	r3, #47	; 0x2f
 8002b0e:	d90c      	bls.n	8002b2a <get_ldnumber+0x64>
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	2b39      	cmp	r3, #57	; 0x39
 8002b16:	d808      	bhi.n	8002b2a <get_ldnumber+0x64>
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	3302      	adds	r3, #2
 8002b1c:	69fa      	ldr	r2, [r7, #28]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d103      	bne.n	8002b2a <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	3b30      	subs	r3, #48	; 0x30
 8002b28:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	dc04      	bgt.n	8002b3a <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69fa      	ldr	r2, [r7, #28]
 8002b38:	601a      	str	r2, [r3, #0]
		}
		return vol;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	e002      	b.n	8002b44 <get_ldnumber+0x7e>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 8002b3e:	2300      	movs	r3, #0
 8002b40:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 8002b42:	697b      	ldr	r3, [r7, #20]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3724      	adds	r7, #36	; 0x24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <check_fs>:

static BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	DWORD sect			/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	70da      	strb	r2, [r3, #3]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f04f 32ff 	mov.w	r2, #4294967295
 8002b66:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8002b68:	6839      	ldr	r1, [r7, #0]
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7ff ff7e 	bl	8002a6c <move_window>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <check_fs+0x2a>
 8002b76:	2304      	movs	r3, #4
 8002b78:	e038      	b.n	8002bec <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always here regardless of the sector size) */
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	3330      	adds	r3, #48	; 0x30
 8002b7e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fed4 	bl	8002930 <ld_word>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d001      	beq.n	8002b98 <check_fs+0x48>
 8002b94:	2303      	movs	r3, #3
 8002b96:	e029      	b.n	8002bec <check_fs+0x9c>

#if FF_FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* Check if exFAT VBR */
#endif
	if (fs->win[BS_JmpBoot] == 0xE9 || fs->win[BS_JmpBoot] == 0xEB || fs->win[BS_JmpBoot] == 0xE8) {	/* Valid JumpBoot code? */
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b9e:	2be9      	cmp	r3, #233	; 0xe9
 8002ba0:	d009      	beq.n	8002bb6 <check_fs+0x66>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ba8:	2beb      	cmp	r3, #235	; 0xeb
 8002baa:	d004      	beq.n	8002bb6 <check_fs+0x66>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002bb2:	2be8      	cmp	r3, #232	; 0xe8
 8002bb4:	d119      	bne.n	8002bea <check_fs+0x9a>
		if (!mem_cmp(fs->win + BS_FilSysType, "FAT", 3)) return 0;		/* Is it an FAT VBR? */
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3330      	adds	r3, #48	; 0x30
 8002bba:	3336      	adds	r3, #54	; 0x36
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	490d      	ldr	r1, [pc, #52]	; (8002bf4 <check_fs+0xa4>)
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff fef0 	bl	80029a6 <mem_cmp>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <check_fs+0x80>
 8002bcc:	2300      	movs	r3, #0
 8002bce:	e00d      	b.n	8002bec <check_fs+0x9c>
		if (!mem_cmp(fs->win + BS_FilSysType32, "FAT32", 5)) return 0;	/* Is it an FAT32 VBR? */
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3330      	adds	r3, #48	; 0x30
 8002bd4:	3352      	adds	r3, #82	; 0x52
 8002bd6:	2205      	movs	r2, #5
 8002bd8:	4907      	ldr	r1, [pc, #28]	; (8002bf8 <check_fs+0xa8>)
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff fee3 	bl	80029a6 <mem_cmp>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <check_fs+0x9a>
 8002be6:	2300      	movs	r3, #0
 8002be8:	e000      	b.n	8002bec <check_fs+0x9c>
	}
	return 2;	/* Valid BS but not FAT */
 8002bea:	2302      	movs	r3, #2
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	08009d64 	.word	0x08009d64
 8002bf8:	08009d68 	.word	0x08009d68

08002bfc <find_volume>:
static FRESULT find_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* !=0: Check write protection for write access */
)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b096      	sub	sp, #88	; 0x58
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	4613      	mov	r3, r2
 8002c08:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f7ff ff58 	bl	8002ac6 <get_ldnumber>
 8002c16:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8002c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	da01      	bge.n	8002c22 <find_volume+0x26>
 8002c1e:	230b      	movs	r3, #11
 8002c20:	e238      	b.n	8003094 <find_volume+0x498>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 8002c22:	4aa8      	ldr	r2, [pc, #672]	; (8002ec4 <find_volume+0x2c8>)
 8002c24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c2a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 8002c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <find_volume+0x3a>
 8002c32:	230c      	movs	r3, #12
 8002c34:	e22e      	b.n	8003094 <find_volume+0x498>
#if FF_FS_REENTRANT
	if (!lock_fs(fs)) return FR_TIMEOUT;	/* Lock the volume */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c3a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	f023 0301 	bic.w	r3, r3, #1
 8002c42:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 8002c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d01a      	beq.n	8002c82 <find_volume+0x86>
		stat = disk_status(fs->pdrv);
 8002c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c4e:	785b      	ldrb	r3, [r3, #1]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fd2b 	bl	80026ac <disk_status>
 8002c56:	4603      	mov	r3, r0
 8002c58:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002c5c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10c      	bne.n	8002c82 <find_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d007      	beq.n	8002c7e <find_volume+0x82>
 8002c6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c72:	f003 0304 	and.w	r3, r3, #4
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8002c7a:	230a      	movs	r3, #10
 8002c7c:	e20a      	b.n	8003094 <find_volume+0x498>
			}
			return FR_OK;				/* The filesystem object is valid */
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e208      	b.n	8003094 <find_volume+0x498>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Clear the filesystem object */
 8002c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c84:	2200      	movs	r2, #0
 8002c86:	701a      	strb	r2, [r3, #0]
	fs->pdrv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c8e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->pdrv);	/* Initialize the physical drive */
 8002c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c92:	785b      	ldrb	r3, [r3, #1]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff fc1f 	bl	80024d8 <disk_initialize>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8002ca0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002cac:	2303      	movs	r3, #3
 8002cae:	e1f1      	b.n	8003094 <find_volume+0x498>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8002cb0:	79fb      	ldrb	r3, [r7, #7]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d007      	beq.n	8002cc6 <find_volume+0xca>
 8002cb6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002cba:	f003 0304 	and.w	r3, r3, #4
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8002cc2:	230a      	movs	r3, #10
 8002cc4:	e1e6      	b.n	8003094 <find_volume+0x498>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK (MBR) and SFD (w/o partition). */
	bsect = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8002cca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002ccc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002cce:	f7ff ff3f 	bl	8002b50 <check_fs>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8002cd8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d14b      	bne.n	8002d78 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	643b      	str	r3, [r7, #64]	; 0x40
 8002ce4:	e01f      	b.n	8002d26 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8002ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ce8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002cf4:	4413      	add	r3, r2
 8002cf6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8002cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfa:	3304      	adds	r3, #4
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d006      	beq.n	8002d10 <find_volume+0x114>
 8002d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d04:	3308      	adds	r3, #8
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff fe2a 	bl	8002960 <ld_dword>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	e000      	b.n	8002d12 <find_volume+0x116>
 8002d10:	2200      	movs	r2, #0
 8002d12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002d1a:	440b      	add	r3, r1
 8002d1c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002d20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d22:	3301      	adds	r3, #1
 8002d24:	643b      	str	r3, [r7, #64]	; 0x40
 8002d26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d28:	2b03      	cmp	r3, #3
 8002d2a:	d9dc      	bls.n	8002ce6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i != 0) i--;
 8002d30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <find_volume+0x140>
 8002d36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8002d3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002d44:	4413      	add	r3, r2
 8002d46:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8002d4a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8002d4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d005      	beq.n	8002d5e <find_volume+0x162>
 8002d52:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002d54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002d56:	f7ff fefb 	bl	8002b50 <check_fs>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	e000      	b.n	8002d60 <find_volume+0x164>
 8002d5e:	2303      	movs	r3, #3
 8002d60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8002d64:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d905      	bls.n	8002d78 <find_volume+0x17c>
 8002d6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d6e:	3301      	adds	r3, #1
 8002d70:	643b      	str	r3, [r7, #64]	; 0x40
 8002d72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d9e1      	bls.n	8002d3c <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002d78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	d101      	bne.n	8002d84 <find_volume+0x188>
 8002d80:	2301      	movs	r3, #1
 8002d82:	e187      	b.n	8003094 <find_volume+0x498>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8002d84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d901      	bls.n	8002d90 <find_volume+0x194>
 8002d8c:	230d      	movs	r3, #13
 8002d8e:	e181      	b.n	8003094 <find_volume+0x498>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d92:	3330      	adds	r3, #48	; 0x30
 8002d94:	330b      	adds	r3, #11
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff fdca 	bl	8002930 <ld_word>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002da2:	d001      	beq.n	8002da8 <find_volume+0x1ac>
 8002da4:	230d      	movs	r3, #13
 8002da6:	e175      	b.n	8003094 <find_volume+0x498>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8002da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002daa:	3330      	adds	r3, #48	; 0x30
 8002dac:	3316      	adds	r3, #22
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff fdbe 	bl	8002930 <ld_word>
 8002db4:	4603      	mov	r3, r0
 8002db6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8002db8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d106      	bne.n	8002dcc <find_volume+0x1d0>
 8002dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc0:	3330      	adds	r3, #48	; 0x30
 8002dc2:	3324      	adds	r3, #36	; 0x24
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff fdcb 	bl	8002960 <ld_dword>
 8002dca:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8002dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002dd0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8002dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8002dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dda:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8002ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dde:	789b      	ldrb	r3, [r3, #2]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d005      	beq.n	8002df0 <find_volume+0x1f4>
 8002de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de6:	789b      	ldrb	r3, [r3, #2]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d001      	beq.n	8002df0 <find_volume+0x1f4>
 8002dec:	230d      	movs	r3, #13
 8002dee:	e151      	b.n	8003094 <find_volume+0x498>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8002df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df2:	789b      	ldrb	r3, [r3, #2]
 8002df4:	461a      	mov	r2, r3
 8002df6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002df8:	fb02 f303 	mul.w	r3, r2, r3
 8002dfc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8002dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e08:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8002e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e0c:	895b      	ldrh	r3, [r3, #10]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d008      	beq.n	8002e24 <find_volume+0x228>
 8002e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e14:	895b      	ldrh	r3, [r3, #10]
 8002e16:	461a      	mov	r2, r3
 8002e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e1a:	895b      	ldrh	r3, [r3, #10]
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	4013      	ands	r3, r2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <find_volume+0x22c>
 8002e24:	230d      	movs	r3, #13
 8002e26:	e135      	b.n	8003094 <find_volume+0x498>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8002e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e2a:	3330      	adds	r3, #48	; 0x30
 8002e2c:	3311      	adds	r3, #17
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fd7e 	bl	8002930 <ld_word>
 8002e34:	4603      	mov	r3, r0
 8002e36:	461a      	mov	r2, r3
 8002e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e3a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8002e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e3e:	891b      	ldrh	r3, [r3, #8]
 8002e40:	f003 030f 	and.w	r3, r3, #15
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <find_volume+0x252>
 8002e4a:	230d      	movs	r3, #13
 8002e4c:	e122      	b.n	8003094 <find_volume+0x498>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8002e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e50:	3330      	adds	r3, #48	; 0x30
 8002e52:	3313      	adds	r3, #19
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fd6b 	bl	8002930 <ld_word>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8002e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d106      	bne.n	8002e72 <find_volume+0x276>
 8002e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e66:	3330      	adds	r3, #48	; 0x30
 8002e68:	3320      	adds	r3, #32
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff fd78 	bl	8002960 <ld_dword>
 8002e70:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8002e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e74:	3330      	adds	r3, #48	; 0x30
 8002e76:	330e      	adds	r3, #14
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7ff fd59 	bl	8002930 <ld_word>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8002e82:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <find_volume+0x290>
 8002e88:	230d      	movs	r3, #13
 8002e8a:	e103      	b.n	8003094 <find_volume+0x498>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8002e8c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e90:	4413      	add	r3, r2
 8002e92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e94:	8912      	ldrh	r2, [r2, #8]
 8002e96:	0912      	lsrs	r2, r2, #4
 8002e98:	b292      	uxth	r2, r2
 8002e9a:	4413      	add	r3, r2
 8002e9c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8002e9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d201      	bcs.n	8002eaa <find_volume+0x2ae>
 8002ea6:	230d      	movs	r3, #13
 8002ea8:	e0f4      	b.n	8003094 <find_volume+0x498>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8002eaa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002eb2:	8952      	ldrh	r2, [r2, #10]
 8002eb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8002eb8:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d103      	bne.n	8002ec8 <find_volume+0x2cc>
 8002ec0:	230d      	movs	r3, #13
 8002ec2:	e0e7      	b.n	8003094 <find_volume+0x498>
 8002ec4:	20000438 	.word	0x20000438
		fmt = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 8002ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed0:	4a72      	ldr	r2, [pc, #456]	; (800309c <find_volume+0x4a0>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d802      	bhi.n	8002edc <find_volume+0x2e0>
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d802      	bhi.n	8002eec <find_volume+0x2f0>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8002eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eee:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d802      	bhi.n	8002efc <find_volume+0x300>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (fmt == 0) return FR_NO_FILESYSTEM;
 8002efc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <find_volume+0x30c>
 8002f04:	230d      	movs	r3, #13
 8002f06:	e0c5      	b.n	8003094 <find_volume+0x498>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	1c9a      	adds	r2, r3, #2
 8002f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f0e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8002f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f12:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002f14:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8002f16:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002f18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f1a:	441a      	add	r2, r3
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8002f20:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f24:	441a      	add	r2, r3
 8002f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f28:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8002f2a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f2e:	2b03      	cmp	r3, #3
 8002f30:	d11e      	bne.n	8002f70 <find_volume+0x374>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8002f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f34:	3330      	adds	r3, #48	; 0x30
 8002f36:	332a      	adds	r3, #42	; 0x2a
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff fcf9 	bl	8002930 <ld_word>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <find_volume+0x34c>
 8002f44:	230d      	movs	r3, #13
 8002f46:	e0a5      	b.n	8003094 <find_volume+0x498>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8002f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f4a:	891b      	ldrh	r3, [r3, #8]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <find_volume+0x358>
 8002f50:	230d      	movs	r3, #13
 8002f52:	e09f      	b.n	8003094 <find_volume+0x498>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8002f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f56:	3330      	adds	r3, #48	; 0x30
 8002f58:	332c      	adds	r3, #44	; 0x2c
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7ff fd00 	bl	8002960 <ld_dword>
 8002f60:	4602      	mov	r2, r0
 8002f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f64:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8002f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	647b      	str	r3, [r7, #68]	; 0x44
 8002f6e:	e01f      	b.n	8002fb0 <find_volume+0x3b4>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8002f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f72:	891b      	ldrh	r3, [r3, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <find_volume+0x380>
 8002f78:	230d      	movs	r3, #13
 8002f7a:	e08b      	b.n	8003094 <find_volume+0x498>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8002f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f7e:	6a1a      	ldr	r2, [r3, #32]
 8002f80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f82:	441a      	add	r2, r3
 8002f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f86:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002f88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d103      	bne.n	8002f98 <find_volume+0x39c>
 8002f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f92:	695b      	ldr	r3, [r3, #20]
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	e00a      	b.n	8002fae <find_volume+0x3b2>
 8002f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f9a:	695a      	ldr	r2, [r3, #20]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	4413      	add	r3, r2
 8002fa2:	085a      	lsrs	r2, r3, #1
 8002fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8002fae:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8002fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb2:	699a      	ldr	r2, [r3, #24]
 8002fb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fb6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002fba:	0a5b      	lsrs	r3, r3, #9
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d201      	bcs.n	8002fc4 <find_volume+0x3c8>
 8002fc0:	230d      	movs	r3, #13
 8002fc2:	e067      	b.n	8003094 <find_volume+0x498>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8002fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8002fca:	611a      	str	r2, [r3, #16]
 8002fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fce:	691a      	ldr	r2, [r3, #16]
 8002fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8002fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd6:	2280      	movs	r2, #128	; 0x80
 8002fd8:	711a      	strb	r2, [r3, #4]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 8002fda:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002fde:	2b03      	cmp	r3, #3
 8002fe0:	d149      	bne.n	8003076 <find_volume+0x47a>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8002fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe4:	3330      	adds	r3, #48	; 0x30
 8002fe6:	3330      	adds	r3, #48	; 0x30
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fca1 	bl	8002930 <ld_word>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d140      	bne.n	8003076 <find_volume+0x47a>
			&& move_window(fs, bsect + 1) == FR_OK)
 8002ff4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002ffc:	f7ff fd36 	bl	8002a6c <move_window>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d137      	bne.n	8003076 <find_volume+0x47a>
		{
			fs->fsi_flag = 0;
 8003006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003008:	2200      	movs	r2, #0
 800300a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 800300c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800300e:	3330      	adds	r3, #48	; 0x30
 8003010:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff fc8b 	bl	8002930 <ld_word>
 800301a:	4603      	mov	r3, r0
 800301c:	461a      	mov	r2, r3
 800301e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8003022:	429a      	cmp	r2, r3
 8003024:	d127      	bne.n	8003076 <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8003026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003028:	3330      	adds	r3, #48	; 0x30
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff fc98 	bl	8002960 <ld_dword>
 8003030:	4602      	mov	r2, r0
 8003032:	4b1b      	ldr	r3, [pc, #108]	; (80030a0 <find_volume+0x4a4>)
 8003034:	429a      	cmp	r2, r3
 8003036:	d11e      	bne.n	8003076 <find_volume+0x47a>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8003038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800303a:	3330      	adds	r3, #48	; 0x30
 800303c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff fc8d 	bl	8002960 <ld_dword>
 8003046:	4602      	mov	r2, r0
 8003048:	4b16      	ldr	r3, [pc, #88]	; (80030a4 <find_volume+0x4a8>)
 800304a:	429a      	cmp	r2, r3
 800304c:	d113      	bne.n	8003076 <find_volume+0x47a>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800304e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003050:	3330      	adds	r3, #48	; 0x30
 8003052:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff fc82 	bl	8002960 <ld_dword>
 800305c:	4602      	mov	r2, r0
 800305e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003060:	611a      	str	r2, [r3, #16]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8003062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003064:	3330      	adds	r3, #48	; 0x30
 8003066:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff fc78 	bl	8002960 <ld_dword>
 8003070:	4602      	mov	r2, r0
 8003072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003074:	60da      	str	r2, [r3, #12]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8003076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003078:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800307c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800307e:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <find_volume+0x4ac>)
 8003080:	881b      	ldrh	r3, [r3, #0]
 8003082:	3301      	adds	r3, #1
 8003084:	b29a      	uxth	r2, r3
 8003086:	4b08      	ldr	r3, [pc, #32]	; (80030a8 <find_volume+0x4ac>)
 8003088:	801a      	strh	r2, [r3, #0]
 800308a:	4b07      	ldr	r3, [pc, #28]	; (80030a8 <find_volume+0x4ac>)
 800308c:	881a      	ldrh	r2, [r3, #0]
 800308e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003090:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3758      	adds	r7, #88	; 0x58
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	0ffffff5 	.word	0x0ffffff5
 80030a0:	41615252 	.word	0x41615252
 80030a4:	61417272 	.word	0x61417272
 80030a8:	2000043c 	.word	0x2000043c

080030ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b088      	sub	sp, #32
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	4613      	mov	r3, r2
 80030b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80030be:	f107 0310 	add.w	r3, r7, #16
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7ff fcff 	bl	8002ac6 <get_ldnumber>
 80030c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	da01      	bge.n	80030d4 <f_mount+0x28>
 80030d0:	230b      	movs	r3, #11
 80030d2:	e025      	b.n	8003120 <f_mount+0x74>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80030d4:	4a14      	ldr	r2, [pc, #80]	; (8003128 <f_mount+0x7c>)
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d002      	beq.n	80030ea <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if FF_FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	2200      	movs	r2, #0
 80030e8:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d002      	beq.n	80030f6 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	701a      	strb	r2, [r3, #0]
#if FF_FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	490b      	ldr	r1, [pc, #44]	; (8003128 <f_mount+0x7c>)
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (opt == 0) return FR_OK;			/* Do not mount now, it will be mounted later */
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <f_mount+0x5e>
 8003106:	2300      	movs	r3, #0
 8003108:	e00a      	b.n	8003120 <f_mount+0x74>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800310a:	f107 010c 	add.w	r1, r7, #12
 800310e:	f107 0308 	add.w	r3, r7, #8
 8003112:	2200      	movs	r2, #0
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff fd71 	bl	8002bfc <find_volume>
 800311a:	4603      	mov	r3, r0
 800311c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800311e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3720      	adds	r7, #32
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20000438 	.word	0x20000438

0800312c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800312c:	b580      	push	{r7, lr}
 800312e:	b088      	sub	sp, #32
 8003130:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003132:	f000 fe4d 	bl	8003dd0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003136:	f000 f889 	bl	800324c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800313a:	f000 fae9 	bl	8003710 <MX_GPIO_Init>
	MX_RTC_Init();
 800313e:	f000 f905 	bl	800334c <MX_RTC_Init>
	MX_SPI1_Init();
 8003142:	f000 f95d 	bl	8003400 <MX_SPI1_Init>
	MX_TIM2_Init();
 8003146:	f000 f991 	bl	800346c <MX_TIM2_Init>
	MX_TIM3_Init();
 800314a:	f000 fa1b 	bl	8003584 <MX_TIM3_Init>
	MX_TIM4_Init();
 800314e:	f000 fa67 	bl	8003620 <MX_TIM4_Init>
	MX_USART3_UART_Init();
 8003152:	f000 fab3 	bl	80036bc <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */

	/* Module Init */
	RGB_Init();
 8003156:	f7fe fa9f 	bl	8001698 <RGB_Init>
	LCD_Init();
 800315a:	f7fd ff7f 	bl	800105c <LCD_Init>
	THS_Init();
 800315e:	f7fe fe27 	bl	8001db0 <THS_Init>
	SD_Init();
 8003162:	f7fe fd53 	bl	8001c0c <SD_Init>
	HTTP_Init();
 8003166:	f7fd fe9f 	bl	8000ea8 <HTTP_Init>
	MENU_Init();
 800316a:	f7fe fa8d 	bl	8001688 <MENU_Init>

	HAL_TIM_Base_Start_IT(&htim2); /* RGB Tim Init */
 800316e:	482e      	ldr	r0, [pc, #184]	; (8003228 <main+0xfc>)
 8003170:	f002 fead 	bl	8005ece <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003174:	2100      	movs	r1, #0
 8003176:	482c      	ldr	r0, [pc, #176]	; (8003228 <main+0xfc>)
 8003178:	f002 ff02 	bl	8005f80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800317c:	2104      	movs	r1, #4
 800317e:	482a      	ldr	r0, [pc, #168]	; (8003228 <main+0xfc>)
 8003180:	f002 fefe 	bl	8005f80 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003184:	2108      	movs	r1, #8
 8003186:	4828      	ldr	r0, [pc, #160]	; (8003228 <main+0xfc>)
 8003188:	f002 fefa 	bl	8005f80 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim3); /* System Update Tim Init */
 800318c:	4827      	ldr	r0, [pc, #156]	; (800322c <main+0x100>)
 800318e:	f002 fe9e 	bl	8005ece <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim4); /* THS syncro clock */
 8003192:	4827      	ldr	r0, [pc, #156]	; (8003230 <main+0x104>)
 8003194:	f002 fe77 	bl	8005e86 <HAL_TIM_Base_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	LCD_ClearScreen();
 8003198:	f7fe f834 	bl	8001204 <LCD_ClearScreen>
	LED(Green, SET);
 800319c:	2201      	movs	r2, #1
 800319e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031a2:	4824      	ldr	r0, [pc, #144]	; (8003234 <main+0x108>)
 80031a4:	f001 f98e 	bl	80044c4 <HAL_GPIO_WritePin>
	while (1) {

		char date[9], time[9];
		float data[2];

		SD_RefreshDateTime();
 80031a8:	f7fe fd40 	bl	8001c2c <SD_RefreshDateTime>
		SD_GetDateTime(date, time);
 80031ac:	f107 0208 	add.w	r2, r7, #8
 80031b0:	f107 0314 	add.w	r3, r7, #20
 80031b4:	4611      	mov	r1, r2
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fe fdb4 	bl	8001d24 <SD_GetDateTime>

		LCD_PrintDateTime(date, time);
 80031bc:	f107 0208 	add.w	r2, r7, #8
 80031c0:	f107 0314 	add.w	r3, r7, #20
 80031c4:	4611      	mov	r1, r2
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fe fa42 	bl	8001650 <LCD_PrintDateTime>

		if (THS_ReadData(THS_In, data)) {
 80031cc:	463b      	mov	r3, r7
 80031ce:	4619      	mov	r1, r3
 80031d0:	2000      	movs	r0, #0
 80031d2:	f7fe ff0b 	bl	8001fec <THS_ReadData>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d004      	beq.n	80031e6 <main+0xba>
			LCD_PrintTempInfo(data, NULL);
 80031dc:	463b      	mov	r3, r7
 80031de:	2100      	movs	r1, #0
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fe f8b9 	bl	8001358 <LCD_PrintTempInfo>
		}

		LCD_SetCursor(0, 3);
 80031e6:	2103      	movs	r1, #3
 80031e8:	2000      	movs	r0, #0
 80031ea:	f7fe f825 	bl	8001238 <LCD_SetCursor>

		HAL_UART_Transmit(&huart3, (uint8_t*) send, 2, 100);
 80031ee:	2364      	movs	r3, #100	; 0x64
 80031f0:	2202      	movs	r2, #2
 80031f2:	4911      	ldr	r1, [pc, #68]	; (8003238 <main+0x10c>)
 80031f4:	4811      	ldr	r0, [pc, #68]	; (800323c <main+0x110>)
 80031f6:	f003 fd9c 	bl	8006d32 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t*) postfix, 2, 10);
 80031fa:	230a      	movs	r3, #10
 80031fc:	2202      	movs	r2, #2
 80031fe:	4910      	ldr	r1, [pc, #64]	; (8003240 <main+0x114>)
 8003200:	480e      	ldr	r0, [pc, #56]	; (800323c <main+0x110>)
 8003202:	f003 fd96 	bl	8006d32 <HAL_UART_Transmit>

		HAL_UART_Receive(&huart3, (uint8_t*) receive, 100, 100);
 8003206:	2364      	movs	r3, #100	; 0x64
 8003208:	2264      	movs	r2, #100	; 0x64
 800320a:	490e      	ldr	r1, [pc, #56]	; (8003244 <main+0x118>)
 800320c:	480b      	ldr	r0, [pc, #44]	; (800323c <main+0x110>)
 800320e:	f003 fe29 	bl	8006e64 <HAL_UART_Receive>

		LCD_PrintCentered(receive);
 8003212:	480c      	ldr	r0, [pc, #48]	; (8003244 <main+0x118>)
 8003214:	f7fe f876 	bl	8001304 <LCD_PrintCentered>
		LCD_NextLine("");
 8003218:	480b      	ldr	r0, [pc, #44]	; (8003248 <main+0x11c>)
 800321a:	f7fe f9c7 	bl	80015ac <LCD_NextLine>

		HAL_Delay(1000);
 800321e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003222:	f000 fe47 	bl	8003eb4 <HAL_Delay>
	while (1) {
 8003226:	e7bf      	b.n	80031a8 <main+0x7c>
 8003228:	20000970 	.word	0x20000970
 800322c:	20000854 	.word	0x20000854
 8003230:	200007bc 	.word	0x200007bc
 8003234:	40020c00 	.word	0x40020c00
 8003238:	20000004 	.word	0x20000004
 800323c:	200007fc 	.word	0x200007fc
 8003240:	20000008 	.word	0x20000008
 8003244:	200008b4 	.word	0x200008b4
 8003248:	08009d70 	.word	0x08009d70

0800324c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800324c:	b580      	push	{r7, lr}
 800324e:	b098      	sub	sp, #96	; 0x60
 8003250:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003252:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003256:	2230      	movs	r2, #48	; 0x30
 8003258:	2100      	movs	r1, #0
 800325a:	4618      	mov	r0, r3
 800325c:	f004 fcce 	bl	8007bfc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003260:	f107 031c 	add.w	r3, r7, #28
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8003270:	f107 030c 	add.w	r3, r7, #12
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	605a      	str	r2, [r3, #4]
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	60da      	str	r2, [r3, #12]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	60bb      	str	r3, [r7, #8]
 8003282:	4b30      	ldr	r3, [pc, #192]	; (8003344 <SystemClock_Config+0xf8>)
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	4a2f      	ldr	r2, [pc, #188]	; (8003344 <SystemClock_Config+0xf8>)
 8003288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800328c:	6413      	str	r3, [r2, #64]	; 0x40
 800328e:	4b2d      	ldr	r3, [pc, #180]	; (8003344 <SystemClock_Config+0xf8>)
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003296:	60bb      	str	r3, [r7, #8]
 8003298:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800329a:	2300      	movs	r3, #0
 800329c:	607b      	str	r3, [r7, #4]
 800329e:	4b2a      	ldr	r3, [pc, #168]	; (8003348 <SystemClock_Config+0xfc>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a29      	ldr	r2, [pc, #164]	; (8003348 <SystemClock_Config+0xfc>)
 80032a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032a8:	6013      	str	r3, [r2, #0]
 80032aa:	4b27      	ldr	r3, [pc, #156]	; (8003348 <SystemClock_Config+0xfc>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032b2:	607b      	str	r3, [r7, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 80032b6:	2309      	movs	r3, #9
 80032b8:	633b      	str	r3, [r7, #48]	; 0x30
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80032ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032be:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80032c0:	2301      	movs	r3, #1
 80032c2:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032c4:	2302      	movs	r3, #2
 80032c6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80032c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80032cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80032ce:	2304      	movs	r3, #4
 80032d0:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 72;
 80032d2:	2348      	movs	r3, #72	; 0x48
 80032d4:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80032d6:	2302      	movs	r3, #2
 80032d8:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 3;
 80032da:	2303      	movs	r3, #3
 80032dc:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80032de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80032e2:	4618      	mov	r0, r3
 80032e4:	f001 f93a 	bl	800455c <HAL_RCC_OscConfig>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <SystemClock_Config+0xa6>
		Error_Handler();
 80032ee:	f000 fb3d 	bl	800396c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80032f2:	230f      	movs	r3, #15
 80032f4:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032f6:	2302      	movs	r3, #2
 80032f8:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032fa:	2300      	movs	r3, #0
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80032fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003302:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003304:	2300      	movs	r3, #0
 8003306:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8003308:	f107 031c 	add.w	r3, r7, #28
 800330c:	2102      	movs	r1, #2
 800330e:	4618      	mov	r0, r3
 8003310:	f001 fb94 	bl	8004a3c <HAL_RCC_ClockConfig>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <SystemClock_Config+0xd2>
		Error_Handler();
 800331a:	f000 fb27 	bl	800396c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800331e:	2302      	movs	r3, #2
 8003320:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003322:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003326:	61bb      	str	r3, [r7, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8003328:	f107 030c 	add.w	r3, r7, #12
 800332c:	4618      	mov	r0, r3
 800332e:	f001 fd77 	bl	8004e20 <HAL_RCCEx_PeriphCLKConfig>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <SystemClock_Config+0xf0>
		Error_Handler();
 8003338:	f000 fb18 	bl	800396c <Error_Handler>
	}
}
 800333c:	bf00      	nop
 800333e:	3760      	adds	r7, #96	; 0x60
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40023800 	.word	0x40023800
 8003348:	40007000 	.word	0x40007000

0800334c <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 8003352:	1d3b      	adds	r3, r7, #4
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	60da      	str	r2, [r3, #12]
 800335e:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 8003360:	2300      	movs	r3, #0
 8003362:	603b      	str	r3, [r7, #0]
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8003364:	4b24      	ldr	r3, [pc, #144]	; (80033f8 <MX_RTC_Init+0xac>)
 8003366:	4a25      	ldr	r2, [pc, #148]	; (80033fc <MX_RTC_Init+0xb0>)
 8003368:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800336a:	4b23      	ldr	r3, [pc, #140]	; (80033f8 <MX_RTC_Init+0xac>)
 800336c:	2200      	movs	r2, #0
 800336e:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 125;
 8003370:	4b21      	ldr	r3, [pc, #132]	; (80033f8 <MX_RTC_Init+0xac>)
 8003372:	227d      	movs	r2, #125	; 0x7d
 8003374:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 320;
 8003376:	4b20      	ldr	r3, [pc, #128]	; (80033f8 <MX_RTC_Init+0xac>)
 8003378:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800337c:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800337e:	4b1e      	ldr	r3, [pc, #120]	; (80033f8 <MX_RTC_Init+0xac>)
 8003380:	2200      	movs	r2, #0
 8003382:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003384:	4b1c      	ldr	r3, [pc, #112]	; (80033f8 <MX_RTC_Init+0xac>)
 8003386:	2200      	movs	r2, #0
 8003388:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800338a:	4b1b      	ldr	r3, [pc, #108]	; (80033f8 <MX_RTC_Init+0xac>)
 800338c:	2200      	movs	r2, #0
 800338e:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8003390:	4819      	ldr	r0, [pc, #100]	; (80033f8 <MX_RTC_Init+0xac>)
 8003392:	f001 fe27 	bl	8004fe4 <HAL_RTC_Init>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <MX_RTC_Init+0x54>
		Error_Handler();
 800339c:	f000 fae6 	bl	800396c <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x15;
 80033a0:	2315      	movs	r3, #21
 80033a2:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 80033a8:	2300      	movs	r3, #0
 80033aa:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80033ac:	2300      	movs	r3, #0
 80033ae:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 80033b4:	1d3b      	adds	r3, r7, #4
 80033b6:	2201      	movs	r2, #1
 80033b8:	4619      	mov	r1, r3
 80033ba:	480f      	ldr	r0, [pc, #60]	; (80033f8 <MX_RTC_Init+0xac>)
 80033bc:	f001 fea3 	bl	8005106 <HAL_RTC_SetTime>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <MX_RTC_Init+0x7e>
		Error_Handler();
 80033c6:	f000 fad1 	bl	800396c <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80033ca:	2301      	movs	r3, #1
 80033cc:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_MARCH;
 80033ce:	2303      	movs	r3, #3
 80033d0:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x30;
 80033d2:	2330      	movs	r3, #48	; 0x30
 80033d4:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x20;
 80033d6:	2320      	movs	r3, #32
 80033d8:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {
 80033da:	463b      	mov	r3, r7
 80033dc:	2201      	movs	r2, #1
 80033de:	4619      	mov	r1, r3
 80033e0:	4805      	ldr	r0, [pc, #20]	; (80033f8 <MX_RTC_Init+0xac>)
 80033e2:	f001 ffab 	bl	800533c <HAL_RTC_SetDate>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <MX_RTC_Init+0xa4>
		Error_Handler();
 80033ec:	f000 fabe 	bl	800396c <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 80033f0:	bf00      	nop
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	20000894 	.word	0x20000894
 80033fc:	40002800 	.word	0x40002800

08003400 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8003404:	4b17      	ldr	r3, [pc, #92]	; (8003464 <MX_SPI1_Init+0x64>)
 8003406:	4a18      	ldr	r2, [pc, #96]	; (8003468 <MX_SPI1_Init+0x68>)
 8003408:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800340a:	4b16      	ldr	r3, [pc, #88]	; (8003464 <MX_SPI1_Init+0x64>)
 800340c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003410:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003412:	4b14      	ldr	r3, [pc, #80]	; (8003464 <MX_SPI1_Init+0x64>)
 8003414:	2200      	movs	r2, #0
 8003416:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003418:	4b12      	ldr	r3, [pc, #72]	; (8003464 <MX_SPI1_Init+0x64>)
 800341a:	2200      	movs	r2, #0
 800341c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800341e:	4b11      	ldr	r3, [pc, #68]	; (8003464 <MX_SPI1_Init+0x64>)
 8003420:	2200      	movs	r2, #0
 8003422:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003424:	4b0f      	ldr	r3, [pc, #60]	; (8003464 <MX_SPI1_Init+0x64>)
 8003426:	2200      	movs	r2, #0
 8003428:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800342a:	4b0e      	ldr	r3, [pc, #56]	; (8003464 <MX_SPI1_Init+0x64>)
 800342c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003430:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003432:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <MX_SPI1_Init+0x64>)
 8003434:	2218      	movs	r2, #24
 8003436:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003438:	4b0a      	ldr	r3, [pc, #40]	; (8003464 <MX_SPI1_Init+0x64>)
 800343a:	2200      	movs	r2, #0
 800343c:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800343e:	4b09      	ldr	r3, [pc, #36]	; (8003464 <MX_SPI1_Init+0x64>)
 8003440:	2200      	movs	r2, #0
 8003442:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003444:	4b07      	ldr	r3, [pc, #28]	; (8003464 <MX_SPI1_Init+0x64>)
 8003446:	2200      	movs	r2, #0
 8003448:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800344a:	4b06      	ldr	r3, [pc, #24]	; (8003464 <MX_SPI1_Init+0x64>)
 800344c:	220a      	movs	r2, #10
 800344e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8003450:	4804      	ldr	r0, [pc, #16]	; (8003464 <MX_SPI1_Init+0x64>)
 8003452:	f002 f8f9 	bl	8005648 <HAL_SPI_Init>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <MX_SPI1_Init+0x60>
		Error_Handler();
 800345c:	f000 fa86 	bl	800396c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8003460:	bf00      	nop
 8003462:	bd80      	pop	{r7, pc}
 8003464:	20000918 	.word	0x20000918
 8003468:	40013000 	.word	0x40013000

0800346c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800346c:	b580      	push	{r7, lr}
 800346e:	b08e      	sub	sp, #56	; 0x38
 8003470:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003472:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
 800347a:	605a      	str	r2, [r3, #4]
 800347c:	609a      	str	r2, [r3, #8]
 800347e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003480:	f107 0320 	add.w	r3, r7, #32
 8003484:	2200      	movs	r2, #0
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800348a:	1d3b      	adds	r3, r7, #4
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	605a      	str	r2, [r3, #4]
 8003492:	609a      	str	r2, [r3, #8]
 8003494:	60da      	str	r2, [r3, #12]
 8003496:	611a      	str	r2, [r3, #16]
 8003498:	615a      	str	r2, [r3, #20]
 800349a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800349c:	4b38      	ldr	r3, [pc, #224]	; (8003580 <MX_TIM2_Init+0x114>)
 800349e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034a2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72 - 1;
 80034a4:	4b36      	ldr	r3, [pc, #216]	; (8003580 <MX_TIM2_Init+0x114>)
 80034a6:	2247      	movs	r2, #71	; 0x47
 80034a8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034aa:	4b35      	ldr	r3, [pc, #212]	; (8003580 <MX_TIM2_Init+0x114>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 80034b0:	4b33      	ldr	r3, [pc, #204]	; (8003580 <MX_TIM2_Init+0x114>)
 80034b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80034b6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034b8:	4b31      	ldr	r3, [pc, #196]	; (8003580 <MX_TIM2_Init+0x114>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034be:	4b30      	ldr	r3, [pc, #192]	; (8003580 <MX_TIM2_Init+0x114>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80034c4:	482e      	ldr	r0, [pc, #184]	; (8003580 <MX_TIM2_Init+0x114>)
 80034c6:	f002 fcb3 	bl	8005e30 <HAL_TIM_Base_Init>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <MX_TIM2_Init+0x68>
		Error_Handler();
 80034d0:	f000 fa4c 	bl	800396c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034d8:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80034da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034de:	4619      	mov	r1, r3
 80034e0:	4827      	ldr	r0, [pc, #156]	; (8003580 <MX_TIM2_Init+0x114>)
 80034e2:	f002 ff59 	bl	8006398 <HAL_TIM_ConfigClockSource>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <MX_TIM2_Init+0x84>
		Error_Handler();
 80034ec:	f000 fa3e 	bl	800396c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 80034f0:	4823      	ldr	r0, [pc, #140]	; (8003580 <MX_TIM2_Init+0x114>)
 80034f2:	f002 fd10 	bl	8005f16 <HAL_TIM_PWM_Init>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <MX_TIM2_Init+0x94>
		Error_Handler();
 80034fc:	f000 fa36 	bl	800396c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003500:	2300      	movs	r3, #0
 8003502:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003504:	2300      	movs	r3, #0
 8003506:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8003508:	f107 0320 	add.w	r3, r7, #32
 800350c:	4619      	mov	r1, r3
 800350e:	481c      	ldr	r0, [pc, #112]	; (8003580 <MX_TIM2_Init+0x114>)
 8003510:	f003 fb32 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 800351a:	f000 fa27 	bl	800396c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800351e:	2360      	movs	r3, #96	; 0x60
 8003520:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8003522:	2300      	movs	r3, #0
 8003524:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003526:	2300      	movs	r3, #0
 8003528:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800352a:	2300      	movs	r3, #0
 800352c:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 800352e:	1d3b      	adds	r3, r7, #4
 8003530:	2200      	movs	r2, #0
 8003532:	4619      	mov	r1, r3
 8003534:	4812      	ldr	r0, [pc, #72]	; (8003580 <MX_TIM2_Init+0x114>)
 8003536:	f002 fe69 	bl	800620c <HAL_TIM_PWM_ConfigChannel>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <MX_TIM2_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8003540:	f000 fa14 	bl	800396c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 8003544:	1d3b      	adds	r3, r7, #4
 8003546:	2204      	movs	r2, #4
 8003548:	4619      	mov	r1, r3
 800354a:	480d      	ldr	r0, [pc, #52]	; (8003580 <MX_TIM2_Init+0x114>)
 800354c:	f002 fe5e 	bl	800620c <HAL_TIM_PWM_ConfigChannel>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <MX_TIM2_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8003556:	f000 fa09 	bl	800396c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 800355a:	1d3b      	adds	r3, r7, #4
 800355c:	2208      	movs	r2, #8
 800355e:	4619      	mov	r1, r3
 8003560:	4807      	ldr	r0, [pc, #28]	; (8003580 <MX_TIM2_Init+0x114>)
 8003562:	f002 fe53 	bl	800620c <HAL_TIM_PWM_ConfigChannel>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <MX_TIM2_Init+0x104>
			!= HAL_OK) {
		Error_Handler();
 800356c:	f000 f9fe 	bl	800396c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8003570:	4803      	ldr	r0, [pc, #12]	; (8003580 <MX_TIM2_Init+0x114>)
 8003572:	f000 fae3 	bl	8003b3c <HAL_TIM_MspPostInit>

}
 8003576:	bf00      	nop
 8003578:	3738      	adds	r7, #56	; 0x38
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000970 	.word	0x20000970

08003584 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800358a:	f107 0308 	add.w	r3, r7, #8
 800358e:	2200      	movs	r2, #0
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	605a      	str	r2, [r3, #4]
 8003594:	609a      	str	r2, [r3, #8]
 8003596:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003598:	463b      	mov	r3, r7
 800359a:	2200      	movs	r2, #0
 800359c:	601a      	str	r2, [r3, #0]
 800359e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80035a0:	4b1d      	ldr	r3, [pc, #116]	; (8003618 <MX_TIM3_Init+0x94>)
 80035a2:	4a1e      	ldr	r2, [pc, #120]	; (800361c <MX_TIM3_Init+0x98>)
 80035a4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 36000 - 1;
 80035a6:	4b1c      	ldr	r3, [pc, #112]	; (8003618 <MX_TIM3_Init+0x94>)
 80035a8:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80035ac:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035ae:	4b1a      	ldr	r3, [pc, #104]	; (8003618 <MX_TIM3_Init+0x94>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 60000 - 1;
 80035b4:	4b18      	ldr	r3, [pc, #96]	; (8003618 <MX_TIM3_Init+0x94>)
 80035b6:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80035ba:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035bc:	4b16      	ldr	r3, [pc, #88]	; (8003618 <MX_TIM3_Init+0x94>)
 80035be:	2200      	movs	r2, #0
 80035c0:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035c2:	4b15      	ldr	r3, [pc, #84]	; (8003618 <MX_TIM3_Init+0x94>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80035c8:	4813      	ldr	r0, [pc, #76]	; (8003618 <MX_TIM3_Init+0x94>)
 80035ca:	f002 fc31 	bl	8005e30 <HAL_TIM_Base_Init>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d001      	beq.n	80035d8 <MX_TIM3_Init+0x54>
		Error_Handler();
 80035d4:	f000 f9ca 	bl	800396c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035dc:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80035de:	f107 0308 	add.w	r3, r7, #8
 80035e2:	4619      	mov	r1, r3
 80035e4:	480c      	ldr	r0, [pc, #48]	; (8003618 <MX_TIM3_Init+0x94>)
 80035e6:	f002 fed7 	bl	8006398 <HAL_TIM_ConfigClockSource>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <MX_TIM3_Init+0x70>
		Error_Handler();
 80035f0:	f000 f9bc 	bl	800396c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035f4:	2300      	movs	r3, #0
 80035f6:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035f8:	2300      	movs	r3, #0
 80035fa:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80035fc:	463b      	mov	r3, r7
 80035fe:	4619      	mov	r1, r3
 8003600:	4805      	ldr	r0, [pc, #20]	; (8003618 <MX_TIM3_Init+0x94>)
 8003602:	f003 fab9 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <MX_TIM3_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 800360c:	f000 f9ae 	bl	800396c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8003610:	bf00      	nop
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	20000854 	.word	0x20000854
 800361c:	40000400 	.word	0x40000400

08003620 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003626:	f107 0308 	add.w	r3, r7, #8
 800362a:	2200      	movs	r2, #0
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	605a      	str	r2, [r3, #4]
 8003630:	609a      	str	r2, [r3, #8]
 8003632:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003634:	463b      	mov	r3, r7
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 800363c:	4b1d      	ldr	r3, [pc, #116]	; (80036b4 <MX_TIM4_Init+0x94>)
 800363e:	4a1e      	ldr	r2, [pc, #120]	; (80036b8 <MX_TIM4_Init+0x98>)
 8003640:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 72 - 1;
 8003642:	4b1c      	ldr	r3, [pc, #112]	; (80036b4 <MX_TIM4_Init+0x94>)
 8003644:	2247      	movs	r2, #71	; 0x47
 8003646:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003648:	4b1a      	ldr	r3, [pc, #104]	; (80036b4 <MX_TIM4_Init+0x94>)
 800364a:	2200      	movs	r2, #0
 800364c:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xFFFF - 1;
 800364e:	4b19      	ldr	r3, [pc, #100]	; (80036b4 <MX_TIM4_Init+0x94>)
 8003650:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003654:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003656:	4b17      	ldr	r3, [pc, #92]	; (80036b4 <MX_TIM4_Init+0x94>)
 8003658:	2200      	movs	r2, #0
 800365a:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800365c:	4b15      	ldr	r3, [pc, #84]	; (80036b4 <MX_TIM4_Init+0x94>)
 800365e:	2200      	movs	r2, #0
 8003660:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8003662:	4814      	ldr	r0, [pc, #80]	; (80036b4 <MX_TIM4_Init+0x94>)
 8003664:	f002 fbe4 	bl	8005e30 <HAL_TIM_Base_Init>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <MX_TIM4_Init+0x52>
		Error_Handler();
 800366e:	f000 f97d 	bl	800396c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003672:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003676:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8003678:	f107 0308 	add.w	r3, r7, #8
 800367c:	4619      	mov	r1, r3
 800367e:	480d      	ldr	r0, [pc, #52]	; (80036b4 <MX_TIM4_Init+0x94>)
 8003680:	f002 fe8a 	bl	8006398 <HAL_TIM_ConfigClockSource>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_TIM4_Init+0x6e>
		Error_Handler();
 800368a:	f000 f96f 	bl	800396c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800368e:	2300      	movs	r3, #0
 8003690:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003692:	2300      	movs	r3, #0
 8003694:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8003696:	463b      	mov	r3, r7
 8003698:	4619      	mov	r1, r3
 800369a:	4806      	ldr	r0, [pc, #24]	; (80036b4 <MX_TIM4_Init+0x94>)
 800369c:	f003 fa6c 	bl	8006b78 <HAL_TIMEx_MasterConfigSynchronization>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80036a6:	f000 f961 	bl	800396c <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80036aa:	bf00      	nop
 80036ac:	3718      	adds	r7, #24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	200007bc 	.word	0x200007bc
 80036b8:	40000800 	.word	0x40000800

080036bc <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80036c0:	4b11      	ldr	r3, [pc, #68]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036c2:	4a12      	ldr	r2, [pc, #72]	; (800370c <MX_USART3_UART_Init+0x50>)
 80036c4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80036c6:	4b10      	ldr	r3, [pc, #64]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036cc:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036ce:	4b0e      	ldr	r3, [pc, #56]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80036d4:	4b0c      	ldr	r3, [pc, #48]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80036da:	4b0b      	ldr	r3, [pc, #44]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036dc:	2200      	movs	r2, #0
 80036de:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80036e0:	4b09      	ldr	r3, [pc, #36]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036e2:	220c      	movs	r2, #12
 80036e4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036e6:	4b08      	ldr	r3, [pc, #32]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036ec:	4b06      	ldr	r3, [pc, #24]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80036f2:	4805      	ldr	r0, [pc, #20]	; (8003708 <MX_USART3_UART_Init+0x4c>)
 80036f4:	f003 fad0 	bl	8006c98 <HAL_UART_Init>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 80036fe:	f000 f935 	bl	800396c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8003702:	bf00      	nop
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	200007fc 	.word	0x200007fc
 800370c:	40004800 	.word	0x40004800

08003710 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003710:	b580      	push	{r7, lr}
 8003712:	b08c      	sub	sp, #48	; 0x30
 8003714:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003716:	f107 031c 	add.w	r3, r7, #28
 800371a:	2200      	movs	r2, #0
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	609a      	str	r2, [r3, #8]
 8003722:	60da      	str	r2, [r3, #12]
 8003724:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	4b67      	ldr	r3, [pc, #412]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372e:	4a66      	ldr	r2, [pc, #408]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003730:	f043 0310 	orr.w	r3, r3, #16
 8003734:	6313      	str	r3, [r2, #48]	; 0x30
 8003736:	4b64      	ldr	r3, [pc, #400]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373a:	f003 0310 	and.w	r3, r3, #16
 800373e:	61bb      	str	r3, [r7, #24]
 8003740:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
 8003746:	4b60      	ldr	r3, [pc, #384]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374a:	4a5f      	ldr	r2, [pc, #380]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 800374c:	f043 0304 	orr.w	r3, r3, #4
 8003750:	6313      	str	r3, [r2, #48]	; 0x30
 8003752:	4b5d      	ldr	r3, [pc, #372]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003756:	f003 0304 	and.w	r3, r3, #4
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800375e:	2300      	movs	r3, #0
 8003760:	613b      	str	r3, [r7, #16]
 8003762:	4b59      	ldr	r3, [pc, #356]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003766:	4a58      	ldr	r2, [pc, #352]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800376c:	6313      	str	r3, [r2, #48]	; 0x30
 800376e:	4b56      	ldr	r3, [pc, #344]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003776:	613b      	str	r3, [r7, #16]
 8003778:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
 800377e:	4b52      	ldr	r3, [pc, #328]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003782:	4a51      	ldr	r2, [pc, #324]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 8003784:	f043 0301 	orr.w	r3, r3, #1
 8003788:	6313      	str	r3, [r2, #48]	; 0x30
 800378a:	4b4f      	ldr	r3, [pc, #316]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 800378c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	60fb      	str	r3, [r7, #12]
 8003794:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	60bb      	str	r3, [r7, #8]
 800379a:	4b4b      	ldr	r3, [pc, #300]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	4a4a      	ldr	r2, [pc, #296]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 80037a0:	f043 0308 	orr.w	r3, r3, #8
 80037a4:	6313      	str	r3, [r2, #48]	; 0x30
 80037a6:	4b48      	ldr	r3, [pc, #288]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	60bb      	str	r3, [r7, #8]
 80037b0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	607b      	str	r3, [r7, #4]
 80037b6:	4b44      	ldr	r3, [pc, #272]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 80037b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ba:	4a43      	ldr	r2, [pc, #268]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 80037bc:	f043 0302 	orr.w	r3, r3, #2
 80037c0:	6313      	str	r3, [r2, #48]	; 0x30
 80037c2:	4b41      	ldr	r3, [pc, #260]	; (80038c8 <MX_GPIO_Init+0x1b8>)
 80037c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	607b      	str	r3, [r7, #4]
 80037cc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 80037ce:	2200      	movs	r2, #0
 80037d0:	217f      	movs	r1, #127	; 0x7f
 80037d2:	483e      	ldr	r0, [pc, #248]	; (80038cc <MX_GPIO_Init+0x1bc>)
 80037d4:	f000 fe76 	bl	80044c4 <HAL_GPIO_WritePin>
			LCD_D6_Pin | LCD_D7_Pin | LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin
					| LCD_D4_Pin | LCD_D5_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, LCD_Screen_Pin | THS_Sensor1_Pin | THS_Sensor2_Pin,
 80037d8:	2200      	movs	r2, #0
 80037da:	f248 0103 	movw	r1, #32771	; 0x8003
 80037de:	483c      	ldr	r0, [pc, #240]	; (80038d0 <MX_GPIO_Init+0x1c0>)
 80037e0:	f000 fe70 	bl	80044c4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 80037e4:	2200      	movs	r2, #0
 80037e6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80037ea:	483a      	ldr	r0, [pc, #232]	; (80038d4 <MX_GPIO_Init+0x1c4>)
 80037ec:	f000 fe6a 	bl	80044c4 <HAL_GPIO_WritePin>
			STM_Green_Pin | STM_Orange_Pin | STM_Red_Pin | STM_Blue_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LCD_D6_Pin LCD_D7_Pin LCD_RS_Pin LCD_RW_Pin
	 LCD_E_Pin LCD_D4_Pin LCD_D5_Pin */
	GPIO_InitStruct.Pin = LCD_D6_Pin | LCD_D7_Pin | LCD_RS_Pin | LCD_RW_Pin
 80037f0:	237f      	movs	r3, #127	; 0x7f
 80037f2:	61fb      	str	r3, [r7, #28]
			| LCD_E_Pin | LCD_D4_Pin | LCD_D5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037f4:	2301      	movs	r3, #1
 80037f6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037f8:	2302      	movs	r3, #2
 80037fa:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037fc:	2300      	movs	r3, #0
 80037fe:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003800:	f107 031c 	add.w	r3, r7, #28
 8003804:	4619      	mov	r1, r3
 8003806:	4831      	ldr	r0, [pc, #196]	; (80038cc <MX_GPIO_Init+0x1bc>)
 8003808:	f000 fcaa 	bl	8004160 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_Screen_Pin */
	GPIO_InitStruct.Pin = LCD_Screen_Pin;
 800380c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003810:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003812:	2301      	movs	r3, #1
 8003814:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003816:	2302      	movs	r3, #2
 8003818:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800381a:	2300      	movs	r3, #0
 800381c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LCD_Screen_GPIO_Port, &GPIO_InitStruct);
 800381e:	f107 031c 	add.w	r3, r7, #28
 8003822:	4619      	mov	r1, r3
 8003824:	482a      	ldr	r0, [pc, #168]	; (80038d0 <MX_GPIO_Init+0x1c0>)
 8003826:	f000 fc9b 	bl	8004160 <HAL_GPIO_Init>

	/*Configure GPIO pins : THS_Sensor1_Pin THS_Sensor2_Pin */
	GPIO_InitStruct.Pin = THS_Sensor1_Pin | THS_Sensor2_Pin;
 800382a:	2303      	movs	r3, #3
 800382c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800382e:	2301      	movs	r3, #1
 8003830:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003832:	2301      	movs	r3, #1
 8003834:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003836:	2300      	movs	r3, #0
 8003838:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800383a:	f107 031c 	add.w	r3, r7, #28
 800383e:	4619      	mov	r1, r3
 8003840:	4823      	ldr	r0, [pc, #140]	; (80038d0 <MX_GPIO_Init+0x1c0>)
 8003842:	f000 fc8d 	bl	8004160 <HAL_GPIO_Init>

	/*Configure GPIO pin : STM_UserButton_Pin */
	GPIO_InitStruct.Pin = STM_UserButton_Pin;
 8003846:	2301      	movs	r3, #1
 8003848:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800384a:	4b23      	ldr	r3, [pc, #140]	; (80038d8 <MX_GPIO_Init+0x1c8>)
 800384c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800384e:	2302      	movs	r3, #2
 8003850:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(STM_UserButton_GPIO_Port, &GPIO_InitStruct);
 8003852:	f107 031c 	add.w	r3, r7, #28
 8003856:	4619      	mov	r1, r3
 8003858:	4820      	ldr	r0, [pc, #128]	; (80038dc <MX_GPIO_Init+0x1cc>)
 800385a:	f000 fc81 	bl	8004160 <HAL_GPIO_Init>

	/*Configure GPIO pins : MENU_Btn1_Pin MENU_Btn3_Pin MENU_Btn4_Pin */
	GPIO_InitStruct.Pin = MENU_Btn1_Pin | MENU_Btn3_Pin | MENU_Btn4_Pin;
 800385e:	f44f 63d0 	mov.w	r3, #1664	; 0x680
 8003862:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003864:	2300      	movs	r3, #0
 8003866:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003868:	2302      	movs	r3, #2
 800386a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800386c:	f107 031c 	add.w	r3, r7, #28
 8003870:	4619      	mov	r1, r3
 8003872:	4816      	ldr	r0, [pc, #88]	; (80038cc <MX_GPIO_Init+0x1bc>)
 8003874:	f000 fc74 	bl	8004160 <HAL_GPIO_Init>

	/*Configure GPIO pin : MENU_Btn2_Pin */
	GPIO_InitStruct.Pin = MENU_Btn2_Pin;
 8003878:	f44f 7380 	mov.w	r3, #256	; 0x100
 800387c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800387e:	2300      	movs	r3, #0
 8003880:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003882:	2300      	movs	r3, #0
 8003884:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MENU_Btn2_GPIO_Port, &GPIO_InitStruct);
 8003886:	f107 031c 	add.w	r3, r7, #28
 800388a:	4619      	mov	r1, r3
 800388c:	480f      	ldr	r0, [pc, #60]	; (80038cc <MX_GPIO_Init+0x1bc>)
 800388e:	f000 fc67 	bl	8004160 <HAL_GPIO_Init>

	/*Configure GPIO pins : STM_Green_Pin STM_Orange_Pin STM_Red_Pin STM_Blue_Pin */
	GPIO_InitStruct.Pin = STM_Green_Pin | STM_Orange_Pin | STM_Red_Pin
 8003892:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003896:	61fb      	str	r3, [r7, #28]
			| STM_Blue_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003898:	2301      	movs	r3, #1
 800389a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389c:	2300      	movs	r3, #0
 800389e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a0:	2300      	movs	r3, #0
 80038a2:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038a4:	f107 031c 	add.w	r3, r7, #28
 80038a8:	4619      	mov	r1, r3
 80038aa:	480a      	ldr	r0, [pc, #40]	; (80038d4 <MX_GPIO_Init+0x1c4>)
 80038ac:	f000 fc58 	bl	8004160 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80038b0:	2200      	movs	r2, #0
 80038b2:	2101      	movs	r1, #1
 80038b4:	2006      	movs	r0, #6
 80038b6:	f000 fbfa 	bl	80040ae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80038ba:	2006      	movs	r0, #6
 80038bc:	f000 fc13 	bl	80040e6 <HAL_NVIC_EnableIRQ>

}
 80038c0:	bf00      	nop
 80038c2:	3730      	adds	r7, #48	; 0x30
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40023800 	.word	0x40023800
 80038cc:	40021000 	.word	0x40021000
 80038d0:	40020800 	.word	0x40020800
 80038d4:	40020c00 	.word	0x40020c00
 80038d8:	10110000 	.word	0x10110000
 80038dc:	40020000 	.word	0x40020000

080038e0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
/* SP Callback Definitions */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038f0:	d106      	bne.n	8003900 <HAL_TIM_PeriodElapsedCallback+0x20>
		RGB_SetMode(_led);
 80038f2:	4b05      	ldr	r3, [pc, #20]	; (8003908 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fe f946 	bl	8001b88 <RGB_SetMode>
		THS_ErrorClock();
 80038fc:	f7fe fc2a 	bl	8002154 <THS_ErrorClock>
	}
}
 8003900:	bf00      	nop
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	2000043e 	.word	0x2000043e

0800390c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	4603      	mov	r3, r0
 8003914:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 8003916:	88fb      	ldrh	r3, [r7, #6]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d115      	bne.n	8003948 <HAL_GPIO_EXTI_Callback+0x3c>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) /* Handle user button event */
 800391c:	2101      	movs	r1, #1
 800391e:	480c      	ldr	r0, [pc, #48]	; (8003950 <HAL_GPIO_EXTI_Callback+0x44>)
 8003920:	f000 fdb8 	bl	8004494 <HAL_GPIO_ReadPin>
 8003924:	4603      	mov	r3, r0
 8003926:	2b01      	cmp	r3, #1
 8003928:	d10e      	bne.n	8003948 <HAL_GPIO_EXTI_Callback+0x3c>
		{
			LCD_ToggleBackgroundLED();
 800392a:	f7fd fc5f 	bl	80011ec <LCD_ToggleBackgroundLED>

			if (++_led > 9)
 800392e:	4b09      	ldr	r3, [pc, #36]	; (8003954 <HAL_GPIO_EXTI_Callback+0x48>)
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	3301      	adds	r3, #1
 8003934:	b2da      	uxtb	r2, r3
 8003936:	4b07      	ldr	r3, [pc, #28]	; (8003954 <HAL_GPIO_EXTI_Callback+0x48>)
 8003938:	701a      	strb	r2, [r3, #0]
 800393a:	4b06      	ldr	r3, [pc, #24]	; (8003954 <HAL_GPIO_EXTI_Callback+0x48>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	2b09      	cmp	r3, #9
 8003940:	d902      	bls.n	8003948 <HAL_GPIO_EXTI_Callback+0x3c>
				_led = 0;
 8003942:	4b04      	ldr	r3, [pc, #16]	; (8003954 <HAL_GPIO_EXTI_Callback+0x48>)
 8003944:	2200      	movs	r2, #0
 8003946:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003948:	bf00      	nop
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40020000 	.word	0x40020000
 8003954:	2000043e 	.word	0x2000043e

08003958 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {

	}
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8003970:	bf00      	nop
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
	...

0800397c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003982:	2300      	movs	r3, #0
 8003984:	607b      	str	r3, [r7, #4]
 8003986:	4b10      	ldr	r3, [pc, #64]	; (80039c8 <HAL_MspInit+0x4c>)
 8003988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800398a:	4a0f      	ldr	r2, [pc, #60]	; (80039c8 <HAL_MspInit+0x4c>)
 800398c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003990:	6453      	str	r3, [r2, #68]	; 0x44
 8003992:	4b0d      	ldr	r3, [pc, #52]	; (80039c8 <HAL_MspInit+0x4c>)
 8003994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800399a:	607b      	str	r3, [r7, #4]
 800399c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800399e:	2300      	movs	r3, #0
 80039a0:	603b      	str	r3, [r7, #0]
 80039a2:	4b09      	ldr	r3, [pc, #36]	; (80039c8 <HAL_MspInit+0x4c>)
 80039a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a6:	4a08      	ldr	r2, [pc, #32]	; (80039c8 <HAL_MspInit+0x4c>)
 80039a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039ac:	6413      	str	r3, [r2, #64]	; 0x40
 80039ae:	4b06      	ldr	r3, [pc, #24]	; (80039c8 <HAL_MspInit+0x4c>)
 80039b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b6:	603b      	str	r3, [r7, #0]
 80039b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039ba:	bf00      	nop
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	40023800 	.word	0x40023800

080039cc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a05      	ldr	r2, [pc, #20]	; (80039f0 <HAL_RTC_MspInit+0x24>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d102      	bne.n	80039e4 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80039de:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <HAL_RTC_MspInit+0x28>)
 80039e0:	2201      	movs	r2, #1
 80039e2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	40002800 	.word	0x40002800
 80039f4:	42470e3c 	.word	0x42470e3c

080039f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08a      	sub	sp, #40	; 0x28
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a00:	f107 0314 	add.w	r3, r7, #20
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	605a      	str	r2, [r3, #4]
 8003a0a:	609a      	str	r2, [r3, #8]
 8003a0c:	60da      	str	r2, [r3, #12]
 8003a0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a19      	ldr	r2, [pc, #100]	; (8003a7c <HAL_SPI_MspInit+0x84>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d12b      	bne.n	8003a72 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	613b      	str	r3, [r7, #16]
 8003a1e:	4b18      	ldr	r3, [pc, #96]	; (8003a80 <HAL_SPI_MspInit+0x88>)
 8003a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a22:	4a17      	ldr	r2, [pc, #92]	; (8003a80 <HAL_SPI_MspInit+0x88>)
 8003a24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a28:	6453      	str	r3, [r2, #68]	; 0x44
 8003a2a:	4b15      	ldr	r3, [pc, #84]	; (8003a80 <HAL_SPI_MspInit+0x88>)
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a32:	613b      	str	r3, [r7, #16]
 8003a34:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a36:	2300      	movs	r3, #0
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	4b11      	ldr	r3, [pc, #68]	; (8003a80 <HAL_SPI_MspInit+0x88>)
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3e:	4a10      	ldr	r2, [pc, #64]	; (8003a80 <HAL_SPI_MspInit+0x88>)
 8003a40:	f043 0302 	orr.w	r3, r3, #2
 8003a44:	6313      	str	r3, [r2, #48]	; 0x30
 8003a46:	4b0e      	ldr	r3, [pc, #56]	; (8003a80 <HAL_SPI_MspInit+0x88>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	60fb      	str	r3, [r7, #12]
 8003a50:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8003a52:	2338      	movs	r3, #56	; 0x38
 8003a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a56:	2302      	movs	r3, #2
 8003a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a62:	2305      	movs	r3, #5
 8003a64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a66:	f107 0314 	add.w	r3, r7, #20
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4805      	ldr	r0, [pc, #20]	; (8003a84 <HAL_SPI_MspInit+0x8c>)
 8003a6e:	f000 fb77 	bl	8004160 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003a72:	bf00      	nop
 8003a74:	3728      	adds	r7, #40	; 0x28
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40013000 	.word	0x40013000
 8003a80:	40023800 	.word	0x40023800
 8003a84:	40020400 	.word	0x40020400

08003a88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a98:	d116      	bne.n	8003ac8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	617b      	str	r3, [r7, #20]
 8003a9e:	4b24      	ldr	r3, [pc, #144]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	4a23      	ldr	r2, [pc, #140]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003aa4:	f043 0301 	orr.w	r3, r3, #1
 8003aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aaa:	4b21      	ldr	r3, [pc, #132]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	f003 0301 	and.w	r3, r3, #1
 8003ab2:	617b      	str	r3, [r7, #20]
 8003ab4:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2102      	movs	r1, #2
 8003aba:	201c      	movs	r0, #28
 8003abc:	f000 faf7 	bl	80040ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ac0:	201c      	movs	r0, #28
 8003ac2:	f000 fb10 	bl	80040e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003ac6:	e02e      	b.n	8003b26 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a19      	ldr	r2, [pc, #100]	; (8003b34 <HAL_TIM_Base_MspInit+0xac>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d116      	bne.n	8003b00 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	613b      	str	r3, [r7, #16]
 8003ad6:	4b16      	ldr	r3, [pc, #88]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ada:	4a15      	ldr	r2, [pc, #84]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003adc:	f043 0302 	orr.w	r3, r3, #2
 8003ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ae2:	4b13      	ldr	r3, [pc, #76]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	613b      	str	r3, [r7, #16]
 8003aec:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8003aee:	2200      	movs	r2, #0
 8003af0:	2103      	movs	r1, #3
 8003af2:	201d      	movs	r0, #29
 8003af4:	f000 fadb 	bl	80040ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003af8:	201d      	movs	r0, #29
 8003afa:	f000 faf4 	bl	80040e6 <HAL_NVIC_EnableIRQ>
}
 8003afe:	e012      	b.n	8003b26 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a0c      	ldr	r2, [pc, #48]	; (8003b38 <HAL_TIM_Base_MspInit+0xb0>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d10d      	bne.n	8003b26 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60fb      	str	r3, [r7, #12]
 8003b0e:	4b08      	ldr	r3, [pc, #32]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	4a07      	ldr	r2, [pc, #28]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003b14:	f043 0304 	orr.w	r3, r3, #4
 8003b18:	6413      	str	r3, [r2, #64]	; 0x40
 8003b1a:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <HAL_TIM_Base_MspInit+0xa8>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	60fb      	str	r3, [r7, #12]
 8003b24:	68fb      	ldr	r3, [r7, #12]
}
 8003b26:	bf00      	nop
 8003b28:	3718      	adds	r7, #24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40023800 	.word	0x40023800
 8003b34:	40000400 	.word	0x40000400
 8003b38:	40000800 	.word	0x40000800

08003b3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b088      	sub	sp, #32
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b44:	f107 030c 	add.w	r3, r7, #12
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	605a      	str	r2, [r3, #4]
 8003b4e:	609a      	str	r2, [r3, #8]
 8003b50:	60da      	str	r2, [r3, #12]
 8003b52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b5c:	d11d      	bne.n	8003b9a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60bb      	str	r3, [r7, #8]
 8003b62:	4b10      	ldr	r3, [pc, #64]	; (8003ba4 <HAL_TIM_MspPostInit+0x68>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	4a0f      	ldr	r2, [pc, #60]	; (8003ba4 <HAL_TIM_MspPostInit+0x68>)
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b6e:	4b0d      	ldr	r3, [pc, #52]	; (8003ba4 <HAL_TIM_MspPostInit+0x68>)
 8003b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	60bb      	str	r3, [r7, #8]
 8003b78:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = RGB_Green_Pin|RGB_Blue_Pin|RGB_Red_Pin;
 8003b7a:	2326      	movs	r3, #38	; 0x26
 8003b7c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b7e:	2302      	movs	r3, #2
 8003b80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b86:	2300      	movs	r3, #0
 8003b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b8e:	f107 030c 	add.w	r3, r7, #12
 8003b92:	4619      	mov	r1, r3
 8003b94:	4804      	ldr	r0, [pc, #16]	; (8003ba8 <HAL_TIM_MspPostInit+0x6c>)
 8003b96:	f000 fae3 	bl	8004160 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003b9a:	bf00      	nop
 8003b9c:	3720      	adds	r7, #32
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	40023800 	.word	0x40023800
 8003ba8:	40020000 	.word	0x40020000

08003bac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b08a      	sub	sp, #40	; 0x28
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb4:	f107 0314 	add.w	r3, r7, #20
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	609a      	str	r2, [r3, #8]
 8003bc0:	60da      	str	r2, [r3, #12]
 8003bc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a1d      	ldr	r2, [pc, #116]	; (8003c40 <HAL_UART_MspInit+0x94>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d134      	bne.n	8003c38 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003bce:	2300      	movs	r3, #0
 8003bd0:	613b      	str	r3, [r7, #16]
 8003bd2:	4b1c      	ldr	r3, [pc, #112]	; (8003c44 <HAL_UART_MspInit+0x98>)
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd6:	4a1b      	ldr	r2, [pc, #108]	; (8003c44 <HAL_UART_MspInit+0x98>)
 8003bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8003bde:	4b19      	ldr	r3, [pc, #100]	; (8003c44 <HAL_UART_MspInit+0x98>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003be6:	613b      	str	r3, [r7, #16]
 8003be8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	60fb      	str	r3, [r7, #12]
 8003bee:	4b15      	ldr	r3, [pc, #84]	; (8003c44 <HAL_UART_MspInit+0x98>)
 8003bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf2:	4a14      	ldr	r2, [pc, #80]	; (8003c44 <HAL_UART_MspInit+0x98>)
 8003bf4:	f043 0304 	orr.w	r3, r3, #4
 8003bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bfa:	4b12      	ldr	r3, [pc, #72]	; (8003c44 <HAL_UART_MspInit+0x98>)
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = HTTP_TX_Pin|HTTP_RX_Pin;
 8003c06:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c10:	2300      	movs	r3, #0
 8003c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c14:	2303      	movs	r3, #3
 8003c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c18:	2307      	movs	r3, #7
 8003c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c1c:	f107 0314 	add.w	r3, r7, #20
 8003c20:	4619      	mov	r1, r3
 8003c22:	4809      	ldr	r0, [pc, #36]	; (8003c48 <HAL_UART_MspInit+0x9c>)
 8003c24:	f000 fa9c 	bl	8004160 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8003c28:	2200      	movs	r2, #0
 8003c2a:	2102      	movs	r1, #2
 8003c2c:	2027      	movs	r0, #39	; 0x27
 8003c2e:	f000 fa3e 	bl	80040ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003c32:	2027      	movs	r0, #39	; 0x27
 8003c34:	f000 fa57 	bl	80040e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003c38:	bf00      	nop
 8003c3a:	3728      	adds	r7, #40	; 0x28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40004800 	.word	0x40004800
 8003c44:	40023800 	.word	0x40023800
 8003c48:	40020800 	.word	0x40020800

08003c4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003c50:	bf00      	nop
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr

08003c5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c5e:	e7fe      	b.n	8003c5e <HardFault_Handler+0x4>

08003c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c64:	e7fe      	b.n	8003c64 <MemManage_Handler+0x4>

08003c66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c66:	b480      	push	{r7}
 8003c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c6a:	e7fe      	b.n	8003c6a <BusFault_Handler+0x4>

08003c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c70:	e7fe      	b.n	8003c70 <UsageFault_Handler+0x4>

08003c72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c72:	b480      	push	{r7}
 8003c74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c76:	bf00      	nop
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c84:	bf00      	nop
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c8e:	b480      	push	{r7}
 8003c90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c92:	bf00      	nop
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	sdcard_systick_timerproc();
 8003ca0:	f7fe fe2e 	bl	8002900 <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ca4:	f000 f8e6 	bl	8003e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ca8:	bf00      	nop
 8003caa:	bd80      	pop	{r7, pc}

08003cac <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003cb0:	2001      	movs	r0, #1
 8003cb2:	f000 fc3b 	bl	800452c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003cb6:	bf00      	nop
 8003cb8:	bd80      	pop	{r7, pc}
	...

08003cbc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003cc0:	4802      	ldr	r0, [pc, #8]	; (8003ccc <TIM2_IRQHandler+0x10>)
 8003cc2:	f002 f99b 	bl	8005ffc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003cc6:	bf00      	nop
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000970 	.word	0x20000970

08003cd0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003cd4:	4802      	ldr	r0, [pc, #8]	; (8003ce0 <TIM3_IRQHandler+0x10>)
 8003cd6:	f002 f991 	bl	8005ffc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003cda:	bf00      	nop
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	20000854 	.word	0x20000854

08003ce4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003ce8:	4802      	ldr	r0, [pc, #8]	; (8003cf4 <USART3_IRQHandler+0x10>)
 8003cea:	f003 f961 	bl	8006fb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003cee:	bf00      	nop
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	200007fc 	.word	0x200007fc

08003cf8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003d00:	4b11      	ldr	r3, [pc, #68]	; (8003d48 <_sbrk+0x50>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d102      	bne.n	8003d0e <_sbrk+0x16>
		heap_end = &end;
 8003d08:	4b0f      	ldr	r3, [pc, #60]	; (8003d48 <_sbrk+0x50>)
 8003d0a:	4a10      	ldr	r2, [pc, #64]	; (8003d4c <_sbrk+0x54>)
 8003d0c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003d0e:	4b0e      	ldr	r3, [pc, #56]	; (8003d48 <_sbrk+0x50>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003d14:	4b0c      	ldr	r3, [pc, #48]	; (8003d48 <_sbrk+0x50>)
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	466a      	mov	r2, sp
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d907      	bls.n	8003d32 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003d22:	f003 ff41 	bl	8007ba8 <__errno>
 8003d26:	4602      	mov	r2, r0
 8003d28:	230c      	movs	r3, #12
 8003d2a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d30:	e006      	b.n	8003d40 <_sbrk+0x48>
	}

	heap_end += incr;
 8003d32:	4b05      	ldr	r3, [pc, #20]	; (8003d48 <_sbrk+0x50>)
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4413      	add	r3, r2
 8003d3a:	4a03      	ldr	r2, [pc, #12]	; (8003d48 <_sbrk+0x50>)
 8003d3c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	20000440 	.word	0x20000440
 8003d4c:	200009b8 	.word	0x200009b8

08003d50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d54:	4b08      	ldr	r3, [pc, #32]	; (8003d78 <SystemInit+0x28>)
 8003d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d5a:	4a07      	ldr	r2, [pc, #28]	; (8003d78 <SystemInit+0x28>)
 8003d5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d64:	4b04      	ldr	r3, [pc, #16]	; (8003d78 <SystemInit+0x28>)
 8003d66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003d6a:	609a      	str	r2, [r3, #8]
#endif
}
 8003d6c:	bf00      	nop
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	e000ed00 	.word	0xe000ed00

08003d7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003d7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003db4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003d80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d82:	e003      	b.n	8003d8c <LoopCopyDataInit>

08003d84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d84:	4b0c      	ldr	r3, [pc, #48]	; (8003db8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003d86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d8a:	3104      	adds	r1, #4

08003d8c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003d8c:	480b      	ldr	r0, [pc, #44]	; (8003dbc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003d8e:	4b0c      	ldr	r3, [pc, #48]	; (8003dc0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003d90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003d92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003d94:	d3f6      	bcc.n	8003d84 <CopyDataInit>
  ldr  r2, =_sbss
 8003d96:	4a0b      	ldr	r2, [pc, #44]	; (8003dc4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003d98:	e002      	b.n	8003da0 <LoopFillZerobss>

08003d9a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003d9a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003d9c:	f842 3b04 	str.w	r3, [r2], #4

08003da0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003da0:	4b09      	ldr	r3, [pc, #36]	; (8003dc8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003da2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003da4:	d3f9      	bcc.n	8003d9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003da6:	f7ff ffd3 	bl	8003d50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003daa:	f003 ff03 	bl	8007bb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dae:	f7ff f9bd 	bl	800312c <main>
  bx  lr    
 8003db2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003db4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003db8:	08009ff8 	.word	0x08009ff8
  ldr  r0, =_sdata
 8003dbc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003dc0:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8003dc4:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 8003dc8:	200009b8 	.word	0x200009b8

08003dcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003dcc:	e7fe      	b.n	8003dcc <ADC_IRQHandler>
	...

08003dd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003dd4:	4b0e      	ldr	r3, [pc, #56]	; (8003e10 <HAL_Init+0x40>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a0d      	ldr	r2, [pc, #52]	; (8003e10 <HAL_Init+0x40>)
 8003dda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003de0:	4b0b      	ldr	r3, [pc, #44]	; (8003e10 <HAL_Init+0x40>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a0a      	ldr	r2, [pc, #40]	; (8003e10 <HAL_Init+0x40>)
 8003de6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003dec:	4b08      	ldr	r3, [pc, #32]	; (8003e10 <HAL_Init+0x40>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a07      	ldr	r2, [pc, #28]	; (8003e10 <HAL_Init+0x40>)
 8003df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003df6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003df8:	2003      	movs	r0, #3
 8003dfa:	f000 f94d 	bl	8004098 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003dfe:	2000      	movs	r0, #0
 8003e00:	f000 f808 	bl	8003e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e04:	f7ff fdba 	bl	800397c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40023c00 	.word	0x40023c00

08003e14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b082      	sub	sp, #8
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e1c:	4b12      	ldr	r3, [pc, #72]	; (8003e68 <HAL_InitTick+0x54>)
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	4b12      	ldr	r3, [pc, #72]	; (8003e6c <HAL_InitTick+0x58>)
 8003e22:	781b      	ldrb	r3, [r3, #0]
 8003e24:	4619      	mov	r1, r3
 8003e26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 f965 	bl	8004102 <HAL_SYSTICK_Config>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e00e      	b.n	8003e60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b0f      	cmp	r3, #15
 8003e46:	d80a      	bhi.n	8003e5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e48:	2200      	movs	r2, #0
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e50:	f000 f92d 	bl	80040ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e54:	4a06      	ldr	r2, [pc, #24]	; (8003e70 <HAL_InitTick+0x5c>)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	e000      	b.n	8003e60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3708      	adds	r7, #8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	2000000c 	.word	0x2000000c
 8003e6c:	20000014 	.word	0x20000014
 8003e70:	20000010 	.word	0x20000010

08003e74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e74:	b480      	push	{r7}
 8003e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e78:	4b06      	ldr	r3, [pc, #24]	; (8003e94 <HAL_IncTick+0x20>)
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	4b06      	ldr	r3, [pc, #24]	; (8003e98 <HAL_IncTick+0x24>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4413      	add	r3, r2
 8003e84:	4a04      	ldr	r2, [pc, #16]	; (8003e98 <HAL_IncTick+0x24>)
 8003e86:	6013      	str	r3, [r2, #0]
}
 8003e88:	bf00      	nop
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	20000014 	.word	0x20000014
 8003e98:	200009b0 	.word	0x200009b0

08003e9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	af00      	add	r7, sp, #0
  return uwTick;
 8003ea0:	4b03      	ldr	r3, [pc, #12]	; (8003eb0 <HAL_GetTick+0x14>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	200009b0 	.word	0x200009b0

08003eb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ebc:	f7ff ffee 	bl	8003e9c <HAL_GetTick>
 8003ec0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ecc:	d005      	beq.n	8003eda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ece:	4b09      	ldr	r3, [pc, #36]	; (8003ef4 <HAL_Delay+0x40>)
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003eda:	bf00      	nop
 8003edc:	f7ff ffde 	bl	8003e9c <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d8f7      	bhi.n	8003edc <HAL_Delay+0x28>
  {
  }
}
 8003eec:	bf00      	nop
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	20000014 	.word	0x20000014

08003ef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f003 0307 	and.w	r3, r3, #7
 8003f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f08:	4b0c      	ldr	r3, [pc, #48]	; (8003f3c <__NVIC_SetPriorityGrouping+0x44>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f14:	4013      	ands	r3, r2
 8003f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f2a:	4a04      	ldr	r2, [pc, #16]	; (8003f3c <__NVIC_SetPriorityGrouping+0x44>)
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	60d3      	str	r3, [r2, #12]
}
 8003f30:	bf00      	nop
 8003f32:	3714      	adds	r7, #20
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr
 8003f3c:	e000ed00 	.word	0xe000ed00

08003f40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f44:	4b04      	ldr	r3, [pc, #16]	; (8003f58 <__NVIC_GetPriorityGrouping+0x18>)
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	0a1b      	lsrs	r3, r3, #8
 8003f4a:	f003 0307 	and.w	r3, r3, #7
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr
 8003f58:	e000ed00 	.word	0xe000ed00

08003f5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	db0b      	blt.n	8003f86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	f003 021f 	and.w	r2, r3, #31
 8003f74:	4907      	ldr	r1, [pc, #28]	; (8003f94 <__NVIC_EnableIRQ+0x38>)
 8003f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	2001      	movs	r0, #1
 8003f7e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f86:	bf00      	nop
 8003f88:	370c      	adds	r7, #12
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	e000e100 	.word	0xe000e100

08003f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	6039      	str	r1, [r7, #0]
 8003fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	db0a      	blt.n	8003fc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	490c      	ldr	r1, [pc, #48]	; (8003fe4 <__NVIC_SetPriority+0x4c>)
 8003fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb6:	0112      	lsls	r2, r2, #4
 8003fb8:	b2d2      	uxtb	r2, r2
 8003fba:	440b      	add	r3, r1
 8003fbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fc0:	e00a      	b.n	8003fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	4908      	ldr	r1, [pc, #32]	; (8003fe8 <__NVIC_SetPriority+0x50>)
 8003fc8:	79fb      	ldrb	r3, [r7, #7]
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	3b04      	subs	r3, #4
 8003fd0:	0112      	lsls	r2, r2, #4
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	761a      	strb	r2, [r3, #24]
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	e000e100 	.word	0xe000e100
 8003fe8:	e000ed00 	.word	0xe000ed00

08003fec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b089      	sub	sp, #36	; 0x24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f003 0307 	and.w	r3, r3, #7
 8003ffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	f1c3 0307 	rsb	r3, r3, #7
 8004006:	2b04      	cmp	r3, #4
 8004008:	bf28      	it	cs
 800400a:	2304      	movcs	r3, #4
 800400c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	3304      	adds	r3, #4
 8004012:	2b06      	cmp	r3, #6
 8004014:	d902      	bls.n	800401c <NVIC_EncodePriority+0x30>
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	3b03      	subs	r3, #3
 800401a:	e000      	b.n	800401e <NVIC_EncodePriority+0x32>
 800401c:	2300      	movs	r3, #0
 800401e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004020:	f04f 32ff 	mov.w	r2, #4294967295
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	43da      	mvns	r2, r3
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	401a      	ands	r2, r3
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004034:	f04f 31ff 	mov.w	r1, #4294967295
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	fa01 f303 	lsl.w	r3, r1, r3
 800403e:	43d9      	mvns	r1, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004044:	4313      	orrs	r3, r2
         );
}
 8004046:	4618      	mov	r0, r3
 8004048:	3724      	adds	r7, #36	; 0x24
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
	...

08004054 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3b01      	subs	r3, #1
 8004060:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004064:	d301      	bcc.n	800406a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004066:	2301      	movs	r3, #1
 8004068:	e00f      	b.n	800408a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800406a:	4a0a      	ldr	r2, [pc, #40]	; (8004094 <SysTick_Config+0x40>)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3b01      	subs	r3, #1
 8004070:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004072:	210f      	movs	r1, #15
 8004074:	f04f 30ff 	mov.w	r0, #4294967295
 8004078:	f7ff ff8e 	bl	8003f98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800407c:	4b05      	ldr	r3, [pc, #20]	; (8004094 <SysTick_Config+0x40>)
 800407e:	2200      	movs	r2, #0
 8004080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004082:	4b04      	ldr	r3, [pc, #16]	; (8004094 <SysTick_Config+0x40>)
 8004084:	2207      	movs	r2, #7
 8004086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	e000e010 	.word	0xe000e010

08004098 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f7ff ff29 	bl	8003ef8 <__NVIC_SetPriorityGrouping>
}
 80040a6:	bf00      	nop
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b086      	sub	sp, #24
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	4603      	mov	r3, r0
 80040b6:	60b9      	str	r1, [r7, #8]
 80040b8:	607a      	str	r2, [r7, #4]
 80040ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040c0:	f7ff ff3e 	bl	8003f40 <__NVIC_GetPriorityGrouping>
 80040c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	68b9      	ldr	r1, [r7, #8]
 80040ca:	6978      	ldr	r0, [r7, #20]
 80040cc:	f7ff ff8e 	bl	8003fec <NVIC_EncodePriority>
 80040d0:	4602      	mov	r2, r0
 80040d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040d6:	4611      	mov	r1, r2
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff ff5d 	bl	8003f98 <__NVIC_SetPriority>
}
 80040de:	bf00      	nop
 80040e0:	3718      	adds	r7, #24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b082      	sub	sp, #8
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	4603      	mov	r3, r0
 80040ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff ff31 	bl	8003f5c <__NVIC_EnableIRQ>
}
 80040fa:	bf00      	nop
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b082      	sub	sp, #8
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7ff ffa2 	bl	8004054 <SysTick_Config>
 8004110:	4603      	mov	r3, r0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800411a:	b480      	push	{r7}
 800411c:	b083      	sub	sp, #12
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d004      	beq.n	8004138 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2280      	movs	r2, #128	; 0x80
 8004132:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e00c      	b.n	8004152 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2205      	movs	r2, #5
 800413c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0201 	bic.w	r2, r2, #1
 800414e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
	...

08004160 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004160:	b480      	push	{r7}
 8004162:	b089      	sub	sp, #36	; 0x24
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800416a:	2300      	movs	r3, #0
 800416c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800416e:	2300      	movs	r3, #0
 8004170:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004172:	2300      	movs	r3, #0
 8004174:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004176:	2300      	movs	r3, #0
 8004178:	61fb      	str	r3, [r7, #28]
 800417a:	e16b      	b.n	8004454 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800417c:	2201      	movs	r2, #1
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	4013      	ands	r3, r2
 800418e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	429a      	cmp	r2, r3
 8004196:	f040 815a 	bne.w	800444e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d00b      	beq.n	80041ba <HAL_GPIO_Init+0x5a>
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d007      	beq.n	80041ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041ae:	2b11      	cmp	r3, #17
 80041b0:	d003      	beq.n	80041ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	2b12      	cmp	r3, #18
 80041b8:	d130      	bne.n	800421c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	2203      	movs	r2, #3
 80041c6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ca:	43db      	mvns	r3, r3
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	4013      	ands	r3, r2
 80041d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	fa02 f303 	lsl.w	r3, r2, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041f0:	2201      	movs	r2, #1
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	fa02 f303 	lsl.w	r3, r2, r3
 80041f8:	43db      	mvns	r3, r3
 80041fa:	69ba      	ldr	r2, [r7, #24]
 80041fc:	4013      	ands	r3, r2
 80041fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 0201 	and.w	r2, r3, #1
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	4313      	orrs	r3, r2
 8004214:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	2203      	movs	r2, #3
 8004228:	fa02 f303 	lsl.w	r3, r2, r3
 800422c:	43db      	mvns	r3, r3
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	4013      	ands	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	4313      	orrs	r3, r2
 8004244:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b02      	cmp	r3, #2
 8004252:	d003      	beq.n	800425c <HAL_GPIO_Init+0xfc>
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b12      	cmp	r3, #18
 800425a:	d123      	bne.n	80042a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	08da      	lsrs	r2, r3, #3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3208      	adds	r2, #8
 8004264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004268:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	220f      	movs	r2, #15
 8004274:	fa02 f303 	lsl.w	r3, r2, r3
 8004278:	43db      	mvns	r3, r3
 800427a:	69ba      	ldr	r2, [r7, #24]
 800427c:	4013      	ands	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	691a      	ldr	r2, [r3, #16]
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	f003 0307 	and.w	r3, r3, #7
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	fa02 f303 	lsl.w	r3, r2, r3
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	4313      	orrs	r3, r2
 8004294:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	08da      	lsrs	r2, r3, #3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	3208      	adds	r2, #8
 800429e:	69b9      	ldr	r1, [r7, #24]
 80042a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	005b      	lsls	r3, r3, #1
 80042ae:	2203      	movs	r2, #3
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	43db      	mvns	r3, r3
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	4013      	ands	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f003 0203 	and.w	r2, r3, #3
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	005b      	lsls	r3, r3, #1
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f000 80b4 	beq.w	800444e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042e6:	2300      	movs	r3, #0
 80042e8:	60fb      	str	r3, [r7, #12]
 80042ea:	4b5f      	ldr	r3, [pc, #380]	; (8004468 <HAL_GPIO_Init+0x308>)
 80042ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ee:	4a5e      	ldr	r2, [pc, #376]	; (8004468 <HAL_GPIO_Init+0x308>)
 80042f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042f4:	6453      	str	r3, [r2, #68]	; 0x44
 80042f6:	4b5c      	ldr	r3, [pc, #368]	; (8004468 <HAL_GPIO_Init+0x308>)
 80042f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042fe:	60fb      	str	r3, [r7, #12]
 8004300:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004302:	4a5a      	ldr	r2, [pc, #360]	; (800446c <HAL_GPIO_Init+0x30c>)
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	089b      	lsrs	r3, r3, #2
 8004308:	3302      	adds	r3, #2
 800430a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800430e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	220f      	movs	r2, #15
 800431a:	fa02 f303 	lsl.w	r3, r2, r3
 800431e:	43db      	mvns	r3, r3
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	4013      	ands	r3, r2
 8004324:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a51      	ldr	r2, [pc, #324]	; (8004470 <HAL_GPIO_Init+0x310>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d02b      	beq.n	8004386 <HAL_GPIO_Init+0x226>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a50      	ldr	r2, [pc, #320]	; (8004474 <HAL_GPIO_Init+0x314>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d025      	beq.n	8004382 <HAL_GPIO_Init+0x222>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a4f      	ldr	r2, [pc, #316]	; (8004478 <HAL_GPIO_Init+0x318>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d01f      	beq.n	800437e <HAL_GPIO_Init+0x21e>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a4e      	ldr	r2, [pc, #312]	; (800447c <HAL_GPIO_Init+0x31c>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d019      	beq.n	800437a <HAL_GPIO_Init+0x21a>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a4d      	ldr	r2, [pc, #308]	; (8004480 <HAL_GPIO_Init+0x320>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d013      	beq.n	8004376 <HAL_GPIO_Init+0x216>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a4c      	ldr	r2, [pc, #304]	; (8004484 <HAL_GPIO_Init+0x324>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d00d      	beq.n	8004372 <HAL_GPIO_Init+0x212>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a4b      	ldr	r2, [pc, #300]	; (8004488 <HAL_GPIO_Init+0x328>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d007      	beq.n	800436e <HAL_GPIO_Init+0x20e>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a4a      	ldr	r2, [pc, #296]	; (800448c <HAL_GPIO_Init+0x32c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d101      	bne.n	800436a <HAL_GPIO_Init+0x20a>
 8004366:	2307      	movs	r3, #7
 8004368:	e00e      	b.n	8004388 <HAL_GPIO_Init+0x228>
 800436a:	2308      	movs	r3, #8
 800436c:	e00c      	b.n	8004388 <HAL_GPIO_Init+0x228>
 800436e:	2306      	movs	r3, #6
 8004370:	e00a      	b.n	8004388 <HAL_GPIO_Init+0x228>
 8004372:	2305      	movs	r3, #5
 8004374:	e008      	b.n	8004388 <HAL_GPIO_Init+0x228>
 8004376:	2304      	movs	r3, #4
 8004378:	e006      	b.n	8004388 <HAL_GPIO_Init+0x228>
 800437a:	2303      	movs	r3, #3
 800437c:	e004      	b.n	8004388 <HAL_GPIO_Init+0x228>
 800437e:	2302      	movs	r3, #2
 8004380:	e002      	b.n	8004388 <HAL_GPIO_Init+0x228>
 8004382:	2301      	movs	r3, #1
 8004384:	e000      	b.n	8004388 <HAL_GPIO_Init+0x228>
 8004386:	2300      	movs	r3, #0
 8004388:	69fa      	ldr	r2, [r7, #28]
 800438a:	f002 0203 	and.w	r2, r2, #3
 800438e:	0092      	lsls	r2, r2, #2
 8004390:	4093      	lsls	r3, r2
 8004392:	69ba      	ldr	r2, [r7, #24]
 8004394:	4313      	orrs	r3, r2
 8004396:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004398:	4934      	ldr	r1, [pc, #208]	; (800446c <HAL_GPIO_Init+0x30c>)
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	089b      	lsrs	r3, r3, #2
 800439e:	3302      	adds	r3, #2
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043a6:	4b3a      	ldr	r3, [pc, #232]	; (8004490 <HAL_GPIO_Init+0x330>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	43db      	mvns	r3, r3
 80043b0:	69ba      	ldr	r2, [r7, #24]
 80043b2:	4013      	ands	r3, r2
 80043b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043ca:	4a31      	ldr	r2, [pc, #196]	; (8004490 <HAL_GPIO_Init+0x330>)
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80043d0:	4b2f      	ldr	r3, [pc, #188]	; (8004490 <HAL_GPIO_Init+0x330>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	43db      	mvns	r3, r3
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	4013      	ands	r3, r2
 80043de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043f4:	4a26      	ldr	r2, [pc, #152]	; (8004490 <HAL_GPIO_Init+0x330>)
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043fa:	4b25      	ldr	r3, [pc, #148]	; (8004490 <HAL_GPIO_Init+0x330>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	43db      	mvns	r3, r3
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	4013      	ands	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	4313      	orrs	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800441e:	4a1c      	ldr	r2, [pc, #112]	; (8004490 <HAL_GPIO_Init+0x330>)
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004424:	4b1a      	ldr	r3, [pc, #104]	; (8004490 <HAL_GPIO_Init+0x330>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	43db      	mvns	r3, r3
 800442e:	69ba      	ldr	r2, [r7, #24]
 8004430:	4013      	ands	r3, r2
 8004432:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d003      	beq.n	8004448 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	4313      	orrs	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004448:	4a11      	ldr	r2, [pc, #68]	; (8004490 <HAL_GPIO_Init+0x330>)
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	3301      	adds	r3, #1
 8004452:	61fb      	str	r3, [r7, #28]
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	2b0f      	cmp	r3, #15
 8004458:	f67f ae90 	bls.w	800417c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800445c:	bf00      	nop
 800445e:	3724      	adds	r7, #36	; 0x24
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	40023800 	.word	0x40023800
 800446c:	40013800 	.word	0x40013800
 8004470:	40020000 	.word	0x40020000
 8004474:	40020400 	.word	0x40020400
 8004478:	40020800 	.word	0x40020800
 800447c:	40020c00 	.word	0x40020c00
 8004480:	40021000 	.word	0x40021000
 8004484:	40021400 	.word	0x40021400
 8004488:	40021800 	.word	0x40021800
 800448c:	40021c00 	.word	0x40021c00
 8004490:	40013c00 	.word	0x40013c00

08004494 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	691a      	ldr	r2, [r3, #16]
 80044a4:	887b      	ldrh	r3, [r7, #2]
 80044a6:	4013      	ands	r3, r2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044ac:	2301      	movs	r3, #1
 80044ae:	73fb      	strb	r3, [r7, #15]
 80044b0:	e001      	b.n	80044b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044b2:	2300      	movs	r3, #0
 80044b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3714      	adds	r7, #20
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	460b      	mov	r3, r1
 80044ce:	807b      	strh	r3, [r7, #2]
 80044d0:	4613      	mov	r3, r2
 80044d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044d4:	787b      	ldrb	r3, [r7, #1]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d003      	beq.n	80044e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044da:	887a      	ldrh	r2, [r7, #2]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044e0:	e003      	b.n	80044ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044e2:	887b      	ldrh	r3, [r7, #2]
 80044e4:	041a      	lsls	r2, r3, #16
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	619a      	str	r2, [r3, #24]
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
 80044fe:	460b      	mov	r3, r1
 8004500:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	887b      	ldrh	r3, [r7, #2]
 8004508:	401a      	ands	r2, r3
 800450a:	887b      	ldrh	r3, [r7, #2]
 800450c:	429a      	cmp	r2, r3
 800450e:	d104      	bne.n	800451a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004510:	887b      	ldrh	r3, [r7, #2]
 8004512:	041a      	lsls	r2, r3, #16
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004518:	e002      	b.n	8004520 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800451a:	887a      	ldrh	r2, [r7, #2]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	619a      	str	r2, [r3, #24]
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	4603      	mov	r3, r0
 8004534:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004536:	4b08      	ldr	r3, [pc, #32]	; (8004558 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004538:	695a      	ldr	r2, [r3, #20]
 800453a:	88fb      	ldrh	r3, [r7, #6]
 800453c:	4013      	ands	r3, r2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d006      	beq.n	8004550 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004542:	4a05      	ldr	r2, [pc, #20]	; (8004558 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004544:	88fb      	ldrh	r3, [r7, #6]
 8004546:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004548:	88fb      	ldrh	r3, [r7, #6]
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff f9de 	bl	800390c <HAL_GPIO_EXTI_Callback>
  }
}
 8004550:	bf00      	nop
 8004552:	3708      	adds	r7, #8
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40013c00 	.word	0x40013c00

0800455c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d101      	bne.n	800456e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e25b      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d075      	beq.n	8004666 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800457a:	4ba3      	ldr	r3, [pc, #652]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f003 030c 	and.w	r3, r3, #12
 8004582:	2b04      	cmp	r3, #4
 8004584:	d00c      	beq.n	80045a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004586:	4ba0      	ldr	r3, [pc, #640]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800458e:	2b08      	cmp	r3, #8
 8004590:	d112      	bne.n	80045b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004592:	4b9d      	ldr	r3, [pc, #628]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800459a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800459e:	d10b      	bne.n	80045b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045a0:	4b99      	ldr	r3, [pc, #612]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d05b      	beq.n	8004664 <HAL_RCC_OscConfig+0x108>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d157      	bne.n	8004664 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e236      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045c0:	d106      	bne.n	80045d0 <HAL_RCC_OscConfig+0x74>
 80045c2:	4b91      	ldr	r3, [pc, #580]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a90      	ldr	r2, [pc, #576]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045cc:	6013      	str	r3, [r2, #0]
 80045ce:	e01d      	b.n	800460c <HAL_RCC_OscConfig+0xb0>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045d8:	d10c      	bne.n	80045f4 <HAL_RCC_OscConfig+0x98>
 80045da:	4b8b      	ldr	r3, [pc, #556]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a8a      	ldr	r2, [pc, #552]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045e4:	6013      	str	r3, [r2, #0]
 80045e6:	4b88      	ldr	r3, [pc, #544]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a87      	ldr	r2, [pc, #540]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045f0:	6013      	str	r3, [r2, #0]
 80045f2:	e00b      	b.n	800460c <HAL_RCC_OscConfig+0xb0>
 80045f4:	4b84      	ldr	r3, [pc, #528]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a83      	ldr	r2, [pc, #524]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80045fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045fe:	6013      	str	r3, [r2, #0]
 8004600:	4b81      	ldr	r3, [pc, #516]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a80      	ldr	r2, [pc, #512]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004606:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800460a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d013      	beq.n	800463c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004614:	f7ff fc42 	bl	8003e9c <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800461c:	f7ff fc3e 	bl	8003e9c <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b64      	cmp	r3, #100	; 0x64
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e1fb      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462e:	4b76      	ldr	r3, [pc, #472]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0f0      	beq.n	800461c <HAL_RCC_OscConfig+0xc0>
 800463a:	e014      	b.n	8004666 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800463c:	f7ff fc2e 	bl	8003e9c <HAL_GetTick>
 8004640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004642:	e008      	b.n	8004656 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004644:	f7ff fc2a 	bl	8003e9c <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	2b64      	cmp	r3, #100	; 0x64
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e1e7      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004656:	4b6c      	ldr	r3, [pc, #432]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1f0      	bne.n	8004644 <HAL_RCC_OscConfig+0xe8>
 8004662:	e000      	b.n	8004666 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004664:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d063      	beq.n	800473a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004672:	4b65      	ldr	r3, [pc, #404]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f003 030c 	and.w	r3, r3, #12
 800467a:	2b00      	cmp	r3, #0
 800467c:	d00b      	beq.n	8004696 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800467e:	4b62      	ldr	r3, [pc, #392]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004686:	2b08      	cmp	r3, #8
 8004688:	d11c      	bne.n	80046c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800468a:	4b5f      	ldr	r3, [pc, #380]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d116      	bne.n	80046c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004696:	4b5c      	ldr	r3, [pc, #368]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d005      	beq.n	80046ae <HAL_RCC_OscConfig+0x152>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d001      	beq.n	80046ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e1bb      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ae:	4b56      	ldr	r3, [pc, #344]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	4952      	ldr	r1, [pc, #328]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046c2:	e03a      	b.n	800473a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d020      	beq.n	800470e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046cc:	4b4f      	ldr	r3, [pc, #316]	; (800480c <HAL_RCC_OscConfig+0x2b0>)
 80046ce:	2201      	movs	r2, #1
 80046d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d2:	f7ff fbe3 	bl	8003e9c <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046da:	f7ff fbdf 	bl	8003e9c <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e19c      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ec:	4b46      	ldr	r3, [pc, #280]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0f0      	beq.n	80046da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f8:	4b43      	ldr	r3, [pc, #268]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	00db      	lsls	r3, r3, #3
 8004706:	4940      	ldr	r1, [pc, #256]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004708:	4313      	orrs	r3, r2
 800470a:	600b      	str	r3, [r1, #0]
 800470c:	e015      	b.n	800473a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800470e:	4b3f      	ldr	r3, [pc, #252]	; (800480c <HAL_RCC_OscConfig+0x2b0>)
 8004710:	2200      	movs	r2, #0
 8004712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004714:	f7ff fbc2 	bl	8003e9c <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800471c:	f7ff fbbe 	bl	8003e9c <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e17b      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800472e:	4b36      	ldr	r3, [pc, #216]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1f0      	bne.n	800471c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0308 	and.w	r3, r3, #8
 8004742:	2b00      	cmp	r3, #0
 8004744:	d030      	beq.n	80047a8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d016      	beq.n	800477c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800474e:	4b30      	ldr	r3, [pc, #192]	; (8004810 <HAL_RCC_OscConfig+0x2b4>)
 8004750:	2201      	movs	r2, #1
 8004752:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004754:	f7ff fba2 	bl	8003e9c <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800475a:	e008      	b.n	800476e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800475c:	f7ff fb9e 	bl	8003e9c <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b02      	cmp	r3, #2
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e15b      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800476e:	4b26      	ldr	r3, [pc, #152]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 8004770:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0f0      	beq.n	800475c <HAL_RCC_OscConfig+0x200>
 800477a:	e015      	b.n	80047a8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800477c:	4b24      	ldr	r3, [pc, #144]	; (8004810 <HAL_RCC_OscConfig+0x2b4>)
 800477e:	2200      	movs	r2, #0
 8004780:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004782:	f7ff fb8b 	bl	8003e9c <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800478a:	f7ff fb87 	bl	8003e9c <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b02      	cmp	r3, #2
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e144      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800479c:	4b1a      	ldr	r3, [pc, #104]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 800479e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047a0:	f003 0302 	and.w	r3, r3, #2
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1f0      	bne.n	800478a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0304 	and.w	r3, r3, #4
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 80a0 	beq.w	80048f6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047b6:	2300      	movs	r3, #0
 80047b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047ba:	4b13      	ldr	r3, [pc, #76]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80047bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10f      	bne.n	80047e6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047c6:	2300      	movs	r3, #0
 80047c8:	60bb      	str	r3, [r7, #8]
 80047ca:	4b0f      	ldr	r3, [pc, #60]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	4a0e      	ldr	r2, [pc, #56]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80047d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047d4:	6413      	str	r3, [r2, #64]	; 0x40
 80047d6:	4b0c      	ldr	r3, [pc, #48]	; (8004808 <HAL_RCC_OscConfig+0x2ac>)
 80047d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047de:	60bb      	str	r3, [r7, #8]
 80047e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047e2:	2301      	movs	r3, #1
 80047e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e6:	4b0b      	ldr	r3, [pc, #44]	; (8004814 <HAL_RCC_OscConfig+0x2b8>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d121      	bne.n	8004836 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047f2:	4b08      	ldr	r3, [pc, #32]	; (8004814 <HAL_RCC_OscConfig+0x2b8>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a07      	ldr	r2, [pc, #28]	; (8004814 <HAL_RCC_OscConfig+0x2b8>)
 80047f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047fe:	f7ff fb4d 	bl	8003e9c <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004804:	e011      	b.n	800482a <HAL_RCC_OscConfig+0x2ce>
 8004806:	bf00      	nop
 8004808:	40023800 	.word	0x40023800
 800480c:	42470000 	.word	0x42470000
 8004810:	42470e80 	.word	0x42470e80
 8004814:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004818:	f7ff fb40 	bl	8003e9c <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b02      	cmp	r3, #2
 8004824:	d901      	bls.n	800482a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e0fd      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800482a:	4b81      	ldr	r3, [pc, #516]	; (8004a30 <HAL_RCC_OscConfig+0x4d4>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004832:	2b00      	cmp	r3, #0
 8004834:	d0f0      	beq.n	8004818 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d106      	bne.n	800484c <HAL_RCC_OscConfig+0x2f0>
 800483e:	4b7d      	ldr	r3, [pc, #500]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004842:	4a7c      	ldr	r2, [pc, #496]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004844:	f043 0301 	orr.w	r3, r3, #1
 8004848:	6713      	str	r3, [r2, #112]	; 0x70
 800484a:	e01c      	b.n	8004886 <HAL_RCC_OscConfig+0x32a>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	2b05      	cmp	r3, #5
 8004852:	d10c      	bne.n	800486e <HAL_RCC_OscConfig+0x312>
 8004854:	4b77      	ldr	r3, [pc, #476]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004858:	4a76      	ldr	r2, [pc, #472]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 800485a:	f043 0304 	orr.w	r3, r3, #4
 800485e:	6713      	str	r3, [r2, #112]	; 0x70
 8004860:	4b74      	ldr	r3, [pc, #464]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004864:	4a73      	ldr	r2, [pc, #460]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004866:	f043 0301 	orr.w	r3, r3, #1
 800486a:	6713      	str	r3, [r2, #112]	; 0x70
 800486c:	e00b      	b.n	8004886 <HAL_RCC_OscConfig+0x32a>
 800486e:	4b71      	ldr	r3, [pc, #452]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004872:	4a70      	ldr	r2, [pc, #448]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004874:	f023 0301 	bic.w	r3, r3, #1
 8004878:	6713      	str	r3, [r2, #112]	; 0x70
 800487a:	4b6e      	ldr	r3, [pc, #440]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 800487c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487e:	4a6d      	ldr	r2, [pc, #436]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004880:	f023 0304 	bic.w	r3, r3, #4
 8004884:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d015      	beq.n	80048ba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800488e:	f7ff fb05 	bl	8003e9c <HAL_GetTick>
 8004892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004894:	e00a      	b.n	80048ac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004896:	f7ff fb01 	bl	8003e9c <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d901      	bls.n	80048ac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e0bc      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ac:	4b61      	ldr	r3, [pc, #388]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 80048ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b0:	f003 0302 	and.w	r3, r3, #2
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d0ee      	beq.n	8004896 <HAL_RCC_OscConfig+0x33a>
 80048b8:	e014      	b.n	80048e4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ba:	f7ff faef 	bl	8003e9c <HAL_GetTick>
 80048be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048c0:	e00a      	b.n	80048d8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048c2:	f7ff faeb 	bl	8003e9c <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d901      	bls.n	80048d8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e0a6      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048d8:	4b56      	ldr	r3, [pc, #344]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 80048da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1ee      	bne.n	80048c2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048e4:	7dfb      	ldrb	r3, [r7, #23]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d105      	bne.n	80048f6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ea:	4b52      	ldr	r3, [pc, #328]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	4a51      	ldr	r2, [pc, #324]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 80048f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 8092 	beq.w	8004a24 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004900:	4b4c      	ldr	r3, [pc, #304]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f003 030c 	and.w	r3, r3, #12
 8004908:	2b08      	cmp	r3, #8
 800490a:	d05c      	beq.n	80049c6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	2b02      	cmp	r3, #2
 8004912:	d141      	bne.n	8004998 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004914:	4b48      	ldr	r3, [pc, #288]	; (8004a38 <HAL_RCC_OscConfig+0x4dc>)
 8004916:	2200      	movs	r2, #0
 8004918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491a:	f7ff fabf 	bl	8003e9c <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004920:	e008      	b.n	8004934 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004922:	f7ff fabb 	bl	8003e9c <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	2b02      	cmp	r3, #2
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e078      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004934:	4b3f      	ldr	r3, [pc, #252]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1f0      	bne.n	8004922 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	69da      	ldr	r2, [r3, #28]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a1b      	ldr	r3, [r3, #32]
 8004948:	431a      	orrs	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494e:	019b      	lsls	r3, r3, #6
 8004950:	431a      	orrs	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004956:	085b      	lsrs	r3, r3, #1
 8004958:	3b01      	subs	r3, #1
 800495a:	041b      	lsls	r3, r3, #16
 800495c:	431a      	orrs	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004962:	061b      	lsls	r3, r3, #24
 8004964:	4933      	ldr	r1, [pc, #204]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 8004966:	4313      	orrs	r3, r2
 8004968:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800496a:	4b33      	ldr	r3, [pc, #204]	; (8004a38 <HAL_RCC_OscConfig+0x4dc>)
 800496c:	2201      	movs	r2, #1
 800496e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004970:	f7ff fa94 	bl	8003e9c <HAL_GetTick>
 8004974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004976:	e008      	b.n	800498a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004978:	f7ff fa90 	bl	8003e9c <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b02      	cmp	r3, #2
 8004984:	d901      	bls.n	800498a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e04d      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800498a:	4b2a      	ldr	r3, [pc, #168]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0f0      	beq.n	8004978 <HAL_RCC_OscConfig+0x41c>
 8004996:	e045      	b.n	8004a24 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004998:	4b27      	ldr	r3, [pc, #156]	; (8004a38 <HAL_RCC_OscConfig+0x4dc>)
 800499a:	2200      	movs	r2, #0
 800499c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499e:	f7ff fa7d 	bl	8003e9c <HAL_GetTick>
 80049a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049a4:	e008      	b.n	80049b8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049a6:	f7ff fa79 	bl	8003e9c <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e036      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049b8:	4b1e      	ldr	r3, [pc, #120]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1f0      	bne.n	80049a6 <HAL_RCC_OscConfig+0x44a>
 80049c4:	e02e      	b.n	8004a24 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d101      	bne.n	80049d2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e029      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049d2:	4b18      	ldr	r3, [pc, #96]	; (8004a34 <HAL_RCC_OscConfig+0x4d8>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d11c      	bne.n	8004a20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d115      	bne.n	8004a20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049fa:	4013      	ands	r3, r2
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d10d      	bne.n	8004a20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d106      	bne.n	8004a20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d001      	beq.n	8004a24 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e000      	b.n	8004a26 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3718      	adds	r7, #24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40007000 	.word	0x40007000
 8004a34:	40023800 	.word	0x40023800
 8004a38:	42470060 	.word	0x42470060

08004a3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d101      	bne.n	8004a50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e0cc      	b.n	8004bea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a50:	4b68      	ldr	r3, [pc, #416]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 030f 	and.w	r3, r3, #15
 8004a58:	683a      	ldr	r2, [r7, #0]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d90c      	bls.n	8004a78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a5e:	4b65      	ldr	r3, [pc, #404]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	b2d2      	uxtb	r2, r2
 8004a64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a66:	4b63      	ldr	r3, [pc, #396]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	683a      	ldr	r2, [r7, #0]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d001      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e0b8      	b.n	8004bea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d020      	beq.n	8004ac6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d005      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a90:	4b59      	ldr	r3, [pc, #356]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	4a58      	ldr	r2, [pc, #352]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0308 	and.w	r3, r3, #8
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d005      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004aa8:	4b53      	ldr	r3, [pc, #332]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	4a52      	ldr	r2, [pc, #328]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004aae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ab2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ab4:	4b50      	ldr	r3, [pc, #320]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	494d      	ldr	r1, [pc, #308]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0301 	and.w	r3, r3, #1
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d044      	beq.n	8004b5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d107      	bne.n	8004aea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ada:	4b47      	ldr	r3, [pc, #284]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d119      	bne.n	8004b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e07f      	b.n	8004bea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d003      	beq.n	8004afa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004af6:	2b03      	cmp	r3, #3
 8004af8:	d107      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004afa:	4b3f      	ldr	r3, [pc, #252]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d109      	bne.n	8004b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e06f      	b.n	8004bea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b0a:	4b3b      	ldr	r3, [pc, #236]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e067      	b.n	8004bea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b1a:	4b37      	ldr	r3, [pc, #220]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f023 0203 	bic.w	r2, r3, #3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	4934      	ldr	r1, [pc, #208]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b2c:	f7ff f9b6 	bl	8003e9c <HAL_GetTick>
 8004b30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b32:	e00a      	b.n	8004b4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b34:	f7ff f9b2 	bl	8003e9c <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d901      	bls.n	8004b4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e04f      	b.n	8004bea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b4a:	4b2b      	ldr	r3, [pc, #172]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f003 020c 	and.w	r2, r3, #12
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d1eb      	bne.n	8004b34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b5c:	4b25      	ldr	r3, [pc, #148]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 030f 	and.w	r3, r3, #15
 8004b64:	683a      	ldr	r2, [r7, #0]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d20c      	bcs.n	8004b84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b6a:	4b22      	ldr	r3, [pc, #136]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b72:	4b20      	ldr	r3, [pc, #128]	; (8004bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 030f 	and.w	r3, r3, #15
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d001      	beq.n	8004b84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e032      	b.n	8004bea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0304 	and.w	r3, r3, #4
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d008      	beq.n	8004ba2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b90:	4b19      	ldr	r3, [pc, #100]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	4916      	ldr	r1, [pc, #88]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0308 	and.w	r3, r3, #8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d009      	beq.n	8004bc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bae:	4b12      	ldr	r3, [pc, #72]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	490e      	ldr	r1, [pc, #56]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bc2:	f000 f821 	bl	8004c08 <HAL_RCC_GetSysClockFreq>
 8004bc6:	4601      	mov	r1, r0
 8004bc8:	4b0b      	ldr	r3, [pc, #44]	; (8004bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	091b      	lsrs	r3, r3, #4
 8004bce:	f003 030f 	and.w	r3, r3, #15
 8004bd2:	4a0a      	ldr	r2, [pc, #40]	; (8004bfc <HAL_RCC_ClockConfig+0x1c0>)
 8004bd4:	5cd3      	ldrb	r3, [r2, r3]
 8004bd6:	fa21 f303 	lsr.w	r3, r1, r3
 8004bda:	4a09      	ldr	r2, [pc, #36]	; (8004c00 <HAL_RCC_ClockConfig+0x1c4>)
 8004bdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bde:	4b09      	ldr	r3, [pc, #36]	; (8004c04 <HAL_RCC_ClockConfig+0x1c8>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7ff f916 	bl	8003e14 <HAL_InitTick>

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	40023c00 	.word	0x40023c00
 8004bf8:	40023800 	.word	0x40023800
 8004bfc:	08009d74 	.word	0x08009d74
 8004c00:	2000000c 	.word	0x2000000c
 8004c04:	20000010 	.word	0x20000010

08004c08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	607b      	str	r3, [r7, #4]
 8004c12:	2300      	movs	r3, #0
 8004c14:	60fb      	str	r3, [r7, #12]
 8004c16:	2300      	movs	r3, #0
 8004c18:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c1e:	4b63      	ldr	r3, [pc, #396]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 030c 	and.w	r3, r3, #12
 8004c26:	2b04      	cmp	r3, #4
 8004c28:	d007      	beq.n	8004c3a <HAL_RCC_GetSysClockFreq+0x32>
 8004c2a:	2b08      	cmp	r3, #8
 8004c2c:	d008      	beq.n	8004c40 <HAL_RCC_GetSysClockFreq+0x38>
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	f040 80b4 	bne.w	8004d9c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c34:	4b5e      	ldr	r3, [pc, #376]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004c36:	60bb      	str	r3, [r7, #8]
       break;
 8004c38:	e0b3      	b.n	8004da2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c3a:	4b5e      	ldr	r3, [pc, #376]	; (8004db4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004c3c:	60bb      	str	r3, [r7, #8]
      break;
 8004c3e:	e0b0      	b.n	8004da2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c40:	4b5a      	ldr	r3, [pc, #360]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c48:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c4a:	4b58      	ldr	r3, [pc, #352]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d04a      	beq.n	8004cec <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c56:	4b55      	ldr	r3, [pc, #340]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	099b      	lsrs	r3, r3, #6
 8004c5c:	f04f 0400 	mov.w	r4, #0
 8004c60:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004c64:	f04f 0200 	mov.w	r2, #0
 8004c68:	ea03 0501 	and.w	r5, r3, r1
 8004c6c:	ea04 0602 	and.w	r6, r4, r2
 8004c70:	4629      	mov	r1, r5
 8004c72:	4632      	mov	r2, r6
 8004c74:	f04f 0300 	mov.w	r3, #0
 8004c78:	f04f 0400 	mov.w	r4, #0
 8004c7c:	0154      	lsls	r4, r2, #5
 8004c7e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004c82:	014b      	lsls	r3, r1, #5
 8004c84:	4619      	mov	r1, r3
 8004c86:	4622      	mov	r2, r4
 8004c88:	1b49      	subs	r1, r1, r5
 8004c8a:	eb62 0206 	sbc.w	r2, r2, r6
 8004c8e:	f04f 0300 	mov.w	r3, #0
 8004c92:	f04f 0400 	mov.w	r4, #0
 8004c96:	0194      	lsls	r4, r2, #6
 8004c98:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004c9c:	018b      	lsls	r3, r1, #6
 8004c9e:	1a5b      	subs	r3, r3, r1
 8004ca0:	eb64 0402 	sbc.w	r4, r4, r2
 8004ca4:	f04f 0100 	mov.w	r1, #0
 8004ca8:	f04f 0200 	mov.w	r2, #0
 8004cac:	00e2      	lsls	r2, r4, #3
 8004cae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004cb2:	00d9      	lsls	r1, r3, #3
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	4614      	mov	r4, r2
 8004cb8:	195b      	adds	r3, r3, r5
 8004cba:	eb44 0406 	adc.w	r4, r4, r6
 8004cbe:	f04f 0100 	mov.w	r1, #0
 8004cc2:	f04f 0200 	mov.w	r2, #0
 8004cc6:	0262      	lsls	r2, r4, #9
 8004cc8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004ccc:	0259      	lsls	r1, r3, #9
 8004cce:	460b      	mov	r3, r1
 8004cd0:	4614      	mov	r4, r2
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	4621      	mov	r1, r4
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f04f 0400 	mov.w	r4, #0
 8004cdc:	461a      	mov	r2, r3
 8004cde:	4623      	mov	r3, r4
 8004ce0:	f7fb ff62 	bl	8000ba8 <__aeabi_uldivmod>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	460c      	mov	r4, r1
 8004ce8:	60fb      	str	r3, [r7, #12]
 8004cea:	e049      	b.n	8004d80 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cec:	4b2f      	ldr	r3, [pc, #188]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	099b      	lsrs	r3, r3, #6
 8004cf2:	f04f 0400 	mov.w	r4, #0
 8004cf6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004cfa:	f04f 0200 	mov.w	r2, #0
 8004cfe:	ea03 0501 	and.w	r5, r3, r1
 8004d02:	ea04 0602 	and.w	r6, r4, r2
 8004d06:	4629      	mov	r1, r5
 8004d08:	4632      	mov	r2, r6
 8004d0a:	f04f 0300 	mov.w	r3, #0
 8004d0e:	f04f 0400 	mov.w	r4, #0
 8004d12:	0154      	lsls	r4, r2, #5
 8004d14:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004d18:	014b      	lsls	r3, r1, #5
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4622      	mov	r2, r4
 8004d1e:	1b49      	subs	r1, r1, r5
 8004d20:	eb62 0206 	sbc.w	r2, r2, r6
 8004d24:	f04f 0300 	mov.w	r3, #0
 8004d28:	f04f 0400 	mov.w	r4, #0
 8004d2c:	0194      	lsls	r4, r2, #6
 8004d2e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004d32:	018b      	lsls	r3, r1, #6
 8004d34:	1a5b      	subs	r3, r3, r1
 8004d36:	eb64 0402 	sbc.w	r4, r4, r2
 8004d3a:	f04f 0100 	mov.w	r1, #0
 8004d3e:	f04f 0200 	mov.w	r2, #0
 8004d42:	00e2      	lsls	r2, r4, #3
 8004d44:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004d48:	00d9      	lsls	r1, r3, #3
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4614      	mov	r4, r2
 8004d4e:	195b      	adds	r3, r3, r5
 8004d50:	eb44 0406 	adc.w	r4, r4, r6
 8004d54:	f04f 0100 	mov.w	r1, #0
 8004d58:	f04f 0200 	mov.w	r2, #0
 8004d5c:	02a2      	lsls	r2, r4, #10
 8004d5e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004d62:	0299      	lsls	r1, r3, #10
 8004d64:	460b      	mov	r3, r1
 8004d66:	4614      	mov	r4, r2
 8004d68:	4618      	mov	r0, r3
 8004d6a:	4621      	mov	r1, r4
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f04f 0400 	mov.w	r4, #0
 8004d72:	461a      	mov	r2, r3
 8004d74:	4623      	mov	r3, r4
 8004d76:	f7fb ff17 	bl	8000ba8 <__aeabi_uldivmod>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	460c      	mov	r4, r1
 8004d7e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d80:	4b0a      	ldr	r3, [pc, #40]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	0c1b      	lsrs	r3, r3, #16
 8004d86:	f003 0303 	and.w	r3, r3, #3
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	005b      	lsls	r3, r3, #1
 8004d8e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d98:	60bb      	str	r3, [r7, #8]
      break;
 8004d9a:	e002      	b.n	8004da2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d9c:	4b04      	ldr	r3, [pc, #16]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004d9e:	60bb      	str	r3, [r7, #8]
      break;
 8004da0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004da2:	68bb      	ldr	r3, [r7, #8]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dac:	40023800 	.word	0x40023800
 8004db0:	00f42400 	.word	0x00f42400
 8004db4:	007a1200 	.word	0x007a1200

08004db8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db8:	b480      	push	{r7}
 8004dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dbc:	4b03      	ldr	r3, [pc, #12]	; (8004dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	2000000c 	.word	0x2000000c

08004dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004dd4:	f7ff fff0 	bl	8004db8 <HAL_RCC_GetHCLKFreq>
 8004dd8:	4601      	mov	r1, r0
 8004dda:	4b05      	ldr	r3, [pc, #20]	; (8004df0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	0a9b      	lsrs	r3, r3, #10
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	4a03      	ldr	r2, [pc, #12]	; (8004df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004de6:	5cd3      	ldrb	r3, [r2, r3]
 8004de8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	40023800 	.word	0x40023800
 8004df4:	08009d84 	.word	0x08009d84

08004df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004dfc:	f7ff ffdc 	bl	8004db8 <HAL_RCC_GetHCLKFreq>
 8004e00:	4601      	mov	r1, r0
 8004e02:	4b05      	ldr	r3, [pc, #20]	; (8004e18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	0b5b      	lsrs	r3, r3, #13
 8004e08:	f003 0307 	and.w	r3, r3, #7
 8004e0c:	4a03      	ldr	r2, [pc, #12]	; (8004e1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e0e:	5cd3      	ldrb	r3, [r2, r3]
 8004e10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40023800 	.word	0x40023800
 8004e1c:	08009d84 	.word	0x08009d84

08004e20 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d105      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d035      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e48:	4b62      	ldr	r3, [pc, #392]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e4e:	f7ff f825 	bl	8003e9c <HAL_GetTick>
 8004e52:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e54:	e008      	b.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004e56:	f7ff f821 	bl	8003e9c <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d901      	bls.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e0b0      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e68:	4b5b      	ldr	r3, [pc, #364]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d1f0      	bne.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	019a      	lsls	r2, r3, #6
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	071b      	lsls	r3, r3, #28
 8004e80:	4955      	ldr	r1, [pc, #340]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e88:	4b52      	ldr	r3, [pc, #328]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e8e:	f7ff f805 	bl	8003e9c <HAL_GetTick>
 8004e92:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e94:	e008      	b.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004e96:	f7ff f801 	bl	8003e9c <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e090      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ea8:	4b4b      	ldr	r3, [pc, #300]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0f0      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 8083 	beq.w	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	60fb      	str	r3, [r7, #12]
 8004ec6:	4b44      	ldr	r3, [pc, #272]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	4a43      	ldr	r2, [pc, #268]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ed2:	4b41      	ldr	r3, [pc, #260]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eda:	60fb      	str	r3, [r7, #12]
 8004edc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ede:	4b3f      	ldr	r3, [pc, #252]	; (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a3e      	ldr	r2, [pc, #248]	; (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ee8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004eea:	f7fe ffd7 	bl	8003e9c <HAL_GetTick>
 8004eee:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004ef0:	e008      	b.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004ef2:	f7fe ffd3 	bl	8003e9c <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d901      	bls.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e062      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004f04:	4b35      	ldr	r3, [pc, #212]	; (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d0f0      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f10:	4b31      	ldr	r3, [pc, #196]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f18:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d02f      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d028      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f2e:	4b2a      	ldr	r3, [pc, #168]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f36:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f38:	4b29      	ldr	r3, [pc, #164]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f3e:	4b28      	ldr	r3, [pc, #160]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f44:	4a24      	ldr	r2, [pc, #144]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f4a:	4b23      	ldr	r3, [pc, #140]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d114      	bne.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f56:	f7fe ffa1 	bl	8003e9c <HAL_GetTick>
 8004f5a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f5c:	e00a      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f5e:	f7fe ff9d 	bl	8003e9c <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e02a      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f74:	4b18      	ldr	r3, [pc, #96]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f78:	f003 0302 	and.w	r3, r3, #2
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0ee      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f8c:	d10d      	bne.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004f8e:	4b12      	ldr	r3, [pc, #72]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fa2:	490d      	ldr	r1, [pc, #52]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	608b      	str	r3, [r1, #8]
 8004fa8:	e005      	b.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004faa:	4b0b      	ldr	r3, [pc, #44]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	4a0a      	ldr	r2, [pc, #40]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fb0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004fb4:	6093      	str	r3, [r2, #8]
 8004fb6:	4b08      	ldr	r3, [pc, #32]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fb8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fc2:	4905      	ldr	r1, [pc, #20]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3718      	adds	r7, #24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	42470068 	.word	0x42470068
 8004fd8:	40023800 	.word	0x40023800
 8004fdc:	40007000 	.word	0x40007000
 8004fe0:	42470e40 	.word	0x42470e40

08004fe4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e083      	b.n	80050fe <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	7f5b      	ldrb	r3, [r3, #29]
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d105      	bne.n	800500c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f7fe fce0 	bl	80039cc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2202      	movs	r2, #2
 8005010:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	22ca      	movs	r2, #202	; 0xca
 8005018:	625a      	str	r2, [r3, #36]	; 0x24
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2253      	movs	r2, #83	; 0x53
 8005020:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 faa8 	bl	8005578 <RTC_EnterInitMode>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d008      	beq.n	8005040 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	22ff      	movs	r2, #255	; 0xff
 8005034:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2204      	movs	r2, #4
 800503a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e05e      	b.n	80050fe <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6812      	ldr	r2, [r2, #0]
 800504a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800504e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005052:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6899      	ldr	r1, [r3, #8]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	431a      	orrs	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	431a      	orrs	r2, r3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	430a      	orrs	r2, r1
 8005070:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	68d2      	ldr	r2, [r2, #12]
 800507a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6919      	ldr	r1, [r3, #16]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	041a      	lsls	r2, r3, #16
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68da      	ldr	r2, [r3, #12]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800509e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	f003 0320 	and.w	r3, r3, #32
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10e      	bne.n	80050cc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 fa3a 	bl	8005528 <HAL_RTC_WaitForSynchro>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d008      	beq.n	80050cc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	22ff      	movs	r2, #255	; 0xff
 80050c0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2204      	movs	r2, #4
 80050c6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e018      	b.n	80050fe <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80050da:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	22ff      	movs	r2, #255	; 0xff
 80050f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80050fc:	2300      	movs	r3, #0
  }
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3708      	adds	r7, #8
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005106:	b590      	push	{r4, r7, lr}
 8005108:	b087      	sub	sp, #28
 800510a:	af00      	add	r7, sp, #0
 800510c:	60f8      	str	r0, [r7, #12]
 800510e:	60b9      	str	r1, [r7, #8]
 8005110:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005112:	2300      	movs	r3, #0
 8005114:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	7f1b      	ldrb	r3, [r3, #28]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d101      	bne.n	8005122 <HAL_RTC_SetTime+0x1c>
 800511e:	2302      	movs	r3, #2
 8005120:	e0aa      	b.n	8005278 <HAL_RTC_SetTime+0x172>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2201      	movs	r2, #1
 8005126:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2202      	movs	r2, #2
 800512c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d126      	bne.n	8005182 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800513e:	2b00      	cmp	r3, #0
 8005140:	d102      	bne.n	8005148 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	2200      	movs	r2, #0
 8005146:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fa3f 	bl	80055d0 <RTC_ByteToBcd2>
 8005152:	4603      	mov	r3, r0
 8005154:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	785b      	ldrb	r3, [r3, #1]
 800515a:	4618      	mov	r0, r3
 800515c:	f000 fa38 	bl	80055d0 <RTC_ByteToBcd2>
 8005160:	4603      	mov	r3, r0
 8005162:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005164:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	789b      	ldrb	r3, [r3, #2]
 800516a:	4618      	mov	r0, r3
 800516c:	f000 fa30 	bl	80055d0 <RTC_ByteToBcd2>
 8005170:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005172:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	78db      	ldrb	r3, [r3, #3]
 800517a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800517c:	4313      	orrs	r3, r2
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	e018      	b.n	80051b4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800518c:	2b00      	cmp	r3, #0
 800518e:	d102      	bne.n	8005196 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2200      	movs	r2, #0
 8005194:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	785b      	ldrb	r3, [r3, #1]
 80051a0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80051a2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80051a8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	78db      	ldrb	r3, [r3, #3]
 80051ae:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80051b0:	4313      	orrs	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	22ca      	movs	r2, #202	; 0xca
 80051ba:	625a      	str	r2, [r3, #36]	; 0x24
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2253      	movs	r2, #83	; 0x53
 80051c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80051c4:	68f8      	ldr	r0, [r7, #12]
 80051c6:	f000 f9d7 	bl	8005578 <RTC_EnterInitMode>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00b      	beq.n	80051e8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	22ff      	movs	r2, #255	; 0xff
 80051d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2204      	movs	r2, #4
 80051dc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e047      	b.n	8005278 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80051f2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80051f6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689a      	ldr	r2, [r3, #8]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005206:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	6899      	ldr	r1, [r3, #8]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	68da      	ldr	r2, [r3, #12]
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	431a      	orrs	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	430a      	orrs	r2, r1
 800521e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68da      	ldr	r2, [r3, #12]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800522e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f003 0320 	and.w	r3, r3, #32
 800523a:	2b00      	cmp	r3, #0
 800523c:	d111      	bne.n	8005262 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f000 f972 	bl	8005528 <HAL_RTC_WaitForSynchro>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00b      	beq.n	8005262 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	22ff      	movs	r2, #255	; 0xff
 8005250:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2204      	movs	r2, #4
 8005256:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e00a      	b.n	8005278 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	22ff      	movs	r2, #255	; 0xff
 8005268:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2201      	movs	r2, #1
 800526e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8005276:	2300      	movs	r3, #0
  }
}
 8005278:	4618      	mov	r0, r3
 800527a:	371c      	adds	r7, #28
 800527c:	46bd      	mov	sp, r7
 800527e:	bd90      	pop	{r4, r7, pc}

08005280 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80052b2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80052b6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	0c1b      	lsrs	r3, r3, #16
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052c2:	b2da      	uxtb	r2, r3
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	0a1b      	lsrs	r3, r3, #8
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052d2:	b2da      	uxtb	r2, r3
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	0c1b      	lsrs	r3, r3, #16
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d11a      	bne.n	8005332 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	4618      	mov	r0, r3
 8005302:	f000 f983 	bl	800560c <RTC_Bcd2ToByte>
 8005306:	4603      	mov	r3, r0
 8005308:	461a      	mov	r2, r3
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	785b      	ldrb	r3, [r3, #1]
 8005312:	4618      	mov	r0, r3
 8005314:	f000 f97a 	bl	800560c <RTC_Bcd2ToByte>
 8005318:	4603      	mov	r3, r0
 800531a:	461a      	mov	r2, r3
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	789b      	ldrb	r3, [r3, #2]
 8005324:	4618      	mov	r0, r3
 8005326:	f000 f971 	bl	800560c <RTC_Bcd2ToByte>
 800532a:	4603      	mov	r3, r0
 800532c:	461a      	mov	r2, r3
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3718      	adds	r7, #24
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800533c:	b590      	push	{r4, r7, lr}
 800533e:	b087      	sub	sp, #28
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	7f1b      	ldrb	r3, [r3, #28]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d101      	bne.n	8005358 <HAL_RTC_SetDate+0x1c>
 8005354:	2302      	movs	r3, #2
 8005356:	e094      	b.n	8005482 <HAL_RTC_SetDate+0x146>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2201      	movs	r2, #1
 800535c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2202      	movs	r2, #2
 8005362:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10e      	bne.n	8005388 <HAL_RTC_SetDate+0x4c>
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	785b      	ldrb	r3, [r3, #1]
 800536e:	f003 0310 	and.w	r3, r3, #16
 8005372:	2b00      	cmp	r3, #0
 8005374:	d008      	beq.n	8005388 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	785b      	ldrb	r3, [r3, #1]
 800537a:	f023 0310 	bic.w	r3, r3, #16
 800537e:	b2db      	uxtb	r3, r3
 8005380:	330a      	adds	r3, #10
 8005382:	b2da      	uxtb	r2, r3
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d11c      	bne.n	80053c8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	78db      	ldrb	r3, [r3, #3]
 8005392:	4618      	mov	r0, r3
 8005394:	f000 f91c 	bl	80055d0 <RTC_ByteToBcd2>
 8005398:	4603      	mov	r3, r0
 800539a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	785b      	ldrb	r3, [r3, #1]
 80053a0:	4618      	mov	r0, r3
 80053a2:	f000 f915 	bl	80055d0 <RTC_ByteToBcd2>
 80053a6:	4603      	mov	r3, r0
 80053a8:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80053aa:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	789b      	ldrb	r3, [r3, #2]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f000 f90d 	bl	80055d0 <RTC_ByteToBcd2>
 80053b6:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80053b8:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80053c2:	4313      	orrs	r3, r2
 80053c4:	617b      	str	r3, [r7, #20]
 80053c6:	e00e      	b.n	80053e6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	78db      	ldrb	r3, [r3, #3]
 80053cc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	785b      	ldrb	r3, [r3, #1]
 80053d2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80053d4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80053d6:	68ba      	ldr	r2, [r7, #8]
 80053d8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80053da:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80053e2:	4313      	orrs	r3, r2
 80053e4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	22ca      	movs	r2, #202	; 0xca
 80053ec:	625a      	str	r2, [r3, #36]	; 0x24
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2253      	movs	r2, #83	; 0x53
 80053f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	f000 f8be 	bl	8005578 <RTC_EnterInitMode>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00b      	beq.n	800541a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	22ff      	movs	r2, #255	; 0xff
 8005408:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2204      	movs	r2, #4
 800540e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2200      	movs	r2, #0
 8005414:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e033      	b.n	8005482 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005424:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005428:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68da      	ldr	r2, [r3, #12]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005438:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f003 0320 	and.w	r3, r3, #32
 8005444:	2b00      	cmp	r3, #0
 8005446:	d111      	bne.n	800546c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005448:	68f8      	ldr	r0, [r7, #12]
 800544a:	f000 f86d 	bl	8005528 <HAL_RTC_WaitForSynchro>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00b      	beq.n	800546c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	22ff      	movs	r2, #255	; 0xff
 800545a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2204      	movs	r2, #4
 8005460:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e00a      	b.n	8005482 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	22ff      	movs	r2, #255	; 0xff
 8005472:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2201      	movs	r2, #1
 8005478:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2200      	movs	r2, #0
 800547e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005480:	2300      	movs	r3, #0
  }
}
 8005482:	4618      	mov	r0, r3
 8005484:	371c      	adds	r7, #28
 8005486:	46bd      	mov	sp, r7
 8005488:	bd90      	pop	{r4, r7, pc}

0800548a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b086      	sub	sp, #24
 800548e:	af00      	add	r7, sp, #0
 8005490:	60f8      	str	r0, [r7, #12]
 8005492:	60b9      	str	r1, [r7, #8]
 8005494:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005496:	2300      	movs	r3, #0
 8005498:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80054a4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80054a8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	0c1b      	lsrs	r3, r3, #16
 80054ae:	b2da      	uxtb	r2, r3
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	0a1b      	lsrs	r3, r3, #8
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	f003 031f 	and.w	r3, r3, #31
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054cc:	b2da      	uxtb	r2, r3
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	0b5b      	lsrs	r3, r3, #13
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	f003 0307 	and.w	r3, r3, #7
 80054dc:	b2da      	uxtb	r2, r3
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d11a      	bne.n	800551e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	78db      	ldrb	r3, [r3, #3]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f000 f88d 	bl	800560c <RTC_Bcd2ToByte>
 80054f2:	4603      	mov	r3, r0
 80054f4:	461a      	mov	r2, r3
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	785b      	ldrb	r3, [r3, #1]
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 f884 	bl	800560c <RTC_Bcd2ToByte>
 8005504:	4603      	mov	r3, r0
 8005506:	461a      	mov	r2, r3
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	789b      	ldrb	r3, [r3, #2]
 8005510:	4618      	mov	r0, r3
 8005512:	f000 f87b 	bl	800560c <RTC_Bcd2ToByte>
 8005516:	4603      	mov	r3, r0
 8005518:	461a      	mov	r2, r3
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3718      	adds	r7, #24
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005530:	2300      	movs	r3, #0
 8005532:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68da      	ldr	r2, [r3, #12]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005542:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005544:	f7fe fcaa 	bl	8003e9c <HAL_GetTick>
 8005548:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800554a:	e009      	b.n	8005560 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800554c:	f7fe fca6 	bl	8003e9c <HAL_GetTick>
 8005550:	4602      	mov	r2, r0
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800555a:	d901      	bls.n	8005560 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e007      	b.n	8005570 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b00      	cmp	r3, #0
 800556c:	d0ee      	beq.n	800554c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3710      	adds	r7, #16
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005580:	2300      	movs	r3, #0
 8005582:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800558e:	2b00      	cmp	r3, #0
 8005590:	d119      	bne.n	80055c6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f04f 32ff 	mov.w	r2, #4294967295
 800559a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800559c:	f7fe fc7e 	bl	8003e9c <HAL_GetTick>
 80055a0:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80055a2:	e009      	b.n	80055b8 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80055a4:	f7fe fc7a 	bl	8003e9c <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055b2:	d901      	bls.n	80055b8 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e007      	b.n	80055c8 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d0ee      	beq.n	80055a4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3710      	adds	r7, #16
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	4603      	mov	r3, r0
 80055d8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80055da:	2300      	movs	r3, #0
 80055dc:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80055de:	e005      	b.n	80055ec <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	3301      	adds	r3, #1
 80055e4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80055e6:	79fb      	ldrb	r3, [r7, #7]
 80055e8:	3b0a      	subs	r3, #10
 80055ea:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80055ec:	79fb      	ldrb	r3, [r7, #7]
 80055ee:	2b09      	cmp	r3, #9
 80055f0:	d8f6      	bhi.n	80055e0 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	b2da      	uxtb	r2, r3
 80055fa:	79fb      	ldrb	r3, [r7, #7]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	b2db      	uxtb	r3, r3
}
 8005600:	4618      	mov	r0, r3
 8005602:	3714      	adds	r7, #20
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	4603      	mov	r3, r0
 8005614:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005616:	2300      	movs	r3, #0
 8005618:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800561a:	79fb      	ldrb	r3, [r7, #7]
 800561c:	091b      	lsrs	r3, r3, #4
 800561e:	b2db      	uxtb	r3, r3
 8005620:	461a      	mov	r2, r3
 8005622:	4613      	mov	r3, r2
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	4413      	add	r3, r2
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	f003 030f 	and.w	r3, r3, #15
 8005632:	b2da      	uxtb	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	b2db      	uxtb	r3, r3
 8005638:	4413      	add	r3, r2
 800563a:	b2db      	uxtb	r3, r3
}
 800563c:	4618      	mov	r0, r3
 800563e:	3714      	adds	r7, #20
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e056      	b.n	8005708 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005666:	b2db      	uxtb	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d106      	bne.n	800567a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f7fe f9bf 	bl	80039f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2202      	movs	r2, #2
 800567e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005690:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	431a      	orrs	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	431a      	orrs	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	431a      	orrs	r2, r3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	431a      	orrs	r2, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	699b      	ldr	r3, [r3, #24]
 80056b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056b6:	431a      	orrs	r2, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	69db      	ldr	r3, [r3, #28]
 80056bc:	431a      	orrs	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	ea42 0103 	orr.w	r1, r2, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	0c1b      	lsrs	r3, r3, #16
 80056d8:	f003 0104 	and.w	r1, r3, #4
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	430a      	orrs	r2, r1
 80056e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	69da      	ldr	r2, [r3, #28]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005706:	2300      	movs	r3, #0
}
 8005708:	4618      	mov	r0, r3
 800570a:	3708      	adds	r7, #8
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b088      	sub	sp, #32
 8005714:	af00      	add	r7, sp, #0
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	603b      	str	r3, [r7, #0]
 800571c:	4613      	mov	r3, r2
 800571e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005720:	2300      	movs	r3, #0
 8005722:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800572a:	2b01      	cmp	r3, #1
 800572c:	d101      	bne.n	8005732 <HAL_SPI_Transmit+0x22>
 800572e:	2302      	movs	r3, #2
 8005730:	e11e      	b.n	8005970 <HAL_SPI_Transmit+0x260>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800573a:	f7fe fbaf 	bl	8003e9c <HAL_GetTick>
 800573e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005740:	88fb      	ldrh	r3, [r7, #6]
 8005742:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b01      	cmp	r3, #1
 800574e:	d002      	beq.n	8005756 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005750:	2302      	movs	r3, #2
 8005752:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005754:	e103      	b.n	800595e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d002      	beq.n	8005762 <HAL_SPI_Transmit+0x52>
 800575c:	88fb      	ldrh	r3, [r7, #6]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d102      	bne.n	8005768 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005766:	e0fa      	b.n	800595e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2203      	movs	r2, #3
 800576c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	88fa      	ldrh	r2, [r7, #6]
 8005780:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	88fa      	ldrh	r2, [r7, #6]
 8005786:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2200      	movs	r2, #0
 8005792:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057ae:	d107      	bne.n	80057c0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057be:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ca:	2b40      	cmp	r3, #64	; 0x40
 80057cc:	d007      	beq.n	80057de <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057e6:	d14b      	bne.n	8005880 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <HAL_SPI_Transmit+0xe6>
 80057f0:	8afb      	ldrh	r3, [r7, #22]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d13e      	bne.n	8005874 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fa:	881a      	ldrh	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005806:	1c9a      	adds	r2, r3, #2
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005810:	b29b      	uxth	r3, r3
 8005812:	3b01      	subs	r3, #1
 8005814:	b29a      	uxth	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800581a:	e02b      	b.n	8005874 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b02      	cmp	r3, #2
 8005828:	d112      	bne.n	8005850 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800582e:	881a      	ldrh	r2, [r3, #0]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800583a:	1c9a      	adds	r2, r3, #2
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005844:	b29b      	uxth	r3, r3
 8005846:	3b01      	subs	r3, #1
 8005848:	b29a      	uxth	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	86da      	strh	r2, [r3, #54]	; 0x36
 800584e:	e011      	b.n	8005874 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005850:	f7fe fb24 	bl	8003e9c <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d803      	bhi.n	8005868 <HAL_SPI_Transmit+0x158>
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005866:	d102      	bne.n	800586e <HAL_SPI_Transmit+0x15e>
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d102      	bne.n	8005874 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005872:	e074      	b.n	800595e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005878:	b29b      	uxth	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1ce      	bne.n	800581c <HAL_SPI_Transmit+0x10c>
 800587e:	e04c      	b.n	800591a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d002      	beq.n	800588e <HAL_SPI_Transmit+0x17e>
 8005888:	8afb      	ldrh	r3, [r7, #22]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d140      	bne.n	8005910 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	330c      	adds	r3, #12
 8005898:	7812      	ldrb	r2, [r2, #0]
 800589a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a0:	1c5a      	adds	r2, r3, #1
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	3b01      	subs	r3, #1
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80058b4:	e02c      	b.n	8005910 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	2b02      	cmp	r3, #2
 80058c2:	d113      	bne.n	80058ec <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	330c      	adds	r3, #12
 80058ce:	7812      	ldrb	r2, [r2, #0]
 80058d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d6:	1c5a      	adds	r2, r3, #1
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058e0:	b29b      	uxth	r3, r3
 80058e2:	3b01      	subs	r3, #1
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	86da      	strh	r2, [r3, #54]	; 0x36
 80058ea:	e011      	b.n	8005910 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058ec:	f7fe fad6 	bl	8003e9c <HAL_GetTick>
 80058f0:	4602      	mov	r2, r0
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	683a      	ldr	r2, [r7, #0]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d803      	bhi.n	8005904 <HAL_SPI_Transmit+0x1f4>
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005902:	d102      	bne.n	800590a <HAL_SPI_Transmit+0x1fa>
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d102      	bne.n	8005910 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800590a:	2303      	movs	r3, #3
 800590c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800590e:	e026      	b.n	800595e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005914:	b29b      	uxth	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1cd      	bne.n	80058b6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	6839      	ldr	r1, [r7, #0]
 800591e:	68f8      	ldr	r0, [r7, #12]
 8005920:	f000 fa44 	bl	8005dac <SPI_EndRxTxTransaction>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d002      	beq.n	8005930 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2220      	movs	r2, #32
 800592e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d10a      	bne.n	800594e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005938:	2300      	movs	r3, #0
 800593a:	613b      	str	r3, [r7, #16]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	613b      	str	r3, [r7, #16]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	613b      	str	r3, [r7, #16]
 800594c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005952:	2b00      	cmp	r3, #0
 8005954:	d002      	beq.n	800595c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	77fb      	strb	r3, [r7, #31]
 800595a:	e000      	b.n	800595e <HAL_SPI_Transmit+0x24e>
  }

error:
 800595c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800596e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005970:	4618      	mov	r0, r3
 8005972:	3720      	adds	r7, #32
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b08c      	sub	sp, #48	; 0x30
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
 8005984:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005986:	2301      	movs	r3, #1
 8005988:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005996:	2b01      	cmp	r3, #1
 8005998:	d101      	bne.n	800599e <HAL_SPI_TransmitReceive+0x26>
 800599a:	2302      	movs	r3, #2
 800599c:	e18a      	b.n	8005cb4 <HAL_SPI_TransmitReceive+0x33c>
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2201      	movs	r2, #1
 80059a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059a6:	f7fe fa79 	bl	8003e9c <HAL_GetTick>
 80059aa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80059bc:	887b      	ldrh	r3, [r7, #2]
 80059be:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80059c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d00f      	beq.n	80059e8 <HAL_SPI_TransmitReceive+0x70>
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059ce:	d107      	bne.n	80059e0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d103      	bne.n	80059e0 <HAL_SPI_TransmitReceive+0x68>
 80059d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059dc:	2b04      	cmp	r3, #4
 80059de:	d003      	beq.n	80059e8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80059e0:	2302      	movs	r3, #2
 80059e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80059e6:	e15b      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d005      	beq.n	80059fa <HAL_SPI_TransmitReceive+0x82>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d002      	beq.n	80059fa <HAL_SPI_TransmitReceive+0x82>
 80059f4:	887b      	ldrh	r3, [r7, #2]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d103      	bne.n	8005a02 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005a00:	e14e      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b04      	cmp	r3, #4
 8005a0c:	d003      	beq.n	8005a16 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2205      	movs	r2, #5
 8005a12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	887a      	ldrh	r2, [r7, #2]
 8005a26:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	887a      	ldrh	r2, [r7, #2]
 8005a2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	68ba      	ldr	r2, [r7, #8]
 8005a32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	887a      	ldrh	r2, [r7, #2]
 8005a38:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	887a      	ldrh	r2, [r7, #2]
 8005a3e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a56:	2b40      	cmp	r3, #64	; 0x40
 8005a58:	d007      	beq.n	8005a6a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a68:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a72:	d178      	bne.n	8005b66 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d002      	beq.n	8005a82 <HAL_SPI_TransmitReceive+0x10a>
 8005a7c:	8b7b      	ldrh	r3, [r7, #26]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d166      	bne.n	8005b50 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a86:	881a      	ldrh	r2, [r3, #0]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a92:	1c9a      	adds	r2, r3, #2
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aa6:	e053      	b.n	8005b50 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f003 0302 	and.w	r3, r3, #2
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d11b      	bne.n	8005aee <HAL_SPI_TransmitReceive+0x176>
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d016      	beq.n	8005aee <HAL_SPI_TransmitReceive+0x176>
 8005ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d113      	bne.n	8005aee <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aca:	881a      	ldrh	r2, [r3, #0]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad6:	1c9a      	adds	r2, r3, #2
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d119      	bne.n	8005b30 <HAL_SPI_TransmitReceive+0x1b8>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d014      	beq.n	8005b30 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b10:	b292      	uxth	r2, r2
 8005b12:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b18:	1c9a      	adds	r2, r3, #2
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	3b01      	subs	r3, #1
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b30:	f7fe f9b4 	bl	8003e9c <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d807      	bhi.n	8005b50 <HAL_SPI_TransmitReceive+0x1d8>
 8005b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b46:	d003      	beq.n	8005b50 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005b4e:	e0a7      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1a6      	bne.n	8005aa8 <HAL_SPI_TransmitReceive+0x130>
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d1a1      	bne.n	8005aa8 <HAL_SPI_TransmitReceive+0x130>
 8005b64:	e07c      	b.n	8005c60 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d002      	beq.n	8005b74 <HAL_SPI_TransmitReceive+0x1fc>
 8005b6e:	8b7b      	ldrh	r3, [r7, #26]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d16b      	bne.n	8005c4c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	330c      	adds	r3, #12
 8005b7e:	7812      	ldrb	r2, [r2, #0]
 8005b80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b86:	1c5a      	adds	r2, r3, #1
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	3b01      	subs	r3, #1
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b9a:	e057      	b.n	8005c4c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f003 0302 	and.w	r3, r3, #2
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d11c      	bne.n	8005be4 <HAL_SPI_TransmitReceive+0x26c>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d017      	beq.n	8005be4 <HAL_SPI_TransmitReceive+0x26c>
 8005bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d114      	bne.n	8005be4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	330c      	adds	r3, #12
 8005bc4:	7812      	ldrb	r2, [r2, #0]
 8005bc6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bcc:	1c5a      	adds	r2, r3, #1
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	3b01      	subs	r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d119      	bne.n	8005c26 <HAL_SPI_TransmitReceive+0x2ae>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d014      	beq.n	8005c26 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	b29a      	uxth	r2, r3
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c22:	2301      	movs	r3, #1
 8005c24:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c26:	f7fe f939 	bl	8003e9c <HAL_GetTick>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d803      	bhi.n	8005c3e <HAL_SPI_TransmitReceive+0x2c6>
 8005c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3c:	d102      	bne.n	8005c44 <HAL_SPI_TransmitReceive+0x2cc>
 8005c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d103      	bne.n	8005c4c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c4a:	e029      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1a2      	bne.n	8005b9c <HAL_SPI_TransmitReceive+0x224>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d19d      	bne.n	8005b9c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f000 f8a1 	bl	8005dac <SPI_EndRxTxTransaction>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d006      	beq.n	8005c7e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005c7c:	e010      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10b      	bne.n	8005c9e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c86:	2300      	movs	r3, #0
 8005c88:	617b      	str	r3, [r7, #20]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	617b      	str	r3, [r7, #20]
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	e000      	b.n	8005ca0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005c9e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005cb0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3730      	adds	r7, #48	; 0x30
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005cca:	b2db      	uxtb	r3, r3
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	603b      	str	r3, [r7, #0]
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ce8:	e04c      	b.n	8005d84 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf0:	d048      	beq.n	8005d84 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005cf2:	f7fe f8d3 	bl	8003e9c <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	683a      	ldr	r2, [r7, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d902      	bls.n	8005d08 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d13d      	bne.n	8005d84 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d16:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d20:	d111      	bne.n	8005d46 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d2a:	d004      	beq.n	8005d36 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d34:	d107      	bne.n	8005d46 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d44:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d4e:	d10f      	bne.n	8005d70 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d5e:	601a      	str	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d6e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005d80:	2303      	movs	r3, #3
 8005d82:	e00f      	b.n	8005da4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	689a      	ldr	r2, [r3, #8]
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	bf0c      	ite	eq
 8005d94:	2301      	moveq	r3, #1
 8005d96:	2300      	movne	r3, #0
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	79fb      	ldrb	r3, [r7, #7]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d1a3      	bne.n	8005cea <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005da2:	2300      	movs	r3, #0
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3710      	adds	r7, #16
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b088      	sub	sp, #32
 8005db0:	af02      	add	r7, sp, #8
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005db8:	4b1b      	ldr	r3, [pc, #108]	; (8005e28 <SPI_EndRxTxTransaction+0x7c>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a1b      	ldr	r2, [pc, #108]	; (8005e2c <SPI_EndRxTxTransaction+0x80>)
 8005dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc2:	0d5b      	lsrs	r3, r3, #21
 8005dc4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005dc8:	fb02 f303 	mul.w	r3, r2, r3
 8005dcc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dd6:	d112      	bne.n	8005dfe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2200      	movs	r2, #0
 8005de0:	2180      	movs	r1, #128	; 0x80
 8005de2:	68f8      	ldr	r0, [r7, #12]
 8005de4:	f7ff ff78 	bl	8005cd8 <SPI_WaitFlagStateUntilTimeout>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d016      	beq.n	8005e1c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005df2:	f043 0220 	orr.w	r2, r3, #32
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e00f      	b.n	8005e1e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00a      	beq.n	8005e1a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e14:	2b80      	cmp	r3, #128	; 0x80
 8005e16:	d0f2      	beq.n	8005dfe <SPI_EndRxTxTransaction+0x52>
 8005e18:	e000      	b.n	8005e1c <SPI_EndRxTxTransaction+0x70>
        break;
 8005e1a:	bf00      	nop
  }

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3718      	adds	r7, #24
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	2000000c 	.word	0x2000000c
 8005e2c:	165e9f81 	.word	0x165e9f81

08005e30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b082      	sub	sp, #8
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e01d      	b.n	8005e7e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d106      	bne.n	8005e5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fd fe16 	bl	8003a88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	3304      	adds	r3, #4
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	4610      	mov	r0, r2
 8005e70:	f000 fb72 	bl	8006558 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e7c:	2300      	movs	r3, #0
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}

08005e86 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b085      	sub	sp, #20
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2202      	movs	r2, #2
 8005e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f003 0307 	and.w	r3, r3, #7
 8005ea0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b06      	cmp	r3, #6
 8005ea6:	d007      	beq.n	8005eb8 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f042 0201 	orr.w	r2, r2, #1
 8005eb6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b085      	sub	sp, #20
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f042 0201 	orr.w	r2, r2, #1
 8005ee4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2b06      	cmp	r3, #6
 8005ef6:	d007      	beq.n	8005f08 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f042 0201 	orr.w	r2, r2, #1
 8005f06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3714      	adds	r7, #20
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f16:	b580      	push	{r7, lr}
 8005f18:	b082      	sub	sp, #8
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e01d      	b.n	8005f64 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d106      	bne.n	8005f42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 f815 	bl	8005f6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2202      	movs	r2, #2
 8005f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	3304      	adds	r3, #4
 8005f52:	4619      	mov	r1, r3
 8005f54:	4610      	mov	r0, r2
 8005f56:	f000 faff 	bl	8006558 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f62:	2300      	movs	r3, #0
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3708      	adds	r7, #8
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	6839      	ldr	r1, [r7, #0]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f000 fdca 	bl	8006b2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a15      	ldr	r2, [pc, #84]	; (8005ff4 <HAL_TIM_PWM_Start+0x74>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d004      	beq.n	8005fac <HAL_TIM_PWM_Start+0x2c>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a14      	ldr	r2, [pc, #80]	; (8005ff8 <HAL_TIM_PWM_Start+0x78>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d101      	bne.n	8005fb0 <HAL_TIM_PWM_Start+0x30>
 8005fac:	2301      	movs	r3, #1
 8005fae:	e000      	b.n	8005fb2 <HAL_TIM_PWM_Start+0x32>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d007      	beq.n	8005fc6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fc4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f003 0307 	and.w	r3, r3, #7
 8005fd0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2b06      	cmp	r3, #6
 8005fd6:	d007      	beq.n	8005fe8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0201 	orr.w	r2, r2, #1
 8005fe6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	40010000 	.word	0x40010000
 8005ff8:	40010400 	.word	0x40010400

08005ffc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b02      	cmp	r3, #2
 8006010:	d122      	bne.n	8006058 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f003 0302 	and.w	r3, r3, #2
 800601c:	2b02      	cmp	r3, #2
 800601e:	d11b      	bne.n	8006058 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f06f 0202 	mvn.w	r2, #2
 8006028:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	f003 0303 	and.w	r3, r3, #3
 800603a:	2b00      	cmp	r3, #0
 800603c:	d003      	beq.n	8006046 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 fa6b 	bl	800651a <HAL_TIM_IC_CaptureCallback>
 8006044:	e005      	b.n	8006052 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 fa5d 	bl	8006506 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 fa6e 	bl	800652e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	f003 0304 	and.w	r3, r3, #4
 8006062:	2b04      	cmp	r3, #4
 8006064:	d122      	bne.n	80060ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	f003 0304 	and.w	r3, r3, #4
 8006070:	2b04      	cmp	r3, #4
 8006072:	d11b      	bne.n	80060ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f06f 0204 	mvn.w	r2, #4
 800607c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2202      	movs	r2, #2
 8006082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800608e:	2b00      	cmp	r3, #0
 8006090:	d003      	beq.n	800609a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 fa41 	bl	800651a <HAL_TIM_IC_CaptureCallback>
 8006098:	e005      	b.n	80060a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 fa33 	bl	8006506 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 fa44 	bl	800652e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f003 0308 	and.w	r3, r3, #8
 80060b6:	2b08      	cmp	r3, #8
 80060b8:	d122      	bne.n	8006100 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	f003 0308 	and.w	r3, r3, #8
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	d11b      	bne.n	8006100 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f06f 0208 	mvn.w	r2, #8
 80060d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2204      	movs	r2, #4
 80060d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	69db      	ldr	r3, [r3, #28]
 80060de:	f003 0303 	and.w	r3, r3, #3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d003      	beq.n	80060ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 fa17 	bl	800651a <HAL_TIM_IC_CaptureCallback>
 80060ec:	e005      	b.n	80060fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 fa09 	bl	8006506 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 fa1a 	bl	800652e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	f003 0310 	and.w	r3, r3, #16
 800610a:	2b10      	cmp	r3, #16
 800610c:	d122      	bne.n	8006154 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	f003 0310 	and.w	r3, r3, #16
 8006118:	2b10      	cmp	r3, #16
 800611a:	d11b      	bne.n	8006154 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f06f 0210 	mvn.w	r2, #16
 8006124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2208      	movs	r2, #8
 800612a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f9ed 	bl	800651a <HAL_TIM_IC_CaptureCallback>
 8006140:	e005      	b.n	800614e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f9df 	bl	8006506 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f9f0 	bl	800652e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	2b01      	cmp	r3, #1
 8006160:	d10e      	bne.n	8006180 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f003 0301 	and.w	r3, r3, #1
 800616c:	2b01      	cmp	r3, #1
 800616e:	d107      	bne.n	8006180 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f06f 0201 	mvn.w	r2, #1
 8006178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7fd fbb0 	bl	80038e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800618a:	2b80      	cmp	r3, #128	; 0x80
 800618c:	d10e      	bne.n	80061ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006198:	2b80      	cmp	r3, #128	; 0x80
 800619a:	d107      	bne.n	80061ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 fd6c 	bl	8006c84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b6:	2b40      	cmp	r3, #64	; 0x40
 80061b8:	d10e      	bne.n	80061d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c4:	2b40      	cmp	r3, #64	; 0x40
 80061c6:	d107      	bne.n	80061d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f9b5 	bl	8006542 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	f003 0320 	and.w	r3, r3, #32
 80061e2:	2b20      	cmp	r3, #32
 80061e4:	d10e      	bne.n	8006204 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	f003 0320 	and.w	r3, r3, #32
 80061f0:	2b20      	cmp	r3, #32
 80061f2:	d107      	bne.n	8006204 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f06f 0220 	mvn.w	r2, #32
 80061fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 fd36 	bl	8006c70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006204:	bf00      	nop
 8006206:	3708      	adds	r7, #8
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800621e:	2b01      	cmp	r3, #1
 8006220:	d101      	bne.n	8006226 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006222:	2302      	movs	r3, #2
 8006224:	e0b4      	b.n	8006390 <HAL_TIM_PWM_ConfigChannel+0x184>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2202      	movs	r2, #2
 8006232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2b0c      	cmp	r3, #12
 800623a:	f200 809f 	bhi.w	800637c <HAL_TIM_PWM_ConfigChannel+0x170>
 800623e:	a201      	add	r2, pc, #4	; (adr r2, 8006244 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006244:	08006279 	.word	0x08006279
 8006248:	0800637d 	.word	0x0800637d
 800624c:	0800637d 	.word	0x0800637d
 8006250:	0800637d 	.word	0x0800637d
 8006254:	080062b9 	.word	0x080062b9
 8006258:	0800637d 	.word	0x0800637d
 800625c:	0800637d 	.word	0x0800637d
 8006260:	0800637d 	.word	0x0800637d
 8006264:	080062fb 	.word	0x080062fb
 8006268:	0800637d 	.word	0x0800637d
 800626c:	0800637d 	.word	0x0800637d
 8006270:	0800637d 	.word	0x0800637d
 8006274:	0800633b 	.word	0x0800633b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68b9      	ldr	r1, [r7, #8]
 800627e:	4618      	mov	r0, r3
 8006280:	f000 fa0a 	bl	8006698 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	699a      	ldr	r2, [r3, #24]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f042 0208 	orr.w	r2, r2, #8
 8006292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	699a      	ldr	r2, [r3, #24]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f022 0204 	bic.w	r2, r2, #4
 80062a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6999      	ldr	r1, [r3, #24]
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	691a      	ldr	r2, [r3, #16]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	619a      	str	r2, [r3, #24]
      break;
 80062b6:	e062      	b.n	800637e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68b9      	ldr	r1, [r7, #8]
 80062be:	4618      	mov	r0, r3
 80062c0:	f000 fa5a 	bl	8006778 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	699a      	ldr	r2, [r3, #24]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699a      	ldr	r2, [r3, #24]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6999      	ldr	r1, [r3, #24]
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	021a      	lsls	r2, r3, #8
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	619a      	str	r2, [r3, #24]
      break;
 80062f8:	e041      	b.n	800637e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68b9      	ldr	r1, [r7, #8]
 8006300:	4618      	mov	r0, r3
 8006302:	f000 faaf 	bl	8006864 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	69da      	ldr	r2, [r3, #28]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f042 0208 	orr.w	r2, r2, #8
 8006314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	69da      	ldr	r2, [r3, #28]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0204 	bic.w	r2, r2, #4
 8006324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	69d9      	ldr	r1, [r3, #28]
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	691a      	ldr	r2, [r3, #16]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	430a      	orrs	r2, r1
 8006336:	61da      	str	r2, [r3, #28]
      break;
 8006338:	e021      	b.n	800637e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68b9      	ldr	r1, [r7, #8]
 8006340:	4618      	mov	r0, r3
 8006342:	f000 fb03 	bl	800694c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69da      	ldr	r2, [r3, #28]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006354:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	69da      	ldr	r2, [r3, #28]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006364:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69d9      	ldr	r1, [r3, #28]
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	021a      	lsls	r2, r3, #8
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	430a      	orrs	r2, r1
 8006378:	61da      	str	r2, [r3, #28]
      break;
 800637a:	e000      	b.n	800637e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800637c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_TIM_ConfigClockSource+0x18>
 80063ac:	2302      	movs	r3, #2
 80063ae:	e0a6      	b.n	80064fe <HAL_TIM_ConfigClockSource+0x166>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063d6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2b40      	cmp	r3, #64	; 0x40
 80063e6:	d067      	beq.n	80064b8 <HAL_TIM_ConfigClockSource+0x120>
 80063e8:	2b40      	cmp	r3, #64	; 0x40
 80063ea:	d80b      	bhi.n	8006404 <HAL_TIM_ConfigClockSource+0x6c>
 80063ec:	2b10      	cmp	r3, #16
 80063ee:	d073      	beq.n	80064d8 <HAL_TIM_ConfigClockSource+0x140>
 80063f0:	2b10      	cmp	r3, #16
 80063f2:	d802      	bhi.n	80063fa <HAL_TIM_ConfigClockSource+0x62>
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d06f      	beq.n	80064d8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80063f8:	e078      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80063fa:	2b20      	cmp	r3, #32
 80063fc:	d06c      	beq.n	80064d8 <HAL_TIM_ConfigClockSource+0x140>
 80063fe:	2b30      	cmp	r3, #48	; 0x30
 8006400:	d06a      	beq.n	80064d8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006402:	e073      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006404:	2b70      	cmp	r3, #112	; 0x70
 8006406:	d00d      	beq.n	8006424 <HAL_TIM_ConfigClockSource+0x8c>
 8006408:	2b70      	cmp	r3, #112	; 0x70
 800640a:	d804      	bhi.n	8006416 <HAL_TIM_ConfigClockSource+0x7e>
 800640c:	2b50      	cmp	r3, #80	; 0x50
 800640e:	d033      	beq.n	8006478 <HAL_TIM_ConfigClockSource+0xe0>
 8006410:	2b60      	cmp	r3, #96	; 0x60
 8006412:	d041      	beq.n	8006498 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006414:	e06a      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006416:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800641a:	d066      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x152>
 800641c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006420:	d017      	beq.n	8006452 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006422:	e063      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6818      	ldr	r0, [r3, #0]
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	6899      	ldr	r1, [r3, #8]
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685a      	ldr	r2, [r3, #4]
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	f000 fb5a 	bl	8006aec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006446:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	609a      	str	r2, [r3, #8]
      break;
 8006450:	e04c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6818      	ldr	r0, [r3, #0]
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	6899      	ldr	r1, [r3, #8]
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	685a      	ldr	r2, [r3, #4]
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	f000 fb43 	bl	8006aec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689a      	ldr	r2, [r3, #8]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006474:	609a      	str	r2, [r3, #8]
      break;
 8006476:	e039      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6818      	ldr	r0, [r3, #0]
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	6859      	ldr	r1, [r3, #4]
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	461a      	mov	r2, r3
 8006486:	f000 fab7 	bl	80069f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2150      	movs	r1, #80	; 0x50
 8006490:	4618      	mov	r0, r3
 8006492:	f000 fb10 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 8006496:	e029      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6818      	ldr	r0, [r3, #0]
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	6859      	ldr	r1, [r3, #4]
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	461a      	mov	r2, r3
 80064a6:	f000 fad6 	bl	8006a56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	2160      	movs	r1, #96	; 0x60
 80064b0:	4618      	mov	r0, r3
 80064b2:	f000 fb00 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 80064b6:	e019      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6818      	ldr	r0, [r3, #0]
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	6859      	ldr	r1, [r3, #4]
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	461a      	mov	r2, r3
 80064c6:	f000 fa97 	bl	80069f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2140      	movs	r1, #64	; 0x40
 80064d0:	4618      	mov	r0, r3
 80064d2:	f000 faf0 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 80064d6:	e009      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4619      	mov	r1, r3
 80064e2:	4610      	mov	r0, r2
 80064e4:	f000 fae7 	bl	8006ab6 <TIM_ITRx_SetConfig>
      break;
 80064e8:	e000      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x154>
      break;
 80064ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006506:	b480      	push	{r7}
 8006508:	b083      	sub	sp, #12
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800650e:	bf00      	nop
 8006510:	370c      	adds	r7, #12
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800651a:	b480      	push	{r7}
 800651c:	b083      	sub	sp, #12
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006522:	bf00      	nop
 8006524:	370c      	adds	r7, #12
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr

0800652e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006542:	b480      	push	{r7}
 8006544:	b083      	sub	sp, #12
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800654a:	bf00      	nop
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
	...

08006558 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a40      	ldr	r2, [pc, #256]	; (800666c <TIM_Base_SetConfig+0x114>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d013      	beq.n	8006598 <TIM_Base_SetConfig+0x40>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006576:	d00f      	beq.n	8006598 <TIM_Base_SetConfig+0x40>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a3d      	ldr	r2, [pc, #244]	; (8006670 <TIM_Base_SetConfig+0x118>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d00b      	beq.n	8006598 <TIM_Base_SetConfig+0x40>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a3c      	ldr	r2, [pc, #240]	; (8006674 <TIM_Base_SetConfig+0x11c>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d007      	beq.n	8006598 <TIM_Base_SetConfig+0x40>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a3b      	ldr	r2, [pc, #236]	; (8006678 <TIM_Base_SetConfig+0x120>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d003      	beq.n	8006598 <TIM_Base_SetConfig+0x40>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a3a      	ldr	r2, [pc, #232]	; (800667c <TIM_Base_SetConfig+0x124>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d108      	bne.n	80065aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800659e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a2f      	ldr	r2, [pc, #188]	; (800666c <TIM_Base_SetConfig+0x114>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d02b      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065b8:	d027      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a2c      	ldr	r2, [pc, #176]	; (8006670 <TIM_Base_SetConfig+0x118>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d023      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a2b      	ldr	r2, [pc, #172]	; (8006674 <TIM_Base_SetConfig+0x11c>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d01f      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a2a      	ldr	r2, [pc, #168]	; (8006678 <TIM_Base_SetConfig+0x120>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d01b      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a29      	ldr	r2, [pc, #164]	; (800667c <TIM_Base_SetConfig+0x124>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d017      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a28      	ldr	r2, [pc, #160]	; (8006680 <TIM_Base_SetConfig+0x128>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d013      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a27      	ldr	r2, [pc, #156]	; (8006684 <TIM_Base_SetConfig+0x12c>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d00f      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a26      	ldr	r2, [pc, #152]	; (8006688 <TIM_Base_SetConfig+0x130>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d00b      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a25      	ldr	r2, [pc, #148]	; (800668c <TIM_Base_SetConfig+0x134>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d007      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a24      	ldr	r2, [pc, #144]	; (8006690 <TIM_Base_SetConfig+0x138>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d003      	beq.n	800660a <TIM_Base_SetConfig+0xb2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a23      	ldr	r2, [pc, #140]	; (8006694 <TIM_Base_SetConfig+0x13c>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d108      	bne.n	800661c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	4313      	orrs	r3, r2
 800661a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	4313      	orrs	r3, r2
 8006628:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	689a      	ldr	r2, [r3, #8]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a0a      	ldr	r2, [pc, #40]	; (800666c <TIM_Base_SetConfig+0x114>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d003      	beq.n	8006650 <TIM_Base_SetConfig+0xf8>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a0c      	ldr	r2, [pc, #48]	; (800667c <TIM_Base_SetConfig+0x124>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d103      	bne.n	8006658 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	691a      	ldr	r2, [r3, #16]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	615a      	str	r2, [r3, #20]
}
 800665e:	bf00      	nop
 8006660:	3714      	adds	r7, #20
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	40010000 	.word	0x40010000
 8006670:	40000400 	.word	0x40000400
 8006674:	40000800 	.word	0x40000800
 8006678:	40000c00 	.word	0x40000c00
 800667c:	40010400 	.word	0x40010400
 8006680:	40014000 	.word	0x40014000
 8006684:	40014400 	.word	0x40014400
 8006688:	40014800 	.word	0x40014800
 800668c:	40001800 	.word	0x40001800
 8006690:	40001c00 	.word	0x40001c00
 8006694:	40002000 	.word	0x40002000

08006698 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006698:	b480      	push	{r7}
 800669a:	b087      	sub	sp, #28
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a1b      	ldr	r3, [r3, #32]
 80066a6:	f023 0201 	bic.w	r2, r3, #1
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f023 0303 	bic.w	r3, r3, #3
 80066ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	f023 0302 	bic.w	r3, r3, #2
 80066e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a20      	ldr	r2, [pc, #128]	; (8006770 <TIM_OC1_SetConfig+0xd8>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d003      	beq.n	80066fc <TIM_OC1_SetConfig+0x64>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a1f      	ldr	r2, [pc, #124]	; (8006774 <TIM_OC1_SetConfig+0xdc>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d10c      	bne.n	8006716 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	f023 0308 	bic.w	r3, r3, #8
 8006702:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	697a      	ldr	r2, [r7, #20]
 800670a:	4313      	orrs	r3, r2
 800670c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	f023 0304 	bic.w	r3, r3, #4
 8006714:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a15      	ldr	r2, [pc, #84]	; (8006770 <TIM_OC1_SetConfig+0xd8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d003      	beq.n	8006726 <TIM_OC1_SetConfig+0x8e>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a14      	ldr	r2, [pc, #80]	; (8006774 <TIM_OC1_SetConfig+0xdc>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d111      	bne.n	800674a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800672c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006734:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	4313      	orrs	r3, r2
 800673e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	4313      	orrs	r3, r2
 8006748:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	685a      	ldr	r2, [r3, #4]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	697a      	ldr	r2, [r7, #20]
 8006762:	621a      	str	r2, [r3, #32]
}
 8006764:	bf00      	nop
 8006766:	371c      	adds	r7, #28
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr
 8006770:	40010000 	.word	0x40010000
 8006774:	40010400 	.word	0x40010400

08006778 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006778:	b480      	push	{r7}
 800677a:	b087      	sub	sp, #28
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	f023 0210 	bic.w	r2, r3, #16
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	f023 0320 	bic.w	r3, r3, #32
 80067c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	011b      	lsls	r3, r3, #4
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a22      	ldr	r2, [pc, #136]	; (800685c <TIM_OC2_SetConfig+0xe4>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d003      	beq.n	80067e0 <TIM_OC2_SetConfig+0x68>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a21      	ldr	r2, [pc, #132]	; (8006860 <TIM_OC2_SetConfig+0xe8>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d10d      	bne.n	80067fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	011b      	lsls	r3, r3, #4
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a17      	ldr	r2, [pc, #92]	; (800685c <TIM_OC2_SetConfig+0xe4>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d003      	beq.n	800680c <TIM_OC2_SetConfig+0x94>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a16      	ldr	r2, [pc, #88]	; (8006860 <TIM_OC2_SetConfig+0xe8>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d113      	bne.n	8006834 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006812:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800681a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	4313      	orrs	r3, r2
 8006826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	693a      	ldr	r2, [r7, #16]
 8006830:	4313      	orrs	r3, r2
 8006832:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	693a      	ldr	r2, [r7, #16]
 8006838:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	621a      	str	r2, [r3, #32]
}
 800684e:	bf00      	nop
 8006850:	371c      	adds	r7, #28
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	40010000 	.word	0x40010000
 8006860:	40010400 	.word	0x40010400

08006864 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006864:	b480      	push	{r7}
 8006866:	b087      	sub	sp, #28
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f023 0303 	bic.w	r3, r3, #3
 800689a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	021b      	lsls	r3, r3, #8
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a21      	ldr	r2, [pc, #132]	; (8006944 <TIM_OC3_SetConfig+0xe0>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d003      	beq.n	80068ca <TIM_OC3_SetConfig+0x66>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a20      	ldr	r2, [pc, #128]	; (8006948 <TIM_OC3_SetConfig+0xe4>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d10d      	bne.n	80068e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	021b      	lsls	r3, r3, #8
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	4313      	orrs	r3, r2
 80068dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a16      	ldr	r2, [pc, #88]	; (8006944 <TIM_OC3_SetConfig+0xe0>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d003      	beq.n	80068f6 <TIM_OC3_SetConfig+0x92>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a15      	ldr	r2, [pc, #84]	; (8006948 <TIM_OC3_SetConfig+0xe4>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d113      	bne.n	800691e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006904:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	695b      	ldr	r3, [r3, #20]
 800690a:	011b      	lsls	r3, r3, #4
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	4313      	orrs	r3, r2
 8006910:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	011b      	lsls	r3, r3, #4
 8006918:	693a      	ldr	r2, [r7, #16]
 800691a:	4313      	orrs	r3, r2
 800691c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	68fa      	ldr	r2, [r7, #12]
 8006928:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	685a      	ldr	r2, [r3, #4]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	621a      	str	r2, [r3, #32]
}
 8006938:	bf00      	nop
 800693a:	371c      	adds	r7, #28
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	40010000 	.word	0x40010000
 8006948:	40010400 	.word	0x40010400

0800694c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69db      	ldr	r3, [r3, #28]
 8006972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800697a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006982:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	021b      	lsls	r3, r3, #8
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	4313      	orrs	r3, r2
 800698e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006996:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	031b      	lsls	r3, r3, #12
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a12      	ldr	r2, [pc, #72]	; (80069f0 <TIM_OC4_SetConfig+0xa4>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d003      	beq.n	80069b4 <TIM_OC4_SetConfig+0x68>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a11      	ldr	r2, [pc, #68]	; (80069f4 <TIM_OC4_SetConfig+0xa8>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d109      	bne.n	80069c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	695b      	ldr	r3, [r3, #20]
 80069c0:	019b      	lsls	r3, r3, #6
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	685a      	ldr	r2, [r3, #4]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	621a      	str	r2, [r3, #32]
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	40010000 	.word	0x40010000
 80069f4:	40010400 	.word	0x40010400

080069f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b087      	sub	sp, #28
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	f023 0201 	bic.w	r2, r3, #1
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	011b      	lsls	r3, r3, #4
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f023 030a 	bic.w	r3, r3, #10
 8006a34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	697a      	ldr	r2, [r7, #20]
 8006a48:	621a      	str	r2, [r3, #32]
}
 8006a4a:	bf00      	nop
 8006a4c:	371c      	adds	r7, #28
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a56:	b480      	push	{r7}
 8006a58:	b087      	sub	sp, #28
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	60f8      	str	r0, [r7, #12]
 8006a5e:	60b9      	str	r1, [r7, #8]
 8006a60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	f023 0210 	bic.w	r2, r3, #16
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6a1b      	ldr	r3, [r3, #32]
 8006a78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	031b      	lsls	r3, r3, #12
 8006a86:	697a      	ldr	r2, [r7, #20]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	011b      	lsls	r3, r3, #4
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	697a      	ldr	r2, [r7, #20]
 8006aa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	693a      	ldr	r2, [r7, #16]
 8006aa8:	621a      	str	r2, [r3, #32]
}
 8006aaa:	bf00      	nop
 8006aac:	371c      	adds	r7, #28
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr

08006ab6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ab6:	b480      	push	{r7}
 8006ab8:	b085      	sub	sp, #20
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
 8006abe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006acc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	f043 0307 	orr.w	r3, r3, #7
 8006ad8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	609a      	str	r2, [r3, #8]
}
 8006ae0:	bf00      	nop
 8006ae2:	3714      	adds	r7, #20
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	607a      	str	r2, [r7, #4]
 8006af8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	021a      	lsls	r2, r3, #8
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	431a      	orrs	r2, r3
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	609a      	str	r2, [r3, #8]
}
 8006b20:	bf00      	nop
 8006b22:	371c      	adds	r7, #28
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f003 031f 	and.w	r3, r3, #31
 8006b3e:	2201      	movs	r2, #1
 8006b40:	fa02 f303 	lsl.w	r3, r2, r3
 8006b44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6a1a      	ldr	r2, [r3, #32]
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	43db      	mvns	r3, r3
 8006b4e:	401a      	ands	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6a1a      	ldr	r2, [r3, #32]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	f003 031f 	and.w	r3, r3, #31
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	fa01 f303 	lsl.w	r3, r1, r3
 8006b64:	431a      	orrs	r2, r3
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	621a      	str	r2, [r3, #32]
}
 8006b6a:	bf00      	nop
 8006b6c:	371c      	adds	r7, #28
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
	...

08006b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d101      	bne.n	8006b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	e05a      	b.n	8006c46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a21      	ldr	r2, [pc, #132]	; (8006c54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d022      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bdc:	d01d      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a1d      	ldr	r2, [pc, #116]	; (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d018      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a1b      	ldr	r2, [pc, #108]	; (8006c5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d013      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a1a      	ldr	r2, [pc, #104]	; (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d00e      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a18      	ldr	r2, [pc, #96]	; (8006c64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d009      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a17      	ldr	r2, [pc, #92]	; (8006c68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d004      	beq.n	8006c1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a15      	ldr	r2, [pc, #84]	; (8006c6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d10c      	bne.n	8006c34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	68ba      	ldr	r2, [r7, #8]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c44:	2300      	movs	r3, #0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	40010000 	.word	0x40010000
 8006c58:	40000400 	.word	0x40000400
 8006c5c:	40000800 	.word	0x40000800
 8006c60:	40000c00 	.word	0x40000c00
 8006c64:	40010400 	.word	0x40010400
 8006c68:	40014000 	.word	0x40014000
 8006c6c:	40001800 	.word	0x40001800

08006c70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e03f      	b.n	8006d2a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d106      	bne.n	8006cc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f7fc ff74 	bl	8003bac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2224      	movs	r2, #36	; 0x24
 8006cc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 fbe7 	bl	80074b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	691a      	ldr	r2, [r3, #16]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	695a      	ldr	r2, [r3, #20]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68da      	ldr	r2, [r3, #12]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2220      	movs	r2, #32
 8006d24:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}

08006d32 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d32:	b580      	push	{r7, lr}
 8006d34:	b088      	sub	sp, #32
 8006d36:	af02      	add	r7, sp, #8
 8006d38:	60f8      	str	r0, [r7, #12]
 8006d3a:	60b9      	str	r1, [r7, #8]
 8006d3c:	603b      	str	r3, [r7, #0]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006d42:	2300      	movs	r3, #0
 8006d44:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b20      	cmp	r3, #32
 8006d50:	f040 8083 	bne.w	8006e5a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d002      	beq.n	8006d60 <HAL_UART_Transmit+0x2e>
 8006d5a:	88fb      	ldrh	r3, [r7, #6]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e07b      	b.n	8006e5c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d101      	bne.n	8006d72 <HAL_UART_Transmit+0x40>
 8006d6e:	2302      	movs	r3, #2
 8006d70:	e074      	b.n	8006e5c <HAL_UART_Transmit+0x12a>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2221      	movs	r2, #33	; 0x21
 8006d84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006d88:	f7fd f888 	bl	8003e9c <HAL_GetTick>
 8006d8c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	88fa      	ldrh	r2, [r7, #6]
 8006d92:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	88fa      	ldrh	r2, [r7, #6]
 8006d98:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006da2:	e042      	b.n	8006e2a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	3b01      	subs	r3, #1
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dba:	d122      	bne.n	8006e02 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	2180      	movs	r1, #128	; 0x80
 8006dc6:	68f8      	ldr	r0, [r7, #12]
 8006dc8:	f000 fa06 	bl	80071d8 <UART_WaitOnFlagUntilTimeout>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d001      	beq.n	8006dd6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e042      	b.n	8006e5c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	881b      	ldrh	r3, [r3, #0]
 8006dde:	461a      	mov	r2, r3
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006de8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d103      	bne.n	8006dfa <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	3302      	adds	r3, #2
 8006df6:	60bb      	str	r3, [r7, #8]
 8006df8:	e017      	b.n	8006e2a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	60bb      	str	r3, [r7, #8]
 8006e00:	e013      	b.n	8006e2a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	2180      	movs	r1, #128	; 0x80
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f000 f9e3 	bl	80071d8 <UART_WaitOnFlagUntilTimeout>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d001      	beq.n	8006e1c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	e01f      	b.n	8006e5c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	1c5a      	adds	r2, r3, #1
 8006e20:	60ba      	str	r2, [r7, #8]
 8006e22:	781a      	ldrb	r2, [r3, #0]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1b7      	bne.n	8006da4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	2140      	movs	r1, #64	; 0x40
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f000 f9ca 	bl	80071d8 <UART_WaitOnFlagUntilTimeout>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d001      	beq.n	8006e4e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	e006      	b.n	8006e5c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2220      	movs	r2, #32
 8006e52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006e56:	2300      	movs	r3, #0
 8006e58:	e000      	b.n	8006e5c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006e5a:	2302      	movs	r3, #2
  }
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3718      	adds	r7, #24
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b088      	sub	sp, #32
 8006e68:	af02      	add	r7, sp, #8
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	603b      	str	r3, [r7, #0]
 8006e70:	4613      	mov	r3, r2
 8006e72:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	2b20      	cmp	r3, #32
 8006e82:	f040 8090 	bne.w	8006fa6 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d002      	beq.n	8006e92 <HAL_UART_Receive+0x2e>
 8006e8c:	88fb      	ldrh	r3, [r7, #6]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e088      	b.n	8006fa8 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d101      	bne.n	8006ea4 <HAL_UART_Receive+0x40>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	e081      	b.n	8006fa8 <HAL_UART_Receive+0x144>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2222      	movs	r2, #34	; 0x22
 8006eb6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006eba:	f7fc ffef 	bl	8003e9c <HAL_GetTick>
 8006ebe:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	88fa      	ldrh	r2, [r7, #6]
 8006ec4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	88fa      	ldrh	r2, [r7, #6]
 8006eca:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006ed4:	e05c      	b.n	8006f90 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	3b01      	subs	r3, #1
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eec:	d12b      	bne.n	8006f46 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	2120      	movs	r1, #32
 8006ef8:	68f8      	ldr	r0, [r7, #12]
 8006efa:	f000 f96d 	bl	80071d8 <UART_WaitOnFlagUntilTimeout>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d001      	beq.n	8006f08 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8006f04:	2303      	movs	r3, #3
 8006f06:	e04f      	b.n	8006fa8 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d10c      	bne.n	8006f2e <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	3302      	adds	r3, #2
 8006f2a:	60bb      	str	r3, [r7, #8]
 8006f2c:	e030      	b.n	8006f90 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	3301      	adds	r3, #1
 8006f42:	60bb      	str	r3, [r7, #8]
 8006f44:	e024      	b.n	8006f90 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	2120      	movs	r1, #32
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f000 f941 	bl	80071d8 <UART_WaitOnFlagUntilTimeout>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d001      	beq.n	8006f60 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8006f5c:	2303      	movs	r3, #3
 8006f5e:	e023      	b.n	8006fa8 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d108      	bne.n	8006f7a <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	6859      	ldr	r1, [r3, #4]
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	60ba      	str	r2, [r7, #8]
 8006f74:	b2ca      	uxtb	r2, r1
 8006f76:	701a      	strb	r2, [r3, #0]
 8006f78:	e00a      	b.n	8006f90 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	1c59      	adds	r1, r3, #1
 8006f86:	60b9      	str	r1, [r7, #8]
 8006f88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006f8c:	b2d2      	uxtb	r2, r2
 8006f8e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d19d      	bne.n	8006ed6 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2220      	movs	r2, #32
 8006f9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	e000      	b.n	8006fa8 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8006fa6:	2302      	movs	r3, #2
  }
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3718      	adds	r7, #24
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b088      	sub	sp, #32
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	695b      	ldr	r3, [r3, #20]
 8006fce:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	f003 030f 	and.w	r3, r3, #15
 8006fde:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d10d      	bne.n	8007002 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	f003 0320 	and.w	r3, r3, #32
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d008      	beq.n	8007002 <HAL_UART_IRQHandler+0x52>
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	f003 0320 	and.w	r3, r3, #32
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f9d6 	bl	80073ac <UART_Receive_IT>
      return;
 8007000:	e0d1      	b.n	80071a6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	2b00      	cmp	r3, #0
 8007006:	f000 80b0 	beq.w	800716a <HAL_UART_IRQHandler+0x1ba>
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f003 0301 	and.w	r3, r3, #1
 8007010:	2b00      	cmp	r3, #0
 8007012:	d105      	bne.n	8007020 <HAL_UART_IRQHandler+0x70>
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800701a:	2b00      	cmp	r3, #0
 800701c:	f000 80a5 	beq.w	800716a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	f003 0301 	and.w	r3, r3, #1
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00a      	beq.n	8007040 <HAL_UART_IRQHandler+0x90>
 800702a:	69bb      	ldr	r3, [r7, #24]
 800702c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007030:	2b00      	cmp	r3, #0
 8007032:	d005      	beq.n	8007040 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007038:	f043 0201 	orr.w	r2, r3, #1
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	f003 0304 	and.w	r3, r3, #4
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00a      	beq.n	8007060 <HAL_UART_IRQHandler+0xb0>
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	f003 0301 	and.w	r3, r3, #1
 8007050:	2b00      	cmp	r3, #0
 8007052:	d005      	beq.n	8007060 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007058:	f043 0202 	orr.w	r2, r3, #2
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	f003 0302 	and.w	r3, r3, #2
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00a      	beq.n	8007080 <HAL_UART_IRQHandler+0xd0>
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f003 0301 	and.w	r3, r3, #1
 8007070:	2b00      	cmp	r3, #0
 8007072:	d005      	beq.n	8007080 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007078:	f043 0204 	orr.w	r2, r3, #4
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007080:	69fb      	ldr	r3, [r7, #28]
 8007082:	f003 0308 	and.w	r3, r3, #8
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00f      	beq.n	80070aa <HAL_UART_IRQHandler+0xfa>
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	f003 0320 	and.w	r3, r3, #32
 8007090:	2b00      	cmp	r3, #0
 8007092:	d104      	bne.n	800709e <HAL_UART_IRQHandler+0xee>
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	2b00      	cmp	r3, #0
 800709c:	d005      	beq.n	80070aa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070a2:	f043 0208 	orr.w	r2, r3, #8
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d078      	beq.n	80071a4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	f003 0320 	and.w	r3, r3, #32
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d007      	beq.n	80070cc <HAL_UART_IRQHandler+0x11c>
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	f003 0320 	and.w	r3, r3, #32
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d002      	beq.n	80070cc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f970 	bl	80073ac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d6:	2b40      	cmp	r3, #64	; 0x40
 80070d8:	bf0c      	ite	eq
 80070da:	2301      	moveq	r3, #1
 80070dc:	2300      	movne	r3, #0
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e6:	f003 0308 	and.w	r3, r3, #8
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d102      	bne.n	80070f4 <HAL_UART_IRQHandler+0x144>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d031      	beq.n	8007158 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 f8b9 	bl	800726c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	695b      	ldr	r3, [r3, #20]
 8007100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007104:	2b40      	cmp	r3, #64	; 0x40
 8007106:	d123      	bne.n	8007150 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	695a      	ldr	r2, [r3, #20]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007116:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800711c:	2b00      	cmp	r3, #0
 800711e:	d013      	beq.n	8007148 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007124:	4a21      	ldr	r2, [pc, #132]	; (80071ac <HAL_UART_IRQHandler+0x1fc>)
 8007126:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800712c:	4618      	mov	r0, r3
 800712e:	f7fc fff4 	bl	800411a <HAL_DMA_Abort_IT>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d016      	beq.n	8007166 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800713c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007142:	4610      	mov	r0, r2
 8007144:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007146:	e00e      	b.n	8007166 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 f83b 	bl	80071c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800714e:	e00a      	b.n	8007166 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f837 	bl	80071c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007156:	e006      	b.n	8007166 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f833 	bl	80071c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007164:	e01e      	b.n	80071a4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007166:	bf00      	nop
    return;
 8007168:	e01c      	b.n	80071a4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800716a:	69fb      	ldr	r3, [r7, #28]
 800716c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007170:	2b00      	cmp	r3, #0
 8007172:	d008      	beq.n	8007186 <HAL_UART_IRQHandler+0x1d6>
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800717a:	2b00      	cmp	r3, #0
 800717c:	d003      	beq.n	8007186 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f8a6 	bl	80072d0 <UART_Transmit_IT>
    return;
 8007184:	e00f      	b.n	80071a6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007186:	69fb      	ldr	r3, [r7, #28]
 8007188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800718c:	2b00      	cmp	r3, #0
 800718e:	d00a      	beq.n	80071a6 <HAL_UART_IRQHandler+0x1f6>
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007196:	2b00      	cmp	r3, #0
 8007198:	d005      	beq.n	80071a6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f8ee 	bl	800737c <UART_EndTransmit_IT>
    return;
 80071a0:	bf00      	nop
 80071a2:	e000      	b.n	80071a6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80071a4:	bf00      	nop
  }
}
 80071a6:	3720      	adds	r7, #32
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}
 80071ac:	080072a9 	.word	0x080072a9

080071b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80071b8:	bf00      	nop
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80071cc:	bf00      	nop
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	603b      	str	r3, [r7, #0]
 80071e4:	4613      	mov	r3, r2
 80071e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071e8:	e02c      	b.n	8007244 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f0:	d028      	beq.n	8007244 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d007      	beq.n	8007208 <UART_WaitOnFlagUntilTimeout+0x30>
 80071f8:	f7fc fe50 	bl	8003e9c <HAL_GetTick>
 80071fc:	4602      	mov	r2, r0
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	1ad3      	subs	r3, r2, r3
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	429a      	cmp	r2, r3
 8007206:	d21d      	bcs.n	8007244 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68da      	ldr	r2, [r3, #12]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007216:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	695a      	ldr	r2, [r3, #20]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f022 0201 	bic.w	r2, r2, #1
 8007226:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2220      	movs	r2, #32
 800722c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2220      	movs	r2, #32
 8007234:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	e00f      	b.n	8007264 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	4013      	ands	r3, r2
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	429a      	cmp	r2, r3
 8007252:	bf0c      	ite	eq
 8007254:	2301      	moveq	r3, #1
 8007256:	2300      	movne	r3, #0
 8007258:	b2db      	uxtb	r3, r3
 800725a:	461a      	mov	r2, r3
 800725c:	79fb      	ldrb	r3, [r7, #7]
 800725e:	429a      	cmp	r2, r3
 8007260:	d0c3      	beq.n	80071ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68da      	ldr	r2, [r3, #12]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007282:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	695a      	ldr	r2, [r3, #20]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f022 0201 	bic.w	r2, r2, #1
 8007292:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2220      	movs	r2, #32
 8007298:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f7ff ff7e 	bl	80071c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072c8:	bf00      	nop
 80072ca:	3710      	adds	r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b085      	sub	sp, #20
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	2b21      	cmp	r3, #33	; 0x21
 80072e2:	d144      	bne.n	800736e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072ec:	d11a      	bne.n	8007324 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	881b      	ldrh	r3, [r3, #0]
 80072f8:	461a      	mov	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007302:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d105      	bne.n	8007318 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a1b      	ldr	r3, [r3, #32]
 8007310:	1c9a      	adds	r2, r3, #2
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	621a      	str	r2, [r3, #32]
 8007316:	e00e      	b.n	8007336 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a1b      	ldr	r3, [r3, #32]
 800731c:	1c5a      	adds	r2, r3, #1
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	621a      	str	r2, [r3, #32]
 8007322:	e008      	b.n	8007336 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6a1b      	ldr	r3, [r3, #32]
 8007328:	1c59      	adds	r1, r3, #1
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	6211      	str	r1, [r2, #32]
 800732e:	781a      	ldrb	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800733a:	b29b      	uxth	r3, r3
 800733c:	3b01      	subs	r3, #1
 800733e:	b29b      	uxth	r3, r3
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	4619      	mov	r1, r3
 8007344:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007346:	2b00      	cmp	r3, #0
 8007348:	d10f      	bne.n	800736a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68da      	ldr	r2, [r3, #12]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007358:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	68da      	ldr	r2, [r3, #12]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007368:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800736a:	2300      	movs	r3, #0
 800736c:	e000      	b.n	8007370 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800736e:	2302      	movs	r3, #2
  }
}
 8007370:	4618      	mov	r0, r3
 8007372:	3714      	adds	r7, #20
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b082      	sub	sp, #8
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68da      	ldr	r2, [r3, #12]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007392:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2220      	movs	r2, #32
 8007398:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f7ff ff07 	bl	80071b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073a2:	2300      	movs	r3, #0
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3708      	adds	r7, #8
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}

080073ac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	2b22      	cmp	r3, #34	; 0x22
 80073be:	d171      	bne.n	80074a4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073c8:	d123      	bne.n	8007412 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ce:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d10e      	bne.n	80073f6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	b29b      	uxth	r3, r3
 80073e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073e4:	b29a      	uxth	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ee:	1c9a      	adds	r2, r3, #2
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	629a      	str	r2, [r3, #40]	; 0x28
 80073f4:	e029      	b.n	800744a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	b29a      	uxth	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	629a      	str	r2, [r3, #40]	; 0x28
 8007410:	e01b      	b.n	800744a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d10a      	bne.n	8007430 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6858      	ldr	r0, [r3, #4]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007424:	1c59      	adds	r1, r3, #1
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	6291      	str	r1, [r2, #40]	; 0x28
 800742a:	b2c2      	uxtb	r2, r0
 800742c:	701a      	strb	r2, [r3, #0]
 800742e:	e00c      	b.n	800744a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	b2da      	uxtb	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800743c:	1c58      	adds	r0, r3, #1
 800743e:	6879      	ldr	r1, [r7, #4]
 8007440:	6288      	str	r0, [r1, #40]	; 0x28
 8007442:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007446:	b2d2      	uxtb	r2, r2
 8007448:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800744e:	b29b      	uxth	r3, r3
 8007450:	3b01      	subs	r3, #1
 8007452:	b29b      	uxth	r3, r3
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	4619      	mov	r1, r3
 8007458:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800745a:	2b00      	cmp	r3, #0
 800745c:	d120      	bne.n	80074a0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68da      	ldr	r2, [r3, #12]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f022 0220 	bic.w	r2, r2, #32
 800746c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68da      	ldr	r2, [r3, #12]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800747c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	695a      	ldr	r2, [r3, #20]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f022 0201 	bic.w	r2, r2, #1
 800748c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2220      	movs	r2, #32
 8007492:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f7fc fa5e 	bl	8003958 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800749c:	2300      	movs	r3, #0
 800749e:	e002      	b.n	80074a6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80074a0:	2300      	movs	r3, #0
 80074a2:	e000      	b.n	80074a6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80074a4:	2302      	movs	r3, #2
  }
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3710      	adds	r7, #16
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
	...

080074b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	b085      	sub	sp, #20
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	68da      	ldr	r2, [r3, #12]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	430a      	orrs	r2, r1
 80074ce:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	691b      	ldr	r3, [r3, #16]
 80074d8:	431a      	orrs	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	695b      	ldr	r3, [r3, #20]
 80074de:	431a      	orrs	r2, r3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	69db      	ldr	r3, [r3, #28]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80074f2:	f023 030c 	bic.w	r3, r3, #12
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	6812      	ldr	r2, [r2, #0]
 80074fa:	68f9      	ldr	r1, [r7, #12]
 80074fc:	430b      	orrs	r3, r1
 80074fe:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	699a      	ldr	r2, [r3, #24]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	69db      	ldr	r3, [r3, #28]
 800751a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800751e:	f040 818b 	bne.w	8007838 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4ac1      	ldr	r2, [pc, #772]	; (800782c <UART_SetConfig+0x37c>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d005      	beq.n	8007538 <UART_SetConfig+0x88>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4abf      	ldr	r2, [pc, #764]	; (8007830 <UART_SetConfig+0x380>)
 8007532:	4293      	cmp	r3, r2
 8007534:	f040 80bd 	bne.w	80076b2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007538:	f7fd fc5e 	bl	8004df8 <HAL_RCC_GetPCLK2Freq>
 800753c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	461d      	mov	r5, r3
 8007542:	f04f 0600 	mov.w	r6, #0
 8007546:	46a8      	mov	r8, r5
 8007548:	46b1      	mov	r9, r6
 800754a:	eb18 0308 	adds.w	r3, r8, r8
 800754e:	eb49 0409 	adc.w	r4, r9, r9
 8007552:	4698      	mov	r8, r3
 8007554:	46a1      	mov	r9, r4
 8007556:	eb18 0805 	adds.w	r8, r8, r5
 800755a:	eb49 0906 	adc.w	r9, r9, r6
 800755e:	f04f 0100 	mov.w	r1, #0
 8007562:	f04f 0200 	mov.w	r2, #0
 8007566:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800756a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800756e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007572:	4688      	mov	r8, r1
 8007574:	4691      	mov	r9, r2
 8007576:	eb18 0005 	adds.w	r0, r8, r5
 800757a:	eb49 0106 	adc.w	r1, r9, r6
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	461d      	mov	r5, r3
 8007584:	f04f 0600 	mov.w	r6, #0
 8007588:	196b      	adds	r3, r5, r5
 800758a:	eb46 0406 	adc.w	r4, r6, r6
 800758e:	461a      	mov	r2, r3
 8007590:	4623      	mov	r3, r4
 8007592:	f7f9 fb09 	bl	8000ba8 <__aeabi_uldivmod>
 8007596:	4603      	mov	r3, r0
 8007598:	460c      	mov	r4, r1
 800759a:	461a      	mov	r2, r3
 800759c:	4ba5      	ldr	r3, [pc, #660]	; (8007834 <UART_SetConfig+0x384>)
 800759e:	fba3 2302 	umull	r2, r3, r3, r2
 80075a2:	095b      	lsrs	r3, r3, #5
 80075a4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	461d      	mov	r5, r3
 80075ac:	f04f 0600 	mov.w	r6, #0
 80075b0:	46a9      	mov	r9, r5
 80075b2:	46b2      	mov	sl, r6
 80075b4:	eb19 0309 	adds.w	r3, r9, r9
 80075b8:	eb4a 040a 	adc.w	r4, sl, sl
 80075bc:	4699      	mov	r9, r3
 80075be:	46a2      	mov	sl, r4
 80075c0:	eb19 0905 	adds.w	r9, r9, r5
 80075c4:	eb4a 0a06 	adc.w	sl, sl, r6
 80075c8:	f04f 0100 	mov.w	r1, #0
 80075cc:	f04f 0200 	mov.w	r2, #0
 80075d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80075d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80075dc:	4689      	mov	r9, r1
 80075de:	4692      	mov	sl, r2
 80075e0:	eb19 0005 	adds.w	r0, r9, r5
 80075e4:	eb4a 0106 	adc.w	r1, sl, r6
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	461d      	mov	r5, r3
 80075ee:	f04f 0600 	mov.w	r6, #0
 80075f2:	196b      	adds	r3, r5, r5
 80075f4:	eb46 0406 	adc.w	r4, r6, r6
 80075f8:	461a      	mov	r2, r3
 80075fa:	4623      	mov	r3, r4
 80075fc:	f7f9 fad4 	bl	8000ba8 <__aeabi_uldivmod>
 8007600:	4603      	mov	r3, r0
 8007602:	460c      	mov	r4, r1
 8007604:	461a      	mov	r2, r3
 8007606:	4b8b      	ldr	r3, [pc, #556]	; (8007834 <UART_SetConfig+0x384>)
 8007608:	fba3 1302 	umull	r1, r3, r3, r2
 800760c:	095b      	lsrs	r3, r3, #5
 800760e:	2164      	movs	r1, #100	; 0x64
 8007610:	fb01 f303 	mul.w	r3, r1, r3
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	00db      	lsls	r3, r3, #3
 8007618:	3332      	adds	r3, #50	; 0x32
 800761a:	4a86      	ldr	r2, [pc, #536]	; (8007834 <UART_SetConfig+0x384>)
 800761c:	fba2 2303 	umull	r2, r3, r2, r3
 8007620:	095b      	lsrs	r3, r3, #5
 8007622:	005b      	lsls	r3, r3, #1
 8007624:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007628:	4498      	add	r8, r3
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	461d      	mov	r5, r3
 800762e:	f04f 0600 	mov.w	r6, #0
 8007632:	46a9      	mov	r9, r5
 8007634:	46b2      	mov	sl, r6
 8007636:	eb19 0309 	adds.w	r3, r9, r9
 800763a:	eb4a 040a 	adc.w	r4, sl, sl
 800763e:	4699      	mov	r9, r3
 8007640:	46a2      	mov	sl, r4
 8007642:	eb19 0905 	adds.w	r9, r9, r5
 8007646:	eb4a 0a06 	adc.w	sl, sl, r6
 800764a:	f04f 0100 	mov.w	r1, #0
 800764e:	f04f 0200 	mov.w	r2, #0
 8007652:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007656:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800765a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800765e:	4689      	mov	r9, r1
 8007660:	4692      	mov	sl, r2
 8007662:	eb19 0005 	adds.w	r0, r9, r5
 8007666:	eb4a 0106 	adc.w	r1, sl, r6
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	461d      	mov	r5, r3
 8007670:	f04f 0600 	mov.w	r6, #0
 8007674:	196b      	adds	r3, r5, r5
 8007676:	eb46 0406 	adc.w	r4, r6, r6
 800767a:	461a      	mov	r2, r3
 800767c:	4623      	mov	r3, r4
 800767e:	f7f9 fa93 	bl	8000ba8 <__aeabi_uldivmod>
 8007682:	4603      	mov	r3, r0
 8007684:	460c      	mov	r4, r1
 8007686:	461a      	mov	r2, r3
 8007688:	4b6a      	ldr	r3, [pc, #424]	; (8007834 <UART_SetConfig+0x384>)
 800768a:	fba3 1302 	umull	r1, r3, r3, r2
 800768e:	095b      	lsrs	r3, r3, #5
 8007690:	2164      	movs	r1, #100	; 0x64
 8007692:	fb01 f303 	mul.w	r3, r1, r3
 8007696:	1ad3      	subs	r3, r2, r3
 8007698:	00db      	lsls	r3, r3, #3
 800769a:	3332      	adds	r3, #50	; 0x32
 800769c:	4a65      	ldr	r2, [pc, #404]	; (8007834 <UART_SetConfig+0x384>)
 800769e:	fba2 2303 	umull	r2, r3, r2, r3
 80076a2:	095b      	lsrs	r3, r3, #5
 80076a4:	f003 0207 	and.w	r2, r3, #7
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4442      	add	r2, r8
 80076ae:	609a      	str	r2, [r3, #8]
 80076b0:	e26f      	b.n	8007b92 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80076b2:	f7fd fb8d 	bl	8004dd0 <HAL_RCC_GetPCLK1Freq>
 80076b6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	461d      	mov	r5, r3
 80076bc:	f04f 0600 	mov.w	r6, #0
 80076c0:	46a8      	mov	r8, r5
 80076c2:	46b1      	mov	r9, r6
 80076c4:	eb18 0308 	adds.w	r3, r8, r8
 80076c8:	eb49 0409 	adc.w	r4, r9, r9
 80076cc:	4698      	mov	r8, r3
 80076ce:	46a1      	mov	r9, r4
 80076d0:	eb18 0805 	adds.w	r8, r8, r5
 80076d4:	eb49 0906 	adc.w	r9, r9, r6
 80076d8:	f04f 0100 	mov.w	r1, #0
 80076dc:	f04f 0200 	mov.w	r2, #0
 80076e0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80076e4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80076e8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80076ec:	4688      	mov	r8, r1
 80076ee:	4691      	mov	r9, r2
 80076f0:	eb18 0005 	adds.w	r0, r8, r5
 80076f4:	eb49 0106 	adc.w	r1, r9, r6
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	461d      	mov	r5, r3
 80076fe:	f04f 0600 	mov.w	r6, #0
 8007702:	196b      	adds	r3, r5, r5
 8007704:	eb46 0406 	adc.w	r4, r6, r6
 8007708:	461a      	mov	r2, r3
 800770a:	4623      	mov	r3, r4
 800770c:	f7f9 fa4c 	bl	8000ba8 <__aeabi_uldivmod>
 8007710:	4603      	mov	r3, r0
 8007712:	460c      	mov	r4, r1
 8007714:	461a      	mov	r2, r3
 8007716:	4b47      	ldr	r3, [pc, #284]	; (8007834 <UART_SetConfig+0x384>)
 8007718:	fba3 2302 	umull	r2, r3, r3, r2
 800771c:	095b      	lsrs	r3, r3, #5
 800771e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	461d      	mov	r5, r3
 8007726:	f04f 0600 	mov.w	r6, #0
 800772a:	46a9      	mov	r9, r5
 800772c:	46b2      	mov	sl, r6
 800772e:	eb19 0309 	adds.w	r3, r9, r9
 8007732:	eb4a 040a 	adc.w	r4, sl, sl
 8007736:	4699      	mov	r9, r3
 8007738:	46a2      	mov	sl, r4
 800773a:	eb19 0905 	adds.w	r9, r9, r5
 800773e:	eb4a 0a06 	adc.w	sl, sl, r6
 8007742:	f04f 0100 	mov.w	r1, #0
 8007746:	f04f 0200 	mov.w	r2, #0
 800774a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800774e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007752:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007756:	4689      	mov	r9, r1
 8007758:	4692      	mov	sl, r2
 800775a:	eb19 0005 	adds.w	r0, r9, r5
 800775e:	eb4a 0106 	adc.w	r1, sl, r6
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	461d      	mov	r5, r3
 8007768:	f04f 0600 	mov.w	r6, #0
 800776c:	196b      	adds	r3, r5, r5
 800776e:	eb46 0406 	adc.w	r4, r6, r6
 8007772:	461a      	mov	r2, r3
 8007774:	4623      	mov	r3, r4
 8007776:	f7f9 fa17 	bl	8000ba8 <__aeabi_uldivmod>
 800777a:	4603      	mov	r3, r0
 800777c:	460c      	mov	r4, r1
 800777e:	461a      	mov	r2, r3
 8007780:	4b2c      	ldr	r3, [pc, #176]	; (8007834 <UART_SetConfig+0x384>)
 8007782:	fba3 1302 	umull	r1, r3, r3, r2
 8007786:	095b      	lsrs	r3, r3, #5
 8007788:	2164      	movs	r1, #100	; 0x64
 800778a:	fb01 f303 	mul.w	r3, r1, r3
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	00db      	lsls	r3, r3, #3
 8007792:	3332      	adds	r3, #50	; 0x32
 8007794:	4a27      	ldr	r2, [pc, #156]	; (8007834 <UART_SetConfig+0x384>)
 8007796:	fba2 2303 	umull	r2, r3, r2, r3
 800779a:	095b      	lsrs	r3, r3, #5
 800779c:	005b      	lsls	r3, r3, #1
 800779e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80077a2:	4498      	add	r8, r3
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	461d      	mov	r5, r3
 80077a8:	f04f 0600 	mov.w	r6, #0
 80077ac:	46a9      	mov	r9, r5
 80077ae:	46b2      	mov	sl, r6
 80077b0:	eb19 0309 	adds.w	r3, r9, r9
 80077b4:	eb4a 040a 	adc.w	r4, sl, sl
 80077b8:	4699      	mov	r9, r3
 80077ba:	46a2      	mov	sl, r4
 80077bc:	eb19 0905 	adds.w	r9, r9, r5
 80077c0:	eb4a 0a06 	adc.w	sl, sl, r6
 80077c4:	f04f 0100 	mov.w	r1, #0
 80077c8:	f04f 0200 	mov.w	r2, #0
 80077cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80077d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80077d8:	4689      	mov	r9, r1
 80077da:	4692      	mov	sl, r2
 80077dc:	eb19 0005 	adds.w	r0, r9, r5
 80077e0:	eb4a 0106 	adc.w	r1, sl, r6
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	461d      	mov	r5, r3
 80077ea:	f04f 0600 	mov.w	r6, #0
 80077ee:	196b      	adds	r3, r5, r5
 80077f0:	eb46 0406 	adc.w	r4, r6, r6
 80077f4:	461a      	mov	r2, r3
 80077f6:	4623      	mov	r3, r4
 80077f8:	f7f9 f9d6 	bl	8000ba8 <__aeabi_uldivmod>
 80077fc:	4603      	mov	r3, r0
 80077fe:	460c      	mov	r4, r1
 8007800:	461a      	mov	r2, r3
 8007802:	4b0c      	ldr	r3, [pc, #48]	; (8007834 <UART_SetConfig+0x384>)
 8007804:	fba3 1302 	umull	r1, r3, r3, r2
 8007808:	095b      	lsrs	r3, r3, #5
 800780a:	2164      	movs	r1, #100	; 0x64
 800780c:	fb01 f303 	mul.w	r3, r1, r3
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	00db      	lsls	r3, r3, #3
 8007814:	3332      	adds	r3, #50	; 0x32
 8007816:	4a07      	ldr	r2, [pc, #28]	; (8007834 <UART_SetConfig+0x384>)
 8007818:	fba2 2303 	umull	r2, r3, r2, r3
 800781c:	095b      	lsrs	r3, r3, #5
 800781e:	f003 0207 	and.w	r2, r3, #7
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4442      	add	r2, r8
 8007828:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800782a:	e1b2      	b.n	8007b92 <UART_SetConfig+0x6e2>
 800782c:	40011000 	.word	0x40011000
 8007830:	40011400 	.word	0x40011400
 8007834:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4ad7      	ldr	r2, [pc, #860]	; (8007b9c <UART_SetConfig+0x6ec>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d005      	beq.n	800784e <UART_SetConfig+0x39e>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4ad6      	ldr	r2, [pc, #856]	; (8007ba0 <UART_SetConfig+0x6f0>)
 8007848:	4293      	cmp	r3, r2
 800784a:	f040 80d1 	bne.w	80079f0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800784e:	f7fd fad3 	bl	8004df8 <HAL_RCC_GetPCLK2Freq>
 8007852:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	469a      	mov	sl, r3
 8007858:	f04f 0b00 	mov.w	fp, #0
 800785c:	46d0      	mov	r8, sl
 800785e:	46d9      	mov	r9, fp
 8007860:	eb18 0308 	adds.w	r3, r8, r8
 8007864:	eb49 0409 	adc.w	r4, r9, r9
 8007868:	4698      	mov	r8, r3
 800786a:	46a1      	mov	r9, r4
 800786c:	eb18 080a 	adds.w	r8, r8, sl
 8007870:	eb49 090b 	adc.w	r9, r9, fp
 8007874:	f04f 0100 	mov.w	r1, #0
 8007878:	f04f 0200 	mov.w	r2, #0
 800787c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007880:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007884:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007888:	4688      	mov	r8, r1
 800788a:	4691      	mov	r9, r2
 800788c:	eb1a 0508 	adds.w	r5, sl, r8
 8007890:	eb4b 0609 	adc.w	r6, fp, r9
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	4619      	mov	r1, r3
 800789a:	f04f 0200 	mov.w	r2, #0
 800789e:	f04f 0300 	mov.w	r3, #0
 80078a2:	f04f 0400 	mov.w	r4, #0
 80078a6:	0094      	lsls	r4, r2, #2
 80078a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80078ac:	008b      	lsls	r3, r1, #2
 80078ae:	461a      	mov	r2, r3
 80078b0:	4623      	mov	r3, r4
 80078b2:	4628      	mov	r0, r5
 80078b4:	4631      	mov	r1, r6
 80078b6:	f7f9 f977 	bl	8000ba8 <__aeabi_uldivmod>
 80078ba:	4603      	mov	r3, r0
 80078bc:	460c      	mov	r4, r1
 80078be:	461a      	mov	r2, r3
 80078c0:	4bb8      	ldr	r3, [pc, #736]	; (8007ba4 <UART_SetConfig+0x6f4>)
 80078c2:	fba3 2302 	umull	r2, r3, r3, r2
 80078c6:	095b      	lsrs	r3, r3, #5
 80078c8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	469b      	mov	fp, r3
 80078d0:	f04f 0c00 	mov.w	ip, #0
 80078d4:	46d9      	mov	r9, fp
 80078d6:	46e2      	mov	sl, ip
 80078d8:	eb19 0309 	adds.w	r3, r9, r9
 80078dc:	eb4a 040a 	adc.w	r4, sl, sl
 80078e0:	4699      	mov	r9, r3
 80078e2:	46a2      	mov	sl, r4
 80078e4:	eb19 090b 	adds.w	r9, r9, fp
 80078e8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80078ec:	f04f 0100 	mov.w	r1, #0
 80078f0:	f04f 0200 	mov.w	r2, #0
 80078f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078f8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078fc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007900:	4689      	mov	r9, r1
 8007902:	4692      	mov	sl, r2
 8007904:	eb1b 0509 	adds.w	r5, fp, r9
 8007908:	eb4c 060a 	adc.w	r6, ip, sl
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	4619      	mov	r1, r3
 8007912:	f04f 0200 	mov.w	r2, #0
 8007916:	f04f 0300 	mov.w	r3, #0
 800791a:	f04f 0400 	mov.w	r4, #0
 800791e:	0094      	lsls	r4, r2, #2
 8007920:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007924:	008b      	lsls	r3, r1, #2
 8007926:	461a      	mov	r2, r3
 8007928:	4623      	mov	r3, r4
 800792a:	4628      	mov	r0, r5
 800792c:	4631      	mov	r1, r6
 800792e:	f7f9 f93b 	bl	8000ba8 <__aeabi_uldivmod>
 8007932:	4603      	mov	r3, r0
 8007934:	460c      	mov	r4, r1
 8007936:	461a      	mov	r2, r3
 8007938:	4b9a      	ldr	r3, [pc, #616]	; (8007ba4 <UART_SetConfig+0x6f4>)
 800793a:	fba3 1302 	umull	r1, r3, r3, r2
 800793e:	095b      	lsrs	r3, r3, #5
 8007940:	2164      	movs	r1, #100	; 0x64
 8007942:	fb01 f303 	mul.w	r3, r1, r3
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	011b      	lsls	r3, r3, #4
 800794a:	3332      	adds	r3, #50	; 0x32
 800794c:	4a95      	ldr	r2, [pc, #596]	; (8007ba4 <UART_SetConfig+0x6f4>)
 800794e:	fba2 2303 	umull	r2, r3, r2, r3
 8007952:	095b      	lsrs	r3, r3, #5
 8007954:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007958:	4498      	add	r8, r3
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	469b      	mov	fp, r3
 800795e:	f04f 0c00 	mov.w	ip, #0
 8007962:	46d9      	mov	r9, fp
 8007964:	46e2      	mov	sl, ip
 8007966:	eb19 0309 	adds.w	r3, r9, r9
 800796a:	eb4a 040a 	adc.w	r4, sl, sl
 800796e:	4699      	mov	r9, r3
 8007970:	46a2      	mov	sl, r4
 8007972:	eb19 090b 	adds.w	r9, r9, fp
 8007976:	eb4a 0a0c 	adc.w	sl, sl, ip
 800797a:	f04f 0100 	mov.w	r1, #0
 800797e:	f04f 0200 	mov.w	r2, #0
 8007982:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007986:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800798a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800798e:	4689      	mov	r9, r1
 8007990:	4692      	mov	sl, r2
 8007992:	eb1b 0509 	adds.w	r5, fp, r9
 8007996:	eb4c 060a 	adc.w	r6, ip, sl
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	4619      	mov	r1, r3
 80079a0:	f04f 0200 	mov.w	r2, #0
 80079a4:	f04f 0300 	mov.w	r3, #0
 80079a8:	f04f 0400 	mov.w	r4, #0
 80079ac:	0094      	lsls	r4, r2, #2
 80079ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80079b2:	008b      	lsls	r3, r1, #2
 80079b4:	461a      	mov	r2, r3
 80079b6:	4623      	mov	r3, r4
 80079b8:	4628      	mov	r0, r5
 80079ba:	4631      	mov	r1, r6
 80079bc:	f7f9 f8f4 	bl	8000ba8 <__aeabi_uldivmod>
 80079c0:	4603      	mov	r3, r0
 80079c2:	460c      	mov	r4, r1
 80079c4:	461a      	mov	r2, r3
 80079c6:	4b77      	ldr	r3, [pc, #476]	; (8007ba4 <UART_SetConfig+0x6f4>)
 80079c8:	fba3 1302 	umull	r1, r3, r3, r2
 80079cc:	095b      	lsrs	r3, r3, #5
 80079ce:	2164      	movs	r1, #100	; 0x64
 80079d0:	fb01 f303 	mul.w	r3, r1, r3
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	011b      	lsls	r3, r3, #4
 80079d8:	3332      	adds	r3, #50	; 0x32
 80079da:	4a72      	ldr	r2, [pc, #456]	; (8007ba4 <UART_SetConfig+0x6f4>)
 80079dc:	fba2 2303 	umull	r2, r3, r2, r3
 80079e0:	095b      	lsrs	r3, r3, #5
 80079e2:	f003 020f 	and.w	r2, r3, #15
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4442      	add	r2, r8
 80079ec:	609a      	str	r2, [r3, #8]
 80079ee:	e0d0      	b.n	8007b92 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80079f0:	f7fd f9ee 	bl	8004dd0 <HAL_RCC_GetPCLK1Freq>
 80079f4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	469a      	mov	sl, r3
 80079fa:	f04f 0b00 	mov.w	fp, #0
 80079fe:	46d0      	mov	r8, sl
 8007a00:	46d9      	mov	r9, fp
 8007a02:	eb18 0308 	adds.w	r3, r8, r8
 8007a06:	eb49 0409 	adc.w	r4, r9, r9
 8007a0a:	4698      	mov	r8, r3
 8007a0c:	46a1      	mov	r9, r4
 8007a0e:	eb18 080a 	adds.w	r8, r8, sl
 8007a12:	eb49 090b 	adc.w	r9, r9, fp
 8007a16:	f04f 0100 	mov.w	r1, #0
 8007a1a:	f04f 0200 	mov.w	r2, #0
 8007a1e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007a22:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007a26:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007a2a:	4688      	mov	r8, r1
 8007a2c:	4691      	mov	r9, r2
 8007a2e:	eb1a 0508 	adds.w	r5, sl, r8
 8007a32:	eb4b 0609 	adc.w	r6, fp, r9
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	f04f 0200 	mov.w	r2, #0
 8007a40:	f04f 0300 	mov.w	r3, #0
 8007a44:	f04f 0400 	mov.w	r4, #0
 8007a48:	0094      	lsls	r4, r2, #2
 8007a4a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a4e:	008b      	lsls	r3, r1, #2
 8007a50:	461a      	mov	r2, r3
 8007a52:	4623      	mov	r3, r4
 8007a54:	4628      	mov	r0, r5
 8007a56:	4631      	mov	r1, r6
 8007a58:	f7f9 f8a6 	bl	8000ba8 <__aeabi_uldivmod>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	460c      	mov	r4, r1
 8007a60:	461a      	mov	r2, r3
 8007a62:	4b50      	ldr	r3, [pc, #320]	; (8007ba4 <UART_SetConfig+0x6f4>)
 8007a64:	fba3 2302 	umull	r2, r3, r3, r2
 8007a68:	095b      	lsrs	r3, r3, #5
 8007a6a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	469b      	mov	fp, r3
 8007a72:	f04f 0c00 	mov.w	ip, #0
 8007a76:	46d9      	mov	r9, fp
 8007a78:	46e2      	mov	sl, ip
 8007a7a:	eb19 0309 	adds.w	r3, r9, r9
 8007a7e:	eb4a 040a 	adc.w	r4, sl, sl
 8007a82:	4699      	mov	r9, r3
 8007a84:	46a2      	mov	sl, r4
 8007a86:	eb19 090b 	adds.w	r9, r9, fp
 8007a8a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007a8e:	f04f 0100 	mov.w	r1, #0
 8007a92:	f04f 0200 	mov.w	r2, #0
 8007a96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a9a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a9e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007aa2:	4689      	mov	r9, r1
 8007aa4:	4692      	mov	sl, r2
 8007aa6:	eb1b 0509 	adds.w	r5, fp, r9
 8007aaa:	eb4c 060a 	adc.w	r6, ip, sl
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	f04f 0200 	mov.w	r2, #0
 8007ab8:	f04f 0300 	mov.w	r3, #0
 8007abc:	f04f 0400 	mov.w	r4, #0
 8007ac0:	0094      	lsls	r4, r2, #2
 8007ac2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007ac6:	008b      	lsls	r3, r1, #2
 8007ac8:	461a      	mov	r2, r3
 8007aca:	4623      	mov	r3, r4
 8007acc:	4628      	mov	r0, r5
 8007ace:	4631      	mov	r1, r6
 8007ad0:	f7f9 f86a 	bl	8000ba8 <__aeabi_uldivmod>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	461a      	mov	r2, r3
 8007ada:	4b32      	ldr	r3, [pc, #200]	; (8007ba4 <UART_SetConfig+0x6f4>)
 8007adc:	fba3 1302 	umull	r1, r3, r3, r2
 8007ae0:	095b      	lsrs	r3, r3, #5
 8007ae2:	2164      	movs	r1, #100	; 0x64
 8007ae4:	fb01 f303 	mul.w	r3, r1, r3
 8007ae8:	1ad3      	subs	r3, r2, r3
 8007aea:	011b      	lsls	r3, r3, #4
 8007aec:	3332      	adds	r3, #50	; 0x32
 8007aee:	4a2d      	ldr	r2, [pc, #180]	; (8007ba4 <UART_SetConfig+0x6f4>)
 8007af0:	fba2 2303 	umull	r2, r3, r2, r3
 8007af4:	095b      	lsrs	r3, r3, #5
 8007af6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007afa:	4498      	add	r8, r3
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	469b      	mov	fp, r3
 8007b00:	f04f 0c00 	mov.w	ip, #0
 8007b04:	46d9      	mov	r9, fp
 8007b06:	46e2      	mov	sl, ip
 8007b08:	eb19 0309 	adds.w	r3, r9, r9
 8007b0c:	eb4a 040a 	adc.w	r4, sl, sl
 8007b10:	4699      	mov	r9, r3
 8007b12:	46a2      	mov	sl, r4
 8007b14:	eb19 090b 	adds.w	r9, r9, fp
 8007b18:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007b1c:	f04f 0100 	mov.w	r1, #0
 8007b20:	f04f 0200 	mov.w	r2, #0
 8007b24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b28:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007b2c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007b30:	4689      	mov	r9, r1
 8007b32:	4692      	mov	sl, r2
 8007b34:	eb1b 0509 	adds.w	r5, fp, r9
 8007b38:	eb4c 060a 	adc.w	r6, ip, sl
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	4619      	mov	r1, r3
 8007b42:	f04f 0200 	mov.w	r2, #0
 8007b46:	f04f 0300 	mov.w	r3, #0
 8007b4a:	f04f 0400 	mov.w	r4, #0
 8007b4e:	0094      	lsls	r4, r2, #2
 8007b50:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b54:	008b      	lsls	r3, r1, #2
 8007b56:	461a      	mov	r2, r3
 8007b58:	4623      	mov	r3, r4
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	4631      	mov	r1, r6
 8007b5e:	f7f9 f823 	bl	8000ba8 <__aeabi_uldivmod>
 8007b62:	4603      	mov	r3, r0
 8007b64:	460c      	mov	r4, r1
 8007b66:	461a      	mov	r2, r3
 8007b68:	4b0e      	ldr	r3, [pc, #56]	; (8007ba4 <UART_SetConfig+0x6f4>)
 8007b6a:	fba3 1302 	umull	r1, r3, r3, r2
 8007b6e:	095b      	lsrs	r3, r3, #5
 8007b70:	2164      	movs	r1, #100	; 0x64
 8007b72:	fb01 f303 	mul.w	r3, r1, r3
 8007b76:	1ad3      	subs	r3, r2, r3
 8007b78:	011b      	lsls	r3, r3, #4
 8007b7a:	3332      	adds	r3, #50	; 0x32
 8007b7c:	4a09      	ldr	r2, [pc, #36]	; (8007ba4 <UART_SetConfig+0x6f4>)
 8007b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b82:	095b      	lsrs	r3, r3, #5
 8007b84:	f003 020f 	and.w	r2, r3, #15
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4442      	add	r2, r8
 8007b8e:	609a      	str	r2, [r3, #8]
}
 8007b90:	e7ff      	b.n	8007b92 <UART_SetConfig+0x6e2>
 8007b92:	bf00      	nop
 8007b94:	3714      	adds	r7, #20
 8007b96:	46bd      	mov	sp, r7
 8007b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b9c:	40011000 	.word	0x40011000
 8007ba0:	40011400 	.word	0x40011400
 8007ba4:	51eb851f 	.word	0x51eb851f

08007ba8 <__errno>:
 8007ba8:	4b01      	ldr	r3, [pc, #4]	; (8007bb0 <__errno+0x8>)
 8007baa:	6818      	ldr	r0, [r3, #0]
 8007bac:	4770      	bx	lr
 8007bae:	bf00      	nop
 8007bb0:	20000018 	.word	0x20000018

08007bb4 <__libc_init_array>:
 8007bb4:	b570      	push	{r4, r5, r6, lr}
 8007bb6:	4e0d      	ldr	r6, [pc, #52]	; (8007bec <__libc_init_array+0x38>)
 8007bb8:	4c0d      	ldr	r4, [pc, #52]	; (8007bf0 <__libc_init_array+0x3c>)
 8007bba:	1ba4      	subs	r4, r4, r6
 8007bbc:	10a4      	asrs	r4, r4, #2
 8007bbe:	2500      	movs	r5, #0
 8007bc0:	42a5      	cmp	r5, r4
 8007bc2:	d109      	bne.n	8007bd8 <__libc_init_array+0x24>
 8007bc4:	4e0b      	ldr	r6, [pc, #44]	; (8007bf4 <__libc_init_array+0x40>)
 8007bc6:	4c0c      	ldr	r4, [pc, #48]	; (8007bf8 <__libc_init_array+0x44>)
 8007bc8:	f002 f85e 	bl	8009c88 <_init>
 8007bcc:	1ba4      	subs	r4, r4, r6
 8007bce:	10a4      	asrs	r4, r4, #2
 8007bd0:	2500      	movs	r5, #0
 8007bd2:	42a5      	cmp	r5, r4
 8007bd4:	d105      	bne.n	8007be2 <__libc_init_array+0x2e>
 8007bd6:	bd70      	pop	{r4, r5, r6, pc}
 8007bd8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007bdc:	4798      	blx	r3
 8007bde:	3501      	adds	r5, #1
 8007be0:	e7ee      	b.n	8007bc0 <__libc_init_array+0xc>
 8007be2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007be6:	4798      	blx	r3
 8007be8:	3501      	adds	r5, #1
 8007bea:	e7f2      	b.n	8007bd2 <__libc_init_array+0x1e>
 8007bec:	08009ff0 	.word	0x08009ff0
 8007bf0:	08009ff0 	.word	0x08009ff0
 8007bf4:	08009ff0 	.word	0x08009ff0
 8007bf8:	08009ff4 	.word	0x08009ff4

08007bfc <memset>:
 8007bfc:	4402      	add	r2, r0
 8007bfe:	4603      	mov	r3, r0
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d100      	bne.n	8007c06 <memset+0xa>
 8007c04:	4770      	bx	lr
 8007c06:	f803 1b01 	strb.w	r1, [r3], #1
 8007c0a:	e7f9      	b.n	8007c00 <memset+0x4>

08007c0c <__cvt>:
 8007c0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c10:	ec55 4b10 	vmov	r4, r5, d0
 8007c14:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007c16:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007c1a:	2d00      	cmp	r5, #0
 8007c1c:	460e      	mov	r6, r1
 8007c1e:	4691      	mov	r9, r2
 8007c20:	4619      	mov	r1, r3
 8007c22:	bfb8      	it	lt
 8007c24:	4622      	movlt	r2, r4
 8007c26:	462b      	mov	r3, r5
 8007c28:	f027 0720 	bic.w	r7, r7, #32
 8007c2c:	bfbb      	ittet	lt
 8007c2e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007c32:	461d      	movlt	r5, r3
 8007c34:	2300      	movge	r3, #0
 8007c36:	232d      	movlt	r3, #45	; 0x2d
 8007c38:	bfb8      	it	lt
 8007c3a:	4614      	movlt	r4, r2
 8007c3c:	2f46      	cmp	r7, #70	; 0x46
 8007c3e:	700b      	strb	r3, [r1, #0]
 8007c40:	d004      	beq.n	8007c4c <__cvt+0x40>
 8007c42:	2f45      	cmp	r7, #69	; 0x45
 8007c44:	d100      	bne.n	8007c48 <__cvt+0x3c>
 8007c46:	3601      	adds	r6, #1
 8007c48:	2102      	movs	r1, #2
 8007c4a:	e000      	b.n	8007c4e <__cvt+0x42>
 8007c4c:	2103      	movs	r1, #3
 8007c4e:	ab03      	add	r3, sp, #12
 8007c50:	9301      	str	r3, [sp, #4]
 8007c52:	ab02      	add	r3, sp, #8
 8007c54:	9300      	str	r3, [sp, #0]
 8007c56:	4632      	mov	r2, r6
 8007c58:	4653      	mov	r3, sl
 8007c5a:	ec45 4b10 	vmov	d0, r4, r5
 8007c5e:	f000 fcdf 	bl	8008620 <_dtoa_r>
 8007c62:	2f47      	cmp	r7, #71	; 0x47
 8007c64:	4680      	mov	r8, r0
 8007c66:	d102      	bne.n	8007c6e <__cvt+0x62>
 8007c68:	f019 0f01 	tst.w	r9, #1
 8007c6c:	d026      	beq.n	8007cbc <__cvt+0xb0>
 8007c6e:	2f46      	cmp	r7, #70	; 0x46
 8007c70:	eb08 0906 	add.w	r9, r8, r6
 8007c74:	d111      	bne.n	8007c9a <__cvt+0x8e>
 8007c76:	f898 3000 	ldrb.w	r3, [r8]
 8007c7a:	2b30      	cmp	r3, #48	; 0x30
 8007c7c:	d10a      	bne.n	8007c94 <__cvt+0x88>
 8007c7e:	2200      	movs	r2, #0
 8007c80:	2300      	movs	r3, #0
 8007c82:	4620      	mov	r0, r4
 8007c84:	4629      	mov	r1, r5
 8007c86:	f7f8 ff1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c8a:	b918      	cbnz	r0, 8007c94 <__cvt+0x88>
 8007c8c:	f1c6 0601 	rsb	r6, r6, #1
 8007c90:	f8ca 6000 	str.w	r6, [sl]
 8007c94:	f8da 3000 	ldr.w	r3, [sl]
 8007c98:	4499      	add	r9, r3
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	4629      	mov	r1, r5
 8007ca2:	f7f8 ff11 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ca6:	b938      	cbnz	r0, 8007cb8 <__cvt+0xac>
 8007ca8:	2230      	movs	r2, #48	; 0x30
 8007caa:	9b03      	ldr	r3, [sp, #12]
 8007cac:	454b      	cmp	r3, r9
 8007cae:	d205      	bcs.n	8007cbc <__cvt+0xb0>
 8007cb0:	1c59      	adds	r1, r3, #1
 8007cb2:	9103      	str	r1, [sp, #12]
 8007cb4:	701a      	strb	r2, [r3, #0]
 8007cb6:	e7f8      	b.n	8007caa <__cvt+0x9e>
 8007cb8:	f8cd 900c 	str.w	r9, [sp, #12]
 8007cbc:	9b03      	ldr	r3, [sp, #12]
 8007cbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cc0:	eba3 0308 	sub.w	r3, r3, r8
 8007cc4:	4640      	mov	r0, r8
 8007cc6:	6013      	str	r3, [r2, #0]
 8007cc8:	b004      	add	sp, #16
 8007cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007cce <__exponent>:
 8007cce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cd0:	2900      	cmp	r1, #0
 8007cd2:	4604      	mov	r4, r0
 8007cd4:	bfba      	itte	lt
 8007cd6:	4249      	neglt	r1, r1
 8007cd8:	232d      	movlt	r3, #45	; 0x2d
 8007cda:	232b      	movge	r3, #43	; 0x2b
 8007cdc:	2909      	cmp	r1, #9
 8007cde:	f804 2b02 	strb.w	r2, [r4], #2
 8007ce2:	7043      	strb	r3, [r0, #1]
 8007ce4:	dd20      	ble.n	8007d28 <__exponent+0x5a>
 8007ce6:	f10d 0307 	add.w	r3, sp, #7
 8007cea:	461f      	mov	r7, r3
 8007cec:	260a      	movs	r6, #10
 8007cee:	fb91 f5f6 	sdiv	r5, r1, r6
 8007cf2:	fb06 1115 	mls	r1, r6, r5, r1
 8007cf6:	3130      	adds	r1, #48	; 0x30
 8007cf8:	2d09      	cmp	r5, #9
 8007cfa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007cfe:	f103 32ff 	add.w	r2, r3, #4294967295
 8007d02:	4629      	mov	r1, r5
 8007d04:	dc09      	bgt.n	8007d1a <__exponent+0x4c>
 8007d06:	3130      	adds	r1, #48	; 0x30
 8007d08:	3b02      	subs	r3, #2
 8007d0a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007d0e:	42bb      	cmp	r3, r7
 8007d10:	4622      	mov	r2, r4
 8007d12:	d304      	bcc.n	8007d1e <__exponent+0x50>
 8007d14:	1a10      	subs	r0, r2, r0
 8007d16:	b003      	add	sp, #12
 8007d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	e7e7      	b.n	8007cee <__exponent+0x20>
 8007d1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d22:	f804 2b01 	strb.w	r2, [r4], #1
 8007d26:	e7f2      	b.n	8007d0e <__exponent+0x40>
 8007d28:	2330      	movs	r3, #48	; 0x30
 8007d2a:	4419      	add	r1, r3
 8007d2c:	7083      	strb	r3, [r0, #2]
 8007d2e:	1d02      	adds	r2, r0, #4
 8007d30:	70c1      	strb	r1, [r0, #3]
 8007d32:	e7ef      	b.n	8007d14 <__exponent+0x46>

08007d34 <_printf_float>:
 8007d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d38:	b08d      	sub	sp, #52	; 0x34
 8007d3a:	460c      	mov	r4, r1
 8007d3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007d40:	4616      	mov	r6, r2
 8007d42:	461f      	mov	r7, r3
 8007d44:	4605      	mov	r5, r0
 8007d46:	f001 fa23 	bl	8009190 <_localeconv_r>
 8007d4a:	6803      	ldr	r3, [r0, #0]
 8007d4c:	9304      	str	r3, [sp, #16]
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f7f8 fa3e 	bl	80001d0 <strlen>
 8007d54:	2300      	movs	r3, #0
 8007d56:	930a      	str	r3, [sp, #40]	; 0x28
 8007d58:	f8d8 3000 	ldr.w	r3, [r8]
 8007d5c:	9005      	str	r0, [sp, #20]
 8007d5e:	3307      	adds	r3, #7
 8007d60:	f023 0307 	bic.w	r3, r3, #7
 8007d64:	f103 0208 	add.w	r2, r3, #8
 8007d68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007d6c:	f8d4 b000 	ldr.w	fp, [r4]
 8007d70:	f8c8 2000 	str.w	r2, [r8]
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007d7c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007d80:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007d84:	9307      	str	r3, [sp, #28]
 8007d86:	f8cd 8018 	str.w	r8, [sp, #24]
 8007d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d8e:	4ba7      	ldr	r3, [pc, #668]	; (800802c <_printf_float+0x2f8>)
 8007d90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d94:	f7f8 feca 	bl	8000b2c <__aeabi_dcmpun>
 8007d98:	bb70      	cbnz	r0, 8007df8 <_printf_float+0xc4>
 8007d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d9e:	4ba3      	ldr	r3, [pc, #652]	; (800802c <_printf_float+0x2f8>)
 8007da0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007da4:	f7f8 fea4 	bl	8000af0 <__aeabi_dcmple>
 8007da8:	bb30      	cbnz	r0, 8007df8 <_printf_float+0xc4>
 8007daa:	2200      	movs	r2, #0
 8007dac:	2300      	movs	r3, #0
 8007dae:	4640      	mov	r0, r8
 8007db0:	4649      	mov	r1, r9
 8007db2:	f7f8 fe93 	bl	8000adc <__aeabi_dcmplt>
 8007db6:	b110      	cbz	r0, 8007dbe <_printf_float+0x8a>
 8007db8:	232d      	movs	r3, #45	; 0x2d
 8007dba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007dbe:	4a9c      	ldr	r2, [pc, #624]	; (8008030 <_printf_float+0x2fc>)
 8007dc0:	4b9c      	ldr	r3, [pc, #624]	; (8008034 <_printf_float+0x300>)
 8007dc2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007dc6:	bf8c      	ite	hi
 8007dc8:	4690      	movhi	r8, r2
 8007dca:	4698      	movls	r8, r3
 8007dcc:	2303      	movs	r3, #3
 8007dce:	f02b 0204 	bic.w	r2, fp, #4
 8007dd2:	6123      	str	r3, [r4, #16]
 8007dd4:	6022      	str	r2, [r4, #0]
 8007dd6:	f04f 0900 	mov.w	r9, #0
 8007dda:	9700      	str	r7, [sp, #0]
 8007ddc:	4633      	mov	r3, r6
 8007dde:	aa0b      	add	r2, sp, #44	; 0x2c
 8007de0:	4621      	mov	r1, r4
 8007de2:	4628      	mov	r0, r5
 8007de4:	f000 f9e6 	bl	80081b4 <_printf_common>
 8007de8:	3001      	adds	r0, #1
 8007dea:	f040 808d 	bne.w	8007f08 <_printf_float+0x1d4>
 8007dee:	f04f 30ff 	mov.w	r0, #4294967295
 8007df2:	b00d      	add	sp, #52	; 0x34
 8007df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df8:	4642      	mov	r2, r8
 8007dfa:	464b      	mov	r3, r9
 8007dfc:	4640      	mov	r0, r8
 8007dfe:	4649      	mov	r1, r9
 8007e00:	f7f8 fe94 	bl	8000b2c <__aeabi_dcmpun>
 8007e04:	b110      	cbz	r0, 8007e0c <_printf_float+0xd8>
 8007e06:	4a8c      	ldr	r2, [pc, #560]	; (8008038 <_printf_float+0x304>)
 8007e08:	4b8c      	ldr	r3, [pc, #560]	; (800803c <_printf_float+0x308>)
 8007e0a:	e7da      	b.n	8007dc2 <_printf_float+0x8e>
 8007e0c:	6861      	ldr	r1, [r4, #4]
 8007e0e:	1c4b      	adds	r3, r1, #1
 8007e10:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007e14:	a80a      	add	r0, sp, #40	; 0x28
 8007e16:	d13e      	bne.n	8007e96 <_printf_float+0x162>
 8007e18:	2306      	movs	r3, #6
 8007e1a:	6063      	str	r3, [r4, #4]
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007e22:	ab09      	add	r3, sp, #36	; 0x24
 8007e24:	9300      	str	r3, [sp, #0]
 8007e26:	ec49 8b10 	vmov	d0, r8, r9
 8007e2a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007e2e:	6022      	str	r2, [r4, #0]
 8007e30:	f8cd a004 	str.w	sl, [sp, #4]
 8007e34:	6861      	ldr	r1, [r4, #4]
 8007e36:	4628      	mov	r0, r5
 8007e38:	f7ff fee8 	bl	8007c0c <__cvt>
 8007e3c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007e40:	2b47      	cmp	r3, #71	; 0x47
 8007e42:	4680      	mov	r8, r0
 8007e44:	d109      	bne.n	8007e5a <_printf_float+0x126>
 8007e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e48:	1cd8      	adds	r0, r3, #3
 8007e4a:	db02      	blt.n	8007e52 <_printf_float+0x11e>
 8007e4c:	6862      	ldr	r2, [r4, #4]
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	dd47      	ble.n	8007ee2 <_printf_float+0x1ae>
 8007e52:	f1aa 0a02 	sub.w	sl, sl, #2
 8007e56:	fa5f fa8a 	uxtb.w	sl, sl
 8007e5a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007e5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e60:	d824      	bhi.n	8007eac <_printf_float+0x178>
 8007e62:	3901      	subs	r1, #1
 8007e64:	4652      	mov	r2, sl
 8007e66:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007e6a:	9109      	str	r1, [sp, #36]	; 0x24
 8007e6c:	f7ff ff2f 	bl	8007cce <__exponent>
 8007e70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e72:	1813      	adds	r3, r2, r0
 8007e74:	2a01      	cmp	r2, #1
 8007e76:	4681      	mov	r9, r0
 8007e78:	6123      	str	r3, [r4, #16]
 8007e7a:	dc02      	bgt.n	8007e82 <_printf_float+0x14e>
 8007e7c:	6822      	ldr	r2, [r4, #0]
 8007e7e:	07d1      	lsls	r1, r2, #31
 8007e80:	d501      	bpl.n	8007e86 <_printf_float+0x152>
 8007e82:	3301      	adds	r3, #1
 8007e84:	6123      	str	r3, [r4, #16]
 8007e86:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d0a5      	beq.n	8007dda <_printf_float+0xa6>
 8007e8e:	232d      	movs	r3, #45	; 0x2d
 8007e90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e94:	e7a1      	b.n	8007dda <_printf_float+0xa6>
 8007e96:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007e9a:	f000 8177 	beq.w	800818c <_printf_float+0x458>
 8007e9e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007ea2:	d1bb      	bne.n	8007e1c <_printf_float+0xe8>
 8007ea4:	2900      	cmp	r1, #0
 8007ea6:	d1b9      	bne.n	8007e1c <_printf_float+0xe8>
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e7b6      	b.n	8007e1a <_printf_float+0xe6>
 8007eac:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007eb0:	d119      	bne.n	8007ee6 <_printf_float+0x1b2>
 8007eb2:	2900      	cmp	r1, #0
 8007eb4:	6863      	ldr	r3, [r4, #4]
 8007eb6:	dd0c      	ble.n	8007ed2 <_printf_float+0x19e>
 8007eb8:	6121      	str	r1, [r4, #16]
 8007eba:	b913      	cbnz	r3, 8007ec2 <_printf_float+0x18e>
 8007ebc:	6822      	ldr	r2, [r4, #0]
 8007ebe:	07d2      	lsls	r2, r2, #31
 8007ec0:	d502      	bpl.n	8007ec8 <_printf_float+0x194>
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	440b      	add	r3, r1
 8007ec6:	6123      	str	r3, [r4, #16]
 8007ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eca:	65a3      	str	r3, [r4, #88]	; 0x58
 8007ecc:	f04f 0900 	mov.w	r9, #0
 8007ed0:	e7d9      	b.n	8007e86 <_printf_float+0x152>
 8007ed2:	b913      	cbnz	r3, 8007eda <_printf_float+0x1a6>
 8007ed4:	6822      	ldr	r2, [r4, #0]
 8007ed6:	07d0      	lsls	r0, r2, #31
 8007ed8:	d501      	bpl.n	8007ede <_printf_float+0x1aa>
 8007eda:	3302      	adds	r3, #2
 8007edc:	e7f3      	b.n	8007ec6 <_printf_float+0x192>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e7f1      	b.n	8007ec6 <_printf_float+0x192>
 8007ee2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007ee6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007eea:	4293      	cmp	r3, r2
 8007eec:	db05      	blt.n	8007efa <_printf_float+0x1c6>
 8007eee:	6822      	ldr	r2, [r4, #0]
 8007ef0:	6123      	str	r3, [r4, #16]
 8007ef2:	07d1      	lsls	r1, r2, #31
 8007ef4:	d5e8      	bpl.n	8007ec8 <_printf_float+0x194>
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	e7e5      	b.n	8007ec6 <_printf_float+0x192>
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	bfd4      	ite	le
 8007efe:	f1c3 0302 	rsble	r3, r3, #2
 8007f02:	2301      	movgt	r3, #1
 8007f04:	4413      	add	r3, r2
 8007f06:	e7de      	b.n	8007ec6 <_printf_float+0x192>
 8007f08:	6823      	ldr	r3, [r4, #0]
 8007f0a:	055a      	lsls	r2, r3, #21
 8007f0c:	d407      	bmi.n	8007f1e <_printf_float+0x1ea>
 8007f0e:	6923      	ldr	r3, [r4, #16]
 8007f10:	4642      	mov	r2, r8
 8007f12:	4631      	mov	r1, r6
 8007f14:	4628      	mov	r0, r5
 8007f16:	47b8      	blx	r7
 8007f18:	3001      	adds	r0, #1
 8007f1a:	d12b      	bne.n	8007f74 <_printf_float+0x240>
 8007f1c:	e767      	b.n	8007dee <_printf_float+0xba>
 8007f1e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007f22:	f240 80dc 	bls.w	80080de <_printf_float+0x3aa>
 8007f26:	2200      	movs	r2, #0
 8007f28:	2300      	movs	r3, #0
 8007f2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007f2e:	f7f8 fdcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	d033      	beq.n	8007f9e <_printf_float+0x26a>
 8007f36:	2301      	movs	r3, #1
 8007f38:	4a41      	ldr	r2, [pc, #260]	; (8008040 <_printf_float+0x30c>)
 8007f3a:	4631      	mov	r1, r6
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	47b8      	blx	r7
 8007f40:	3001      	adds	r0, #1
 8007f42:	f43f af54 	beq.w	8007dee <_printf_float+0xba>
 8007f46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	db02      	blt.n	8007f54 <_printf_float+0x220>
 8007f4e:	6823      	ldr	r3, [r4, #0]
 8007f50:	07d8      	lsls	r0, r3, #31
 8007f52:	d50f      	bpl.n	8007f74 <_printf_float+0x240>
 8007f54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f58:	4631      	mov	r1, r6
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	47b8      	blx	r7
 8007f5e:	3001      	adds	r0, #1
 8007f60:	f43f af45 	beq.w	8007dee <_printf_float+0xba>
 8007f64:	f04f 0800 	mov.w	r8, #0
 8007f68:	f104 091a 	add.w	r9, r4, #26
 8007f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	4543      	cmp	r3, r8
 8007f72:	dc09      	bgt.n	8007f88 <_printf_float+0x254>
 8007f74:	6823      	ldr	r3, [r4, #0]
 8007f76:	079b      	lsls	r3, r3, #30
 8007f78:	f100 8103 	bmi.w	8008182 <_printf_float+0x44e>
 8007f7c:	68e0      	ldr	r0, [r4, #12]
 8007f7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f80:	4298      	cmp	r0, r3
 8007f82:	bfb8      	it	lt
 8007f84:	4618      	movlt	r0, r3
 8007f86:	e734      	b.n	8007df2 <_printf_float+0xbe>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	464a      	mov	r2, r9
 8007f8c:	4631      	mov	r1, r6
 8007f8e:	4628      	mov	r0, r5
 8007f90:	47b8      	blx	r7
 8007f92:	3001      	adds	r0, #1
 8007f94:	f43f af2b 	beq.w	8007dee <_printf_float+0xba>
 8007f98:	f108 0801 	add.w	r8, r8, #1
 8007f9c:	e7e6      	b.n	8007f6c <_printf_float+0x238>
 8007f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	dc2b      	bgt.n	8007ffc <_printf_float+0x2c8>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	4a26      	ldr	r2, [pc, #152]	; (8008040 <_printf_float+0x30c>)
 8007fa8:	4631      	mov	r1, r6
 8007faa:	4628      	mov	r0, r5
 8007fac:	47b8      	blx	r7
 8007fae:	3001      	adds	r0, #1
 8007fb0:	f43f af1d 	beq.w	8007dee <_printf_float+0xba>
 8007fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fb6:	b923      	cbnz	r3, 8007fc2 <_printf_float+0x28e>
 8007fb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fba:	b913      	cbnz	r3, 8007fc2 <_printf_float+0x28e>
 8007fbc:	6823      	ldr	r3, [r4, #0]
 8007fbe:	07d9      	lsls	r1, r3, #31
 8007fc0:	d5d8      	bpl.n	8007f74 <_printf_float+0x240>
 8007fc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fc6:	4631      	mov	r1, r6
 8007fc8:	4628      	mov	r0, r5
 8007fca:	47b8      	blx	r7
 8007fcc:	3001      	adds	r0, #1
 8007fce:	f43f af0e 	beq.w	8007dee <_printf_float+0xba>
 8007fd2:	f04f 0900 	mov.w	r9, #0
 8007fd6:	f104 0a1a 	add.w	sl, r4, #26
 8007fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fdc:	425b      	negs	r3, r3
 8007fde:	454b      	cmp	r3, r9
 8007fe0:	dc01      	bgt.n	8007fe6 <_printf_float+0x2b2>
 8007fe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fe4:	e794      	b.n	8007f10 <_printf_float+0x1dc>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	4652      	mov	r2, sl
 8007fea:	4631      	mov	r1, r6
 8007fec:	4628      	mov	r0, r5
 8007fee:	47b8      	blx	r7
 8007ff0:	3001      	adds	r0, #1
 8007ff2:	f43f aefc 	beq.w	8007dee <_printf_float+0xba>
 8007ff6:	f109 0901 	add.w	r9, r9, #1
 8007ffa:	e7ee      	b.n	8007fda <_printf_float+0x2a6>
 8007ffc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ffe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008000:	429a      	cmp	r2, r3
 8008002:	bfa8      	it	ge
 8008004:	461a      	movge	r2, r3
 8008006:	2a00      	cmp	r2, #0
 8008008:	4691      	mov	r9, r2
 800800a:	dd07      	ble.n	800801c <_printf_float+0x2e8>
 800800c:	4613      	mov	r3, r2
 800800e:	4631      	mov	r1, r6
 8008010:	4642      	mov	r2, r8
 8008012:	4628      	mov	r0, r5
 8008014:	47b8      	blx	r7
 8008016:	3001      	adds	r0, #1
 8008018:	f43f aee9 	beq.w	8007dee <_printf_float+0xba>
 800801c:	f104 031a 	add.w	r3, r4, #26
 8008020:	f04f 0b00 	mov.w	fp, #0
 8008024:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008028:	9306      	str	r3, [sp, #24]
 800802a:	e015      	b.n	8008058 <_printf_float+0x324>
 800802c:	7fefffff 	.word	0x7fefffff
 8008030:	08009d90 	.word	0x08009d90
 8008034:	08009d8c 	.word	0x08009d8c
 8008038:	08009d98 	.word	0x08009d98
 800803c:	08009d94 	.word	0x08009d94
 8008040:	08009d9c 	.word	0x08009d9c
 8008044:	2301      	movs	r3, #1
 8008046:	9a06      	ldr	r2, [sp, #24]
 8008048:	4631      	mov	r1, r6
 800804a:	4628      	mov	r0, r5
 800804c:	47b8      	blx	r7
 800804e:	3001      	adds	r0, #1
 8008050:	f43f aecd 	beq.w	8007dee <_printf_float+0xba>
 8008054:	f10b 0b01 	add.w	fp, fp, #1
 8008058:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800805c:	ebaa 0309 	sub.w	r3, sl, r9
 8008060:	455b      	cmp	r3, fp
 8008062:	dcef      	bgt.n	8008044 <_printf_float+0x310>
 8008064:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008068:	429a      	cmp	r2, r3
 800806a:	44d0      	add	r8, sl
 800806c:	db15      	blt.n	800809a <_printf_float+0x366>
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	07da      	lsls	r2, r3, #31
 8008072:	d412      	bmi.n	800809a <_printf_float+0x366>
 8008074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008076:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008078:	eba3 020a 	sub.w	r2, r3, sl
 800807c:	eba3 0a01 	sub.w	sl, r3, r1
 8008080:	4592      	cmp	sl, r2
 8008082:	bfa8      	it	ge
 8008084:	4692      	movge	sl, r2
 8008086:	f1ba 0f00 	cmp.w	sl, #0
 800808a:	dc0e      	bgt.n	80080aa <_printf_float+0x376>
 800808c:	f04f 0800 	mov.w	r8, #0
 8008090:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008094:	f104 091a 	add.w	r9, r4, #26
 8008098:	e019      	b.n	80080ce <_printf_float+0x39a>
 800809a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800809e:	4631      	mov	r1, r6
 80080a0:	4628      	mov	r0, r5
 80080a2:	47b8      	blx	r7
 80080a4:	3001      	adds	r0, #1
 80080a6:	d1e5      	bne.n	8008074 <_printf_float+0x340>
 80080a8:	e6a1      	b.n	8007dee <_printf_float+0xba>
 80080aa:	4653      	mov	r3, sl
 80080ac:	4642      	mov	r2, r8
 80080ae:	4631      	mov	r1, r6
 80080b0:	4628      	mov	r0, r5
 80080b2:	47b8      	blx	r7
 80080b4:	3001      	adds	r0, #1
 80080b6:	d1e9      	bne.n	800808c <_printf_float+0x358>
 80080b8:	e699      	b.n	8007dee <_printf_float+0xba>
 80080ba:	2301      	movs	r3, #1
 80080bc:	464a      	mov	r2, r9
 80080be:	4631      	mov	r1, r6
 80080c0:	4628      	mov	r0, r5
 80080c2:	47b8      	blx	r7
 80080c4:	3001      	adds	r0, #1
 80080c6:	f43f ae92 	beq.w	8007dee <_printf_float+0xba>
 80080ca:	f108 0801 	add.w	r8, r8, #1
 80080ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080d2:	1a9b      	subs	r3, r3, r2
 80080d4:	eba3 030a 	sub.w	r3, r3, sl
 80080d8:	4543      	cmp	r3, r8
 80080da:	dcee      	bgt.n	80080ba <_printf_float+0x386>
 80080dc:	e74a      	b.n	8007f74 <_printf_float+0x240>
 80080de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80080e0:	2a01      	cmp	r2, #1
 80080e2:	dc01      	bgt.n	80080e8 <_printf_float+0x3b4>
 80080e4:	07db      	lsls	r3, r3, #31
 80080e6:	d53a      	bpl.n	800815e <_printf_float+0x42a>
 80080e8:	2301      	movs	r3, #1
 80080ea:	4642      	mov	r2, r8
 80080ec:	4631      	mov	r1, r6
 80080ee:	4628      	mov	r0, r5
 80080f0:	47b8      	blx	r7
 80080f2:	3001      	adds	r0, #1
 80080f4:	f43f ae7b 	beq.w	8007dee <_printf_float+0xba>
 80080f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080fc:	4631      	mov	r1, r6
 80080fe:	4628      	mov	r0, r5
 8008100:	47b8      	blx	r7
 8008102:	3001      	adds	r0, #1
 8008104:	f108 0801 	add.w	r8, r8, #1
 8008108:	f43f ae71 	beq.w	8007dee <_printf_float+0xba>
 800810c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800810e:	2200      	movs	r2, #0
 8008110:	f103 3aff 	add.w	sl, r3, #4294967295
 8008114:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008118:	2300      	movs	r3, #0
 800811a:	f7f8 fcd5 	bl	8000ac8 <__aeabi_dcmpeq>
 800811e:	b9c8      	cbnz	r0, 8008154 <_printf_float+0x420>
 8008120:	4653      	mov	r3, sl
 8008122:	4642      	mov	r2, r8
 8008124:	4631      	mov	r1, r6
 8008126:	4628      	mov	r0, r5
 8008128:	47b8      	blx	r7
 800812a:	3001      	adds	r0, #1
 800812c:	d10e      	bne.n	800814c <_printf_float+0x418>
 800812e:	e65e      	b.n	8007dee <_printf_float+0xba>
 8008130:	2301      	movs	r3, #1
 8008132:	4652      	mov	r2, sl
 8008134:	4631      	mov	r1, r6
 8008136:	4628      	mov	r0, r5
 8008138:	47b8      	blx	r7
 800813a:	3001      	adds	r0, #1
 800813c:	f43f ae57 	beq.w	8007dee <_printf_float+0xba>
 8008140:	f108 0801 	add.w	r8, r8, #1
 8008144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008146:	3b01      	subs	r3, #1
 8008148:	4543      	cmp	r3, r8
 800814a:	dcf1      	bgt.n	8008130 <_printf_float+0x3fc>
 800814c:	464b      	mov	r3, r9
 800814e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008152:	e6de      	b.n	8007f12 <_printf_float+0x1de>
 8008154:	f04f 0800 	mov.w	r8, #0
 8008158:	f104 0a1a 	add.w	sl, r4, #26
 800815c:	e7f2      	b.n	8008144 <_printf_float+0x410>
 800815e:	2301      	movs	r3, #1
 8008160:	e7df      	b.n	8008122 <_printf_float+0x3ee>
 8008162:	2301      	movs	r3, #1
 8008164:	464a      	mov	r2, r9
 8008166:	4631      	mov	r1, r6
 8008168:	4628      	mov	r0, r5
 800816a:	47b8      	blx	r7
 800816c:	3001      	adds	r0, #1
 800816e:	f43f ae3e 	beq.w	8007dee <_printf_float+0xba>
 8008172:	f108 0801 	add.w	r8, r8, #1
 8008176:	68e3      	ldr	r3, [r4, #12]
 8008178:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800817a:	1a9b      	subs	r3, r3, r2
 800817c:	4543      	cmp	r3, r8
 800817e:	dcf0      	bgt.n	8008162 <_printf_float+0x42e>
 8008180:	e6fc      	b.n	8007f7c <_printf_float+0x248>
 8008182:	f04f 0800 	mov.w	r8, #0
 8008186:	f104 0919 	add.w	r9, r4, #25
 800818a:	e7f4      	b.n	8008176 <_printf_float+0x442>
 800818c:	2900      	cmp	r1, #0
 800818e:	f43f ae8b 	beq.w	8007ea8 <_printf_float+0x174>
 8008192:	2300      	movs	r3, #0
 8008194:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008198:	ab09      	add	r3, sp, #36	; 0x24
 800819a:	9300      	str	r3, [sp, #0]
 800819c:	ec49 8b10 	vmov	d0, r8, r9
 80081a0:	6022      	str	r2, [r4, #0]
 80081a2:	f8cd a004 	str.w	sl, [sp, #4]
 80081a6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80081aa:	4628      	mov	r0, r5
 80081ac:	f7ff fd2e 	bl	8007c0c <__cvt>
 80081b0:	4680      	mov	r8, r0
 80081b2:	e648      	b.n	8007e46 <_printf_float+0x112>

080081b4 <_printf_common>:
 80081b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081b8:	4691      	mov	r9, r2
 80081ba:	461f      	mov	r7, r3
 80081bc:	688a      	ldr	r2, [r1, #8]
 80081be:	690b      	ldr	r3, [r1, #16]
 80081c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80081c4:	4293      	cmp	r3, r2
 80081c6:	bfb8      	it	lt
 80081c8:	4613      	movlt	r3, r2
 80081ca:	f8c9 3000 	str.w	r3, [r9]
 80081ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80081d2:	4606      	mov	r6, r0
 80081d4:	460c      	mov	r4, r1
 80081d6:	b112      	cbz	r2, 80081de <_printf_common+0x2a>
 80081d8:	3301      	adds	r3, #1
 80081da:	f8c9 3000 	str.w	r3, [r9]
 80081de:	6823      	ldr	r3, [r4, #0]
 80081e0:	0699      	lsls	r1, r3, #26
 80081e2:	bf42      	ittt	mi
 80081e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80081e8:	3302      	addmi	r3, #2
 80081ea:	f8c9 3000 	strmi.w	r3, [r9]
 80081ee:	6825      	ldr	r5, [r4, #0]
 80081f0:	f015 0506 	ands.w	r5, r5, #6
 80081f4:	d107      	bne.n	8008206 <_printf_common+0x52>
 80081f6:	f104 0a19 	add.w	sl, r4, #25
 80081fa:	68e3      	ldr	r3, [r4, #12]
 80081fc:	f8d9 2000 	ldr.w	r2, [r9]
 8008200:	1a9b      	subs	r3, r3, r2
 8008202:	42ab      	cmp	r3, r5
 8008204:	dc28      	bgt.n	8008258 <_printf_common+0xa4>
 8008206:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800820a:	6822      	ldr	r2, [r4, #0]
 800820c:	3300      	adds	r3, #0
 800820e:	bf18      	it	ne
 8008210:	2301      	movne	r3, #1
 8008212:	0692      	lsls	r2, r2, #26
 8008214:	d42d      	bmi.n	8008272 <_printf_common+0xbe>
 8008216:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800821a:	4639      	mov	r1, r7
 800821c:	4630      	mov	r0, r6
 800821e:	47c0      	blx	r8
 8008220:	3001      	adds	r0, #1
 8008222:	d020      	beq.n	8008266 <_printf_common+0xb2>
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	68e5      	ldr	r5, [r4, #12]
 8008228:	f8d9 2000 	ldr.w	r2, [r9]
 800822c:	f003 0306 	and.w	r3, r3, #6
 8008230:	2b04      	cmp	r3, #4
 8008232:	bf08      	it	eq
 8008234:	1aad      	subeq	r5, r5, r2
 8008236:	68a3      	ldr	r3, [r4, #8]
 8008238:	6922      	ldr	r2, [r4, #16]
 800823a:	bf0c      	ite	eq
 800823c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008240:	2500      	movne	r5, #0
 8008242:	4293      	cmp	r3, r2
 8008244:	bfc4      	itt	gt
 8008246:	1a9b      	subgt	r3, r3, r2
 8008248:	18ed      	addgt	r5, r5, r3
 800824a:	f04f 0900 	mov.w	r9, #0
 800824e:	341a      	adds	r4, #26
 8008250:	454d      	cmp	r5, r9
 8008252:	d11a      	bne.n	800828a <_printf_common+0xd6>
 8008254:	2000      	movs	r0, #0
 8008256:	e008      	b.n	800826a <_printf_common+0xb6>
 8008258:	2301      	movs	r3, #1
 800825a:	4652      	mov	r2, sl
 800825c:	4639      	mov	r1, r7
 800825e:	4630      	mov	r0, r6
 8008260:	47c0      	blx	r8
 8008262:	3001      	adds	r0, #1
 8008264:	d103      	bne.n	800826e <_printf_common+0xba>
 8008266:	f04f 30ff 	mov.w	r0, #4294967295
 800826a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800826e:	3501      	adds	r5, #1
 8008270:	e7c3      	b.n	80081fa <_printf_common+0x46>
 8008272:	18e1      	adds	r1, r4, r3
 8008274:	1c5a      	adds	r2, r3, #1
 8008276:	2030      	movs	r0, #48	; 0x30
 8008278:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800827c:	4422      	add	r2, r4
 800827e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008282:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008286:	3302      	adds	r3, #2
 8008288:	e7c5      	b.n	8008216 <_printf_common+0x62>
 800828a:	2301      	movs	r3, #1
 800828c:	4622      	mov	r2, r4
 800828e:	4639      	mov	r1, r7
 8008290:	4630      	mov	r0, r6
 8008292:	47c0      	blx	r8
 8008294:	3001      	adds	r0, #1
 8008296:	d0e6      	beq.n	8008266 <_printf_common+0xb2>
 8008298:	f109 0901 	add.w	r9, r9, #1
 800829c:	e7d8      	b.n	8008250 <_printf_common+0x9c>
	...

080082a0 <_printf_i>:
 80082a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80082a4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80082a8:	460c      	mov	r4, r1
 80082aa:	7e09      	ldrb	r1, [r1, #24]
 80082ac:	b085      	sub	sp, #20
 80082ae:	296e      	cmp	r1, #110	; 0x6e
 80082b0:	4617      	mov	r7, r2
 80082b2:	4606      	mov	r6, r0
 80082b4:	4698      	mov	r8, r3
 80082b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082b8:	f000 80b3 	beq.w	8008422 <_printf_i+0x182>
 80082bc:	d822      	bhi.n	8008304 <_printf_i+0x64>
 80082be:	2963      	cmp	r1, #99	; 0x63
 80082c0:	d036      	beq.n	8008330 <_printf_i+0x90>
 80082c2:	d80a      	bhi.n	80082da <_printf_i+0x3a>
 80082c4:	2900      	cmp	r1, #0
 80082c6:	f000 80b9 	beq.w	800843c <_printf_i+0x19c>
 80082ca:	2958      	cmp	r1, #88	; 0x58
 80082cc:	f000 8083 	beq.w	80083d6 <_printf_i+0x136>
 80082d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082d4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80082d8:	e032      	b.n	8008340 <_printf_i+0xa0>
 80082da:	2964      	cmp	r1, #100	; 0x64
 80082dc:	d001      	beq.n	80082e2 <_printf_i+0x42>
 80082de:	2969      	cmp	r1, #105	; 0x69
 80082e0:	d1f6      	bne.n	80082d0 <_printf_i+0x30>
 80082e2:	6820      	ldr	r0, [r4, #0]
 80082e4:	6813      	ldr	r3, [r2, #0]
 80082e6:	0605      	lsls	r5, r0, #24
 80082e8:	f103 0104 	add.w	r1, r3, #4
 80082ec:	d52a      	bpl.n	8008344 <_printf_i+0xa4>
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	6011      	str	r1, [r2, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	da03      	bge.n	80082fe <_printf_i+0x5e>
 80082f6:	222d      	movs	r2, #45	; 0x2d
 80082f8:	425b      	negs	r3, r3
 80082fa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80082fe:	486f      	ldr	r0, [pc, #444]	; (80084bc <_printf_i+0x21c>)
 8008300:	220a      	movs	r2, #10
 8008302:	e039      	b.n	8008378 <_printf_i+0xd8>
 8008304:	2973      	cmp	r1, #115	; 0x73
 8008306:	f000 809d 	beq.w	8008444 <_printf_i+0x1a4>
 800830a:	d808      	bhi.n	800831e <_printf_i+0x7e>
 800830c:	296f      	cmp	r1, #111	; 0x6f
 800830e:	d020      	beq.n	8008352 <_printf_i+0xb2>
 8008310:	2970      	cmp	r1, #112	; 0x70
 8008312:	d1dd      	bne.n	80082d0 <_printf_i+0x30>
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	f043 0320 	orr.w	r3, r3, #32
 800831a:	6023      	str	r3, [r4, #0]
 800831c:	e003      	b.n	8008326 <_printf_i+0x86>
 800831e:	2975      	cmp	r1, #117	; 0x75
 8008320:	d017      	beq.n	8008352 <_printf_i+0xb2>
 8008322:	2978      	cmp	r1, #120	; 0x78
 8008324:	d1d4      	bne.n	80082d0 <_printf_i+0x30>
 8008326:	2378      	movs	r3, #120	; 0x78
 8008328:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800832c:	4864      	ldr	r0, [pc, #400]	; (80084c0 <_printf_i+0x220>)
 800832e:	e055      	b.n	80083dc <_printf_i+0x13c>
 8008330:	6813      	ldr	r3, [r2, #0]
 8008332:	1d19      	adds	r1, r3, #4
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	6011      	str	r1, [r2, #0]
 8008338:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800833c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008340:	2301      	movs	r3, #1
 8008342:	e08c      	b.n	800845e <_printf_i+0x1be>
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	6011      	str	r1, [r2, #0]
 8008348:	f010 0f40 	tst.w	r0, #64	; 0x40
 800834c:	bf18      	it	ne
 800834e:	b21b      	sxthne	r3, r3
 8008350:	e7cf      	b.n	80082f2 <_printf_i+0x52>
 8008352:	6813      	ldr	r3, [r2, #0]
 8008354:	6825      	ldr	r5, [r4, #0]
 8008356:	1d18      	adds	r0, r3, #4
 8008358:	6010      	str	r0, [r2, #0]
 800835a:	0628      	lsls	r0, r5, #24
 800835c:	d501      	bpl.n	8008362 <_printf_i+0xc2>
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	e002      	b.n	8008368 <_printf_i+0xc8>
 8008362:	0668      	lsls	r0, r5, #25
 8008364:	d5fb      	bpl.n	800835e <_printf_i+0xbe>
 8008366:	881b      	ldrh	r3, [r3, #0]
 8008368:	4854      	ldr	r0, [pc, #336]	; (80084bc <_printf_i+0x21c>)
 800836a:	296f      	cmp	r1, #111	; 0x6f
 800836c:	bf14      	ite	ne
 800836e:	220a      	movne	r2, #10
 8008370:	2208      	moveq	r2, #8
 8008372:	2100      	movs	r1, #0
 8008374:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008378:	6865      	ldr	r5, [r4, #4]
 800837a:	60a5      	str	r5, [r4, #8]
 800837c:	2d00      	cmp	r5, #0
 800837e:	f2c0 8095 	blt.w	80084ac <_printf_i+0x20c>
 8008382:	6821      	ldr	r1, [r4, #0]
 8008384:	f021 0104 	bic.w	r1, r1, #4
 8008388:	6021      	str	r1, [r4, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d13d      	bne.n	800840a <_printf_i+0x16a>
 800838e:	2d00      	cmp	r5, #0
 8008390:	f040 808e 	bne.w	80084b0 <_printf_i+0x210>
 8008394:	4665      	mov	r5, ip
 8008396:	2a08      	cmp	r2, #8
 8008398:	d10b      	bne.n	80083b2 <_printf_i+0x112>
 800839a:	6823      	ldr	r3, [r4, #0]
 800839c:	07db      	lsls	r3, r3, #31
 800839e:	d508      	bpl.n	80083b2 <_printf_i+0x112>
 80083a0:	6923      	ldr	r3, [r4, #16]
 80083a2:	6862      	ldr	r2, [r4, #4]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	bfde      	ittt	le
 80083a8:	2330      	movle	r3, #48	; 0x30
 80083aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80083ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 80083b2:	ebac 0305 	sub.w	r3, ip, r5
 80083b6:	6123      	str	r3, [r4, #16]
 80083b8:	f8cd 8000 	str.w	r8, [sp]
 80083bc:	463b      	mov	r3, r7
 80083be:	aa03      	add	r2, sp, #12
 80083c0:	4621      	mov	r1, r4
 80083c2:	4630      	mov	r0, r6
 80083c4:	f7ff fef6 	bl	80081b4 <_printf_common>
 80083c8:	3001      	adds	r0, #1
 80083ca:	d14d      	bne.n	8008468 <_printf_i+0x1c8>
 80083cc:	f04f 30ff 	mov.w	r0, #4294967295
 80083d0:	b005      	add	sp, #20
 80083d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083d6:	4839      	ldr	r0, [pc, #228]	; (80084bc <_printf_i+0x21c>)
 80083d8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80083dc:	6813      	ldr	r3, [r2, #0]
 80083de:	6821      	ldr	r1, [r4, #0]
 80083e0:	1d1d      	adds	r5, r3, #4
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	6015      	str	r5, [r2, #0]
 80083e6:	060a      	lsls	r2, r1, #24
 80083e8:	d50b      	bpl.n	8008402 <_printf_i+0x162>
 80083ea:	07ca      	lsls	r2, r1, #31
 80083ec:	bf44      	itt	mi
 80083ee:	f041 0120 	orrmi.w	r1, r1, #32
 80083f2:	6021      	strmi	r1, [r4, #0]
 80083f4:	b91b      	cbnz	r3, 80083fe <_printf_i+0x15e>
 80083f6:	6822      	ldr	r2, [r4, #0]
 80083f8:	f022 0220 	bic.w	r2, r2, #32
 80083fc:	6022      	str	r2, [r4, #0]
 80083fe:	2210      	movs	r2, #16
 8008400:	e7b7      	b.n	8008372 <_printf_i+0xd2>
 8008402:	064d      	lsls	r5, r1, #25
 8008404:	bf48      	it	mi
 8008406:	b29b      	uxthmi	r3, r3
 8008408:	e7ef      	b.n	80083ea <_printf_i+0x14a>
 800840a:	4665      	mov	r5, ip
 800840c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008410:	fb02 3311 	mls	r3, r2, r1, r3
 8008414:	5cc3      	ldrb	r3, [r0, r3]
 8008416:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800841a:	460b      	mov	r3, r1
 800841c:	2900      	cmp	r1, #0
 800841e:	d1f5      	bne.n	800840c <_printf_i+0x16c>
 8008420:	e7b9      	b.n	8008396 <_printf_i+0xf6>
 8008422:	6813      	ldr	r3, [r2, #0]
 8008424:	6825      	ldr	r5, [r4, #0]
 8008426:	6961      	ldr	r1, [r4, #20]
 8008428:	1d18      	adds	r0, r3, #4
 800842a:	6010      	str	r0, [r2, #0]
 800842c:	0628      	lsls	r0, r5, #24
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	d501      	bpl.n	8008436 <_printf_i+0x196>
 8008432:	6019      	str	r1, [r3, #0]
 8008434:	e002      	b.n	800843c <_printf_i+0x19c>
 8008436:	066a      	lsls	r2, r5, #25
 8008438:	d5fb      	bpl.n	8008432 <_printf_i+0x192>
 800843a:	8019      	strh	r1, [r3, #0]
 800843c:	2300      	movs	r3, #0
 800843e:	6123      	str	r3, [r4, #16]
 8008440:	4665      	mov	r5, ip
 8008442:	e7b9      	b.n	80083b8 <_printf_i+0x118>
 8008444:	6813      	ldr	r3, [r2, #0]
 8008446:	1d19      	adds	r1, r3, #4
 8008448:	6011      	str	r1, [r2, #0]
 800844a:	681d      	ldr	r5, [r3, #0]
 800844c:	6862      	ldr	r2, [r4, #4]
 800844e:	2100      	movs	r1, #0
 8008450:	4628      	mov	r0, r5
 8008452:	f7f7 fec5 	bl	80001e0 <memchr>
 8008456:	b108      	cbz	r0, 800845c <_printf_i+0x1bc>
 8008458:	1b40      	subs	r0, r0, r5
 800845a:	6060      	str	r0, [r4, #4]
 800845c:	6863      	ldr	r3, [r4, #4]
 800845e:	6123      	str	r3, [r4, #16]
 8008460:	2300      	movs	r3, #0
 8008462:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008466:	e7a7      	b.n	80083b8 <_printf_i+0x118>
 8008468:	6923      	ldr	r3, [r4, #16]
 800846a:	462a      	mov	r2, r5
 800846c:	4639      	mov	r1, r7
 800846e:	4630      	mov	r0, r6
 8008470:	47c0      	blx	r8
 8008472:	3001      	adds	r0, #1
 8008474:	d0aa      	beq.n	80083cc <_printf_i+0x12c>
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	079b      	lsls	r3, r3, #30
 800847a:	d413      	bmi.n	80084a4 <_printf_i+0x204>
 800847c:	68e0      	ldr	r0, [r4, #12]
 800847e:	9b03      	ldr	r3, [sp, #12]
 8008480:	4298      	cmp	r0, r3
 8008482:	bfb8      	it	lt
 8008484:	4618      	movlt	r0, r3
 8008486:	e7a3      	b.n	80083d0 <_printf_i+0x130>
 8008488:	2301      	movs	r3, #1
 800848a:	464a      	mov	r2, r9
 800848c:	4639      	mov	r1, r7
 800848e:	4630      	mov	r0, r6
 8008490:	47c0      	blx	r8
 8008492:	3001      	adds	r0, #1
 8008494:	d09a      	beq.n	80083cc <_printf_i+0x12c>
 8008496:	3501      	adds	r5, #1
 8008498:	68e3      	ldr	r3, [r4, #12]
 800849a:	9a03      	ldr	r2, [sp, #12]
 800849c:	1a9b      	subs	r3, r3, r2
 800849e:	42ab      	cmp	r3, r5
 80084a0:	dcf2      	bgt.n	8008488 <_printf_i+0x1e8>
 80084a2:	e7eb      	b.n	800847c <_printf_i+0x1dc>
 80084a4:	2500      	movs	r5, #0
 80084a6:	f104 0919 	add.w	r9, r4, #25
 80084aa:	e7f5      	b.n	8008498 <_printf_i+0x1f8>
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d1ac      	bne.n	800840a <_printf_i+0x16a>
 80084b0:	7803      	ldrb	r3, [r0, #0]
 80084b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80084b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80084ba:	e76c      	b.n	8008396 <_printf_i+0xf6>
 80084bc:	08009d9e 	.word	0x08009d9e
 80084c0:	08009daf 	.word	0x08009daf

080084c4 <siprintf>:
 80084c4:	b40e      	push	{r1, r2, r3}
 80084c6:	b500      	push	{lr}
 80084c8:	b09c      	sub	sp, #112	; 0x70
 80084ca:	ab1d      	add	r3, sp, #116	; 0x74
 80084cc:	9002      	str	r0, [sp, #8]
 80084ce:	9006      	str	r0, [sp, #24]
 80084d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80084d4:	4809      	ldr	r0, [pc, #36]	; (80084fc <siprintf+0x38>)
 80084d6:	9107      	str	r1, [sp, #28]
 80084d8:	9104      	str	r1, [sp, #16]
 80084da:	4909      	ldr	r1, [pc, #36]	; (8008500 <siprintf+0x3c>)
 80084dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80084e0:	9105      	str	r1, [sp, #20]
 80084e2:	6800      	ldr	r0, [r0, #0]
 80084e4:	9301      	str	r3, [sp, #4]
 80084e6:	a902      	add	r1, sp, #8
 80084e8:	f001 fa5e 	bl	80099a8 <_svfiprintf_r>
 80084ec:	9b02      	ldr	r3, [sp, #8]
 80084ee:	2200      	movs	r2, #0
 80084f0:	701a      	strb	r2, [r3, #0]
 80084f2:	b01c      	add	sp, #112	; 0x70
 80084f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80084f8:	b003      	add	sp, #12
 80084fa:	4770      	bx	lr
 80084fc:	20000018 	.word	0x20000018
 8008500:	ffff0208 	.word	0xffff0208

08008504 <quorem>:
 8008504:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008508:	6903      	ldr	r3, [r0, #16]
 800850a:	690c      	ldr	r4, [r1, #16]
 800850c:	42a3      	cmp	r3, r4
 800850e:	4680      	mov	r8, r0
 8008510:	f2c0 8082 	blt.w	8008618 <quorem+0x114>
 8008514:	3c01      	subs	r4, #1
 8008516:	f101 0714 	add.w	r7, r1, #20
 800851a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800851e:	f100 0614 	add.w	r6, r0, #20
 8008522:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008526:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800852a:	eb06 030c 	add.w	r3, r6, ip
 800852e:	3501      	adds	r5, #1
 8008530:	eb07 090c 	add.w	r9, r7, ip
 8008534:	9301      	str	r3, [sp, #4]
 8008536:	fbb0 f5f5 	udiv	r5, r0, r5
 800853a:	b395      	cbz	r5, 80085a2 <quorem+0x9e>
 800853c:	f04f 0a00 	mov.w	sl, #0
 8008540:	4638      	mov	r0, r7
 8008542:	46b6      	mov	lr, r6
 8008544:	46d3      	mov	fp, sl
 8008546:	f850 2b04 	ldr.w	r2, [r0], #4
 800854a:	b293      	uxth	r3, r2
 800854c:	fb05 a303 	mla	r3, r5, r3, sl
 8008550:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008554:	b29b      	uxth	r3, r3
 8008556:	ebab 0303 	sub.w	r3, fp, r3
 800855a:	0c12      	lsrs	r2, r2, #16
 800855c:	f8de b000 	ldr.w	fp, [lr]
 8008560:	fb05 a202 	mla	r2, r5, r2, sl
 8008564:	fa13 f38b 	uxtah	r3, r3, fp
 8008568:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800856c:	fa1f fb82 	uxth.w	fp, r2
 8008570:	f8de 2000 	ldr.w	r2, [lr]
 8008574:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008578:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800857c:	b29b      	uxth	r3, r3
 800857e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008582:	4581      	cmp	r9, r0
 8008584:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008588:	f84e 3b04 	str.w	r3, [lr], #4
 800858c:	d2db      	bcs.n	8008546 <quorem+0x42>
 800858e:	f856 300c 	ldr.w	r3, [r6, ip]
 8008592:	b933      	cbnz	r3, 80085a2 <quorem+0x9e>
 8008594:	9b01      	ldr	r3, [sp, #4]
 8008596:	3b04      	subs	r3, #4
 8008598:	429e      	cmp	r6, r3
 800859a:	461a      	mov	r2, r3
 800859c:	d330      	bcc.n	8008600 <quorem+0xfc>
 800859e:	f8c8 4010 	str.w	r4, [r8, #16]
 80085a2:	4640      	mov	r0, r8
 80085a4:	f001 f82a 	bl	80095fc <__mcmp>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	db25      	blt.n	80085f8 <quorem+0xf4>
 80085ac:	3501      	adds	r5, #1
 80085ae:	4630      	mov	r0, r6
 80085b0:	f04f 0c00 	mov.w	ip, #0
 80085b4:	f857 2b04 	ldr.w	r2, [r7], #4
 80085b8:	f8d0 e000 	ldr.w	lr, [r0]
 80085bc:	b293      	uxth	r3, r2
 80085be:	ebac 0303 	sub.w	r3, ip, r3
 80085c2:	0c12      	lsrs	r2, r2, #16
 80085c4:	fa13 f38e 	uxtah	r3, r3, lr
 80085c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80085cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085d6:	45b9      	cmp	r9, r7
 80085d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80085dc:	f840 3b04 	str.w	r3, [r0], #4
 80085e0:	d2e8      	bcs.n	80085b4 <quorem+0xb0>
 80085e2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80085e6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80085ea:	b92a      	cbnz	r2, 80085f8 <quorem+0xf4>
 80085ec:	3b04      	subs	r3, #4
 80085ee:	429e      	cmp	r6, r3
 80085f0:	461a      	mov	r2, r3
 80085f2:	d30b      	bcc.n	800860c <quorem+0x108>
 80085f4:	f8c8 4010 	str.w	r4, [r8, #16]
 80085f8:	4628      	mov	r0, r5
 80085fa:	b003      	add	sp, #12
 80085fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008600:	6812      	ldr	r2, [r2, #0]
 8008602:	3b04      	subs	r3, #4
 8008604:	2a00      	cmp	r2, #0
 8008606:	d1ca      	bne.n	800859e <quorem+0x9a>
 8008608:	3c01      	subs	r4, #1
 800860a:	e7c5      	b.n	8008598 <quorem+0x94>
 800860c:	6812      	ldr	r2, [r2, #0]
 800860e:	3b04      	subs	r3, #4
 8008610:	2a00      	cmp	r2, #0
 8008612:	d1ef      	bne.n	80085f4 <quorem+0xf0>
 8008614:	3c01      	subs	r4, #1
 8008616:	e7ea      	b.n	80085ee <quorem+0xea>
 8008618:	2000      	movs	r0, #0
 800861a:	e7ee      	b.n	80085fa <quorem+0xf6>
 800861c:	0000      	movs	r0, r0
	...

08008620 <_dtoa_r>:
 8008620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008624:	ec57 6b10 	vmov	r6, r7, d0
 8008628:	b097      	sub	sp, #92	; 0x5c
 800862a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800862c:	9106      	str	r1, [sp, #24]
 800862e:	4604      	mov	r4, r0
 8008630:	920b      	str	r2, [sp, #44]	; 0x2c
 8008632:	9312      	str	r3, [sp, #72]	; 0x48
 8008634:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008638:	e9cd 6700 	strd	r6, r7, [sp]
 800863c:	b93d      	cbnz	r5, 800864e <_dtoa_r+0x2e>
 800863e:	2010      	movs	r0, #16
 8008640:	f000 fdb4 	bl	80091ac <malloc>
 8008644:	6260      	str	r0, [r4, #36]	; 0x24
 8008646:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800864a:	6005      	str	r5, [r0, #0]
 800864c:	60c5      	str	r5, [r0, #12]
 800864e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008650:	6819      	ldr	r1, [r3, #0]
 8008652:	b151      	cbz	r1, 800866a <_dtoa_r+0x4a>
 8008654:	685a      	ldr	r2, [r3, #4]
 8008656:	604a      	str	r2, [r1, #4]
 8008658:	2301      	movs	r3, #1
 800865a:	4093      	lsls	r3, r2
 800865c:	608b      	str	r3, [r1, #8]
 800865e:	4620      	mov	r0, r4
 8008660:	f000 fdeb 	bl	800923a <_Bfree>
 8008664:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008666:	2200      	movs	r2, #0
 8008668:	601a      	str	r2, [r3, #0]
 800866a:	1e3b      	subs	r3, r7, #0
 800866c:	bfbb      	ittet	lt
 800866e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008672:	9301      	strlt	r3, [sp, #4]
 8008674:	2300      	movge	r3, #0
 8008676:	2201      	movlt	r2, #1
 8008678:	bfac      	ite	ge
 800867a:	f8c8 3000 	strge.w	r3, [r8]
 800867e:	f8c8 2000 	strlt.w	r2, [r8]
 8008682:	4baf      	ldr	r3, [pc, #700]	; (8008940 <_dtoa_r+0x320>)
 8008684:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008688:	ea33 0308 	bics.w	r3, r3, r8
 800868c:	d114      	bne.n	80086b8 <_dtoa_r+0x98>
 800868e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008690:	f242 730f 	movw	r3, #9999	; 0x270f
 8008694:	6013      	str	r3, [r2, #0]
 8008696:	9b00      	ldr	r3, [sp, #0]
 8008698:	b923      	cbnz	r3, 80086a4 <_dtoa_r+0x84>
 800869a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800869e:	2800      	cmp	r0, #0
 80086a0:	f000 8542 	beq.w	8009128 <_dtoa_r+0xb08>
 80086a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086a6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008954 <_dtoa_r+0x334>
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f000 8544 	beq.w	8009138 <_dtoa_r+0xb18>
 80086b0:	f10b 0303 	add.w	r3, fp, #3
 80086b4:	f000 bd3e 	b.w	8009134 <_dtoa_r+0xb14>
 80086b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80086bc:	2200      	movs	r2, #0
 80086be:	2300      	movs	r3, #0
 80086c0:	4630      	mov	r0, r6
 80086c2:	4639      	mov	r1, r7
 80086c4:	f7f8 fa00 	bl	8000ac8 <__aeabi_dcmpeq>
 80086c8:	4681      	mov	r9, r0
 80086ca:	b168      	cbz	r0, 80086e8 <_dtoa_r+0xc8>
 80086cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80086ce:	2301      	movs	r3, #1
 80086d0:	6013      	str	r3, [r2, #0]
 80086d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 8524 	beq.w	8009122 <_dtoa_r+0xb02>
 80086da:	4b9a      	ldr	r3, [pc, #616]	; (8008944 <_dtoa_r+0x324>)
 80086dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80086de:	f103 3bff 	add.w	fp, r3, #4294967295
 80086e2:	6013      	str	r3, [r2, #0]
 80086e4:	f000 bd28 	b.w	8009138 <_dtoa_r+0xb18>
 80086e8:	aa14      	add	r2, sp, #80	; 0x50
 80086ea:	a915      	add	r1, sp, #84	; 0x54
 80086ec:	ec47 6b10 	vmov	d0, r6, r7
 80086f0:	4620      	mov	r0, r4
 80086f2:	f000 fffa 	bl	80096ea <__d2b>
 80086f6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80086fa:	9004      	str	r0, [sp, #16]
 80086fc:	2d00      	cmp	r5, #0
 80086fe:	d07c      	beq.n	80087fa <_dtoa_r+0x1da>
 8008700:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008704:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008708:	46b2      	mov	sl, r6
 800870a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800870e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008712:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008716:	2200      	movs	r2, #0
 8008718:	4b8b      	ldr	r3, [pc, #556]	; (8008948 <_dtoa_r+0x328>)
 800871a:	4650      	mov	r0, sl
 800871c:	4659      	mov	r1, fp
 800871e:	f7f7 fdb3 	bl	8000288 <__aeabi_dsub>
 8008722:	a381      	add	r3, pc, #516	; (adr r3, 8008928 <_dtoa_r+0x308>)
 8008724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008728:	f7f7 ff66 	bl	80005f8 <__aeabi_dmul>
 800872c:	a380      	add	r3, pc, #512	; (adr r3, 8008930 <_dtoa_r+0x310>)
 800872e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008732:	f7f7 fdab 	bl	800028c <__adddf3>
 8008736:	4606      	mov	r6, r0
 8008738:	4628      	mov	r0, r5
 800873a:	460f      	mov	r7, r1
 800873c:	f7f7 fef2 	bl	8000524 <__aeabi_i2d>
 8008740:	a37d      	add	r3, pc, #500	; (adr r3, 8008938 <_dtoa_r+0x318>)
 8008742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008746:	f7f7 ff57 	bl	80005f8 <__aeabi_dmul>
 800874a:	4602      	mov	r2, r0
 800874c:	460b      	mov	r3, r1
 800874e:	4630      	mov	r0, r6
 8008750:	4639      	mov	r1, r7
 8008752:	f7f7 fd9b 	bl	800028c <__adddf3>
 8008756:	4606      	mov	r6, r0
 8008758:	460f      	mov	r7, r1
 800875a:	f7f8 f9fd 	bl	8000b58 <__aeabi_d2iz>
 800875e:	2200      	movs	r2, #0
 8008760:	4682      	mov	sl, r0
 8008762:	2300      	movs	r3, #0
 8008764:	4630      	mov	r0, r6
 8008766:	4639      	mov	r1, r7
 8008768:	f7f8 f9b8 	bl	8000adc <__aeabi_dcmplt>
 800876c:	b148      	cbz	r0, 8008782 <_dtoa_r+0x162>
 800876e:	4650      	mov	r0, sl
 8008770:	f7f7 fed8 	bl	8000524 <__aeabi_i2d>
 8008774:	4632      	mov	r2, r6
 8008776:	463b      	mov	r3, r7
 8008778:	f7f8 f9a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800877c:	b908      	cbnz	r0, 8008782 <_dtoa_r+0x162>
 800877e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008782:	f1ba 0f16 	cmp.w	sl, #22
 8008786:	d859      	bhi.n	800883c <_dtoa_r+0x21c>
 8008788:	4970      	ldr	r1, [pc, #448]	; (800894c <_dtoa_r+0x32c>)
 800878a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800878e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008792:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008796:	f7f8 f9bf 	bl	8000b18 <__aeabi_dcmpgt>
 800879a:	2800      	cmp	r0, #0
 800879c:	d050      	beq.n	8008840 <_dtoa_r+0x220>
 800879e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087a2:	2300      	movs	r3, #0
 80087a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80087a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087a8:	1b5d      	subs	r5, r3, r5
 80087aa:	f1b5 0801 	subs.w	r8, r5, #1
 80087ae:	bf49      	itett	mi
 80087b0:	f1c5 0301 	rsbmi	r3, r5, #1
 80087b4:	2300      	movpl	r3, #0
 80087b6:	9305      	strmi	r3, [sp, #20]
 80087b8:	f04f 0800 	movmi.w	r8, #0
 80087bc:	bf58      	it	pl
 80087be:	9305      	strpl	r3, [sp, #20]
 80087c0:	f1ba 0f00 	cmp.w	sl, #0
 80087c4:	db3e      	blt.n	8008844 <_dtoa_r+0x224>
 80087c6:	2300      	movs	r3, #0
 80087c8:	44d0      	add	r8, sl
 80087ca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80087ce:	9307      	str	r3, [sp, #28]
 80087d0:	9b06      	ldr	r3, [sp, #24]
 80087d2:	2b09      	cmp	r3, #9
 80087d4:	f200 8090 	bhi.w	80088f8 <_dtoa_r+0x2d8>
 80087d8:	2b05      	cmp	r3, #5
 80087da:	bfc4      	itt	gt
 80087dc:	3b04      	subgt	r3, #4
 80087de:	9306      	strgt	r3, [sp, #24]
 80087e0:	9b06      	ldr	r3, [sp, #24]
 80087e2:	f1a3 0302 	sub.w	r3, r3, #2
 80087e6:	bfcc      	ite	gt
 80087e8:	2500      	movgt	r5, #0
 80087ea:	2501      	movle	r5, #1
 80087ec:	2b03      	cmp	r3, #3
 80087ee:	f200 808f 	bhi.w	8008910 <_dtoa_r+0x2f0>
 80087f2:	e8df f003 	tbb	[pc, r3]
 80087f6:	7f7d      	.short	0x7f7d
 80087f8:	7131      	.short	0x7131
 80087fa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80087fe:	441d      	add	r5, r3
 8008800:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008804:	2820      	cmp	r0, #32
 8008806:	dd13      	ble.n	8008830 <_dtoa_r+0x210>
 8008808:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800880c:	9b00      	ldr	r3, [sp, #0]
 800880e:	fa08 f800 	lsl.w	r8, r8, r0
 8008812:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008816:	fa23 f000 	lsr.w	r0, r3, r0
 800881a:	ea48 0000 	orr.w	r0, r8, r0
 800881e:	f7f7 fe71 	bl	8000504 <__aeabi_ui2d>
 8008822:	2301      	movs	r3, #1
 8008824:	4682      	mov	sl, r0
 8008826:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800882a:	3d01      	subs	r5, #1
 800882c:	9313      	str	r3, [sp, #76]	; 0x4c
 800882e:	e772      	b.n	8008716 <_dtoa_r+0xf6>
 8008830:	9b00      	ldr	r3, [sp, #0]
 8008832:	f1c0 0020 	rsb	r0, r0, #32
 8008836:	fa03 f000 	lsl.w	r0, r3, r0
 800883a:	e7f0      	b.n	800881e <_dtoa_r+0x1fe>
 800883c:	2301      	movs	r3, #1
 800883e:	e7b1      	b.n	80087a4 <_dtoa_r+0x184>
 8008840:	900f      	str	r0, [sp, #60]	; 0x3c
 8008842:	e7b0      	b.n	80087a6 <_dtoa_r+0x186>
 8008844:	9b05      	ldr	r3, [sp, #20]
 8008846:	eba3 030a 	sub.w	r3, r3, sl
 800884a:	9305      	str	r3, [sp, #20]
 800884c:	f1ca 0300 	rsb	r3, sl, #0
 8008850:	9307      	str	r3, [sp, #28]
 8008852:	2300      	movs	r3, #0
 8008854:	930e      	str	r3, [sp, #56]	; 0x38
 8008856:	e7bb      	b.n	80087d0 <_dtoa_r+0x1b0>
 8008858:	2301      	movs	r3, #1
 800885a:	930a      	str	r3, [sp, #40]	; 0x28
 800885c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800885e:	2b00      	cmp	r3, #0
 8008860:	dd59      	ble.n	8008916 <_dtoa_r+0x2f6>
 8008862:	9302      	str	r3, [sp, #8]
 8008864:	4699      	mov	r9, r3
 8008866:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008868:	2200      	movs	r2, #0
 800886a:	6072      	str	r2, [r6, #4]
 800886c:	2204      	movs	r2, #4
 800886e:	f102 0014 	add.w	r0, r2, #20
 8008872:	4298      	cmp	r0, r3
 8008874:	6871      	ldr	r1, [r6, #4]
 8008876:	d953      	bls.n	8008920 <_dtoa_r+0x300>
 8008878:	4620      	mov	r0, r4
 800887a:	f000 fcaa 	bl	80091d2 <_Balloc>
 800887e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008880:	6030      	str	r0, [r6, #0]
 8008882:	f1b9 0f0e 	cmp.w	r9, #14
 8008886:	f8d3 b000 	ldr.w	fp, [r3]
 800888a:	f200 80e6 	bhi.w	8008a5a <_dtoa_r+0x43a>
 800888e:	2d00      	cmp	r5, #0
 8008890:	f000 80e3 	beq.w	8008a5a <_dtoa_r+0x43a>
 8008894:	ed9d 7b00 	vldr	d7, [sp]
 8008898:	f1ba 0f00 	cmp.w	sl, #0
 800889c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80088a0:	dd74      	ble.n	800898c <_dtoa_r+0x36c>
 80088a2:	4a2a      	ldr	r2, [pc, #168]	; (800894c <_dtoa_r+0x32c>)
 80088a4:	f00a 030f 	and.w	r3, sl, #15
 80088a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80088ac:	ed93 7b00 	vldr	d7, [r3]
 80088b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80088b4:	06f0      	lsls	r0, r6, #27
 80088b6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80088ba:	d565      	bpl.n	8008988 <_dtoa_r+0x368>
 80088bc:	4b24      	ldr	r3, [pc, #144]	; (8008950 <_dtoa_r+0x330>)
 80088be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80088c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088c6:	f7f7 ffc1 	bl	800084c <__aeabi_ddiv>
 80088ca:	e9cd 0100 	strd	r0, r1, [sp]
 80088ce:	f006 060f 	and.w	r6, r6, #15
 80088d2:	2503      	movs	r5, #3
 80088d4:	4f1e      	ldr	r7, [pc, #120]	; (8008950 <_dtoa_r+0x330>)
 80088d6:	e04c      	b.n	8008972 <_dtoa_r+0x352>
 80088d8:	2301      	movs	r3, #1
 80088da:	930a      	str	r3, [sp, #40]	; 0x28
 80088dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088de:	4453      	add	r3, sl
 80088e0:	f103 0901 	add.w	r9, r3, #1
 80088e4:	9302      	str	r3, [sp, #8]
 80088e6:	464b      	mov	r3, r9
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	bfb8      	it	lt
 80088ec:	2301      	movlt	r3, #1
 80088ee:	e7ba      	b.n	8008866 <_dtoa_r+0x246>
 80088f0:	2300      	movs	r3, #0
 80088f2:	e7b2      	b.n	800885a <_dtoa_r+0x23a>
 80088f4:	2300      	movs	r3, #0
 80088f6:	e7f0      	b.n	80088da <_dtoa_r+0x2ba>
 80088f8:	2501      	movs	r5, #1
 80088fa:	2300      	movs	r3, #0
 80088fc:	9306      	str	r3, [sp, #24]
 80088fe:	950a      	str	r5, [sp, #40]	; 0x28
 8008900:	f04f 33ff 	mov.w	r3, #4294967295
 8008904:	9302      	str	r3, [sp, #8]
 8008906:	4699      	mov	r9, r3
 8008908:	2200      	movs	r2, #0
 800890a:	2312      	movs	r3, #18
 800890c:	920b      	str	r2, [sp, #44]	; 0x2c
 800890e:	e7aa      	b.n	8008866 <_dtoa_r+0x246>
 8008910:	2301      	movs	r3, #1
 8008912:	930a      	str	r3, [sp, #40]	; 0x28
 8008914:	e7f4      	b.n	8008900 <_dtoa_r+0x2e0>
 8008916:	2301      	movs	r3, #1
 8008918:	9302      	str	r3, [sp, #8]
 800891a:	4699      	mov	r9, r3
 800891c:	461a      	mov	r2, r3
 800891e:	e7f5      	b.n	800890c <_dtoa_r+0x2ec>
 8008920:	3101      	adds	r1, #1
 8008922:	6071      	str	r1, [r6, #4]
 8008924:	0052      	lsls	r2, r2, #1
 8008926:	e7a2      	b.n	800886e <_dtoa_r+0x24e>
 8008928:	636f4361 	.word	0x636f4361
 800892c:	3fd287a7 	.word	0x3fd287a7
 8008930:	8b60c8b3 	.word	0x8b60c8b3
 8008934:	3fc68a28 	.word	0x3fc68a28
 8008938:	509f79fb 	.word	0x509f79fb
 800893c:	3fd34413 	.word	0x3fd34413
 8008940:	7ff00000 	.word	0x7ff00000
 8008944:	08009d9d 	.word	0x08009d9d
 8008948:	3ff80000 	.word	0x3ff80000
 800894c:	08009df8 	.word	0x08009df8
 8008950:	08009dd0 	.word	0x08009dd0
 8008954:	08009dc9 	.word	0x08009dc9
 8008958:	07f1      	lsls	r1, r6, #31
 800895a:	d508      	bpl.n	800896e <_dtoa_r+0x34e>
 800895c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008960:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008964:	f7f7 fe48 	bl	80005f8 <__aeabi_dmul>
 8008968:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800896c:	3501      	adds	r5, #1
 800896e:	1076      	asrs	r6, r6, #1
 8008970:	3708      	adds	r7, #8
 8008972:	2e00      	cmp	r6, #0
 8008974:	d1f0      	bne.n	8008958 <_dtoa_r+0x338>
 8008976:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800897a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800897e:	f7f7 ff65 	bl	800084c <__aeabi_ddiv>
 8008982:	e9cd 0100 	strd	r0, r1, [sp]
 8008986:	e01a      	b.n	80089be <_dtoa_r+0x39e>
 8008988:	2502      	movs	r5, #2
 800898a:	e7a3      	b.n	80088d4 <_dtoa_r+0x2b4>
 800898c:	f000 80a0 	beq.w	8008ad0 <_dtoa_r+0x4b0>
 8008990:	f1ca 0600 	rsb	r6, sl, #0
 8008994:	4b9f      	ldr	r3, [pc, #636]	; (8008c14 <_dtoa_r+0x5f4>)
 8008996:	4fa0      	ldr	r7, [pc, #640]	; (8008c18 <_dtoa_r+0x5f8>)
 8008998:	f006 020f 	and.w	r2, r6, #15
 800899c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80089a8:	f7f7 fe26 	bl	80005f8 <__aeabi_dmul>
 80089ac:	e9cd 0100 	strd	r0, r1, [sp]
 80089b0:	1136      	asrs	r6, r6, #4
 80089b2:	2300      	movs	r3, #0
 80089b4:	2502      	movs	r5, #2
 80089b6:	2e00      	cmp	r6, #0
 80089b8:	d17f      	bne.n	8008aba <_dtoa_r+0x49a>
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1e1      	bne.n	8008982 <_dtoa_r+0x362>
 80089be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	f000 8087 	beq.w	8008ad4 <_dtoa_r+0x4b4>
 80089c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80089ca:	2200      	movs	r2, #0
 80089cc:	4b93      	ldr	r3, [pc, #588]	; (8008c1c <_dtoa_r+0x5fc>)
 80089ce:	4630      	mov	r0, r6
 80089d0:	4639      	mov	r1, r7
 80089d2:	f7f8 f883 	bl	8000adc <__aeabi_dcmplt>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	d07c      	beq.n	8008ad4 <_dtoa_r+0x4b4>
 80089da:	f1b9 0f00 	cmp.w	r9, #0
 80089de:	d079      	beq.n	8008ad4 <_dtoa_r+0x4b4>
 80089e0:	9b02      	ldr	r3, [sp, #8]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	dd35      	ble.n	8008a52 <_dtoa_r+0x432>
 80089e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80089ea:	9308      	str	r3, [sp, #32]
 80089ec:	4639      	mov	r1, r7
 80089ee:	2200      	movs	r2, #0
 80089f0:	4b8b      	ldr	r3, [pc, #556]	; (8008c20 <_dtoa_r+0x600>)
 80089f2:	4630      	mov	r0, r6
 80089f4:	f7f7 fe00 	bl	80005f8 <__aeabi_dmul>
 80089f8:	e9cd 0100 	strd	r0, r1, [sp]
 80089fc:	9f02      	ldr	r7, [sp, #8]
 80089fe:	3501      	adds	r5, #1
 8008a00:	4628      	mov	r0, r5
 8008a02:	f7f7 fd8f 	bl	8000524 <__aeabi_i2d>
 8008a06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a0a:	f7f7 fdf5 	bl	80005f8 <__aeabi_dmul>
 8008a0e:	2200      	movs	r2, #0
 8008a10:	4b84      	ldr	r3, [pc, #528]	; (8008c24 <_dtoa_r+0x604>)
 8008a12:	f7f7 fc3b 	bl	800028c <__adddf3>
 8008a16:	4605      	mov	r5, r0
 8008a18:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008a1c:	2f00      	cmp	r7, #0
 8008a1e:	d15d      	bne.n	8008adc <_dtoa_r+0x4bc>
 8008a20:	2200      	movs	r2, #0
 8008a22:	4b81      	ldr	r3, [pc, #516]	; (8008c28 <_dtoa_r+0x608>)
 8008a24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a28:	f7f7 fc2e 	bl	8000288 <__aeabi_dsub>
 8008a2c:	462a      	mov	r2, r5
 8008a2e:	4633      	mov	r3, r6
 8008a30:	e9cd 0100 	strd	r0, r1, [sp]
 8008a34:	f7f8 f870 	bl	8000b18 <__aeabi_dcmpgt>
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	f040 8288 	bne.w	8008f4e <_dtoa_r+0x92e>
 8008a3e:	462a      	mov	r2, r5
 8008a40:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008a44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a48:	f7f8 f848 	bl	8000adc <__aeabi_dcmplt>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	f040 827c 	bne.w	8008f4a <_dtoa_r+0x92a>
 8008a52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a56:	e9cd 2300 	strd	r2, r3, [sp]
 8008a5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f2c0 8150 	blt.w	8008d02 <_dtoa_r+0x6e2>
 8008a62:	f1ba 0f0e 	cmp.w	sl, #14
 8008a66:	f300 814c 	bgt.w	8008d02 <_dtoa_r+0x6e2>
 8008a6a:	4b6a      	ldr	r3, [pc, #424]	; (8008c14 <_dtoa_r+0x5f4>)
 8008a6c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008a70:	ed93 7b00 	vldr	d7, [r3]
 8008a74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008a7c:	f280 80d8 	bge.w	8008c30 <_dtoa_r+0x610>
 8008a80:	f1b9 0f00 	cmp.w	r9, #0
 8008a84:	f300 80d4 	bgt.w	8008c30 <_dtoa_r+0x610>
 8008a88:	f040 825e 	bne.w	8008f48 <_dtoa_r+0x928>
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	4b66      	ldr	r3, [pc, #408]	; (8008c28 <_dtoa_r+0x608>)
 8008a90:	ec51 0b17 	vmov	r0, r1, d7
 8008a94:	f7f7 fdb0 	bl	80005f8 <__aeabi_dmul>
 8008a98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a9c:	f7f8 f832 	bl	8000b04 <__aeabi_dcmpge>
 8008aa0:	464f      	mov	r7, r9
 8008aa2:	464e      	mov	r6, r9
 8008aa4:	2800      	cmp	r0, #0
 8008aa6:	f040 8234 	bne.w	8008f12 <_dtoa_r+0x8f2>
 8008aaa:	2331      	movs	r3, #49	; 0x31
 8008aac:	f10b 0501 	add.w	r5, fp, #1
 8008ab0:	f88b 3000 	strb.w	r3, [fp]
 8008ab4:	f10a 0a01 	add.w	sl, sl, #1
 8008ab8:	e22f      	b.n	8008f1a <_dtoa_r+0x8fa>
 8008aba:	07f2      	lsls	r2, r6, #31
 8008abc:	d505      	bpl.n	8008aca <_dtoa_r+0x4aa>
 8008abe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ac2:	f7f7 fd99 	bl	80005f8 <__aeabi_dmul>
 8008ac6:	3501      	adds	r5, #1
 8008ac8:	2301      	movs	r3, #1
 8008aca:	1076      	asrs	r6, r6, #1
 8008acc:	3708      	adds	r7, #8
 8008ace:	e772      	b.n	80089b6 <_dtoa_r+0x396>
 8008ad0:	2502      	movs	r5, #2
 8008ad2:	e774      	b.n	80089be <_dtoa_r+0x39e>
 8008ad4:	f8cd a020 	str.w	sl, [sp, #32]
 8008ad8:	464f      	mov	r7, r9
 8008ada:	e791      	b.n	8008a00 <_dtoa_r+0x3e0>
 8008adc:	4b4d      	ldr	r3, [pc, #308]	; (8008c14 <_dtoa_r+0x5f4>)
 8008ade:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ae2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008ae6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d047      	beq.n	8008b7c <_dtoa_r+0x55c>
 8008aec:	4602      	mov	r2, r0
 8008aee:	460b      	mov	r3, r1
 8008af0:	2000      	movs	r0, #0
 8008af2:	494e      	ldr	r1, [pc, #312]	; (8008c2c <_dtoa_r+0x60c>)
 8008af4:	f7f7 feaa 	bl	800084c <__aeabi_ddiv>
 8008af8:	462a      	mov	r2, r5
 8008afa:	4633      	mov	r3, r6
 8008afc:	f7f7 fbc4 	bl	8000288 <__aeabi_dsub>
 8008b00:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008b04:	465d      	mov	r5, fp
 8008b06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b0a:	f7f8 f825 	bl	8000b58 <__aeabi_d2iz>
 8008b0e:	4606      	mov	r6, r0
 8008b10:	f7f7 fd08 	bl	8000524 <__aeabi_i2d>
 8008b14:	4602      	mov	r2, r0
 8008b16:	460b      	mov	r3, r1
 8008b18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b1c:	f7f7 fbb4 	bl	8000288 <__aeabi_dsub>
 8008b20:	3630      	adds	r6, #48	; 0x30
 8008b22:	f805 6b01 	strb.w	r6, [r5], #1
 8008b26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008b2a:	e9cd 0100 	strd	r0, r1, [sp]
 8008b2e:	f7f7 ffd5 	bl	8000adc <__aeabi_dcmplt>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d163      	bne.n	8008bfe <_dtoa_r+0x5de>
 8008b36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b3a:	2000      	movs	r0, #0
 8008b3c:	4937      	ldr	r1, [pc, #220]	; (8008c1c <_dtoa_r+0x5fc>)
 8008b3e:	f7f7 fba3 	bl	8000288 <__aeabi_dsub>
 8008b42:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008b46:	f7f7 ffc9 	bl	8000adc <__aeabi_dcmplt>
 8008b4a:	2800      	cmp	r0, #0
 8008b4c:	f040 80b7 	bne.w	8008cbe <_dtoa_r+0x69e>
 8008b50:	eba5 030b 	sub.w	r3, r5, fp
 8008b54:	429f      	cmp	r7, r3
 8008b56:	f77f af7c 	ble.w	8008a52 <_dtoa_r+0x432>
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	4b30      	ldr	r3, [pc, #192]	; (8008c20 <_dtoa_r+0x600>)
 8008b5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b62:	f7f7 fd49 	bl	80005f8 <__aeabi_dmul>
 8008b66:	2200      	movs	r2, #0
 8008b68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008b6c:	4b2c      	ldr	r3, [pc, #176]	; (8008c20 <_dtoa_r+0x600>)
 8008b6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b72:	f7f7 fd41 	bl	80005f8 <__aeabi_dmul>
 8008b76:	e9cd 0100 	strd	r0, r1, [sp]
 8008b7a:	e7c4      	b.n	8008b06 <_dtoa_r+0x4e6>
 8008b7c:	462a      	mov	r2, r5
 8008b7e:	4633      	mov	r3, r6
 8008b80:	f7f7 fd3a 	bl	80005f8 <__aeabi_dmul>
 8008b84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008b88:	eb0b 0507 	add.w	r5, fp, r7
 8008b8c:	465e      	mov	r6, fp
 8008b8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b92:	f7f7 ffe1 	bl	8000b58 <__aeabi_d2iz>
 8008b96:	4607      	mov	r7, r0
 8008b98:	f7f7 fcc4 	bl	8000524 <__aeabi_i2d>
 8008b9c:	3730      	adds	r7, #48	; 0x30
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ba6:	f7f7 fb6f 	bl	8000288 <__aeabi_dsub>
 8008baa:	f806 7b01 	strb.w	r7, [r6], #1
 8008bae:	42ae      	cmp	r6, r5
 8008bb0:	e9cd 0100 	strd	r0, r1, [sp]
 8008bb4:	f04f 0200 	mov.w	r2, #0
 8008bb8:	d126      	bne.n	8008c08 <_dtoa_r+0x5e8>
 8008bba:	4b1c      	ldr	r3, [pc, #112]	; (8008c2c <_dtoa_r+0x60c>)
 8008bbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008bc0:	f7f7 fb64 	bl	800028c <__adddf3>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bcc:	f7f7 ffa4 	bl	8000b18 <__aeabi_dcmpgt>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	d174      	bne.n	8008cbe <_dtoa_r+0x69e>
 8008bd4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008bd8:	2000      	movs	r0, #0
 8008bda:	4914      	ldr	r1, [pc, #80]	; (8008c2c <_dtoa_r+0x60c>)
 8008bdc:	f7f7 fb54 	bl	8000288 <__aeabi_dsub>
 8008be0:	4602      	mov	r2, r0
 8008be2:	460b      	mov	r3, r1
 8008be4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008be8:	f7f7 ff78 	bl	8000adc <__aeabi_dcmplt>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	f43f af30 	beq.w	8008a52 <_dtoa_r+0x432>
 8008bf2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008bf6:	2b30      	cmp	r3, #48	; 0x30
 8008bf8:	f105 32ff 	add.w	r2, r5, #4294967295
 8008bfc:	d002      	beq.n	8008c04 <_dtoa_r+0x5e4>
 8008bfe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008c02:	e04a      	b.n	8008c9a <_dtoa_r+0x67a>
 8008c04:	4615      	mov	r5, r2
 8008c06:	e7f4      	b.n	8008bf2 <_dtoa_r+0x5d2>
 8008c08:	4b05      	ldr	r3, [pc, #20]	; (8008c20 <_dtoa_r+0x600>)
 8008c0a:	f7f7 fcf5 	bl	80005f8 <__aeabi_dmul>
 8008c0e:	e9cd 0100 	strd	r0, r1, [sp]
 8008c12:	e7bc      	b.n	8008b8e <_dtoa_r+0x56e>
 8008c14:	08009df8 	.word	0x08009df8
 8008c18:	08009dd0 	.word	0x08009dd0
 8008c1c:	3ff00000 	.word	0x3ff00000
 8008c20:	40240000 	.word	0x40240000
 8008c24:	401c0000 	.word	0x401c0000
 8008c28:	40140000 	.word	0x40140000
 8008c2c:	3fe00000 	.word	0x3fe00000
 8008c30:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008c34:	465d      	mov	r5, fp
 8008c36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c3a:	4630      	mov	r0, r6
 8008c3c:	4639      	mov	r1, r7
 8008c3e:	f7f7 fe05 	bl	800084c <__aeabi_ddiv>
 8008c42:	f7f7 ff89 	bl	8000b58 <__aeabi_d2iz>
 8008c46:	4680      	mov	r8, r0
 8008c48:	f7f7 fc6c 	bl	8000524 <__aeabi_i2d>
 8008c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c50:	f7f7 fcd2 	bl	80005f8 <__aeabi_dmul>
 8008c54:	4602      	mov	r2, r0
 8008c56:	460b      	mov	r3, r1
 8008c58:	4630      	mov	r0, r6
 8008c5a:	4639      	mov	r1, r7
 8008c5c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008c60:	f7f7 fb12 	bl	8000288 <__aeabi_dsub>
 8008c64:	f805 6b01 	strb.w	r6, [r5], #1
 8008c68:	eba5 060b 	sub.w	r6, r5, fp
 8008c6c:	45b1      	cmp	r9, r6
 8008c6e:	4602      	mov	r2, r0
 8008c70:	460b      	mov	r3, r1
 8008c72:	d139      	bne.n	8008ce8 <_dtoa_r+0x6c8>
 8008c74:	f7f7 fb0a 	bl	800028c <__adddf3>
 8008c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	460f      	mov	r7, r1
 8008c80:	f7f7 ff4a 	bl	8000b18 <__aeabi_dcmpgt>
 8008c84:	b9c8      	cbnz	r0, 8008cba <_dtoa_r+0x69a>
 8008c86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c8a:	4630      	mov	r0, r6
 8008c8c:	4639      	mov	r1, r7
 8008c8e:	f7f7 ff1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c92:	b110      	cbz	r0, 8008c9a <_dtoa_r+0x67a>
 8008c94:	f018 0f01 	tst.w	r8, #1
 8008c98:	d10f      	bne.n	8008cba <_dtoa_r+0x69a>
 8008c9a:	9904      	ldr	r1, [sp, #16]
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f000 facc 	bl	800923a <_Bfree>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ca6:	702b      	strb	r3, [r5, #0]
 8008ca8:	f10a 0301 	add.w	r3, sl, #1
 8008cac:	6013      	str	r3, [r2, #0]
 8008cae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	f000 8241 	beq.w	8009138 <_dtoa_r+0xb18>
 8008cb6:	601d      	str	r5, [r3, #0]
 8008cb8:	e23e      	b.n	8009138 <_dtoa_r+0xb18>
 8008cba:	f8cd a020 	str.w	sl, [sp, #32]
 8008cbe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008cc2:	2a39      	cmp	r2, #57	; 0x39
 8008cc4:	f105 33ff 	add.w	r3, r5, #4294967295
 8008cc8:	d108      	bne.n	8008cdc <_dtoa_r+0x6bc>
 8008cca:	459b      	cmp	fp, r3
 8008ccc:	d10a      	bne.n	8008ce4 <_dtoa_r+0x6c4>
 8008cce:	9b08      	ldr	r3, [sp, #32]
 8008cd0:	3301      	adds	r3, #1
 8008cd2:	9308      	str	r3, [sp, #32]
 8008cd4:	2330      	movs	r3, #48	; 0x30
 8008cd6:	f88b 3000 	strb.w	r3, [fp]
 8008cda:	465b      	mov	r3, fp
 8008cdc:	781a      	ldrb	r2, [r3, #0]
 8008cde:	3201      	adds	r2, #1
 8008ce0:	701a      	strb	r2, [r3, #0]
 8008ce2:	e78c      	b.n	8008bfe <_dtoa_r+0x5de>
 8008ce4:	461d      	mov	r5, r3
 8008ce6:	e7ea      	b.n	8008cbe <_dtoa_r+0x69e>
 8008ce8:	2200      	movs	r2, #0
 8008cea:	4b9b      	ldr	r3, [pc, #620]	; (8008f58 <_dtoa_r+0x938>)
 8008cec:	f7f7 fc84 	bl	80005f8 <__aeabi_dmul>
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	4606      	mov	r6, r0
 8008cf6:	460f      	mov	r7, r1
 8008cf8:	f7f7 fee6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	d09a      	beq.n	8008c36 <_dtoa_r+0x616>
 8008d00:	e7cb      	b.n	8008c9a <_dtoa_r+0x67a>
 8008d02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d04:	2a00      	cmp	r2, #0
 8008d06:	f000 808b 	beq.w	8008e20 <_dtoa_r+0x800>
 8008d0a:	9a06      	ldr	r2, [sp, #24]
 8008d0c:	2a01      	cmp	r2, #1
 8008d0e:	dc6e      	bgt.n	8008dee <_dtoa_r+0x7ce>
 8008d10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008d12:	2a00      	cmp	r2, #0
 8008d14:	d067      	beq.n	8008de6 <_dtoa_r+0x7c6>
 8008d16:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d1a:	9f07      	ldr	r7, [sp, #28]
 8008d1c:	9d05      	ldr	r5, [sp, #20]
 8008d1e:	9a05      	ldr	r2, [sp, #20]
 8008d20:	2101      	movs	r1, #1
 8008d22:	441a      	add	r2, r3
 8008d24:	4620      	mov	r0, r4
 8008d26:	9205      	str	r2, [sp, #20]
 8008d28:	4498      	add	r8, r3
 8008d2a:	f000 fb26 	bl	800937a <__i2b>
 8008d2e:	4606      	mov	r6, r0
 8008d30:	2d00      	cmp	r5, #0
 8008d32:	dd0c      	ble.n	8008d4e <_dtoa_r+0x72e>
 8008d34:	f1b8 0f00 	cmp.w	r8, #0
 8008d38:	dd09      	ble.n	8008d4e <_dtoa_r+0x72e>
 8008d3a:	4545      	cmp	r5, r8
 8008d3c:	9a05      	ldr	r2, [sp, #20]
 8008d3e:	462b      	mov	r3, r5
 8008d40:	bfa8      	it	ge
 8008d42:	4643      	movge	r3, r8
 8008d44:	1ad2      	subs	r2, r2, r3
 8008d46:	9205      	str	r2, [sp, #20]
 8008d48:	1aed      	subs	r5, r5, r3
 8008d4a:	eba8 0803 	sub.w	r8, r8, r3
 8008d4e:	9b07      	ldr	r3, [sp, #28]
 8008d50:	b1eb      	cbz	r3, 8008d8e <_dtoa_r+0x76e>
 8008d52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d067      	beq.n	8008e28 <_dtoa_r+0x808>
 8008d58:	b18f      	cbz	r7, 8008d7e <_dtoa_r+0x75e>
 8008d5a:	4631      	mov	r1, r6
 8008d5c:	463a      	mov	r2, r7
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f000 fbaa 	bl	80094b8 <__pow5mult>
 8008d64:	9a04      	ldr	r2, [sp, #16]
 8008d66:	4601      	mov	r1, r0
 8008d68:	4606      	mov	r6, r0
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	f000 fb0e 	bl	800938c <__multiply>
 8008d70:	9904      	ldr	r1, [sp, #16]
 8008d72:	9008      	str	r0, [sp, #32]
 8008d74:	4620      	mov	r0, r4
 8008d76:	f000 fa60 	bl	800923a <_Bfree>
 8008d7a:	9b08      	ldr	r3, [sp, #32]
 8008d7c:	9304      	str	r3, [sp, #16]
 8008d7e:	9b07      	ldr	r3, [sp, #28]
 8008d80:	1bda      	subs	r2, r3, r7
 8008d82:	d004      	beq.n	8008d8e <_dtoa_r+0x76e>
 8008d84:	9904      	ldr	r1, [sp, #16]
 8008d86:	4620      	mov	r0, r4
 8008d88:	f000 fb96 	bl	80094b8 <__pow5mult>
 8008d8c:	9004      	str	r0, [sp, #16]
 8008d8e:	2101      	movs	r1, #1
 8008d90:	4620      	mov	r0, r4
 8008d92:	f000 faf2 	bl	800937a <__i2b>
 8008d96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d98:	4607      	mov	r7, r0
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	f000 81d0 	beq.w	8009140 <_dtoa_r+0xb20>
 8008da0:	461a      	mov	r2, r3
 8008da2:	4601      	mov	r1, r0
 8008da4:	4620      	mov	r0, r4
 8008da6:	f000 fb87 	bl	80094b8 <__pow5mult>
 8008daa:	9b06      	ldr	r3, [sp, #24]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	4607      	mov	r7, r0
 8008db0:	dc40      	bgt.n	8008e34 <_dtoa_r+0x814>
 8008db2:	9b00      	ldr	r3, [sp, #0]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d139      	bne.n	8008e2c <_dtoa_r+0x80c>
 8008db8:	9b01      	ldr	r3, [sp, #4]
 8008dba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d136      	bne.n	8008e30 <_dtoa_r+0x810>
 8008dc2:	9b01      	ldr	r3, [sp, #4]
 8008dc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008dc8:	0d1b      	lsrs	r3, r3, #20
 8008dca:	051b      	lsls	r3, r3, #20
 8008dcc:	b12b      	cbz	r3, 8008dda <_dtoa_r+0x7ba>
 8008dce:	9b05      	ldr	r3, [sp, #20]
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	9305      	str	r3, [sp, #20]
 8008dd4:	f108 0801 	add.w	r8, r8, #1
 8008dd8:	2301      	movs	r3, #1
 8008dda:	9307      	str	r3, [sp, #28]
 8008ddc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d12a      	bne.n	8008e38 <_dtoa_r+0x818>
 8008de2:	2001      	movs	r0, #1
 8008de4:	e030      	b.n	8008e48 <_dtoa_r+0x828>
 8008de6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008de8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008dec:	e795      	b.n	8008d1a <_dtoa_r+0x6fa>
 8008dee:	9b07      	ldr	r3, [sp, #28]
 8008df0:	f109 37ff 	add.w	r7, r9, #4294967295
 8008df4:	42bb      	cmp	r3, r7
 8008df6:	bfbf      	itttt	lt
 8008df8:	9b07      	ldrlt	r3, [sp, #28]
 8008dfa:	9707      	strlt	r7, [sp, #28]
 8008dfc:	1afa      	sublt	r2, r7, r3
 8008dfe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008e00:	bfbb      	ittet	lt
 8008e02:	189b      	addlt	r3, r3, r2
 8008e04:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008e06:	1bdf      	subge	r7, r3, r7
 8008e08:	2700      	movlt	r7, #0
 8008e0a:	f1b9 0f00 	cmp.w	r9, #0
 8008e0e:	bfb5      	itete	lt
 8008e10:	9b05      	ldrlt	r3, [sp, #20]
 8008e12:	9d05      	ldrge	r5, [sp, #20]
 8008e14:	eba3 0509 	sublt.w	r5, r3, r9
 8008e18:	464b      	movge	r3, r9
 8008e1a:	bfb8      	it	lt
 8008e1c:	2300      	movlt	r3, #0
 8008e1e:	e77e      	b.n	8008d1e <_dtoa_r+0x6fe>
 8008e20:	9f07      	ldr	r7, [sp, #28]
 8008e22:	9d05      	ldr	r5, [sp, #20]
 8008e24:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008e26:	e783      	b.n	8008d30 <_dtoa_r+0x710>
 8008e28:	9a07      	ldr	r2, [sp, #28]
 8008e2a:	e7ab      	b.n	8008d84 <_dtoa_r+0x764>
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	e7d4      	b.n	8008dda <_dtoa_r+0x7ba>
 8008e30:	9b00      	ldr	r3, [sp, #0]
 8008e32:	e7d2      	b.n	8008dda <_dtoa_r+0x7ba>
 8008e34:	2300      	movs	r3, #0
 8008e36:	9307      	str	r3, [sp, #28]
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008e3e:	6918      	ldr	r0, [r3, #16]
 8008e40:	f000 fa4d 	bl	80092de <__hi0bits>
 8008e44:	f1c0 0020 	rsb	r0, r0, #32
 8008e48:	4440      	add	r0, r8
 8008e4a:	f010 001f 	ands.w	r0, r0, #31
 8008e4e:	d047      	beq.n	8008ee0 <_dtoa_r+0x8c0>
 8008e50:	f1c0 0320 	rsb	r3, r0, #32
 8008e54:	2b04      	cmp	r3, #4
 8008e56:	dd3b      	ble.n	8008ed0 <_dtoa_r+0x8b0>
 8008e58:	9b05      	ldr	r3, [sp, #20]
 8008e5a:	f1c0 001c 	rsb	r0, r0, #28
 8008e5e:	4403      	add	r3, r0
 8008e60:	9305      	str	r3, [sp, #20]
 8008e62:	4405      	add	r5, r0
 8008e64:	4480      	add	r8, r0
 8008e66:	9b05      	ldr	r3, [sp, #20]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	dd05      	ble.n	8008e78 <_dtoa_r+0x858>
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	9904      	ldr	r1, [sp, #16]
 8008e70:	4620      	mov	r0, r4
 8008e72:	f000 fb6f 	bl	8009554 <__lshift>
 8008e76:	9004      	str	r0, [sp, #16]
 8008e78:	f1b8 0f00 	cmp.w	r8, #0
 8008e7c:	dd05      	ble.n	8008e8a <_dtoa_r+0x86a>
 8008e7e:	4639      	mov	r1, r7
 8008e80:	4642      	mov	r2, r8
 8008e82:	4620      	mov	r0, r4
 8008e84:	f000 fb66 	bl	8009554 <__lshift>
 8008e88:	4607      	mov	r7, r0
 8008e8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e8c:	b353      	cbz	r3, 8008ee4 <_dtoa_r+0x8c4>
 8008e8e:	4639      	mov	r1, r7
 8008e90:	9804      	ldr	r0, [sp, #16]
 8008e92:	f000 fbb3 	bl	80095fc <__mcmp>
 8008e96:	2800      	cmp	r0, #0
 8008e98:	da24      	bge.n	8008ee4 <_dtoa_r+0x8c4>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	220a      	movs	r2, #10
 8008e9e:	9904      	ldr	r1, [sp, #16]
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	f000 f9e1 	bl	8009268 <__multadd>
 8008ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ea8:	9004      	str	r0, [sp, #16]
 8008eaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	f000 814d 	beq.w	800914e <_dtoa_r+0xb2e>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	4631      	mov	r1, r6
 8008eb8:	220a      	movs	r2, #10
 8008eba:	4620      	mov	r0, r4
 8008ebc:	f000 f9d4 	bl	8009268 <__multadd>
 8008ec0:	9b02      	ldr	r3, [sp, #8]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	4606      	mov	r6, r0
 8008ec6:	dc4f      	bgt.n	8008f68 <_dtoa_r+0x948>
 8008ec8:	9b06      	ldr	r3, [sp, #24]
 8008eca:	2b02      	cmp	r3, #2
 8008ecc:	dd4c      	ble.n	8008f68 <_dtoa_r+0x948>
 8008ece:	e011      	b.n	8008ef4 <_dtoa_r+0x8d4>
 8008ed0:	d0c9      	beq.n	8008e66 <_dtoa_r+0x846>
 8008ed2:	9a05      	ldr	r2, [sp, #20]
 8008ed4:	331c      	adds	r3, #28
 8008ed6:	441a      	add	r2, r3
 8008ed8:	9205      	str	r2, [sp, #20]
 8008eda:	441d      	add	r5, r3
 8008edc:	4498      	add	r8, r3
 8008ede:	e7c2      	b.n	8008e66 <_dtoa_r+0x846>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	e7f6      	b.n	8008ed2 <_dtoa_r+0x8b2>
 8008ee4:	f1b9 0f00 	cmp.w	r9, #0
 8008ee8:	dc38      	bgt.n	8008f5c <_dtoa_r+0x93c>
 8008eea:	9b06      	ldr	r3, [sp, #24]
 8008eec:	2b02      	cmp	r3, #2
 8008eee:	dd35      	ble.n	8008f5c <_dtoa_r+0x93c>
 8008ef0:	f8cd 9008 	str.w	r9, [sp, #8]
 8008ef4:	9b02      	ldr	r3, [sp, #8]
 8008ef6:	b963      	cbnz	r3, 8008f12 <_dtoa_r+0x8f2>
 8008ef8:	4639      	mov	r1, r7
 8008efa:	2205      	movs	r2, #5
 8008efc:	4620      	mov	r0, r4
 8008efe:	f000 f9b3 	bl	8009268 <__multadd>
 8008f02:	4601      	mov	r1, r0
 8008f04:	4607      	mov	r7, r0
 8008f06:	9804      	ldr	r0, [sp, #16]
 8008f08:	f000 fb78 	bl	80095fc <__mcmp>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	f73f adcc 	bgt.w	8008aaa <_dtoa_r+0x48a>
 8008f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f14:	465d      	mov	r5, fp
 8008f16:	ea6f 0a03 	mvn.w	sl, r3
 8008f1a:	f04f 0900 	mov.w	r9, #0
 8008f1e:	4639      	mov	r1, r7
 8008f20:	4620      	mov	r0, r4
 8008f22:	f000 f98a 	bl	800923a <_Bfree>
 8008f26:	2e00      	cmp	r6, #0
 8008f28:	f43f aeb7 	beq.w	8008c9a <_dtoa_r+0x67a>
 8008f2c:	f1b9 0f00 	cmp.w	r9, #0
 8008f30:	d005      	beq.n	8008f3e <_dtoa_r+0x91e>
 8008f32:	45b1      	cmp	r9, r6
 8008f34:	d003      	beq.n	8008f3e <_dtoa_r+0x91e>
 8008f36:	4649      	mov	r1, r9
 8008f38:	4620      	mov	r0, r4
 8008f3a:	f000 f97e 	bl	800923a <_Bfree>
 8008f3e:	4631      	mov	r1, r6
 8008f40:	4620      	mov	r0, r4
 8008f42:	f000 f97a 	bl	800923a <_Bfree>
 8008f46:	e6a8      	b.n	8008c9a <_dtoa_r+0x67a>
 8008f48:	2700      	movs	r7, #0
 8008f4a:	463e      	mov	r6, r7
 8008f4c:	e7e1      	b.n	8008f12 <_dtoa_r+0x8f2>
 8008f4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008f52:	463e      	mov	r6, r7
 8008f54:	e5a9      	b.n	8008aaa <_dtoa_r+0x48a>
 8008f56:	bf00      	nop
 8008f58:	40240000 	.word	0x40240000
 8008f5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f5e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	f000 80fa 	beq.w	800915c <_dtoa_r+0xb3c>
 8008f68:	2d00      	cmp	r5, #0
 8008f6a:	dd05      	ble.n	8008f78 <_dtoa_r+0x958>
 8008f6c:	4631      	mov	r1, r6
 8008f6e:	462a      	mov	r2, r5
 8008f70:	4620      	mov	r0, r4
 8008f72:	f000 faef 	bl	8009554 <__lshift>
 8008f76:	4606      	mov	r6, r0
 8008f78:	9b07      	ldr	r3, [sp, #28]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d04c      	beq.n	8009018 <_dtoa_r+0x9f8>
 8008f7e:	6871      	ldr	r1, [r6, #4]
 8008f80:	4620      	mov	r0, r4
 8008f82:	f000 f926 	bl	80091d2 <_Balloc>
 8008f86:	6932      	ldr	r2, [r6, #16]
 8008f88:	3202      	adds	r2, #2
 8008f8a:	4605      	mov	r5, r0
 8008f8c:	0092      	lsls	r2, r2, #2
 8008f8e:	f106 010c 	add.w	r1, r6, #12
 8008f92:	300c      	adds	r0, #12
 8008f94:	f000 f912 	bl	80091bc <memcpy>
 8008f98:	2201      	movs	r2, #1
 8008f9a:	4629      	mov	r1, r5
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	f000 fad9 	bl	8009554 <__lshift>
 8008fa2:	9b00      	ldr	r3, [sp, #0]
 8008fa4:	f8cd b014 	str.w	fp, [sp, #20]
 8008fa8:	f003 0301 	and.w	r3, r3, #1
 8008fac:	46b1      	mov	r9, r6
 8008fae:	9307      	str	r3, [sp, #28]
 8008fb0:	4606      	mov	r6, r0
 8008fb2:	4639      	mov	r1, r7
 8008fb4:	9804      	ldr	r0, [sp, #16]
 8008fb6:	f7ff faa5 	bl	8008504 <quorem>
 8008fba:	4649      	mov	r1, r9
 8008fbc:	4605      	mov	r5, r0
 8008fbe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008fc2:	9804      	ldr	r0, [sp, #16]
 8008fc4:	f000 fb1a 	bl	80095fc <__mcmp>
 8008fc8:	4632      	mov	r2, r6
 8008fca:	9000      	str	r0, [sp, #0]
 8008fcc:	4639      	mov	r1, r7
 8008fce:	4620      	mov	r0, r4
 8008fd0:	f000 fb2e 	bl	8009630 <__mdiff>
 8008fd4:	68c3      	ldr	r3, [r0, #12]
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	bb03      	cbnz	r3, 800901c <_dtoa_r+0x9fc>
 8008fda:	4601      	mov	r1, r0
 8008fdc:	9008      	str	r0, [sp, #32]
 8008fde:	9804      	ldr	r0, [sp, #16]
 8008fe0:	f000 fb0c 	bl	80095fc <__mcmp>
 8008fe4:	9a08      	ldr	r2, [sp, #32]
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	4611      	mov	r1, r2
 8008fea:	4620      	mov	r0, r4
 8008fec:	9308      	str	r3, [sp, #32]
 8008fee:	f000 f924 	bl	800923a <_Bfree>
 8008ff2:	9b08      	ldr	r3, [sp, #32]
 8008ff4:	b9a3      	cbnz	r3, 8009020 <_dtoa_r+0xa00>
 8008ff6:	9a06      	ldr	r2, [sp, #24]
 8008ff8:	b992      	cbnz	r2, 8009020 <_dtoa_r+0xa00>
 8008ffa:	9a07      	ldr	r2, [sp, #28]
 8008ffc:	b982      	cbnz	r2, 8009020 <_dtoa_r+0xa00>
 8008ffe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009002:	d029      	beq.n	8009058 <_dtoa_r+0xa38>
 8009004:	9b00      	ldr	r3, [sp, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	dd01      	ble.n	800900e <_dtoa_r+0x9ee>
 800900a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800900e:	9b05      	ldr	r3, [sp, #20]
 8009010:	1c5d      	adds	r5, r3, #1
 8009012:	f883 8000 	strb.w	r8, [r3]
 8009016:	e782      	b.n	8008f1e <_dtoa_r+0x8fe>
 8009018:	4630      	mov	r0, r6
 800901a:	e7c2      	b.n	8008fa2 <_dtoa_r+0x982>
 800901c:	2301      	movs	r3, #1
 800901e:	e7e3      	b.n	8008fe8 <_dtoa_r+0x9c8>
 8009020:	9a00      	ldr	r2, [sp, #0]
 8009022:	2a00      	cmp	r2, #0
 8009024:	db04      	blt.n	8009030 <_dtoa_r+0xa10>
 8009026:	d125      	bne.n	8009074 <_dtoa_r+0xa54>
 8009028:	9a06      	ldr	r2, [sp, #24]
 800902a:	bb1a      	cbnz	r2, 8009074 <_dtoa_r+0xa54>
 800902c:	9a07      	ldr	r2, [sp, #28]
 800902e:	bb0a      	cbnz	r2, 8009074 <_dtoa_r+0xa54>
 8009030:	2b00      	cmp	r3, #0
 8009032:	ddec      	ble.n	800900e <_dtoa_r+0x9ee>
 8009034:	2201      	movs	r2, #1
 8009036:	9904      	ldr	r1, [sp, #16]
 8009038:	4620      	mov	r0, r4
 800903a:	f000 fa8b 	bl	8009554 <__lshift>
 800903e:	4639      	mov	r1, r7
 8009040:	9004      	str	r0, [sp, #16]
 8009042:	f000 fadb 	bl	80095fc <__mcmp>
 8009046:	2800      	cmp	r0, #0
 8009048:	dc03      	bgt.n	8009052 <_dtoa_r+0xa32>
 800904a:	d1e0      	bne.n	800900e <_dtoa_r+0x9ee>
 800904c:	f018 0f01 	tst.w	r8, #1
 8009050:	d0dd      	beq.n	800900e <_dtoa_r+0x9ee>
 8009052:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009056:	d1d8      	bne.n	800900a <_dtoa_r+0x9ea>
 8009058:	9b05      	ldr	r3, [sp, #20]
 800905a:	9a05      	ldr	r2, [sp, #20]
 800905c:	1c5d      	adds	r5, r3, #1
 800905e:	2339      	movs	r3, #57	; 0x39
 8009060:	7013      	strb	r3, [r2, #0]
 8009062:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009066:	2b39      	cmp	r3, #57	; 0x39
 8009068:	f105 32ff 	add.w	r2, r5, #4294967295
 800906c:	d04f      	beq.n	800910e <_dtoa_r+0xaee>
 800906e:	3301      	adds	r3, #1
 8009070:	7013      	strb	r3, [r2, #0]
 8009072:	e754      	b.n	8008f1e <_dtoa_r+0x8fe>
 8009074:	9a05      	ldr	r2, [sp, #20]
 8009076:	2b00      	cmp	r3, #0
 8009078:	f102 0501 	add.w	r5, r2, #1
 800907c:	dd06      	ble.n	800908c <_dtoa_r+0xa6c>
 800907e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009082:	d0e9      	beq.n	8009058 <_dtoa_r+0xa38>
 8009084:	f108 0801 	add.w	r8, r8, #1
 8009088:	9b05      	ldr	r3, [sp, #20]
 800908a:	e7c2      	b.n	8009012 <_dtoa_r+0x9f2>
 800908c:	9a02      	ldr	r2, [sp, #8]
 800908e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009092:	eba5 030b 	sub.w	r3, r5, fp
 8009096:	4293      	cmp	r3, r2
 8009098:	d021      	beq.n	80090de <_dtoa_r+0xabe>
 800909a:	2300      	movs	r3, #0
 800909c:	220a      	movs	r2, #10
 800909e:	9904      	ldr	r1, [sp, #16]
 80090a0:	4620      	mov	r0, r4
 80090a2:	f000 f8e1 	bl	8009268 <__multadd>
 80090a6:	45b1      	cmp	r9, r6
 80090a8:	9004      	str	r0, [sp, #16]
 80090aa:	f04f 0300 	mov.w	r3, #0
 80090ae:	f04f 020a 	mov.w	r2, #10
 80090b2:	4649      	mov	r1, r9
 80090b4:	4620      	mov	r0, r4
 80090b6:	d105      	bne.n	80090c4 <_dtoa_r+0xaa4>
 80090b8:	f000 f8d6 	bl	8009268 <__multadd>
 80090bc:	4681      	mov	r9, r0
 80090be:	4606      	mov	r6, r0
 80090c0:	9505      	str	r5, [sp, #20]
 80090c2:	e776      	b.n	8008fb2 <_dtoa_r+0x992>
 80090c4:	f000 f8d0 	bl	8009268 <__multadd>
 80090c8:	4631      	mov	r1, r6
 80090ca:	4681      	mov	r9, r0
 80090cc:	2300      	movs	r3, #0
 80090ce:	220a      	movs	r2, #10
 80090d0:	4620      	mov	r0, r4
 80090d2:	f000 f8c9 	bl	8009268 <__multadd>
 80090d6:	4606      	mov	r6, r0
 80090d8:	e7f2      	b.n	80090c0 <_dtoa_r+0xaa0>
 80090da:	f04f 0900 	mov.w	r9, #0
 80090de:	2201      	movs	r2, #1
 80090e0:	9904      	ldr	r1, [sp, #16]
 80090e2:	4620      	mov	r0, r4
 80090e4:	f000 fa36 	bl	8009554 <__lshift>
 80090e8:	4639      	mov	r1, r7
 80090ea:	9004      	str	r0, [sp, #16]
 80090ec:	f000 fa86 	bl	80095fc <__mcmp>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	dcb6      	bgt.n	8009062 <_dtoa_r+0xa42>
 80090f4:	d102      	bne.n	80090fc <_dtoa_r+0xadc>
 80090f6:	f018 0f01 	tst.w	r8, #1
 80090fa:	d1b2      	bne.n	8009062 <_dtoa_r+0xa42>
 80090fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009100:	2b30      	cmp	r3, #48	; 0x30
 8009102:	f105 32ff 	add.w	r2, r5, #4294967295
 8009106:	f47f af0a 	bne.w	8008f1e <_dtoa_r+0x8fe>
 800910a:	4615      	mov	r5, r2
 800910c:	e7f6      	b.n	80090fc <_dtoa_r+0xadc>
 800910e:	4593      	cmp	fp, r2
 8009110:	d105      	bne.n	800911e <_dtoa_r+0xafe>
 8009112:	2331      	movs	r3, #49	; 0x31
 8009114:	f10a 0a01 	add.w	sl, sl, #1
 8009118:	f88b 3000 	strb.w	r3, [fp]
 800911c:	e6ff      	b.n	8008f1e <_dtoa_r+0x8fe>
 800911e:	4615      	mov	r5, r2
 8009120:	e79f      	b.n	8009062 <_dtoa_r+0xa42>
 8009122:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009188 <_dtoa_r+0xb68>
 8009126:	e007      	b.n	8009138 <_dtoa_r+0xb18>
 8009128:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800912a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800918c <_dtoa_r+0xb6c>
 800912e:	b11b      	cbz	r3, 8009138 <_dtoa_r+0xb18>
 8009130:	f10b 0308 	add.w	r3, fp, #8
 8009134:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009136:	6013      	str	r3, [r2, #0]
 8009138:	4658      	mov	r0, fp
 800913a:	b017      	add	sp, #92	; 0x5c
 800913c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009140:	9b06      	ldr	r3, [sp, #24]
 8009142:	2b01      	cmp	r3, #1
 8009144:	f77f ae35 	ble.w	8008db2 <_dtoa_r+0x792>
 8009148:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800914a:	9307      	str	r3, [sp, #28]
 800914c:	e649      	b.n	8008de2 <_dtoa_r+0x7c2>
 800914e:	9b02      	ldr	r3, [sp, #8]
 8009150:	2b00      	cmp	r3, #0
 8009152:	dc03      	bgt.n	800915c <_dtoa_r+0xb3c>
 8009154:	9b06      	ldr	r3, [sp, #24]
 8009156:	2b02      	cmp	r3, #2
 8009158:	f73f aecc 	bgt.w	8008ef4 <_dtoa_r+0x8d4>
 800915c:	465d      	mov	r5, fp
 800915e:	4639      	mov	r1, r7
 8009160:	9804      	ldr	r0, [sp, #16]
 8009162:	f7ff f9cf 	bl	8008504 <quorem>
 8009166:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800916a:	f805 8b01 	strb.w	r8, [r5], #1
 800916e:	9a02      	ldr	r2, [sp, #8]
 8009170:	eba5 030b 	sub.w	r3, r5, fp
 8009174:	429a      	cmp	r2, r3
 8009176:	ddb0      	ble.n	80090da <_dtoa_r+0xaba>
 8009178:	2300      	movs	r3, #0
 800917a:	220a      	movs	r2, #10
 800917c:	9904      	ldr	r1, [sp, #16]
 800917e:	4620      	mov	r0, r4
 8009180:	f000 f872 	bl	8009268 <__multadd>
 8009184:	9004      	str	r0, [sp, #16]
 8009186:	e7ea      	b.n	800915e <_dtoa_r+0xb3e>
 8009188:	08009d9c 	.word	0x08009d9c
 800918c:	08009dc0 	.word	0x08009dc0

08009190 <_localeconv_r>:
 8009190:	4b04      	ldr	r3, [pc, #16]	; (80091a4 <_localeconv_r+0x14>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6a18      	ldr	r0, [r3, #32]
 8009196:	4b04      	ldr	r3, [pc, #16]	; (80091a8 <_localeconv_r+0x18>)
 8009198:	2800      	cmp	r0, #0
 800919a:	bf08      	it	eq
 800919c:	4618      	moveq	r0, r3
 800919e:	30f0      	adds	r0, #240	; 0xf0
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop
 80091a4:	20000018 	.word	0x20000018
 80091a8:	2000007c 	.word	0x2000007c

080091ac <malloc>:
 80091ac:	4b02      	ldr	r3, [pc, #8]	; (80091b8 <malloc+0xc>)
 80091ae:	4601      	mov	r1, r0
 80091b0:	6818      	ldr	r0, [r3, #0]
 80091b2:	f000 bb45 	b.w	8009840 <_malloc_r>
 80091b6:	bf00      	nop
 80091b8:	20000018 	.word	0x20000018

080091bc <memcpy>:
 80091bc:	b510      	push	{r4, lr}
 80091be:	1e43      	subs	r3, r0, #1
 80091c0:	440a      	add	r2, r1
 80091c2:	4291      	cmp	r1, r2
 80091c4:	d100      	bne.n	80091c8 <memcpy+0xc>
 80091c6:	bd10      	pop	{r4, pc}
 80091c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091d0:	e7f7      	b.n	80091c2 <memcpy+0x6>

080091d2 <_Balloc>:
 80091d2:	b570      	push	{r4, r5, r6, lr}
 80091d4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80091d6:	4604      	mov	r4, r0
 80091d8:	460e      	mov	r6, r1
 80091da:	b93d      	cbnz	r5, 80091ec <_Balloc+0x1a>
 80091dc:	2010      	movs	r0, #16
 80091de:	f7ff ffe5 	bl	80091ac <malloc>
 80091e2:	6260      	str	r0, [r4, #36]	; 0x24
 80091e4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80091e8:	6005      	str	r5, [r0, #0]
 80091ea:	60c5      	str	r5, [r0, #12]
 80091ec:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80091ee:	68eb      	ldr	r3, [r5, #12]
 80091f0:	b183      	cbz	r3, 8009214 <_Balloc+0x42>
 80091f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091f4:	68db      	ldr	r3, [r3, #12]
 80091f6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80091fa:	b9b8      	cbnz	r0, 800922c <_Balloc+0x5a>
 80091fc:	2101      	movs	r1, #1
 80091fe:	fa01 f506 	lsl.w	r5, r1, r6
 8009202:	1d6a      	adds	r2, r5, #5
 8009204:	0092      	lsls	r2, r2, #2
 8009206:	4620      	mov	r0, r4
 8009208:	f000 fabe 	bl	8009788 <_calloc_r>
 800920c:	b160      	cbz	r0, 8009228 <_Balloc+0x56>
 800920e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009212:	e00e      	b.n	8009232 <_Balloc+0x60>
 8009214:	2221      	movs	r2, #33	; 0x21
 8009216:	2104      	movs	r1, #4
 8009218:	4620      	mov	r0, r4
 800921a:	f000 fab5 	bl	8009788 <_calloc_r>
 800921e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009220:	60e8      	str	r0, [r5, #12]
 8009222:	68db      	ldr	r3, [r3, #12]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d1e4      	bne.n	80091f2 <_Balloc+0x20>
 8009228:	2000      	movs	r0, #0
 800922a:	bd70      	pop	{r4, r5, r6, pc}
 800922c:	6802      	ldr	r2, [r0, #0]
 800922e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009232:	2300      	movs	r3, #0
 8009234:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009238:	e7f7      	b.n	800922a <_Balloc+0x58>

0800923a <_Bfree>:
 800923a:	b570      	push	{r4, r5, r6, lr}
 800923c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800923e:	4606      	mov	r6, r0
 8009240:	460d      	mov	r5, r1
 8009242:	b93c      	cbnz	r4, 8009254 <_Bfree+0x1a>
 8009244:	2010      	movs	r0, #16
 8009246:	f7ff ffb1 	bl	80091ac <malloc>
 800924a:	6270      	str	r0, [r6, #36]	; 0x24
 800924c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009250:	6004      	str	r4, [r0, #0]
 8009252:	60c4      	str	r4, [r0, #12]
 8009254:	b13d      	cbz	r5, 8009266 <_Bfree+0x2c>
 8009256:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009258:	686a      	ldr	r2, [r5, #4]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009260:	6029      	str	r1, [r5, #0]
 8009262:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009266:	bd70      	pop	{r4, r5, r6, pc}

08009268 <__multadd>:
 8009268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800926c:	690d      	ldr	r5, [r1, #16]
 800926e:	461f      	mov	r7, r3
 8009270:	4606      	mov	r6, r0
 8009272:	460c      	mov	r4, r1
 8009274:	f101 0c14 	add.w	ip, r1, #20
 8009278:	2300      	movs	r3, #0
 800927a:	f8dc 0000 	ldr.w	r0, [ip]
 800927e:	b281      	uxth	r1, r0
 8009280:	fb02 7101 	mla	r1, r2, r1, r7
 8009284:	0c0f      	lsrs	r7, r1, #16
 8009286:	0c00      	lsrs	r0, r0, #16
 8009288:	fb02 7000 	mla	r0, r2, r0, r7
 800928c:	b289      	uxth	r1, r1
 800928e:	3301      	adds	r3, #1
 8009290:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009294:	429d      	cmp	r5, r3
 8009296:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800929a:	f84c 1b04 	str.w	r1, [ip], #4
 800929e:	dcec      	bgt.n	800927a <__multadd+0x12>
 80092a0:	b1d7      	cbz	r7, 80092d8 <__multadd+0x70>
 80092a2:	68a3      	ldr	r3, [r4, #8]
 80092a4:	42ab      	cmp	r3, r5
 80092a6:	dc12      	bgt.n	80092ce <__multadd+0x66>
 80092a8:	6861      	ldr	r1, [r4, #4]
 80092aa:	4630      	mov	r0, r6
 80092ac:	3101      	adds	r1, #1
 80092ae:	f7ff ff90 	bl	80091d2 <_Balloc>
 80092b2:	6922      	ldr	r2, [r4, #16]
 80092b4:	3202      	adds	r2, #2
 80092b6:	f104 010c 	add.w	r1, r4, #12
 80092ba:	4680      	mov	r8, r0
 80092bc:	0092      	lsls	r2, r2, #2
 80092be:	300c      	adds	r0, #12
 80092c0:	f7ff ff7c 	bl	80091bc <memcpy>
 80092c4:	4621      	mov	r1, r4
 80092c6:	4630      	mov	r0, r6
 80092c8:	f7ff ffb7 	bl	800923a <_Bfree>
 80092cc:	4644      	mov	r4, r8
 80092ce:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80092d2:	3501      	adds	r5, #1
 80092d4:	615f      	str	r7, [r3, #20]
 80092d6:	6125      	str	r5, [r4, #16]
 80092d8:	4620      	mov	r0, r4
 80092da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080092de <__hi0bits>:
 80092de:	0c02      	lsrs	r2, r0, #16
 80092e0:	0412      	lsls	r2, r2, #16
 80092e2:	4603      	mov	r3, r0
 80092e4:	b9b2      	cbnz	r2, 8009314 <__hi0bits+0x36>
 80092e6:	0403      	lsls	r3, r0, #16
 80092e8:	2010      	movs	r0, #16
 80092ea:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80092ee:	bf04      	itt	eq
 80092f0:	021b      	lsleq	r3, r3, #8
 80092f2:	3008      	addeq	r0, #8
 80092f4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80092f8:	bf04      	itt	eq
 80092fa:	011b      	lsleq	r3, r3, #4
 80092fc:	3004      	addeq	r0, #4
 80092fe:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009302:	bf04      	itt	eq
 8009304:	009b      	lsleq	r3, r3, #2
 8009306:	3002      	addeq	r0, #2
 8009308:	2b00      	cmp	r3, #0
 800930a:	db06      	blt.n	800931a <__hi0bits+0x3c>
 800930c:	005b      	lsls	r3, r3, #1
 800930e:	d503      	bpl.n	8009318 <__hi0bits+0x3a>
 8009310:	3001      	adds	r0, #1
 8009312:	4770      	bx	lr
 8009314:	2000      	movs	r0, #0
 8009316:	e7e8      	b.n	80092ea <__hi0bits+0xc>
 8009318:	2020      	movs	r0, #32
 800931a:	4770      	bx	lr

0800931c <__lo0bits>:
 800931c:	6803      	ldr	r3, [r0, #0]
 800931e:	f013 0207 	ands.w	r2, r3, #7
 8009322:	4601      	mov	r1, r0
 8009324:	d00b      	beq.n	800933e <__lo0bits+0x22>
 8009326:	07da      	lsls	r2, r3, #31
 8009328:	d423      	bmi.n	8009372 <__lo0bits+0x56>
 800932a:	0798      	lsls	r0, r3, #30
 800932c:	bf49      	itett	mi
 800932e:	085b      	lsrmi	r3, r3, #1
 8009330:	089b      	lsrpl	r3, r3, #2
 8009332:	2001      	movmi	r0, #1
 8009334:	600b      	strmi	r3, [r1, #0]
 8009336:	bf5c      	itt	pl
 8009338:	600b      	strpl	r3, [r1, #0]
 800933a:	2002      	movpl	r0, #2
 800933c:	4770      	bx	lr
 800933e:	b298      	uxth	r0, r3
 8009340:	b9a8      	cbnz	r0, 800936e <__lo0bits+0x52>
 8009342:	0c1b      	lsrs	r3, r3, #16
 8009344:	2010      	movs	r0, #16
 8009346:	f013 0fff 	tst.w	r3, #255	; 0xff
 800934a:	bf04      	itt	eq
 800934c:	0a1b      	lsreq	r3, r3, #8
 800934e:	3008      	addeq	r0, #8
 8009350:	071a      	lsls	r2, r3, #28
 8009352:	bf04      	itt	eq
 8009354:	091b      	lsreq	r3, r3, #4
 8009356:	3004      	addeq	r0, #4
 8009358:	079a      	lsls	r2, r3, #30
 800935a:	bf04      	itt	eq
 800935c:	089b      	lsreq	r3, r3, #2
 800935e:	3002      	addeq	r0, #2
 8009360:	07da      	lsls	r2, r3, #31
 8009362:	d402      	bmi.n	800936a <__lo0bits+0x4e>
 8009364:	085b      	lsrs	r3, r3, #1
 8009366:	d006      	beq.n	8009376 <__lo0bits+0x5a>
 8009368:	3001      	adds	r0, #1
 800936a:	600b      	str	r3, [r1, #0]
 800936c:	4770      	bx	lr
 800936e:	4610      	mov	r0, r2
 8009370:	e7e9      	b.n	8009346 <__lo0bits+0x2a>
 8009372:	2000      	movs	r0, #0
 8009374:	4770      	bx	lr
 8009376:	2020      	movs	r0, #32
 8009378:	4770      	bx	lr

0800937a <__i2b>:
 800937a:	b510      	push	{r4, lr}
 800937c:	460c      	mov	r4, r1
 800937e:	2101      	movs	r1, #1
 8009380:	f7ff ff27 	bl	80091d2 <_Balloc>
 8009384:	2201      	movs	r2, #1
 8009386:	6144      	str	r4, [r0, #20]
 8009388:	6102      	str	r2, [r0, #16]
 800938a:	bd10      	pop	{r4, pc}

0800938c <__multiply>:
 800938c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009390:	4614      	mov	r4, r2
 8009392:	690a      	ldr	r2, [r1, #16]
 8009394:	6923      	ldr	r3, [r4, #16]
 8009396:	429a      	cmp	r2, r3
 8009398:	bfb8      	it	lt
 800939a:	460b      	movlt	r3, r1
 800939c:	4688      	mov	r8, r1
 800939e:	bfbc      	itt	lt
 80093a0:	46a0      	movlt	r8, r4
 80093a2:	461c      	movlt	r4, r3
 80093a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80093a8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80093ac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80093b4:	eb07 0609 	add.w	r6, r7, r9
 80093b8:	42b3      	cmp	r3, r6
 80093ba:	bfb8      	it	lt
 80093bc:	3101      	addlt	r1, #1
 80093be:	f7ff ff08 	bl	80091d2 <_Balloc>
 80093c2:	f100 0514 	add.w	r5, r0, #20
 80093c6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80093ca:	462b      	mov	r3, r5
 80093cc:	2200      	movs	r2, #0
 80093ce:	4573      	cmp	r3, lr
 80093d0:	d316      	bcc.n	8009400 <__multiply+0x74>
 80093d2:	f104 0214 	add.w	r2, r4, #20
 80093d6:	f108 0114 	add.w	r1, r8, #20
 80093da:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80093de:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80093e2:	9300      	str	r3, [sp, #0]
 80093e4:	9b00      	ldr	r3, [sp, #0]
 80093e6:	9201      	str	r2, [sp, #4]
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d80c      	bhi.n	8009406 <__multiply+0x7a>
 80093ec:	2e00      	cmp	r6, #0
 80093ee:	dd03      	ble.n	80093f8 <__multiply+0x6c>
 80093f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d05d      	beq.n	80094b4 <__multiply+0x128>
 80093f8:	6106      	str	r6, [r0, #16]
 80093fa:	b003      	add	sp, #12
 80093fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009400:	f843 2b04 	str.w	r2, [r3], #4
 8009404:	e7e3      	b.n	80093ce <__multiply+0x42>
 8009406:	f8b2 b000 	ldrh.w	fp, [r2]
 800940a:	f1bb 0f00 	cmp.w	fp, #0
 800940e:	d023      	beq.n	8009458 <__multiply+0xcc>
 8009410:	4689      	mov	r9, r1
 8009412:	46ac      	mov	ip, r5
 8009414:	f04f 0800 	mov.w	r8, #0
 8009418:	f859 4b04 	ldr.w	r4, [r9], #4
 800941c:	f8dc a000 	ldr.w	sl, [ip]
 8009420:	b2a3      	uxth	r3, r4
 8009422:	fa1f fa8a 	uxth.w	sl, sl
 8009426:	fb0b a303 	mla	r3, fp, r3, sl
 800942a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800942e:	f8dc 4000 	ldr.w	r4, [ip]
 8009432:	4443      	add	r3, r8
 8009434:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009438:	fb0b 840a 	mla	r4, fp, sl, r8
 800943c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009440:	46e2      	mov	sl, ip
 8009442:	b29b      	uxth	r3, r3
 8009444:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009448:	454f      	cmp	r7, r9
 800944a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800944e:	f84a 3b04 	str.w	r3, [sl], #4
 8009452:	d82b      	bhi.n	80094ac <__multiply+0x120>
 8009454:	f8cc 8004 	str.w	r8, [ip, #4]
 8009458:	9b01      	ldr	r3, [sp, #4]
 800945a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800945e:	3204      	adds	r2, #4
 8009460:	f1ba 0f00 	cmp.w	sl, #0
 8009464:	d020      	beq.n	80094a8 <__multiply+0x11c>
 8009466:	682b      	ldr	r3, [r5, #0]
 8009468:	4689      	mov	r9, r1
 800946a:	46a8      	mov	r8, r5
 800946c:	f04f 0b00 	mov.w	fp, #0
 8009470:	f8b9 c000 	ldrh.w	ip, [r9]
 8009474:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009478:	fb0a 440c 	mla	r4, sl, ip, r4
 800947c:	445c      	add	r4, fp
 800947e:	46c4      	mov	ip, r8
 8009480:	b29b      	uxth	r3, r3
 8009482:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009486:	f84c 3b04 	str.w	r3, [ip], #4
 800948a:	f859 3b04 	ldr.w	r3, [r9], #4
 800948e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009492:	0c1b      	lsrs	r3, r3, #16
 8009494:	fb0a b303 	mla	r3, sl, r3, fp
 8009498:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800949c:	454f      	cmp	r7, r9
 800949e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80094a2:	d805      	bhi.n	80094b0 <__multiply+0x124>
 80094a4:	f8c8 3004 	str.w	r3, [r8, #4]
 80094a8:	3504      	adds	r5, #4
 80094aa:	e79b      	b.n	80093e4 <__multiply+0x58>
 80094ac:	46d4      	mov	ip, sl
 80094ae:	e7b3      	b.n	8009418 <__multiply+0x8c>
 80094b0:	46e0      	mov	r8, ip
 80094b2:	e7dd      	b.n	8009470 <__multiply+0xe4>
 80094b4:	3e01      	subs	r6, #1
 80094b6:	e799      	b.n	80093ec <__multiply+0x60>

080094b8 <__pow5mult>:
 80094b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094bc:	4615      	mov	r5, r2
 80094be:	f012 0203 	ands.w	r2, r2, #3
 80094c2:	4606      	mov	r6, r0
 80094c4:	460f      	mov	r7, r1
 80094c6:	d007      	beq.n	80094d8 <__pow5mult+0x20>
 80094c8:	3a01      	subs	r2, #1
 80094ca:	4c21      	ldr	r4, [pc, #132]	; (8009550 <__pow5mult+0x98>)
 80094cc:	2300      	movs	r3, #0
 80094ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094d2:	f7ff fec9 	bl	8009268 <__multadd>
 80094d6:	4607      	mov	r7, r0
 80094d8:	10ad      	asrs	r5, r5, #2
 80094da:	d035      	beq.n	8009548 <__pow5mult+0x90>
 80094dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80094de:	b93c      	cbnz	r4, 80094f0 <__pow5mult+0x38>
 80094e0:	2010      	movs	r0, #16
 80094e2:	f7ff fe63 	bl	80091ac <malloc>
 80094e6:	6270      	str	r0, [r6, #36]	; 0x24
 80094e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094ec:	6004      	str	r4, [r0, #0]
 80094ee:	60c4      	str	r4, [r0, #12]
 80094f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80094f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094f8:	b94c      	cbnz	r4, 800950e <__pow5mult+0x56>
 80094fa:	f240 2171 	movw	r1, #625	; 0x271
 80094fe:	4630      	mov	r0, r6
 8009500:	f7ff ff3b 	bl	800937a <__i2b>
 8009504:	2300      	movs	r3, #0
 8009506:	f8c8 0008 	str.w	r0, [r8, #8]
 800950a:	4604      	mov	r4, r0
 800950c:	6003      	str	r3, [r0, #0]
 800950e:	f04f 0800 	mov.w	r8, #0
 8009512:	07eb      	lsls	r3, r5, #31
 8009514:	d50a      	bpl.n	800952c <__pow5mult+0x74>
 8009516:	4639      	mov	r1, r7
 8009518:	4622      	mov	r2, r4
 800951a:	4630      	mov	r0, r6
 800951c:	f7ff ff36 	bl	800938c <__multiply>
 8009520:	4639      	mov	r1, r7
 8009522:	4681      	mov	r9, r0
 8009524:	4630      	mov	r0, r6
 8009526:	f7ff fe88 	bl	800923a <_Bfree>
 800952a:	464f      	mov	r7, r9
 800952c:	106d      	asrs	r5, r5, #1
 800952e:	d00b      	beq.n	8009548 <__pow5mult+0x90>
 8009530:	6820      	ldr	r0, [r4, #0]
 8009532:	b938      	cbnz	r0, 8009544 <__pow5mult+0x8c>
 8009534:	4622      	mov	r2, r4
 8009536:	4621      	mov	r1, r4
 8009538:	4630      	mov	r0, r6
 800953a:	f7ff ff27 	bl	800938c <__multiply>
 800953e:	6020      	str	r0, [r4, #0]
 8009540:	f8c0 8000 	str.w	r8, [r0]
 8009544:	4604      	mov	r4, r0
 8009546:	e7e4      	b.n	8009512 <__pow5mult+0x5a>
 8009548:	4638      	mov	r0, r7
 800954a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800954e:	bf00      	nop
 8009550:	08009ec0 	.word	0x08009ec0

08009554 <__lshift>:
 8009554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009558:	460c      	mov	r4, r1
 800955a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800955e:	6923      	ldr	r3, [r4, #16]
 8009560:	6849      	ldr	r1, [r1, #4]
 8009562:	eb0a 0903 	add.w	r9, sl, r3
 8009566:	68a3      	ldr	r3, [r4, #8]
 8009568:	4607      	mov	r7, r0
 800956a:	4616      	mov	r6, r2
 800956c:	f109 0501 	add.w	r5, r9, #1
 8009570:	42ab      	cmp	r3, r5
 8009572:	db32      	blt.n	80095da <__lshift+0x86>
 8009574:	4638      	mov	r0, r7
 8009576:	f7ff fe2c 	bl	80091d2 <_Balloc>
 800957a:	2300      	movs	r3, #0
 800957c:	4680      	mov	r8, r0
 800957e:	f100 0114 	add.w	r1, r0, #20
 8009582:	461a      	mov	r2, r3
 8009584:	4553      	cmp	r3, sl
 8009586:	db2b      	blt.n	80095e0 <__lshift+0x8c>
 8009588:	6920      	ldr	r0, [r4, #16]
 800958a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800958e:	f104 0314 	add.w	r3, r4, #20
 8009592:	f016 021f 	ands.w	r2, r6, #31
 8009596:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800959a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800959e:	d025      	beq.n	80095ec <__lshift+0x98>
 80095a0:	f1c2 0e20 	rsb	lr, r2, #32
 80095a4:	2000      	movs	r0, #0
 80095a6:	681e      	ldr	r6, [r3, #0]
 80095a8:	468a      	mov	sl, r1
 80095aa:	4096      	lsls	r6, r2
 80095ac:	4330      	orrs	r0, r6
 80095ae:	f84a 0b04 	str.w	r0, [sl], #4
 80095b2:	f853 0b04 	ldr.w	r0, [r3], #4
 80095b6:	459c      	cmp	ip, r3
 80095b8:	fa20 f00e 	lsr.w	r0, r0, lr
 80095bc:	d814      	bhi.n	80095e8 <__lshift+0x94>
 80095be:	6048      	str	r0, [r1, #4]
 80095c0:	b108      	cbz	r0, 80095c6 <__lshift+0x72>
 80095c2:	f109 0502 	add.w	r5, r9, #2
 80095c6:	3d01      	subs	r5, #1
 80095c8:	4638      	mov	r0, r7
 80095ca:	f8c8 5010 	str.w	r5, [r8, #16]
 80095ce:	4621      	mov	r1, r4
 80095d0:	f7ff fe33 	bl	800923a <_Bfree>
 80095d4:	4640      	mov	r0, r8
 80095d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095da:	3101      	adds	r1, #1
 80095dc:	005b      	lsls	r3, r3, #1
 80095de:	e7c7      	b.n	8009570 <__lshift+0x1c>
 80095e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80095e4:	3301      	adds	r3, #1
 80095e6:	e7cd      	b.n	8009584 <__lshift+0x30>
 80095e8:	4651      	mov	r1, sl
 80095ea:	e7dc      	b.n	80095a6 <__lshift+0x52>
 80095ec:	3904      	subs	r1, #4
 80095ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80095f2:	f841 2f04 	str.w	r2, [r1, #4]!
 80095f6:	459c      	cmp	ip, r3
 80095f8:	d8f9      	bhi.n	80095ee <__lshift+0x9a>
 80095fa:	e7e4      	b.n	80095c6 <__lshift+0x72>

080095fc <__mcmp>:
 80095fc:	6903      	ldr	r3, [r0, #16]
 80095fe:	690a      	ldr	r2, [r1, #16]
 8009600:	1a9b      	subs	r3, r3, r2
 8009602:	b530      	push	{r4, r5, lr}
 8009604:	d10c      	bne.n	8009620 <__mcmp+0x24>
 8009606:	0092      	lsls	r2, r2, #2
 8009608:	3014      	adds	r0, #20
 800960a:	3114      	adds	r1, #20
 800960c:	1884      	adds	r4, r0, r2
 800960e:	4411      	add	r1, r2
 8009610:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009614:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009618:	4295      	cmp	r5, r2
 800961a:	d003      	beq.n	8009624 <__mcmp+0x28>
 800961c:	d305      	bcc.n	800962a <__mcmp+0x2e>
 800961e:	2301      	movs	r3, #1
 8009620:	4618      	mov	r0, r3
 8009622:	bd30      	pop	{r4, r5, pc}
 8009624:	42a0      	cmp	r0, r4
 8009626:	d3f3      	bcc.n	8009610 <__mcmp+0x14>
 8009628:	e7fa      	b.n	8009620 <__mcmp+0x24>
 800962a:	f04f 33ff 	mov.w	r3, #4294967295
 800962e:	e7f7      	b.n	8009620 <__mcmp+0x24>

08009630 <__mdiff>:
 8009630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009634:	460d      	mov	r5, r1
 8009636:	4607      	mov	r7, r0
 8009638:	4611      	mov	r1, r2
 800963a:	4628      	mov	r0, r5
 800963c:	4614      	mov	r4, r2
 800963e:	f7ff ffdd 	bl	80095fc <__mcmp>
 8009642:	1e06      	subs	r6, r0, #0
 8009644:	d108      	bne.n	8009658 <__mdiff+0x28>
 8009646:	4631      	mov	r1, r6
 8009648:	4638      	mov	r0, r7
 800964a:	f7ff fdc2 	bl	80091d2 <_Balloc>
 800964e:	2301      	movs	r3, #1
 8009650:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009658:	bfa4      	itt	ge
 800965a:	4623      	movge	r3, r4
 800965c:	462c      	movge	r4, r5
 800965e:	4638      	mov	r0, r7
 8009660:	6861      	ldr	r1, [r4, #4]
 8009662:	bfa6      	itte	ge
 8009664:	461d      	movge	r5, r3
 8009666:	2600      	movge	r6, #0
 8009668:	2601      	movlt	r6, #1
 800966a:	f7ff fdb2 	bl	80091d2 <_Balloc>
 800966e:	692b      	ldr	r3, [r5, #16]
 8009670:	60c6      	str	r6, [r0, #12]
 8009672:	6926      	ldr	r6, [r4, #16]
 8009674:	f105 0914 	add.w	r9, r5, #20
 8009678:	f104 0214 	add.w	r2, r4, #20
 800967c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009680:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009684:	f100 0514 	add.w	r5, r0, #20
 8009688:	f04f 0e00 	mov.w	lr, #0
 800968c:	f852 ab04 	ldr.w	sl, [r2], #4
 8009690:	f859 4b04 	ldr.w	r4, [r9], #4
 8009694:	fa1e f18a 	uxtah	r1, lr, sl
 8009698:	b2a3      	uxth	r3, r4
 800969a:	1ac9      	subs	r1, r1, r3
 800969c:	0c23      	lsrs	r3, r4, #16
 800969e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80096a2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80096a6:	b289      	uxth	r1, r1
 80096a8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80096ac:	45c8      	cmp	r8, r9
 80096ae:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80096b2:	4694      	mov	ip, r2
 80096b4:	f845 3b04 	str.w	r3, [r5], #4
 80096b8:	d8e8      	bhi.n	800968c <__mdiff+0x5c>
 80096ba:	45bc      	cmp	ip, r7
 80096bc:	d304      	bcc.n	80096c8 <__mdiff+0x98>
 80096be:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80096c2:	b183      	cbz	r3, 80096e6 <__mdiff+0xb6>
 80096c4:	6106      	str	r6, [r0, #16]
 80096c6:	e7c5      	b.n	8009654 <__mdiff+0x24>
 80096c8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80096cc:	fa1e f381 	uxtah	r3, lr, r1
 80096d0:	141a      	asrs	r2, r3, #16
 80096d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80096d6:	b29b      	uxth	r3, r3
 80096d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096dc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80096e0:	f845 3b04 	str.w	r3, [r5], #4
 80096e4:	e7e9      	b.n	80096ba <__mdiff+0x8a>
 80096e6:	3e01      	subs	r6, #1
 80096e8:	e7e9      	b.n	80096be <__mdiff+0x8e>

080096ea <__d2b>:
 80096ea:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096ee:	460e      	mov	r6, r1
 80096f0:	2101      	movs	r1, #1
 80096f2:	ec59 8b10 	vmov	r8, r9, d0
 80096f6:	4615      	mov	r5, r2
 80096f8:	f7ff fd6b 	bl	80091d2 <_Balloc>
 80096fc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009700:	4607      	mov	r7, r0
 8009702:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009706:	bb34      	cbnz	r4, 8009756 <__d2b+0x6c>
 8009708:	9301      	str	r3, [sp, #4]
 800970a:	f1b8 0300 	subs.w	r3, r8, #0
 800970e:	d027      	beq.n	8009760 <__d2b+0x76>
 8009710:	a802      	add	r0, sp, #8
 8009712:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009716:	f7ff fe01 	bl	800931c <__lo0bits>
 800971a:	9900      	ldr	r1, [sp, #0]
 800971c:	b1f0      	cbz	r0, 800975c <__d2b+0x72>
 800971e:	9a01      	ldr	r2, [sp, #4]
 8009720:	f1c0 0320 	rsb	r3, r0, #32
 8009724:	fa02 f303 	lsl.w	r3, r2, r3
 8009728:	430b      	orrs	r3, r1
 800972a:	40c2      	lsrs	r2, r0
 800972c:	617b      	str	r3, [r7, #20]
 800972e:	9201      	str	r2, [sp, #4]
 8009730:	9b01      	ldr	r3, [sp, #4]
 8009732:	61bb      	str	r3, [r7, #24]
 8009734:	2b00      	cmp	r3, #0
 8009736:	bf14      	ite	ne
 8009738:	2102      	movne	r1, #2
 800973a:	2101      	moveq	r1, #1
 800973c:	6139      	str	r1, [r7, #16]
 800973e:	b1c4      	cbz	r4, 8009772 <__d2b+0x88>
 8009740:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009744:	4404      	add	r4, r0
 8009746:	6034      	str	r4, [r6, #0]
 8009748:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800974c:	6028      	str	r0, [r5, #0]
 800974e:	4638      	mov	r0, r7
 8009750:	b003      	add	sp, #12
 8009752:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009756:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800975a:	e7d5      	b.n	8009708 <__d2b+0x1e>
 800975c:	6179      	str	r1, [r7, #20]
 800975e:	e7e7      	b.n	8009730 <__d2b+0x46>
 8009760:	a801      	add	r0, sp, #4
 8009762:	f7ff fddb 	bl	800931c <__lo0bits>
 8009766:	9b01      	ldr	r3, [sp, #4]
 8009768:	617b      	str	r3, [r7, #20]
 800976a:	2101      	movs	r1, #1
 800976c:	6139      	str	r1, [r7, #16]
 800976e:	3020      	adds	r0, #32
 8009770:	e7e5      	b.n	800973e <__d2b+0x54>
 8009772:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009776:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800977a:	6030      	str	r0, [r6, #0]
 800977c:	6918      	ldr	r0, [r3, #16]
 800977e:	f7ff fdae 	bl	80092de <__hi0bits>
 8009782:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009786:	e7e1      	b.n	800974c <__d2b+0x62>

08009788 <_calloc_r>:
 8009788:	b538      	push	{r3, r4, r5, lr}
 800978a:	fb02 f401 	mul.w	r4, r2, r1
 800978e:	4621      	mov	r1, r4
 8009790:	f000 f856 	bl	8009840 <_malloc_r>
 8009794:	4605      	mov	r5, r0
 8009796:	b118      	cbz	r0, 80097a0 <_calloc_r+0x18>
 8009798:	4622      	mov	r2, r4
 800979a:	2100      	movs	r1, #0
 800979c:	f7fe fa2e 	bl	8007bfc <memset>
 80097a0:	4628      	mov	r0, r5
 80097a2:	bd38      	pop	{r3, r4, r5, pc}

080097a4 <_free_r>:
 80097a4:	b538      	push	{r3, r4, r5, lr}
 80097a6:	4605      	mov	r5, r0
 80097a8:	2900      	cmp	r1, #0
 80097aa:	d045      	beq.n	8009838 <_free_r+0x94>
 80097ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097b0:	1f0c      	subs	r4, r1, #4
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	bfb8      	it	lt
 80097b6:	18e4      	addlt	r4, r4, r3
 80097b8:	f000 fa29 	bl	8009c0e <__malloc_lock>
 80097bc:	4a1f      	ldr	r2, [pc, #124]	; (800983c <_free_r+0x98>)
 80097be:	6813      	ldr	r3, [r2, #0]
 80097c0:	4610      	mov	r0, r2
 80097c2:	b933      	cbnz	r3, 80097d2 <_free_r+0x2e>
 80097c4:	6063      	str	r3, [r4, #4]
 80097c6:	6014      	str	r4, [r2, #0]
 80097c8:	4628      	mov	r0, r5
 80097ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097ce:	f000 ba1f 	b.w	8009c10 <__malloc_unlock>
 80097d2:	42a3      	cmp	r3, r4
 80097d4:	d90c      	bls.n	80097f0 <_free_r+0x4c>
 80097d6:	6821      	ldr	r1, [r4, #0]
 80097d8:	1862      	adds	r2, r4, r1
 80097da:	4293      	cmp	r3, r2
 80097dc:	bf04      	itt	eq
 80097de:	681a      	ldreq	r2, [r3, #0]
 80097e0:	685b      	ldreq	r3, [r3, #4]
 80097e2:	6063      	str	r3, [r4, #4]
 80097e4:	bf04      	itt	eq
 80097e6:	1852      	addeq	r2, r2, r1
 80097e8:	6022      	streq	r2, [r4, #0]
 80097ea:	6004      	str	r4, [r0, #0]
 80097ec:	e7ec      	b.n	80097c8 <_free_r+0x24>
 80097ee:	4613      	mov	r3, r2
 80097f0:	685a      	ldr	r2, [r3, #4]
 80097f2:	b10a      	cbz	r2, 80097f8 <_free_r+0x54>
 80097f4:	42a2      	cmp	r2, r4
 80097f6:	d9fa      	bls.n	80097ee <_free_r+0x4a>
 80097f8:	6819      	ldr	r1, [r3, #0]
 80097fa:	1858      	adds	r0, r3, r1
 80097fc:	42a0      	cmp	r0, r4
 80097fe:	d10b      	bne.n	8009818 <_free_r+0x74>
 8009800:	6820      	ldr	r0, [r4, #0]
 8009802:	4401      	add	r1, r0
 8009804:	1858      	adds	r0, r3, r1
 8009806:	4282      	cmp	r2, r0
 8009808:	6019      	str	r1, [r3, #0]
 800980a:	d1dd      	bne.n	80097c8 <_free_r+0x24>
 800980c:	6810      	ldr	r0, [r2, #0]
 800980e:	6852      	ldr	r2, [r2, #4]
 8009810:	605a      	str	r2, [r3, #4]
 8009812:	4401      	add	r1, r0
 8009814:	6019      	str	r1, [r3, #0]
 8009816:	e7d7      	b.n	80097c8 <_free_r+0x24>
 8009818:	d902      	bls.n	8009820 <_free_r+0x7c>
 800981a:	230c      	movs	r3, #12
 800981c:	602b      	str	r3, [r5, #0]
 800981e:	e7d3      	b.n	80097c8 <_free_r+0x24>
 8009820:	6820      	ldr	r0, [r4, #0]
 8009822:	1821      	adds	r1, r4, r0
 8009824:	428a      	cmp	r2, r1
 8009826:	bf04      	itt	eq
 8009828:	6811      	ldreq	r1, [r2, #0]
 800982a:	6852      	ldreq	r2, [r2, #4]
 800982c:	6062      	str	r2, [r4, #4]
 800982e:	bf04      	itt	eq
 8009830:	1809      	addeq	r1, r1, r0
 8009832:	6021      	streq	r1, [r4, #0]
 8009834:	605c      	str	r4, [r3, #4]
 8009836:	e7c7      	b.n	80097c8 <_free_r+0x24>
 8009838:	bd38      	pop	{r3, r4, r5, pc}
 800983a:	bf00      	nop
 800983c:	20000444 	.word	0x20000444

08009840 <_malloc_r>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	1ccd      	adds	r5, r1, #3
 8009844:	f025 0503 	bic.w	r5, r5, #3
 8009848:	3508      	adds	r5, #8
 800984a:	2d0c      	cmp	r5, #12
 800984c:	bf38      	it	cc
 800984e:	250c      	movcc	r5, #12
 8009850:	2d00      	cmp	r5, #0
 8009852:	4606      	mov	r6, r0
 8009854:	db01      	blt.n	800985a <_malloc_r+0x1a>
 8009856:	42a9      	cmp	r1, r5
 8009858:	d903      	bls.n	8009862 <_malloc_r+0x22>
 800985a:	230c      	movs	r3, #12
 800985c:	6033      	str	r3, [r6, #0]
 800985e:	2000      	movs	r0, #0
 8009860:	bd70      	pop	{r4, r5, r6, pc}
 8009862:	f000 f9d4 	bl	8009c0e <__malloc_lock>
 8009866:	4a21      	ldr	r2, [pc, #132]	; (80098ec <_malloc_r+0xac>)
 8009868:	6814      	ldr	r4, [r2, #0]
 800986a:	4621      	mov	r1, r4
 800986c:	b991      	cbnz	r1, 8009894 <_malloc_r+0x54>
 800986e:	4c20      	ldr	r4, [pc, #128]	; (80098f0 <_malloc_r+0xb0>)
 8009870:	6823      	ldr	r3, [r4, #0]
 8009872:	b91b      	cbnz	r3, 800987c <_malloc_r+0x3c>
 8009874:	4630      	mov	r0, r6
 8009876:	f000 f98f 	bl	8009b98 <_sbrk_r>
 800987a:	6020      	str	r0, [r4, #0]
 800987c:	4629      	mov	r1, r5
 800987e:	4630      	mov	r0, r6
 8009880:	f000 f98a 	bl	8009b98 <_sbrk_r>
 8009884:	1c43      	adds	r3, r0, #1
 8009886:	d124      	bne.n	80098d2 <_malloc_r+0x92>
 8009888:	230c      	movs	r3, #12
 800988a:	6033      	str	r3, [r6, #0]
 800988c:	4630      	mov	r0, r6
 800988e:	f000 f9bf 	bl	8009c10 <__malloc_unlock>
 8009892:	e7e4      	b.n	800985e <_malloc_r+0x1e>
 8009894:	680b      	ldr	r3, [r1, #0]
 8009896:	1b5b      	subs	r3, r3, r5
 8009898:	d418      	bmi.n	80098cc <_malloc_r+0x8c>
 800989a:	2b0b      	cmp	r3, #11
 800989c:	d90f      	bls.n	80098be <_malloc_r+0x7e>
 800989e:	600b      	str	r3, [r1, #0]
 80098a0:	50cd      	str	r5, [r1, r3]
 80098a2:	18cc      	adds	r4, r1, r3
 80098a4:	4630      	mov	r0, r6
 80098a6:	f000 f9b3 	bl	8009c10 <__malloc_unlock>
 80098aa:	f104 000b 	add.w	r0, r4, #11
 80098ae:	1d23      	adds	r3, r4, #4
 80098b0:	f020 0007 	bic.w	r0, r0, #7
 80098b4:	1ac3      	subs	r3, r0, r3
 80098b6:	d0d3      	beq.n	8009860 <_malloc_r+0x20>
 80098b8:	425a      	negs	r2, r3
 80098ba:	50e2      	str	r2, [r4, r3]
 80098bc:	e7d0      	b.n	8009860 <_malloc_r+0x20>
 80098be:	428c      	cmp	r4, r1
 80098c0:	684b      	ldr	r3, [r1, #4]
 80098c2:	bf16      	itet	ne
 80098c4:	6063      	strne	r3, [r4, #4]
 80098c6:	6013      	streq	r3, [r2, #0]
 80098c8:	460c      	movne	r4, r1
 80098ca:	e7eb      	b.n	80098a4 <_malloc_r+0x64>
 80098cc:	460c      	mov	r4, r1
 80098ce:	6849      	ldr	r1, [r1, #4]
 80098d0:	e7cc      	b.n	800986c <_malloc_r+0x2c>
 80098d2:	1cc4      	adds	r4, r0, #3
 80098d4:	f024 0403 	bic.w	r4, r4, #3
 80098d8:	42a0      	cmp	r0, r4
 80098da:	d005      	beq.n	80098e8 <_malloc_r+0xa8>
 80098dc:	1a21      	subs	r1, r4, r0
 80098de:	4630      	mov	r0, r6
 80098e0:	f000 f95a 	bl	8009b98 <_sbrk_r>
 80098e4:	3001      	adds	r0, #1
 80098e6:	d0cf      	beq.n	8009888 <_malloc_r+0x48>
 80098e8:	6025      	str	r5, [r4, #0]
 80098ea:	e7db      	b.n	80098a4 <_malloc_r+0x64>
 80098ec:	20000444 	.word	0x20000444
 80098f0:	20000448 	.word	0x20000448

080098f4 <__ssputs_r>:
 80098f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098f8:	688e      	ldr	r6, [r1, #8]
 80098fa:	429e      	cmp	r6, r3
 80098fc:	4682      	mov	sl, r0
 80098fe:	460c      	mov	r4, r1
 8009900:	4690      	mov	r8, r2
 8009902:	4699      	mov	r9, r3
 8009904:	d837      	bhi.n	8009976 <__ssputs_r+0x82>
 8009906:	898a      	ldrh	r2, [r1, #12]
 8009908:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800990c:	d031      	beq.n	8009972 <__ssputs_r+0x7e>
 800990e:	6825      	ldr	r5, [r4, #0]
 8009910:	6909      	ldr	r1, [r1, #16]
 8009912:	1a6f      	subs	r7, r5, r1
 8009914:	6965      	ldr	r5, [r4, #20]
 8009916:	2302      	movs	r3, #2
 8009918:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800991c:	fb95 f5f3 	sdiv	r5, r5, r3
 8009920:	f109 0301 	add.w	r3, r9, #1
 8009924:	443b      	add	r3, r7
 8009926:	429d      	cmp	r5, r3
 8009928:	bf38      	it	cc
 800992a:	461d      	movcc	r5, r3
 800992c:	0553      	lsls	r3, r2, #21
 800992e:	d530      	bpl.n	8009992 <__ssputs_r+0x9e>
 8009930:	4629      	mov	r1, r5
 8009932:	f7ff ff85 	bl	8009840 <_malloc_r>
 8009936:	4606      	mov	r6, r0
 8009938:	b950      	cbnz	r0, 8009950 <__ssputs_r+0x5c>
 800993a:	230c      	movs	r3, #12
 800993c:	f8ca 3000 	str.w	r3, [sl]
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009946:	81a3      	strh	r3, [r4, #12]
 8009948:	f04f 30ff 	mov.w	r0, #4294967295
 800994c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009950:	463a      	mov	r2, r7
 8009952:	6921      	ldr	r1, [r4, #16]
 8009954:	f7ff fc32 	bl	80091bc <memcpy>
 8009958:	89a3      	ldrh	r3, [r4, #12]
 800995a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800995e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009962:	81a3      	strh	r3, [r4, #12]
 8009964:	6126      	str	r6, [r4, #16]
 8009966:	6165      	str	r5, [r4, #20]
 8009968:	443e      	add	r6, r7
 800996a:	1bed      	subs	r5, r5, r7
 800996c:	6026      	str	r6, [r4, #0]
 800996e:	60a5      	str	r5, [r4, #8]
 8009970:	464e      	mov	r6, r9
 8009972:	454e      	cmp	r6, r9
 8009974:	d900      	bls.n	8009978 <__ssputs_r+0x84>
 8009976:	464e      	mov	r6, r9
 8009978:	4632      	mov	r2, r6
 800997a:	4641      	mov	r1, r8
 800997c:	6820      	ldr	r0, [r4, #0]
 800997e:	f000 f92d 	bl	8009bdc <memmove>
 8009982:	68a3      	ldr	r3, [r4, #8]
 8009984:	1b9b      	subs	r3, r3, r6
 8009986:	60a3      	str	r3, [r4, #8]
 8009988:	6823      	ldr	r3, [r4, #0]
 800998a:	441e      	add	r6, r3
 800998c:	6026      	str	r6, [r4, #0]
 800998e:	2000      	movs	r0, #0
 8009990:	e7dc      	b.n	800994c <__ssputs_r+0x58>
 8009992:	462a      	mov	r2, r5
 8009994:	f000 f93d 	bl	8009c12 <_realloc_r>
 8009998:	4606      	mov	r6, r0
 800999a:	2800      	cmp	r0, #0
 800999c:	d1e2      	bne.n	8009964 <__ssputs_r+0x70>
 800999e:	6921      	ldr	r1, [r4, #16]
 80099a0:	4650      	mov	r0, sl
 80099a2:	f7ff feff 	bl	80097a4 <_free_r>
 80099a6:	e7c8      	b.n	800993a <__ssputs_r+0x46>

080099a8 <_svfiprintf_r>:
 80099a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	461d      	mov	r5, r3
 80099ae:	898b      	ldrh	r3, [r1, #12]
 80099b0:	061f      	lsls	r7, r3, #24
 80099b2:	b09d      	sub	sp, #116	; 0x74
 80099b4:	4680      	mov	r8, r0
 80099b6:	460c      	mov	r4, r1
 80099b8:	4616      	mov	r6, r2
 80099ba:	d50f      	bpl.n	80099dc <_svfiprintf_r+0x34>
 80099bc:	690b      	ldr	r3, [r1, #16]
 80099be:	b96b      	cbnz	r3, 80099dc <_svfiprintf_r+0x34>
 80099c0:	2140      	movs	r1, #64	; 0x40
 80099c2:	f7ff ff3d 	bl	8009840 <_malloc_r>
 80099c6:	6020      	str	r0, [r4, #0]
 80099c8:	6120      	str	r0, [r4, #16]
 80099ca:	b928      	cbnz	r0, 80099d8 <_svfiprintf_r+0x30>
 80099cc:	230c      	movs	r3, #12
 80099ce:	f8c8 3000 	str.w	r3, [r8]
 80099d2:	f04f 30ff 	mov.w	r0, #4294967295
 80099d6:	e0c8      	b.n	8009b6a <_svfiprintf_r+0x1c2>
 80099d8:	2340      	movs	r3, #64	; 0x40
 80099da:	6163      	str	r3, [r4, #20]
 80099dc:	2300      	movs	r3, #0
 80099de:	9309      	str	r3, [sp, #36]	; 0x24
 80099e0:	2320      	movs	r3, #32
 80099e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099e6:	2330      	movs	r3, #48	; 0x30
 80099e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099ec:	9503      	str	r5, [sp, #12]
 80099ee:	f04f 0b01 	mov.w	fp, #1
 80099f2:	4637      	mov	r7, r6
 80099f4:	463d      	mov	r5, r7
 80099f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80099fa:	b10b      	cbz	r3, 8009a00 <_svfiprintf_r+0x58>
 80099fc:	2b25      	cmp	r3, #37	; 0x25
 80099fe:	d13e      	bne.n	8009a7e <_svfiprintf_r+0xd6>
 8009a00:	ebb7 0a06 	subs.w	sl, r7, r6
 8009a04:	d00b      	beq.n	8009a1e <_svfiprintf_r+0x76>
 8009a06:	4653      	mov	r3, sl
 8009a08:	4632      	mov	r2, r6
 8009a0a:	4621      	mov	r1, r4
 8009a0c:	4640      	mov	r0, r8
 8009a0e:	f7ff ff71 	bl	80098f4 <__ssputs_r>
 8009a12:	3001      	adds	r0, #1
 8009a14:	f000 80a4 	beq.w	8009b60 <_svfiprintf_r+0x1b8>
 8009a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a1a:	4453      	add	r3, sl
 8009a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a1e:	783b      	ldrb	r3, [r7, #0]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	f000 809d 	beq.w	8009b60 <_svfiprintf_r+0x1b8>
 8009a26:	2300      	movs	r3, #0
 8009a28:	f04f 32ff 	mov.w	r2, #4294967295
 8009a2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a30:	9304      	str	r3, [sp, #16]
 8009a32:	9307      	str	r3, [sp, #28]
 8009a34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a38:	931a      	str	r3, [sp, #104]	; 0x68
 8009a3a:	462f      	mov	r7, r5
 8009a3c:	2205      	movs	r2, #5
 8009a3e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009a42:	4850      	ldr	r0, [pc, #320]	; (8009b84 <_svfiprintf_r+0x1dc>)
 8009a44:	f7f6 fbcc 	bl	80001e0 <memchr>
 8009a48:	9b04      	ldr	r3, [sp, #16]
 8009a4a:	b9d0      	cbnz	r0, 8009a82 <_svfiprintf_r+0xda>
 8009a4c:	06d9      	lsls	r1, r3, #27
 8009a4e:	bf44      	itt	mi
 8009a50:	2220      	movmi	r2, #32
 8009a52:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009a56:	071a      	lsls	r2, r3, #28
 8009a58:	bf44      	itt	mi
 8009a5a:	222b      	movmi	r2, #43	; 0x2b
 8009a5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009a60:	782a      	ldrb	r2, [r5, #0]
 8009a62:	2a2a      	cmp	r2, #42	; 0x2a
 8009a64:	d015      	beq.n	8009a92 <_svfiprintf_r+0xea>
 8009a66:	9a07      	ldr	r2, [sp, #28]
 8009a68:	462f      	mov	r7, r5
 8009a6a:	2000      	movs	r0, #0
 8009a6c:	250a      	movs	r5, #10
 8009a6e:	4639      	mov	r1, r7
 8009a70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a74:	3b30      	subs	r3, #48	; 0x30
 8009a76:	2b09      	cmp	r3, #9
 8009a78:	d94d      	bls.n	8009b16 <_svfiprintf_r+0x16e>
 8009a7a:	b1b8      	cbz	r0, 8009aac <_svfiprintf_r+0x104>
 8009a7c:	e00f      	b.n	8009a9e <_svfiprintf_r+0xf6>
 8009a7e:	462f      	mov	r7, r5
 8009a80:	e7b8      	b.n	80099f4 <_svfiprintf_r+0x4c>
 8009a82:	4a40      	ldr	r2, [pc, #256]	; (8009b84 <_svfiprintf_r+0x1dc>)
 8009a84:	1a80      	subs	r0, r0, r2
 8009a86:	fa0b f000 	lsl.w	r0, fp, r0
 8009a8a:	4318      	orrs	r0, r3
 8009a8c:	9004      	str	r0, [sp, #16]
 8009a8e:	463d      	mov	r5, r7
 8009a90:	e7d3      	b.n	8009a3a <_svfiprintf_r+0x92>
 8009a92:	9a03      	ldr	r2, [sp, #12]
 8009a94:	1d11      	adds	r1, r2, #4
 8009a96:	6812      	ldr	r2, [r2, #0]
 8009a98:	9103      	str	r1, [sp, #12]
 8009a9a:	2a00      	cmp	r2, #0
 8009a9c:	db01      	blt.n	8009aa2 <_svfiprintf_r+0xfa>
 8009a9e:	9207      	str	r2, [sp, #28]
 8009aa0:	e004      	b.n	8009aac <_svfiprintf_r+0x104>
 8009aa2:	4252      	negs	r2, r2
 8009aa4:	f043 0302 	orr.w	r3, r3, #2
 8009aa8:	9207      	str	r2, [sp, #28]
 8009aaa:	9304      	str	r3, [sp, #16]
 8009aac:	783b      	ldrb	r3, [r7, #0]
 8009aae:	2b2e      	cmp	r3, #46	; 0x2e
 8009ab0:	d10c      	bne.n	8009acc <_svfiprintf_r+0x124>
 8009ab2:	787b      	ldrb	r3, [r7, #1]
 8009ab4:	2b2a      	cmp	r3, #42	; 0x2a
 8009ab6:	d133      	bne.n	8009b20 <_svfiprintf_r+0x178>
 8009ab8:	9b03      	ldr	r3, [sp, #12]
 8009aba:	1d1a      	adds	r2, r3, #4
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	9203      	str	r2, [sp, #12]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	bfb8      	it	lt
 8009ac4:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ac8:	3702      	adds	r7, #2
 8009aca:	9305      	str	r3, [sp, #20]
 8009acc:	4d2e      	ldr	r5, [pc, #184]	; (8009b88 <_svfiprintf_r+0x1e0>)
 8009ace:	7839      	ldrb	r1, [r7, #0]
 8009ad0:	2203      	movs	r2, #3
 8009ad2:	4628      	mov	r0, r5
 8009ad4:	f7f6 fb84 	bl	80001e0 <memchr>
 8009ad8:	b138      	cbz	r0, 8009aea <_svfiprintf_r+0x142>
 8009ada:	2340      	movs	r3, #64	; 0x40
 8009adc:	1b40      	subs	r0, r0, r5
 8009ade:	fa03 f000 	lsl.w	r0, r3, r0
 8009ae2:	9b04      	ldr	r3, [sp, #16]
 8009ae4:	4303      	orrs	r3, r0
 8009ae6:	3701      	adds	r7, #1
 8009ae8:	9304      	str	r3, [sp, #16]
 8009aea:	7839      	ldrb	r1, [r7, #0]
 8009aec:	4827      	ldr	r0, [pc, #156]	; (8009b8c <_svfiprintf_r+0x1e4>)
 8009aee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009af2:	2206      	movs	r2, #6
 8009af4:	1c7e      	adds	r6, r7, #1
 8009af6:	f7f6 fb73 	bl	80001e0 <memchr>
 8009afa:	2800      	cmp	r0, #0
 8009afc:	d038      	beq.n	8009b70 <_svfiprintf_r+0x1c8>
 8009afe:	4b24      	ldr	r3, [pc, #144]	; (8009b90 <_svfiprintf_r+0x1e8>)
 8009b00:	bb13      	cbnz	r3, 8009b48 <_svfiprintf_r+0x1a0>
 8009b02:	9b03      	ldr	r3, [sp, #12]
 8009b04:	3307      	adds	r3, #7
 8009b06:	f023 0307 	bic.w	r3, r3, #7
 8009b0a:	3308      	adds	r3, #8
 8009b0c:	9303      	str	r3, [sp, #12]
 8009b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b10:	444b      	add	r3, r9
 8009b12:	9309      	str	r3, [sp, #36]	; 0x24
 8009b14:	e76d      	b.n	80099f2 <_svfiprintf_r+0x4a>
 8009b16:	fb05 3202 	mla	r2, r5, r2, r3
 8009b1a:	2001      	movs	r0, #1
 8009b1c:	460f      	mov	r7, r1
 8009b1e:	e7a6      	b.n	8009a6e <_svfiprintf_r+0xc6>
 8009b20:	2300      	movs	r3, #0
 8009b22:	3701      	adds	r7, #1
 8009b24:	9305      	str	r3, [sp, #20]
 8009b26:	4619      	mov	r1, r3
 8009b28:	250a      	movs	r5, #10
 8009b2a:	4638      	mov	r0, r7
 8009b2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b30:	3a30      	subs	r2, #48	; 0x30
 8009b32:	2a09      	cmp	r2, #9
 8009b34:	d903      	bls.n	8009b3e <_svfiprintf_r+0x196>
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d0c8      	beq.n	8009acc <_svfiprintf_r+0x124>
 8009b3a:	9105      	str	r1, [sp, #20]
 8009b3c:	e7c6      	b.n	8009acc <_svfiprintf_r+0x124>
 8009b3e:	fb05 2101 	mla	r1, r5, r1, r2
 8009b42:	2301      	movs	r3, #1
 8009b44:	4607      	mov	r7, r0
 8009b46:	e7f0      	b.n	8009b2a <_svfiprintf_r+0x182>
 8009b48:	ab03      	add	r3, sp, #12
 8009b4a:	9300      	str	r3, [sp, #0]
 8009b4c:	4622      	mov	r2, r4
 8009b4e:	4b11      	ldr	r3, [pc, #68]	; (8009b94 <_svfiprintf_r+0x1ec>)
 8009b50:	a904      	add	r1, sp, #16
 8009b52:	4640      	mov	r0, r8
 8009b54:	f7fe f8ee 	bl	8007d34 <_printf_float>
 8009b58:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009b5c:	4681      	mov	r9, r0
 8009b5e:	d1d6      	bne.n	8009b0e <_svfiprintf_r+0x166>
 8009b60:	89a3      	ldrh	r3, [r4, #12]
 8009b62:	065b      	lsls	r3, r3, #25
 8009b64:	f53f af35 	bmi.w	80099d2 <_svfiprintf_r+0x2a>
 8009b68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b6a:	b01d      	add	sp, #116	; 0x74
 8009b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b70:	ab03      	add	r3, sp, #12
 8009b72:	9300      	str	r3, [sp, #0]
 8009b74:	4622      	mov	r2, r4
 8009b76:	4b07      	ldr	r3, [pc, #28]	; (8009b94 <_svfiprintf_r+0x1ec>)
 8009b78:	a904      	add	r1, sp, #16
 8009b7a:	4640      	mov	r0, r8
 8009b7c:	f7fe fb90 	bl	80082a0 <_printf_i>
 8009b80:	e7ea      	b.n	8009b58 <_svfiprintf_r+0x1b0>
 8009b82:	bf00      	nop
 8009b84:	08009ecc 	.word	0x08009ecc
 8009b88:	08009ed2 	.word	0x08009ed2
 8009b8c:	08009ed6 	.word	0x08009ed6
 8009b90:	08007d35 	.word	0x08007d35
 8009b94:	080098f5 	.word	0x080098f5

08009b98 <_sbrk_r>:
 8009b98:	b538      	push	{r3, r4, r5, lr}
 8009b9a:	4c06      	ldr	r4, [pc, #24]	; (8009bb4 <_sbrk_r+0x1c>)
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	4605      	mov	r5, r0
 8009ba0:	4608      	mov	r0, r1
 8009ba2:	6023      	str	r3, [r4, #0]
 8009ba4:	f7fa f8a8 	bl	8003cf8 <_sbrk>
 8009ba8:	1c43      	adds	r3, r0, #1
 8009baa:	d102      	bne.n	8009bb2 <_sbrk_r+0x1a>
 8009bac:	6823      	ldr	r3, [r4, #0]
 8009bae:	b103      	cbz	r3, 8009bb2 <_sbrk_r+0x1a>
 8009bb0:	602b      	str	r3, [r5, #0]
 8009bb2:	bd38      	pop	{r3, r4, r5, pc}
 8009bb4:	200009b4 	.word	0x200009b4

08009bb8 <__ascii_mbtowc>:
 8009bb8:	b082      	sub	sp, #8
 8009bba:	b901      	cbnz	r1, 8009bbe <__ascii_mbtowc+0x6>
 8009bbc:	a901      	add	r1, sp, #4
 8009bbe:	b142      	cbz	r2, 8009bd2 <__ascii_mbtowc+0x1a>
 8009bc0:	b14b      	cbz	r3, 8009bd6 <__ascii_mbtowc+0x1e>
 8009bc2:	7813      	ldrb	r3, [r2, #0]
 8009bc4:	600b      	str	r3, [r1, #0]
 8009bc6:	7812      	ldrb	r2, [r2, #0]
 8009bc8:	1c10      	adds	r0, r2, #0
 8009bca:	bf18      	it	ne
 8009bcc:	2001      	movne	r0, #1
 8009bce:	b002      	add	sp, #8
 8009bd0:	4770      	bx	lr
 8009bd2:	4610      	mov	r0, r2
 8009bd4:	e7fb      	b.n	8009bce <__ascii_mbtowc+0x16>
 8009bd6:	f06f 0001 	mvn.w	r0, #1
 8009bda:	e7f8      	b.n	8009bce <__ascii_mbtowc+0x16>

08009bdc <memmove>:
 8009bdc:	4288      	cmp	r0, r1
 8009bde:	b510      	push	{r4, lr}
 8009be0:	eb01 0302 	add.w	r3, r1, r2
 8009be4:	d807      	bhi.n	8009bf6 <memmove+0x1a>
 8009be6:	1e42      	subs	r2, r0, #1
 8009be8:	4299      	cmp	r1, r3
 8009bea:	d00a      	beq.n	8009c02 <memmove+0x26>
 8009bec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bf0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009bf4:	e7f8      	b.n	8009be8 <memmove+0xc>
 8009bf6:	4283      	cmp	r3, r0
 8009bf8:	d9f5      	bls.n	8009be6 <memmove+0xa>
 8009bfa:	1881      	adds	r1, r0, r2
 8009bfc:	1ad2      	subs	r2, r2, r3
 8009bfe:	42d3      	cmn	r3, r2
 8009c00:	d100      	bne.n	8009c04 <memmove+0x28>
 8009c02:	bd10      	pop	{r4, pc}
 8009c04:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c08:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009c0c:	e7f7      	b.n	8009bfe <memmove+0x22>

08009c0e <__malloc_lock>:
 8009c0e:	4770      	bx	lr

08009c10 <__malloc_unlock>:
 8009c10:	4770      	bx	lr

08009c12 <_realloc_r>:
 8009c12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c14:	4607      	mov	r7, r0
 8009c16:	4614      	mov	r4, r2
 8009c18:	460e      	mov	r6, r1
 8009c1a:	b921      	cbnz	r1, 8009c26 <_realloc_r+0x14>
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009c22:	f7ff be0d 	b.w	8009840 <_malloc_r>
 8009c26:	b922      	cbnz	r2, 8009c32 <_realloc_r+0x20>
 8009c28:	f7ff fdbc 	bl	80097a4 <_free_r>
 8009c2c:	4625      	mov	r5, r4
 8009c2e:	4628      	mov	r0, r5
 8009c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c32:	f000 f821 	bl	8009c78 <_malloc_usable_size_r>
 8009c36:	42a0      	cmp	r0, r4
 8009c38:	d20f      	bcs.n	8009c5a <_realloc_r+0x48>
 8009c3a:	4621      	mov	r1, r4
 8009c3c:	4638      	mov	r0, r7
 8009c3e:	f7ff fdff 	bl	8009840 <_malloc_r>
 8009c42:	4605      	mov	r5, r0
 8009c44:	2800      	cmp	r0, #0
 8009c46:	d0f2      	beq.n	8009c2e <_realloc_r+0x1c>
 8009c48:	4631      	mov	r1, r6
 8009c4a:	4622      	mov	r2, r4
 8009c4c:	f7ff fab6 	bl	80091bc <memcpy>
 8009c50:	4631      	mov	r1, r6
 8009c52:	4638      	mov	r0, r7
 8009c54:	f7ff fda6 	bl	80097a4 <_free_r>
 8009c58:	e7e9      	b.n	8009c2e <_realloc_r+0x1c>
 8009c5a:	4635      	mov	r5, r6
 8009c5c:	e7e7      	b.n	8009c2e <_realloc_r+0x1c>

08009c5e <__ascii_wctomb>:
 8009c5e:	b149      	cbz	r1, 8009c74 <__ascii_wctomb+0x16>
 8009c60:	2aff      	cmp	r2, #255	; 0xff
 8009c62:	bf85      	ittet	hi
 8009c64:	238a      	movhi	r3, #138	; 0x8a
 8009c66:	6003      	strhi	r3, [r0, #0]
 8009c68:	700a      	strbls	r2, [r1, #0]
 8009c6a:	f04f 30ff 	movhi.w	r0, #4294967295
 8009c6e:	bf98      	it	ls
 8009c70:	2001      	movls	r0, #1
 8009c72:	4770      	bx	lr
 8009c74:	4608      	mov	r0, r1
 8009c76:	4770      	bx	lr

08009c78 <_malloc_usable_size_r>:
 8009c78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c7c:	1f18      	subs	r0, r3, #4
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	bfbc      	itt	lt
 8009c82:	580b      	ldrlt	r3, [r1, r0]
 8009c84:	18c0      	addlt	r0, r0, r3
 8009c86:	4770      	bx	lr

08009c88 <_init>:
 8009c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8a:	bf00      	nop
 8009c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c8e:	bc08      	pop	{r3}
 8009c90:	469e      	mov	lr, r3
 8009c92:	4770      	bx	lr

08009c94 <_fini>:
 8009c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c96:	bf00      	nop
 8009c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c9a:	bc08      	pop	{r3}
 8009c9c:	469e      	mov	lr, r3
 8009c9e:	4770      	bx	lr
