ICéªŒè¯åŸ¹è®­è®¡åˆ’ï¼š3 doc + 3 lab (åæœŸå¦‚æœæŠŠSVAå•ç‹¬æ‹†åˆ†å‡ºæ¥å°±æ˜¯4æ–‡æ¡£4å®éªŒ)
æ¯ä¸ªæ–‡æ¡£åˆ†ä¸º 'è¯»ä¹¦æŒ‡å¯¼' å’Œ 'éªŒè¯å®è·µ'  

VE: verification environment éªŒè¯ç¯å¢ƒ  

| task name       | author    | checker   |
| --------------- | --------- | --------- | 
| sv  grammar doc | feifan lu | jiabin wu |
| sv  VE doc      | wei wu    | jiabin wu |
| uvm VE doc      | feifan lu | jiabin wu |
| sv  grammar lab | feifan lu |	jiabin wu |
| sv  VE lab      | wei wu    | jiabin wu |
| uvm VE lab      | feifan lu, weiwu | jiabin wu |

---
è¯¾ç¨‹åç§°:ä¸‰è„šçŒ«éªŒè¯å­¦ä¹ è®¡åˆ’  
æŠŠæˆ‘ä»¬åˆšå­¦ä¸¤ä¸ªæœˆçš„ä¸‰è„šçŒ«åŠŸå¤«ä¼ æˆç»™ä½   
å­¦ä¹ ç›®æ ‡:
 - å­¦ä¼šSystemVerilogå¸¸ç”¨è¯­æ³•
 - SVç‰ˆæœ¬éªŒè¯æ¡†æ¶æ­å»º
 - UVMç‰ˆæœ¬éªŒè¯æ¡†æ¶æ­å»º
 - SystemVerilog Assertionså’Œè¦†ç›–ç‡æ”¶é›†  

éªŒè¯èƒ½åŠ›ç­‰çº§ä»0çº§é£å‡åˆ°4çº§ (æ»¡çº§ğŸ’¯çº§)

æœ¬æ•™ç¨‹åˆ†ä¸º3é˜¶æ®µï¼Œæ¯ä¸ªé˜¶æ®µåˆ†ä¸ºä¸¤éƒ¨åˆ†
|     | read | lab |
| ------  | -------- | --- |
| ç¬¬ä¸€é˜¶æ®µ | ç»¿çš®ä¹¦å¯¼è¯»	| svå¸¸ç”¨è¯­æ³•lab |
| ç¬¬äºŒé˜¶æ®µ | ç»¿çš®ä¹¦å¯¼è¯»	| svéªŒè¯æ¡†æ¶æ­å»ºlab |
| ç¬¬ä¸‰é˜¶æ®µ | **UVMå®æˆ˜**+**SVA**å¯¼è¯» | uvméªŒè¯æ¡†æ¶æ­å»ºlab+è¦†ç›–ç‡æ”¶é›† |


å…¨æ–‡ç¼©å†™: SV=SystemVerilog=ç»¿çš®ä¹¦  
UVM=Universal Verification Methodology(é€šç”¨éªŒè¯æ–¹æ³•å­¦) =ç™½çš®ä¹¦  
SVA=SystemVerilog Assertions=è“çš®ä¹¦  
