// Seed: 541548883
module module_0 (
    output uwire id_0,
    input tri id_1,
    output wand id_2,
    input supply0 id_3
);
  logic [7:0][-1] id_5;
  logic id_6;
  wire id_7;
  logic id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wand id_6,
    output tri id_7,
    output tri id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    output tri id_12,
    input tri0 id_13,
    output uwire id_14,
    input wor id_15,
    input tri1 id_16,
    input tri id_17,
    output supply1 id_18,
    output wor id_19,
    output wire id_20,
    input wire id_21,
    input wire id_22,
    output supply1 id_23,
    input tri0 id_24,
    output tri1 id_25,
    output tri id_26,
    output wire id_27,
    input wire id_28,
    input tri1 id_29,
    input tri id_30,
    output tri0 id_31,
    output tri id_32,
    input supply1 id_33,
    input tri id_34,
    input uwire id_35,
    output wire id_36,
    input uwire id_37
);
  wire id_39;
  wire id_40, id_41;
  assign id_26 = id_0;
  module_0 modCall_1 (
      id_8,
      id_28,
      id_26,
      id_1
  );
endmodule
