{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1523141314458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1523141314471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  7 18:48:34 2018 " "Processing started: Sat Apr  7 18:48:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1523141314471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1523141314471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1523141314471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1523141314760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "lab4.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/lab4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314853 ""} { "Info" "ISGN_ENTITY_NAME" "2 myCoinFSM " "Found entity 2: myCoinFSM" {  } { { "lab4.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/lab4.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523141314853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5.sv 13 13 " "Found 13 design units, including 13 entities, in source file Lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "2 change " "Found entity 2: change" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "3 gameCounter " "Found entity 3: gameCounter" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "4 roundCounter " "Found entity 4: roundCounter" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "5 loadMasterPattern " "Found entity 5: loadMasterPattern" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "6 guessChecking " "Found entity 6: guessChecking" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "7 count4bits " "Found entity 7: count4bits" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "8 count4bitsZood " "Found entity 8: count4bitsZood" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "9 checkForZnarly " "Found entity 9: checkForZnarly" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "10 checkForZood " "Found entity 10: checkForZood" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "11 sliceInput " "Found entity 11: sliceInput" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "12 gameFSM " "Found entity 12: gameFSM" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""} { "Info" "ISGN_ENTITY_NAME" "13 gradeFSM " "Found entity 13: gradeFSM" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523141314856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "library.sv(108) " "Verilog HDL information at library.sv(108): always construct contains both blocking and non-blocking assignments" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1523141314859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 9 9 " "Found 9 design units, including 9 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MagComp " "Found entity 1: MagComp" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder " "Found entity 5: Decoder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""} { "Info" "ISGN_ENTITY_NAME" "6 Register " "Found entity 6: Register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter " "Found entity 7: counter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""} { "Info" "ISGN_ENTITY_NAME" "8 shift_register " "Found entity 8: shift_register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""} { "Info" "ISGN_ENTITY_NAME" "9 Subtracter " "Found entity 9: Subtracter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/library.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523141314860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coinAccepter.sv 1 1 " "Found 1 design units, including 1 entities, in source file coinAccepter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coinAccepter " "Found entity 1: coinAccepter" {  } { { "coinAccepter.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/coinAccepter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523141314862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermindVGA.sv 9 9 " "Found 9 design units, including 9 entities, in source file mastermindVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mastermindVGA " "Found entity 1: mastermindVGA" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawNumber " "Found entity 2: drawNumber" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawZnarlyZood " "Found entity 3: drawZnarlyZood" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawShape " "Found entity 4: drawShape" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga " "Found entity 5: vga" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""} { "Info" "ISGN_ENTITY_NAME" "6 range_check " "Found entity 6: range_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""} { "Info" "ISGN_ENTITY_NAME" "7 offset_check " "Found entity 7: offset_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_counter " "Found entity 8: simple_counter" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""} { "Info" "ISGN_ENTITY_NAME" "9 registerAZ " "Found entity 9: registerAZ" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/mastermindVGA.sv" 761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523141314865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1523141314867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1523141314867 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(42) " "Verilog HDL Instantiation warning at Lab5.sv(42): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523141314868 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(43) " "Verilog HDL Instantiation warning at Lab5.sv(43): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523141314868 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5.sv(44) " "Verilog HDL Instantiation warning at Lab5.sv(44): instance has no name" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1523141314868 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ongoingGame Lab5.sv(233) " "Verilog HDL error at Lab5.sv(233): object \"ongoingGame\" is not declared" {  } { { "Lab5.sv" "" { Text "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/Lab5.sv" 233 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1523141314869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/output_files/top.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1523141314894 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1523141314992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  7 18:48:34 2018 " "Processing ended: Sat Apr  7 18:48:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1523141314992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1523141314992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1523141314992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1523141314992 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1523141315574 ""}
