<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3060" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3060{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_3060{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_3060{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3060{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_3060{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3060{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_3060{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t8_3060{left:69px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#t9_3060{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3060{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3060{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3060{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3060{left:69px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#te_3060{left:69px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_3060{left:69px;bottom:888px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#tg_3060{left:69px;bottom:871px;letter-spacing:-0.3px;word-spacing:-0.33px;}
#th_3060{left:69px;bottom:846px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#ti_3060{left:69px;bottom:830px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tj_3060{left:69px;bottom:780px;letter-spacing:-0.09px;}
#tk_3060{left:154px;bottom:780px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tl_3060{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tm_3060{left:69px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tn_3060{left:69px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_3060{left:69px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3060{left:69px;bottom:680px;letter-spacing:-0.15px;}
#tq_3060{left:69px;bottom:622px;letter-spacing:0.12px;}
#tr_3060{left:151px;bottom:622px;letter-spacing:0.16px;word-spacing:0.01px;}
#ts_3060{left:69px;bottom:598px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3060{left:69px;bottom:581px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tu_3060{left:69px;bottom:564px;letter-spacing:-0.18px;word-spacing:-0.98px;}
#tv_3060{left:69px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tw_3060{left:69px;bottom:523px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tx_3060{left:69px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#ty_3060{left:69px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3060{left:69px;bottom:473px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t10_3060{left:69px;bottom:456px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_3060{left:728px;bottom:463px;}
#t12_3060{left:740px;bottom:456px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t13_3060{left:69px;bottom:439px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t14_3060{left:69px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_3060{left:69px;bottom:398px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t16_3060{left:69px;bottom:381px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t17_3060{left:69px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3060{left:69px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_3060{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3060{left:69px;bottom:281px;letter-spacing:-0.08px;}
#t1b_3060{left:155px;bottom:281px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1c_3060{left:69px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t1d_3060{left:69px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1e_3060{left:69px;bottom:215px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1f_3060{left:69px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1g_3060{left:69px;bottom:182px;letter-spacing:-0.17px;}
#t1h_3060{left:69px;bottom:133px;letter-spacing:-0.12px;}
#t1i_3060{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t1j_3060{left:91px;bottom:116px;letter-spacing:-0.1px;}

.s1_3060{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3060{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3060{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3060{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3060{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3060{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3060{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3060" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3060Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3060" style="-webkit-user-select: none;"><object width="935" height="1210" data="3060/3060.svg" type="image/svg+xml" id="pdf3060" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3060" class="t s1_3060">2-4 </span><span id="t2_3060" class="t s1_3060">Vol. 3A </span>
<span id="t3_3060" class="t s2_3060">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3060" class="t s3_3060">Each segment descriptor has an associated segment selector. A segment selector provides the software that uses </span>
<span id="t5_3060" class="t s3_3060">it with an index into the GDT or LDT (the offset of its associated segment descriptor), a global/local flag (deter- </span>
<span id="t6_3060" class="t s3_3060">mines whether the selector points to the GDT or the LDT), and access rights information. </span>
<span id="t7_3060" class="t s3_3060">To access a byte in a segment, a segment selector and an offset must be supplied. The segment selector provides </span>
<span id="t8_3060" class="t s3_3060">access to the segment descriptor for the segment (in the GDT or LDT). From the segment descriptor, the processor </span>
<span id="t9_3060" class="t s3_3060">obtains the base address of the segment in the linear address space. The offset then provides the location of the </span>
<span id="ta_3060" class="t s3_3060">byte relative to the base address. This mechanism can be used to access any valid code, data, or stack segment, </span>
<span id="tb_3060" class="t s3_3060">provided the segment is accessible from the current privilege level (CPL) at which the processor is operating. The </span>
<span id="tc_3060" class="t s3_3060">CPL is defined as the protection level of the currently executing code segment. </span>
<span id="td_3060" class="t s3_3060">See Figure 2-1. The solid arrows in the figure indicate a linear address, dashed lines indicate a segment selector, </span>
<span id="te_3060" class="t s3_3060">and the dotted arrows indicate a physical address. For simplicity, many of the segment selectors are shown as </span>
<span id="tf_3060" class="t s3_3060">direct pointers to a segment. However, the actual path from a segment selector to its associated segment is always </span>
<span id="tg_3060" class="t s3_3060">through a GDT or LDT. </span>
<span id="th_3060" class="t s3_3060">The linear address of the base of the GDT is contained in the GDT register (GDTR); the linear address of the LDT is </span>
<span id="ti_3060" class="t s3_3060">contained in the LDT register (LDTR). </span>
<span id="tj_3060" class="t s4_3060">2.1.1.1 </span><span id="tk_3060" class="t s4_3060">Global and Local Descriptor Tables in IA-32e Mode </span>
<span id="tl_3060" class="t s3_3060">GDTR and LDTR registers are expanded to 64-bits wide in both IA-32e sub-modes (64-bit mode and compatibility </span>
<span id="tm_3060" class="t s3_3060">mode). For more information: see Section 3.5.2, “Segment Descriptor Tables in IA-32e Mode.” </span>
<span id="tn_3060" class="t s3_3060">Global and local descriptor tables are expanded in 64-bit mode to support 64-bit base addresses, (16-byte LDT </span>
<span id="to_3060" class="t s3_3060">descriptors hold a 64-bit base address and various attributes). In compatibility mode, descriptors are not </span>
<span id="tp_3060" class="t s3_3060">expanded. </span>
<span id="tq_3060" class="t s5_3060">2.1.2 </span><span id="tr_3060" class="t s5_3060">System Segments, Segment Descriptors, and Gates </span>
<span id="ts_3060" class="t s3_3060">Besides code, data, and stack segments that make up the execution environment of a program or procedure, the </span>
<span id="tt_3060" class="t s3_3060">architecture defines two system segments: the task-state segment (TSS) and the LDT. The GDT is not considered </span>
<span id="tu_3060" class="t s3_3060">a segment because it is not accessed by means of a segment selector and segment descriptor. TSSs and LDTs have </span>
<span id="tv_3060" class="t s3_3060">segment descriptors defined for them. </span>
<span id="tw_3060" class="t s3_3060">The architecture also defines a set of special descriptors called gates (call gates, interrupt gates, trap gates, and </span>
<span id="tx_3060" class="t s3_3060">task gates). These provide protected gateways to system procedures and handlers that may operate at a different </span>
<span id="ty_3060" class="t s3_3060">privilege level than application programs and most procedures. For example, a CALL to a call gate can provide </span>
<span id="tz_3060" class="t s3_3060">access to a procedure in a code segment that is at the same or a numerically lower privilege level (more privileged) </span>
<span id="t10_3060" class="t s3_3060">than the current code segment. To access a procedure through a call gate, the calling procedure </span>
<span id="t11_3060" class="t s6_3060">1 </span>
<span id="t12_3060" class="t s3_3060">supplies the </span>
<span id="t13_3060" class="t s3_3060">selector for the call gate. The processor then performs an access rights check on the call gate, comparing the CPL </span>
<span id="t14_3060" class="t s3_3060">with the privilege level of the call gate and the destination code segment pointed to by the call gate. </span>
<span id="t15_3060" class="t s3_3060">If access to the destination code segment is allowed, the processor gets the segment selector for the destination </span>
<span id="t16_3060" class="t s3_3060">code segment and an offset into that code segment from the call gate. If the call requires a change in privilege </span>
<span id="t17_3060" class="t s3_3060">level, the processor also switches to the stack for the targeted privilege level. The segment selector for the new </span>
<span id="t18_3060" class="t s3_3060">stack is obtained from the TSS for the currently running task. Gates also facilitate transitions between 16-bit and </span>
<span id="t19_3060" class="t s3_3060">32-bit code segments, and vice versa. </span>
<span id="t1a_3060" class="t s4_3060">2.1.2.1 </span><span id="t1b_3060" class="t s4_3060">Gates in IA-32e Mode </span>
<span id="t1c_3060" class="t s3_3060">In IA-32e mode, the following descriptors are 16-byte descriptors (expanded to allow a 64-bit base): LDT descrip- </span>
<span id="t1d_3060" class="t s3_3060">tors, 64-bit TSSs, call gates, interrupt gates, and trap gates. </span>
<span id="t1e_3060" class="t s3_3060">Call gates facilitate transitions between 64-bit mode and compatibility mode. Task gates are not supported in IA- </span>
<span id="t1f_3060" class="t s3_3060">32e mode. On privilege level changes, stack segment selectors are not read from the TSS. Instead, they are set to </span>
<span id="t1g_3060" class="t s3_3060">NULL. </span>
<span id="t1h_3060" class="t s7_3060">1. </span><span id="t1i_3060" class="t s7_3060">The word “procedure” is commonly used in this document as a general term for a logical unit or block of code (such as a program, pro- </span>
<span id="t1j_3060" class="t s7_3060">cedure, function, or routine). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
