<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>re0_c</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>RA00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/wordram_ram_6_DO3</Dynamic>
            <Navigation>RA03/wordram_ram_6_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/wordram_ram_4_DO3</Dynamic>
            <Navigation>RA03/wordram_ram_4_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/wordram_ram_2_DO3</Dynamic>
            <Navigation>RA03/wordram_ram_2_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA03/wordram_ram_0_DO3</Dynamic>
            <Navigation>RA03/wordram_ram_0_DO3</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>5</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl&quot;:23:9:23:15|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>9</Navigation>
            <Navigation>23</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl&quot;:30:6:30:14|Referenced variable scontrolc is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>6</Navigation>
            <Navigation>30</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Referenced variable scontrolc is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl&quot;:38:5:38:8|Referenced variable clkc is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl</Navigation>
            <Navigation>38</Navigation>
            <Navigation>5</Navigation>
            <Navigation>38</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Referenced variable clkc is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl&quot;:30:1:30:4|Feedback mux created for signal outcoderc[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Feedback mux created for signal outcoderc[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl&quot;:30:1:30:4|Feedback mux created for signal outcontwritec[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\coder00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Feedback mux created for signal outcontwritec[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\ram0\source\oscint00.vhdl&quot;:24:0:24:7|Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Mau\Documents\Arqui\practicas\Segundo Parcial\02-ram00\ram0\source\oscint00.vhdl</Navigation>
            <Navigation>24</Navigation>
            <Navigation>0</Navigation>
            <Navigation>24</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\mau\documents\arqui\practicas\segundo parcial\02-ram00\ram0\source\div00.vhdl&quot;:21:2:21:3|Found inferred clock oscint00|osc_int_inferred_clock which controls 22 sequential elements including RA00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\mau\documents\arqui\practicas\segundo parcial\02-ram00\ram0\source\div00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>2</Navigation>
            <Navigation>21</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock which controls 22 sequential elements including RA00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net RA00.D00.sclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net RA00.D00.sclk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>