
F767_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b9c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08004d9c  08004d9c  00014d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f00  08004f00  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004f00  08004f00  00014f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f08  08004f08  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f08  08004f08  00014f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f0c  08004f0c  00014f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004f10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000adc  20000070  08004f80  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b4c  08004f80  00020b4c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c927  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002140  00000000  00000000  0002c9c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000910  00000000  00000000  0002eb08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000818  00000000  00000000  0002f418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027f29  00000000  00000000  0002fc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf63  00000000  00000000  00057b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2309  00000000  00000000  00064abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00156dc5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026c4  00000000  00000000  00156e18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08004d84 	.word	0x08004d84

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08004d84 	.word	0x08004d84

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b974 	b.w	8000610 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468e      	mov	lr, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14d      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034e:	428a      	cmp	r2, r1
 8000350:	4694      	mov	ip, r2
 8000352:	d969      	bls.n	8000428 <__udivmoddi4+0xe8>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b152      	cbz	r2, 8000370 <__udivmoddi4+0x30>
 800035a:	fa01 f302 	lsl.w	r3, r1, r2
 800035e:	f1c2 0120 	rsb	r1, r2, #32
 8000362:	fa20 f101 	lsr.w	r1, r0, r1
 8000366:	fa0c fc02 	lsl.w	ip, ip, r2
 800036a:	ea41 0e03 	orr.w	lr, r1, r3
 800036e:	4094      	lsls	r4, r2
 8000370:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000374:	0c21      	lsrs	r1, r4, #16
 8000376:	fbbe f6f8 	udiv	r6, lr, r8
 800037a:	fa1f f78c 	uxth.w	r7, ip
 800037e:	fb08 e316 	mls	r3, r8, r6, lr
 8000382:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000386:	fb06 f107 	mul.w	r1, r6, r7
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f106 30ff 	add.w	r0, r6, #4294967295
 8000396:	f080 811f 	bcs.w	80005d8 <__udivmoddi4+0x298>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 811c 	bls.w	80005d8 <__udivmoddi4+0x298>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ac:	fb08 3310 	mls	r3, r8, r0, r3
 80003b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b4:	fb00 f707 	mul.w	r7, r0, r7
 80003b8:	42a7      	cmp	r7, r4
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x92>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c4:	f080 810a 	bcs.w	80005dc <__udivmoddi4+0x29c>
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	f240 8107 	bls.w	80005dc <__udivmoddi4+0x29c>
 80003ce:	4464      	add	r4, ip
 80003d0:	3802      	subs	r0, #2
 80003d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d6:	1be4      	subs	r4, r4, r7
 80003d8:	2600      	movs	r6, #0
 80003da:	b11d      	cbz	r5, 80003e4 <__udivmoddi4+0xa4>
 80003dc:	40d4      	lsrs	r4, r2
 80003de:	2300      	movs	r3, #0
 80003e0:	e9c5 4300 	strd	r4, r3, [r5]
 80003e4:	4631      	mov	r1, r6
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d909      	bls.n	8000402 <__udivmoddi4+0xc2>
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	f000 80ef 	beq.w	80005d2 <__udivmoddi4+0x292>
 80003f4:	2600      	movs	r6, #0
 80003f6:	e9c5 0100 	strd	r0, r1, [r5]
 80003fa:	4630      	mov	r0, r6
 80003fc:	4631      	mov	r1, r6
 80003fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000402:	fab3 f683 	clz	r6, r3
 8000406:	2e00      	cmp	r6, #0
 8000408:	d14a      	bne.n	80004a0 <__udivmoddi4+0x160>
 800040a:	428b      	cmp	r3, r1
 800040c:	d302      	bcc.n	8000414 <__udivmoddi4+0xd4>
 800040e:	4282      	cmp	r2, r0
 8000410:	f200 80f9 	bhi.w	8000606 <__udivmoddi4+0x2c6>
 8000414:	1a84      	subs	r4, r0, r2
 8000416:	eb61 0303 	sbc.w	r3, r1, r3
 800041a:	2001      	movs	r0, #1
 800041c:	469e      	mov	lr, r3
 800041e:	2d00      	cmp	r5, #0
 8000420:	d0e0      	beq.n	80003e4 <__udivmoddi4+0xa4>
 8000422:	e9c5 4e00 	strd	r4, lr, [r5]
 8000426:	e7dd      	b.n	80003e4 <__udivmoddi4+0xa4>
 8000428:	b902      	cbnz	r2, 800042c <__udivmoddi4+0xec>
 800042a:	deff      	udf	#255	; 0xff
 800042c:	fab2 f282 	clz	r2, r2
 8000430:	2a00      	cmp	r2, #0
 8000432:	f040 8092 	bne.w	800055a <__udivmoddi4+0x21a>
 8000436:	eba1 010c 	sub.w	r1, r1, ip
 800043a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800043e:	fa1f fe8c 	uxth.w	lr, ip
 8000442:	2601      	movs	r6, #1
 8000444:	0c20      	lsrs	r0, r4, #16
 8000446:	fbb1 f3f7 	udiv	r3, r1, r7
 800044a:	fb07 1113 	mls	r1, r7, r3, r1
 800044e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000452:	fb0e f003 	mul.w	r0, lr, r3
 8000456:	4288      	cmp	r0, r1
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x12c>
 800045a:	eb1c 0101 	adds.w	r1, ip, r1
 800045e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x12a>
 8000464:	4288      	cmp	r0, r1
 8000466:	f200 80cb 	bhi.w	8000600 <__udivmoddi4+0x2c0>
 800046a:	4643      	mov	r3, r8
 800046c:	1a09      	subs	r1, r1, r0
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb1 f0f7 	udiv	r0, r1, r7
 8000474:	fb07 1110 	mls	r1, r7, r0, r1
 8000478:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800047c:	fb0e fe00 	mul.w	lr, lr, r0
 8000480:	45a6      	cmp	lr, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x156>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f100 31ff 	add.w	r1, r0, #4294967295
 800048c:	d202      	bcs.n	8000494 <__udivmoddi4+0x154>
 800048e:	45a6      	cmp	lr, r4
 8000490:	f200 80bb 	bhi.w	800060a <__udivmoddi4+0x2ca>
 8000494:	4608      	mov	r0, r1
 8000496:	eba4 040e 	sub.w	r4, r4, lr
 800049a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x9a>
 80004a0:	f1c6 0720 	rsb	r7, r6, #32
 80004a4:	40b3      	lsls	r3, r6
 80004a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ae:	fa20 f407 	lsr.w	r4, r0, r7
 80004b2:	fa01 f306 	lsl.w	r3, r1, r6
 80004b6:	431c      	orrs	r4, r3
 80004b8:	40f9      	lsrs	r1, r7
 80004ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004be:	fa00 f306 	lsl.w	r3, r0, r6
 80004c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004c6:	0c20      	lsrs	r0, r4, #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fb09 1118 	mls	r1, r9, r8, r1
 80004d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d4:	fb08 f00e 	mul.w	r0, r8, lr
 80004d8:	4288      	cmp	r0, r1
 80004da:	fa02 f206 	lsl.w	r2, r2, r6
 80004de:	d90b      	bls.n	80004f8 <__udivmoddi4+0x1b8>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004e8:	f080 8088 	bcs.w	80005fc <__udivmoddi4+0x2bc>
 80004ec:	4288      	cmp	r0, r1
 80004ee:	f240 8085 	bls.w	80005fc <__udivmoddi4+0x2bc>
 80004f2:	f1a8 0802 	sub.w	r8, r8, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1a09      	subs	r1, r1, r0
 80004fa:	b2a4      	uxth	r4, r4
 80004fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000500:	fb09 1110 	mls	r1, r9, r0, r1
 8000504:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000508:	fb00 fe0e 	mul.w	lr, r0, lr
 800050c:	458e      	cmp	lr, r1
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x1e2>
 8000510:	eb1c 0101 	adds.w	r1, ip, r1
 8000514:	f100 34ff 	add.w	r4, r0, #4294967295
 8000518:	d26c      	bcs.n	80005f4 <__udivmoddi4+0x2b4>
 800051a:	458e      	cmp	lr, r1
 800051c:	d96a      	bls.n	80005f4 <__udivmoddi4+0x2b4>
 800051e:	3802      	subs	r0, #2
 8000520:	4461      	add	r1, ip
 8000522:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000526:	fba0 9402 	umull	r9, r4, r0, r2
 800052a:	eba1 010e 	sub.w	r1, r1, lr
 800052e:	42a1      	cmp	r1, r4
 8000530:	46c8      	mov	r8, r9
 8000532:	46a6      	mov	lr, r4
 8000534:	d356      	bcc.n	80005e4 <__udivmoddi4+0x2a4>
 8000536:	d053      	beq.n	80005e0 <__udivmoddi4+0x2a0>
 8000538:	b15d      	cbz	r5, 8000552 <__udivmoddi4+0x212>
 800053a:	ebb3 0208 	subs.w	r2, r3, r8
 800053e:	eb61 010e 	sbc.w	r1, r1, lr
 8000542:	fa01 f707 	lsl.w	r7, r1, r7
 8000546:	fa22 f306 	lsr.w	r3, r2, r6
 800054a:	40f1      	lsrs	r1, r6
 800054c:	431f      	orrs	r7, r3
 800054e:	e9c5 7100 	strd	r7, r1, [r5]
 8000552:	2600      	movs	r6, #0
 8000554:	4631      	mov	r1, r6
 8000556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	40d8      	lsrs	r0, r3
 8000560:	fa0c fc02 	lsl.w	ip, ip, r2
 8000564:	fa21 f303 	lsr.w	r3, r1, r3
 8000568:	4091      	lsls	r1, r2
 800056a:	4301      	orrs	r1, r0
 800056c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000570:	fa1f fe8c 	uxth.w	lr, ip
 8000574:	fbb3 f0f7 	udiv	r0, r3, r7
 8000578:	fb07 3610 	mls	r6, r7, r0, r3
 800057c:	0c0b      	lsrs	r3, r1, #16
 800057e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000582:	fb00 f60e 	mul.w	r6, r0, lr
 8000586:	429e      	cmp	r6, r3
 8000588:	fa04 f402 	lsl.w	r4, r4, r2
 800058c:	d908      	bls.n	80005a0 <__udivmoddi4+0x260>
 800058e:	eb1c 0303 	adds.w	r3, ip, r3
 8000592:	f100 38ff 	add.w	r8, r0, #4294967295
 8000596:	d22f      	bcs.n	80005f8 <__udivmoddi4+0x2b8>
 8000598:	429e      	cmp	r6, r3
 800059a:	d92d      	bls.n	80005f8 <__udivmoddi4+0x2b8>
 800059c:	3802      	subs	r0, #2
 800059e:	4463      	add	r3, ip
 80005a0:	1b9b      	subs	r3, r3, r6
 80005a2:	b289      	uxth	r1, r1
 80005a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005a8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005b0:	fb06 f30e 	mul.w	r3, r6, lr
 80005b4:	428b      	cmp	r3, r1
 80005b6:	d908      	bls.n	80005ca <__udivmoddi4+0x28a>
 80005b8:	eb1c 0101 	adds.w	r1, ip, r1
 80005bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005c0:	d216      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 80005c2:	428b      	cmp	r3, r1
 80005c4:	d914      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 80005c6:	3e02      	subs	r6, #2
 80005c8:	4461      	add	r1, ip
 80005ca:	1ac9      	subs	r1, r1, r3
 80005cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005d0:	e738      	b.n	8000444 <__udivmoddi4+0x104>
 80005d2:	462e      	mov	r6, r5
 80005d4:	4628      	mov	r0, r5
 80005d6:	e705      	b.n	80003e4 <__udivmoddi4+0xa4>
 80005d8:	4606      	mov	r6, r0
 80005da:	e6e3      	b.n	80003a4 <__udivmoddi4+0x64>
 80005dc:	4618      	mov	r0, r3
 80005de:	e6f8      	b.n	80003d2 <__udivmoddi4+0x92>
 80005e0:	454b      	cmp	r3, r9
 80005e2:	d2a9      	bcs.n	8000538 <__udivmoddi4+0x1f8>
 80005e4:	ebb9 0802 	subs.w	r8, r9, r2
 80005e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ec:	3801      	subs	r0, #1
 80005ee:	e7a3      	b.n	8000538 <__udivmoddi4+0x1f8>
 80005f0:	4646      	mov	r6, r8
 80005f2:	e7ea      	b.n	80005ca <__udivmoddi4+0x28a>
 80005f4:	4620      	mov	r0, r4
 80005f6:	e794      	b.n	8000522 <__udivmoddi4+0x1e2>
 80005f8:	4640      	mov	r0, r8
 80005fa:	e7d1      	b.n	80005a0 <__udivmoddi4+0x260>
 80005fc:	46d0      	mov	r8, sl
 80005fe:	e77b      	b.n	80004f8 <__udivmoddi4+0x1b8>
 8000600:	3b02      	subs	r3, #2
 8000602:	4461      	add	r1, ip
 8000604:	e732      	b.n	800046c <__udivmoddi4+0x12c>
 8000606:	4630      	mov	r0, r6
 8000608:	e709      	b.n	800041e <__udivmoddi4+0xde>
 800060a:	4464      	add	r4, ip
 800060c:	3802      	subs	r0, #2
 800060e:	e742      	b.n	8000496 <__udivmoddi4+0x156>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <commands>:

extern volatile buffer_t Rx, Tx;
extern framecontent frame;

command_t commands()
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b09c      	sub	sp, #112	; 0x70
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	command_t comm = {"", 0};
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	f107 030c 	add.w	r3, r7, #12
 8000624:	2260      	movs	r2, #96	; 0x60
 8000626:	2100      	movs	r1, #0
 8000628:	4618      	mov	r0, r3
 800062a:	f003 feb7 	bl	800439c <memset>
 800062e:	2300      	movs	r3, #0
 8000630:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

	if(strcmp(frame.command, "D1") == 0)
 8000634:	491d      	ldr	r1, [pc, #116]	; (80006ac <commands+0x98>)
 8000636:	481e      	ldr	r0, [pc, #120]	; (80006b0 <commands+0x9c>)
 8000638:	f7ff fe02 	bl	8000240 <strcmp>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d103      	bne.n	800064a <commands+0x36>
	{
		USART_Send("D1");
 8000642:	481a      	ldr	r0, [pc, #104]	; (80006ac <commands+0x98>)
 8000644:	f000 f9c8 	bl	80009d8 <USART_Send>
 8000648:	e023      	b.n	8000692 <commands+0x7e>
	}
	else if(strcmp(frame.command, "D2") == 0)
 800064a:	491a      	ldr	r1, [pc, #104]	; (80006b4 <commands+0xa0>)
 800064c:	4818      	ldr	r0, [pc, #96]	; (80006b0 <commands+0x9c>)
 800064e:	f7ff fdf7 	bl	8000240 <strcmp>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d103      	bne.n	8000660 <commands+0x4c>
	{
		USART_Send("D2");
 8000658:	4816      	ldr	r0, [pc, #88]	; (80006b4 <commands+0xa0>)
 800065a:	f000 f9bd 	bl	80009d8 <USART_Send>
 800065e:	e018      	b.n	8000692 <commands+0x7e>
	}
	else if(strcmp(frame.command, "I") == 0)
 8000660:	4915      	ldr	r1, [pc, #84]	; (80006b8 <commands+0xa4>)
 8000662:	4813      	ldr	r0, [pc, #76]	; (80006b0 <commands+0x9c>)
 8000664:	f7ff fdec 	bl	8000240 <strcmp>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d103      	bne.n	8000676 <commands+0x62>
	{
		USART_Send("I");
 800066e:	4812      	ldr	r0, [pc, #72]	; (80006b8 <commands+0xa4>)
 8000670:	f000 f9b2 	bl	80009d8 <USART_Send>
 8000674:	e00d      	b.n	8000692 <commands+0x7e>
	}
	else if(strcmp(frame.command, "CLR") == 0)
 8000676:	4911      	ldr	r1, [pc, #68]	; (80006bc <commands+0xa8>)
 8000678:	480d      	ldr	r0, [pc, #52]	; (80006b0 <commands+0x9c>)
 800067a:	f7ff fde1 	bl	8000240 <strcmp>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d103      	bne.n	800068c <commands+0x78>
	{
		USART_Send("CLR");
 8000684:	480d      	ldr	r0, [pc, #52]	; (80006bc <commands+0xa8>)
 8000686:	f000 f9a7 	bl	80009d8 <USART_Send>
 800068a:	e002      	b.n	8000692 <commands+0x7e>
	}
	else
	{
		USART_Send("Unknown");
 800068c:	480c      	ldr	r0, [pc, #48]	; (80006c0 <commands+0xac>)
 800068e:	f000 f9a3 	bl	80009d8 <USART_Send>
	}

	return comm;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4618      	mov	r0, r3
 8000696:	f107 0308 	add.w	r3, r7, #8
 800069a:	2266      	movs	r2, #102	; 0x66
 800069c:	4619      	mov	r1, r3
 800069e:	f003 fe6f 	bl	8004380 <memcpy>
}
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	3770      	adds	r7, #112	; 0x70
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	08004d9c 	.word	0x08004d9c
 80006b0:	20000aa0 	.word	0x20000aa0
 80006b4:	08004da0 	.word	0x08004da0
 80006b8:	08004da4 	.word	0x08004da4
 80006bc:	08004da8 	.word	0x08004da8
 80006c0:	08004dac 	.word	0x08004dac

080006c4 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b08c      	sub	sp, #48	; 0x30
 80006c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ca:	f107 031c 	add.w	r3, r7, #28
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]
 80006d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006da:	4b77      	ldr	r3, [pc, #476]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	4a76      	ldr	r2, [pc, #472]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 80006e0:	f043 0304 	orr.w	r3, r3, #4
 80006e4:	6313      	str	r3, [r2, #48]	; 0x30
 80006e6:	4b74      	ldr	r3, [pc, #464]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	f003 0304 	and.w	r3, r3, #4
 80006ee:	61bb      	str	r3, [r7, #24]
 80006f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006f2:	4b71      	ldr	r3, [pc, #452]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	4a70      	ldr	r2, [pc, #448]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 80006f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006fc:	6313      	str	r3, [r2, #48]	; 0x30
 80006fe:	4b6e      	ldr	r3, [pc, #440]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000706:	617b      	str	r3, [r7, #20]
 8000708:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070a:	4b6b      	ldr	r3, [pc, #428]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a6a      	ldr	r2, [pc, #424]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000710:	f043 0301 	orr.w	r3, r3, #1
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
 8000716:	4b68      	ldr	r3, [pc, #416]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	613b      	str	r3, [r7, #16]
 8000720:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000722:	4b65      	ldr	r3, [pc, #404]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a64      	ldr	r2, [pc, #400]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000728:	f043 0302 	orr.w	r3, r3, #2
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b62      	ldr	r3, [pc, #392]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0302 	and.w	r3, r3, #2
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800073a:	4b5f      	ldr	r3, [pc, #380]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	4a5e      	ldr	r2, [pc, #376]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000740:	f043 0308 	orr.w	r3, r3, #8
 8000744:	6313      	str	r3, [r2, #48]	; 0x30
 8000746:	4b5c      	ldr	r3, [pc, #368]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	f003 0308 	and.w	r3, r3, #8
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000752:	4b59      	ldr	r3, [pc, #356]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a58      	ldr	r2, [pc, #352]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b56      	ldr	r3, [pc, #344]	; (80008b8 <MX_GPIO_Init+0x1f4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000770:	4852      	ldr	r0, [pc, #328]	; (80008bc <MX_GPIO_Init+0x1f8>)
 8000772:	f001 f8c3 	bl	80018fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	2140      	movs	r1, #64	; 0x40
 800077a:	4851      	ldr	r0, [pc, #324]	; (80008c0 <MX_GPIO_Init+0x1fc>)
 800077c:	f001 f8be 	bl	80018fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000780:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000786:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800078a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 031c 	add.w	r3, r7, #28
 8000794:	4619      	mov	r1, r3
 8000796:	484b      	ldr	r0, [pc, #300]	; (80008c4 <MX_GPIO_Init+0x200>)
 8000798:	f000 ff04 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800079c:	2332      	movs	r3, #50	; 0x32
 800079e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a0:	2302      	movs	r3, #2
 80007a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a8:	2303      	movs	r3, #3
 80007aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007ac:	230b      	movs	r3, #11
 80007ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007b0:	f107 031c 	add.w	r3, r7, #28
 80007b4:	4619      	mov	r1, r3
 80007b6:	4843      	ldr	r0, [pc, #268]	; (80008c4 <MX_GPIO_Init+0x200>)
 80007b8:	f000 fef4 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007bc:	2386      	movs	r3, #134	; 0x86
 80007be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	2302      	movs	r3, #2
 80007c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c8:	2303      	movs	r3, #3
 80007ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007cc:	230b      	movs	r3, #11
 80007ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d0:	f107 031c 	add.w	r3, r7, #28
 80007d4:	4619      	mov	r1, r3
 80007d6:	483c      	ldr	r0, [pc, #240]	; (80008c8 <MX_GPIO_Init+0x204>)
 80007d8:	f000 fee4 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80007dc:	f244 0381 	movw	r3, #16513	; 0x4081
 80007e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	4619      	mov	r1, r3
 80007f4:	4831      	ldr	r0, [pc, #196]	; (80008bc <MX_GPIO_Init+0x1f8>)
 80007f6:	f000 fed5 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80007fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000800:	2302      	movs	r3, #2
 8000802:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000808:	2303      	movs	r3, #3
 800080a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800080c:	230b      	movs	r3, #11
 800080e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000810:	f107 031c 	add.w	r3, r7, #28
 8000814:	4619      	mov	r1, r3
 8000816:	4829      	ldr	r0, [pc, #164]	; (80008bc <MX_GPIO_Init+0x1f8>)
 8000818:	f000 fec4 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800081c:	2340      	movs	r3, #64	; 0x40
 800081e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000820:	2301      	movs	r3, #1
 8000822:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000828:	2300      	movs	r3, #0
 800082a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800082c:	f107 031c 	add.w	r3, r7, #28
 8000830:	4619      	mov	r1, r3
 8000832:	4823      	ldr	r0, [pc, #140]	; (80008c0 <MX_GPIO_Init+0x1fc>)
 8000834:	f000 feb6 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800083c:	2300      	movs	r3, #0
 800083e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000844:	f107 031c 	add.w	r3, r7, #28
 8000848:	4619      	mov	r1, r3
 800084a:	481d      	ldr	r0, [pc, #116]	; (80008c0 <MX_GPIO_Init+0x1fc>)
 800084c:	f000 feaa 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000850:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000856:	2302      	movs	r3, #2
 8000858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800085e:	2303      	movs	r3, #3
 8000860:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000862:	230a      	movs	r3, #10
 8000864:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000866:	f107 031c 	add.w	r3, r7, #28
 800086a:	4619      	mov	r1, r3
 800086c:	4816      	ldr	r0, [pc, #88]	; (80008c8 <MX_GPIO_Init+0x204>)
 800086e:	f000 fe99 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000872:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000878:	2300      	movs	r3, #0
 800087a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	4810      	ldr	r0, [pc, #64]	; (80008c8 <MX_GPIO_Init+0x204>)
 8000888:	f000 fe8c 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800088c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000890:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000892:	2302      	movs	r3, #2
 8000894:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800089a:	2303      	movs	r3, #3
 800089c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800089e:	230b      	movs	r3, #11
 80008a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	4619      	mov	r1, r3
 80008a8:	4805      	ldr	r0, [pc, #20]	; (80008c0 <MX_GPIO_Init+0x1fc>)
 80008aa:	f000 fe7b 	bl	80015a4 <HAL_GPIO_Init>

}
 80008ae:	bf00      	nop
 80008b0:	3730      	adds	r7, #48	; 0x30
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40020400 	.word	0x40020400
 80008c0:	40021800 	.word	0x40021800
 80008c4:	40020800 	.word	0x40020800
 80008c8:	40020000 	.word	0x40020000

080008cc <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a21      	ldr	r2, [pc, #132]	; (8000960 <HAL_UART_RxCpltCallback+0x94>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d13b      	bne.n	8000956 <HAL_UART_RxCpltCallback+0x8a>

		if(Rx.array[Rx.empty] == '$')
 80008de:	4b21      	ldr	r3, [pc, #132]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 80008e0:	885b      	ldrh	r3, [r3, #2]
 80008e2:	b29b      	uxth	r3, r3
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b1f      	ldr	r3, [pc, #124]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 80008e8:	4413      	add	r3, r2
 80008ea:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	2b24      	cmp	r3, #36	; 0x24
 80008f2:	d104      	bne.n	80008fe <HAL_UART_RxCpltCallback+0x32>
			Rx.beginIdx = Rx.empty;
 80008f4:	4b1b      	ldr	r3, [pc, #108]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 80008f6:	885b      	ldrh	r3, [r3, #2]
 80008f8:	b29a      	uxth	r2, r3
 80008fa:	4b1a      	ldr	r3, [pc, #104]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 80008fc:	809a      	strh	r2, [r3, #4]
		if(Rx.array[Rx.empty] == '#')
 80008fe:	4b19      	ldr	r3, [pc, #100]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 8000900:	885b      	ldrh	r3, [r3, #2]
 8000902:	b29b      	uxth	r3, r3
 8000904:	461a      	mov	r2, r3
 8000906:	4b17      	ldr	r3, [pc, #92]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 8000908:	4413      	add	r3, r2
 800090a:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 800090e:	b2db      	uxtb	r3, r3
 8000910:	2b23      	cmp	r3, #35	; 0x23
 8000912:	d104      	bne.n	800091e <HAL_UART_RxCpltCallback+0x52>
			Rx.endIdx = Rx.empty;
 8000914:	4b13      	ldr	r3, [pc, #76]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 8000916:	885b      	ldrh	r3, [r3, #2]
 8000918:	b29a      	uxth	r2, r3
 800091a:	4b12      	ldr	r3, [pc, #72]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 800091c:	80da      	strh	r2, [r3, #6]

		Rx.empty++;
 800091e:	4b11      	ldr	r3, [pc, #68]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 8000920:	885b      	ldrh	r3, [r3, #2]
 8000922:	b29b      	uxth	r3, r3
 8000924:	3301      	adds	r3, #1
 8000926:	b29a      	uxth	r2, r3
 8000928:	4b0e      	ldr	r3, [pc, #56]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 800092a:	805a      	strh	r2, [r3, #2]
		if (Rx.empty >= sizeOfBuffor) {
 800092c:	4b0d      	ldr	r3, [pc, #52]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 800092e:	885b      	ldrh	r3, [r3, #2]
 8000930:	b29b      	uxth	r3, r3
 8000932:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000936:	d302      	bcc.n	800093e <HAL_UART_RxCpltCallback+0x72>
			Rx.empty = 0;
 8000938:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 800093a:	2200      	movs	r2, #0
 800093c:	805a      	strh	r2, [r3, #2]
		}
		HAL_UART_Receive_IT(&huart3, &Rx.array[Rx.empty], 1);
 800093e:	4b09      	ldr	r3, [pc, #36]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 8000940:	885b      	ldrh	r3, [r3, #2]
 8000942:	b29b      	uxth	r3, r3
 8000944:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8000948:	4a06      	ldr	r2, [pc, #24]	; (8000964 <HAL_UART_RxCpltCallback+0x98>)
 800094a:	4413      	add	r3, r2
 800094c:	2201      	movs	r2, #1
 800094e:	4619      	mov	r1, r3
 8000950:	4805      	ldr	r0, [pc, #20]	; (8000968 <HAL_UART_RxCpltCallback+0x9c>)
 8000952:	f002 f9f5 	bl	8002d40 <HAL_UART_Receive_IT>
	}
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40004800 	.word	0x40004800
 8000964:	20000594 	.word	0x20000594
 8000968:	20000ab0 	.word	0x20000ab0

0800096c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	if(Tx.busy != Tx.empty){
 8000974:	4b16      	ldr	r3, [pc, #88]	; (80009d0 <HAL_UART_TxCpltCallback+0x64>)
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	b29a      	uxth	r2, r3
 800097a:	4b15      	ldr	r3, [pc, #84]	; (80009d0 <HAL_UART_TxCpltCallback+0x64>)
 800097c:	885b      	ldrh	r3, [r3, #2]
 800097e:	b29b      	uxth	r3, r3
 8000980:	429a      	cmp	r2, r3
 8000982:	d020      	beq.n	80009c6 <HAL_UART_TxCpltCallback+0x5a>
		uint8_t tempChar = Tx.array[Tx.busy];
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <HAL_UART_TxCpltCallback+0x64>)
 8000986:	881b      	ldrh	r3, [r3, #0]
 8000988:	b29b      	uxth	r3, r3
 800098a:	461a      	mov	r2, r3
 800098c:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <HAL_UART_TxCpltCallback+0x64>)
 800098e:	4413      	add	r3, r2
 8000990:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000994:	b2db      	uxtb	r3, r3
 8000996:	73fb      	strb	r3, [r7, #15]
		Tx.busy++;
 8000998:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <HAL_UART_TxCpltCallback+0x64>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	b29b      	uxth	r3, r3
 800099e:	3301      	adds	r3, #1
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	4b0b      	ldr	r3, [pc, #44]	; (80009d0 <HAL_UART_TxCpltCallback+0x64>)
 80009a4:	801a      	strh	r2, [r3, #0]

		if(Tx.busy >= sizeOfBuffor){
 80009a6:	4b0a      	ldr	r3, [pc, #40]	; (80009d0 <HAL_UART_TxCpltCallback+0x64>)
 80009a8:	881b      	ldrh	r3, [r3, #0]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009b0:	d302      	bcc.n	80009b8 <HAL_UART_TxCpltCallback+0x4c>
			Tx.busy = 0;
 80009b2:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <HAL_UART_TxCpltCallback+0x64>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	801a      	strh	r2, [r3, #0]
		}
		HAL_UART_Transmit_IT(&huart3, &tempChar, 1);
 80009b8:	f107 030f 	add.w	r3, r7, #15
 80009bc:	2201      	movs	r2, #1
 80009be:	4619      	mov	r1, r3
 80009c0:	4804      	ldr	r0, [pc, #16]	; (80009d4 <HAL_UART_TxCpltCallback+0x68>)
 80009c2:	f002 f95f 	bl	8002c84 <HAL_UART_Transmit_IT>
	}
}
 80009c6:	bf00      	nop
 80009c8:	3710      	adds	r7, #16
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	2000008c 	.word	0x2000008c
 80009d4:	20000ab0 	.word	0x20000ab0

080009d8 <USART_Send>:

void USART_Send(char* message, ...){
 80009d8:	b40f      	push	{r0, r1, r2, r3}
 80009da:	b580      	push	{r7, lr}
 80009dc:	b0a0      	sub	sp, #128	; 0x80
 80009de:	af00      	add	r7, sp, #0
	char tempMsg[105];
	int i;
	volatile int send_idx = Tx.empty;
 80009e0:	4b3a      	ldr	r3, [pc, #232]	; (8000acc <USART_Send+0xf4>)
 80009e2:	885b      	ldrh	r3, [r3, #2]
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	60fb      	str	r3, [r7, #12]

	va_list arglist;
	va_start(arglist, message);
 80009e8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80009ec:	60bb      	str	r3, [r7, #8]
	vsprintf(tempMsg, message, arglist);
 80009ee:	f107 0310 	add.w	r3, r7, #16
 80009f2:	68ba      	ldr	r2, [r7, #8]
 80009f4:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80009f8:	4618      	mov	r0, r3
 80009fa:	f003 fd79 	bl	80044f0 <vsiprintf>
	va_end(arglist);

	for (i = 0; i < strlen(tempMsg); i++) {
 80009fe:	2300      	movs	r3, #0
 8000a00:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000a02:	e016      	b.n	8000a32 <USART_Send+0x5a>
		Tx.array[send_idx] = tempMsg[i];
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f107 0110 	add.w	r1, r7, #16
 8000a0a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000a0c:	440a      	add	r2, r1
 8000a0e:	7811      	ldrb	r1, [r2, #0]
 8000a10:	4a2e      	ldr	r2, [pc, #184]	; (8000acc <USART_Send+0xf4>)
 8000a12:	4413      	add	r3, r2
 8000a14:	460a      	mov	r2, r1
 8000a16:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		send_idx++;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	60fb      	str	r3, [r7, #12]
		if (send_idx >= sizeOfBuffor) {
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a26:	db01      	blt.n	8000a2c <USART_Send+0x54>
			send_idx = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < strlen(tempMsg); i++) {
 8000a2c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000a2e:	3301      	adds	r3, #1
 8000a30:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000a32:	f107 0310 	add.w	r3, r7, #16
 8000a36:	4618      	mov	r0, r3
 8000a38:	f7ff fc0c 	bl	8000254 <strlen>
 8000a3c:	4602      	mov	r2, r0
 8000a3e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d8df      	bhi.n	8000a04 <USART_Send+0x2c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a44:	b672      	cpsid	i
}
 8000a46:	bf00      	nop
		}
	}

	__disable_irq();
	if ((Tx.empty == Tx.busy) && (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE)==SET)) {
 8000a48:	4b20      	ldr	r3, [pc, #128]	; (8000acc <USART_Send+0xf4>)
 8000a4a:	885b      	ldrh	r3, [r3, #2]
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	4b1f      	ldr	r3, [pc, #124]	; (8000acc <USART_Send+0xf4>)
 8000a50:	881b      	ldrh	r3, [r3, #0]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d12b      	bne.n	8000ab0 <USART_Send+0xd8>
 8000a58:	4b1d      	ldr	r3, [pc, #116]	; (8000ad0 <USART_Send+0xf8>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a62:	2b80      	cmp	r3, #128	; 0x80
 8000a64:	d124      	bne.n	8000ab0 <USART_Send+0xd8>
		Tx.empty = send_idx;
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	b29a      	uxth	r2, r3
 8000a6a:	4b18      	ldr	r3, [pc, #96]	; (8000acc <USART_Send+0xf4>)
 8000a6c:	805a      	strh	r2, [r3, #2]
		uint8_t tmp = Tx.array[Tx.busy];
 8000a6e:	4b17      	ldr	r3, [pc, #92]	; (8000acc <USART_Send+0xf4>)
 8000a70:	881b      	ldrh	r3, [r3, #0]
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	461a      	mov	r2, r3
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <USART_Send+0xf4>)
 8000a78:	4413      	add	r3, r2
 8000a7a:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	71fb      	strb	r3, [r7, #7]
		Tx.busy++;
 8000a82:	4b12      	ldr	r3, [pc, #72]	; (8000acc <USART_Send+0xf4>)
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	3301      	adds	r3, #1
 8000a8a:	b29a      	uxth	r2, r3
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <USART_Send+0xf4>)
 8000a8e:	801a      	strh	r2, [r3, #0]
		if (Tx.busy >= sizeOfBuffor)
 8000a90:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <USART_Send+0xf4>)
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a9a:	d302      	bcc.n	8000aa2 <USART_Send+0xca>
			Tx.busy = 0;
 8000a9c:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <USART_Send+0xf4>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	801a      	strh	r2, [r3, #0]

		HAL_UART_Transmit_IT(&huart3, &tmp, 1);
 8000aa2:	1dfb      	adds	r3, r7, #7
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4809      	ldr	r0, [pc, #36]	; (8000ad0 <USART_Send+0xf8>)
 8000aaa:	f002 f8eb 	bl	8002c84 <HAL_UART_Transmit_IT>
	if ((Tx.empty == Tx.busy) && (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE)==SET)) {
 8000aae:	e003      	b.n	8000ab8 <USART_Send+0xe0>
		}else{
			Tx.empty = send_idx;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <USART_Send+0xf4>)
 8000ab6:	805a      	strh	r2, [r3, #2]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ab8:	b662      	cpsie	i
}
 8000aba:	bf00      	nop
		}
	__enable_irq();

}
 8000abc:	bf00      	nop
 8000abe:	3780      	adds	r7, #128	; 0x80
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	2000008c 	.word	0x2000008c
 8000ad0:	20000ab0 	.word	0x20000ab0

08000ad4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b087      	sub	sp, #28
 8000ad8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ada:	f000 fb62 	bl	80011a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ade:	f000 f87d 	bl	8000bdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ae2:	f7ff fdef 	bl	80006c4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ae6:	f000 fa9b 	bl	8001020 <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart3, &Rx.array[Rx.empty], 1);
 8000aea:	4b39      	ldr	r3, [pc, #228]	; (8000bd0 <main+0xfc>)
 8000aec:	885b      	ldrh	r3, [r3, #2]
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8000af4:	4a36      	ldr	r2, [pc, #216]	; (8000bd0 <main+0xfc>)
 8000af6:	4413      	add	r3, r2
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	4835      	ldr	r0, [pc, #212]	; (8000bd4 <main+0x100>)
 8000afe:	f002 f91f 	bl	8002d40 <HAL_UART_Receive_IT>
  bool processed = FALSE;
 8000b02:	2300      	movs	r3, #0
 8000b04:	75fb      	strb	r3, [r7, #23]
  while (1)
  {

	if(Rx.array[Rx.empty-1] == '#' && !processed)
 8000b06:	4b32      	ldr	r3, [pc, #200]	; (8000bd0 <main+0xfc>)
 8000b08:	885b      	ldrh	r3, [r3, #2]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	3b01      	subs	r3, #1
 8000b0e:	4a30      	ldr	r2, [pc, #192]	; (8000bd0 <main+0xfc>)
 8000b10:	4413      	add	r3, r2
 8000b12:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	2b23      	cmp	r3, #35	; 0x23
 8000b1a:	d13c      	bne.n	8000b96 <main+0xc2>
 8000b1c:	7dfb      	ldrb	r3, [r7, #23]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d139      	bne.n	8000b96 <main+0xc2>
	{
	  while(Rx.beginIdx <= Rx.endIdx)
 8000b22:	e02c      	b.n	8000b7e <main+0xaa>
	  {
		  Rx.tempArray[Rx.tempIdx] = Rx.array[Rx.beginIdx];
 8000b24:	4b2a      	ldr	r3, [pc, #168]	; (8000bd0 <main+0xfc>)
 8000b26:	889b      	ldrh	r3, [r3, #4]
 8000b28:	b29b      	uxth	r3, r3
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4b28      	ldr	r3, [pc, #160]	; (8000bd0 <main+0xfc>)
 8000b2e:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	4619      	mov	r1, r3
 8000b36:	4b26      	ldr	r3, [pc, #152]	; (8000bd0 <main+0xfc>)
 8000b38:	4413      	add	r3, r2
 8000b3a:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000b3e:	b2da      	uxtb	r2, r3
 8000b40:	4b23      	ldr	r3, [pc, #140]	; (8000bd0 <main+0xfc>)
 8000b42:	440b      	add	r3, r1
 8000b44:	721a      	strb	r2, [r3, #8]
		  Rx.tempIdx++, Rx.beginIdx++;
 8000b46:	4b22      	ldr	r3, [pc, #136]	; (8000bd0 <main+0xfc>)
 8000b48:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	3301      	adds	r3, #1
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	4b1f      	ldr	r3, [pc, #124]	; (8000bd0 <main+0xfc>)
 8000b54:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8000b58:	4b1d      	ldr	r3, [pc, #116]	; (8000bd0 <main+0xfc>)
 8000b5a:	889b      	ldrh	r3, [r3, #4]
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	3301      	adds	r3, #1
 8000b60:	b29a      	uxth	r2, r3
 8000b62:	4b1b      	ldr	r3, [pc, #108]	; (8000bd0 <main+0xfc>)
 8000b64:	809a      	strh	r2, [r3, #4]
		  if(Rx.beginIdx == (sizeOfBuffor-1))
 8000b66:	4b1a      	ldr	r3, [pc, #104]	; (8000bd0 <main+0xfc>)
 8000b68:	889b      	ldrh	r3, [r3, #4]
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d102      	bne.n	8000b7a <main+0xa6>
			  Rx.beginIdx = 0; //wrap
 8000b74:	4b16      	ldr	r3, [pc, #88]	; (8000bd0 <main+0xfc>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	809a      	strh	r2, [r3, #4]
		  processed = TRUE;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	75fb      	strb	r3, [r7, #23]
	  while(Rx.beginIdx <= Rx.endIdx)
 8000b7e:	4b14      	ldr	r3, [pc, #80]	; (8000bd0 <main+0xfc>)
 8000b80:	889b      	ldrh	r3, [r3, #4]
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	4b12      	ldr	r3, [pc, #72]	; (8000bd0 <main+0xfc>)
 8000b86:	88db      	ldrh	r3, [r3, #6]
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	d9ca      	bls.n	8000b24 <main+0x50>
	  }
	  Rx.tempIdx = 0;
 8000b8e:	4b10      	ldr	r3, [pc, #64]	; (8000bd0 <main+0xfc>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	}
	if(processed){
 8000b96:	7dfb      	ldrb	r3, [r7, #23]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d0b4      	beq.n	8000b06 <main+0x32>
		frame = prarseRxBuffer();
 8000b9c:	4c0e      	ldr	r4, [pc, #56]	; (8000bd8 <main+0x104>)
 8000b9e:	463b      	mov	r3, r7
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f000 f8ab 	bl	8000cfc <prarseRxBuffer>
 8000ba6:	4623      	mov	r3, r4
 8000ba8:	463c      	mov	r4, r7
 8000baa:	6820      	ldr	r0, [r4, #0]
 8000bac:	6861      	ldr	r1, [r4, #4]
 8000bae:	68a2      	ldr	r2, [r4, #8]
 8000bb0:	c307      	stmia	r3!, {r0, r1, r2}
 8000bb2:	89a2      	ldrh	r2, [r4, #12]
 8000bb4:	7ba1      	ldrb	r1, [r4, #14]
 8000bb6:	801a      	strh	r2, [r3, #0]
 8000bb8:	460a      	mov	r2, r1
 8000bba:	709a      	strb	r2, [r3, #2]
		if(frame.frameOK)
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <main+0x104>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <main+0xf4>
		{
			commands();
 8000bc4:	f7ff fd26 	bl	8000614 <commands>
		}
		processed = FALSE;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	75fb      	strb	r3, [r7, #23]
	if(Rx.array[Rx.empty-1] == '#' && !processed)
 8000bcc:	e79b      	b.n	8000b06 <main+0x32>
 8000bce:	bf00      	nop
 8000bd0:	20000594 	.word	0x20000594
 8000bd4:	20000ab0 	.word	0x20000ab0
 8000bd8:	20000a9c 	.word	0x20000a9c

08000bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b094      	sub	sp, #80	; 0x50
 8000be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000be2:	f107 031c 	add.w	r3, r7, #28
 8000be6:	2234      	movs	r2, #52	; 0x34
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f003 fbd6 	bl	800439c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf0:	f107 0308 	add.w	r3, r7, #8
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c00:	f000 fe96 	bl	8001930 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c04:	4b2c      	ldr	r3, [pc, #176]	; (8000cb8 <SystemClock_Config+0xdc>)
 8000c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c08:	4a2b      	ldr	r2, [pc, #172]	; (8000cb8 <SystemClock_Config+0xdc>)
 8000c0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c0e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c10:	4b29      	ldr	r3, [pc, #164]	; (8000cb8 <SystemClock_Config+0xdc>)
 8000c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c18:	607b      	str	r3, [r7, #4]
 8000c1a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c1c:	4b27      	ldr	r3, [pc, #156]	; (8000cbc <SystemClock_Config+0xe0>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c24:	4a25      	ldr	r2, [pc, #148]	; (8000cbc <SystemClock_Config+0xe0>)
 8000c26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c2a:	6013      	str	r3, [r2, #0]
 8000c2c:	4b23      	ldr	r3, [pc, #140]	; (8000cbc <SystemClock_Config+0xe0>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c34:	603b      	str	r3, [r7, #0]
 8000c36:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c3c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c40:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c42:	2302      	movs	r3, #2
 8000c44:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c46:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c4a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c4c:	2304      	movs	r3, #4
 8000c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000c50:	2360      	movs	r3, #96	; 0x60
 8000c52:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c54:	2302      	movs	r3, #2
 8000c56:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c58:	2304      	movs	r3, #4
 8000c5a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c60:	f107 031c 	add.w	r3, r7, #28
 8000c64:	4618      	mov	r0, r3
 8000c66:	f000 fec3 	bl	80019f0 <HAL_RCC_OscConfig>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c70:	f000 f826 	bl	8000cc0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000c74:	f000 fe6c 	bl	8001950 <HAL_PWREx_EnableOverDrive>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000c7e:	f000 f81f 	bl	8000cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c82:	230f      	movs	r3, #15
 8000c84:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c86:	2302      	movs	r3, #2
 8000c88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c94:	2300      	movs	r3, #0
 8000c96:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c98:	f107 0308 	add.w	r3, r7, #8
 8000c9c:	2103      	movs	r1, #3
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f001 f954 	bl	8001f4c <HAL_RCC_ClockConfig>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000caa:	f000 f809 	bl	8000cc0 <Error_Handler>
  }
}
 8000cae:	bf00      	nop
 8000cb0:	3750      	adds	r7, #80	; 0x50
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40007000 	.word	0x40007000

08000cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc4:	b672      	cpsid	i
}
 8000cc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc8:	e7fe      	b.n	8000cc8 <Error_Handler+0x8>

08000cca <RXbufferClear>:
#include "ringbuff.h"

extern volatile buffer_t Rx;

void RXbufferClear(uint8_t* buff, int size) //memset
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
 8000cd2:	6039      	str	r1, [r7, #0]
	while (size)
 8000cd4:	e008      	b.n	8000ce8 <RXbufferClear+0x1e>
	{
		*buff = '\0';
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	701a      	strb	r2, [r3, #0]
		size--, buff++;
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	603b      	str	r3, [r7, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	607b      	str	r3, [r7, #4]
	while (size)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d1f3      	bne.n	8000cd6 <RXbufferClear+0xc>
	}
}
 8000cee:	bf00      	nop
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <prarseRxBuffer>:
//wystepowania znakw $ oraz #, tzn ramka posiada prawidowy format: $_________#
//              "$       5            7             05                    12345         255             #
//               ^       ^            ^             ^                     ^             ^               ^
//      znak poczatku,  adres zroda,  adres celu,  ilo danych w ramce,  dane ramki, suma konrolna   znak konca ramki
framecontent prarseRxBuffer()
{
 8000cfc:	b590      	push	{r4, r7, lr}
 8000cfe:	f2ad 5d3c 	subw	sp, sp, #1340	; 0x53c
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d08:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 8000d0c:	6018      	str	r0, [r3, #0]
	buffer_t RX = Rx;
 8000d0e:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d12:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000d16:	4a6f      	ldr	r2, [pc, #444]	; (8000ed4 <prarseRxBuffer+0x1d8>)
 8000d18:	4618      	mov	r0, r3
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	f44f 63a1 	mov.w	r3, #1288	; 0x508
 8000d20:	461a      	mov	r2, r3
 8000d22:	f003 fb2d 	bl	8004380 <memcpy>
	framecontent RxFrame;
	uint8_t l_checksum = 0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
	uint8_t tempstring[COMMAND_LEN] = "";
 8000d2c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d30:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	809a      	strh	r2, [r3, #4]
	RxFrame.frameOK = false;
 8000d40:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d44:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000d48:	2200      	movs	r2, #0
 8000d4a:	701a      	strb	r2, [r3, #0]
	if(*RX.tempArray == '$')
 8000d4c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d50:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000d54:	7a1b      	ldrb	r3, [r3, #8]
 8000d56:	2b24      	cmp	r3, #36	; 0x24
 8000d58:	f040 80a0 	bne.w	8000e9c <prarseRxBuffer+0x1a0>
	{
		RxFrame.src_address = RX.tempArray[1] - 48;
 8000d5c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d60:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000d64:	7a5b      	ldrb	r3, [r3, #9]
 8000d66:	3b30      	subs	r3, #48	; 0x30
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d6e:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000d72:	705a      	strb	r2, [r3, #1]
		RxFrame.dst_address = RX.tempArray[2] - 48;
 8000d74:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d78:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000d7c:	7a9b      	ldrb	r3, [r3, #10]
 8000d7e:	3b30      	subs	r3, #48	; 0x30
 8000d80:	b2da      	uxtb	r2, r3
 8000d82:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d86:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000d8a:	709a      	strb	r2, [r3, #2]
 8000d8c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d90:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000d94:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8000d98:	b29a      	uxth	r2, r3
		memcpy(tempstring, (const char*)&RX.tempArray[3], 2);
 8000d9a:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d9e:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 8000da2:	801a      	strh	r2, [r3, #0]
		RxFrame.data_count = atoi((const char*)tempstring);
 8000da4:	f107 030c 	add.w	r3, r7, #12
 8000da8:	4618      	mov	r0, r3
 8000daa:	f003 faba 	bl	8004322 <atoi>
 8000dae:	4603      	mov	r3, r0
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000db6:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000dba:	70da      	strb	r2, [r3, #3]
		if(RxFrame.data_count <= 10)
 8000dbc:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000dc0:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000dc4:	78db      	ldrb	r3, [r3, #3]
 8000dc6:	2b0a      	cmp	r3, #10
 8000dc8:	d868      	bhi.n	8000e9c <prarseRxBuffer+0x1a0>
		{
			RXbufferClear(tempstring, COMMAND_LEN);
 8000dca:	f107 030c 	add.w	r3, r7, #12
 8000dce:	210a      	movs	r1, #10
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff ff7a 	bl	8000cca <RXbufferClear>
			RXbufferClear(RxFrame.command, COMMAND_LEN);
 8000dd6:	f107 0318 	add.w	r3, r7, #24
 8000dda:	3304      	adds	r3, #4
 8000ddc:	210a      	movs	r1, #10
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff ff73 	bl	8000cca <RXbufferClear>
			memcpy(RxFrame.command, (const char*)&RX.tempArray[5], RxFrame.data_count);
 8000de4:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000de8:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000dec:	78db      	ldrb	r3, [r3, #3]
 8000dee:	461a      	mov	r2, r3
 8000df0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000df4:	f103 010d 	add.w	r1, r3, #13
 8000df8:	f107 0318 	add.w	r3, r7, #24
 8000dfc:	3304      	adds	r3, #4
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f003 fabe 	bl	8004380 <memcpy>
			memcpy(tempstring, (const char*)&RX.tempArray[5] + RxFrame.data_count, 3);
 8000e04:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e08:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e0c:	78db      	ldrb	r3, [r3, #3]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e14:	330d      	adds	r3, #13
 8000e16:	1899      	adds	r1, r3, r2
 8000e18:	f107 030c 	add.w	r3, r7, #12
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f003 faae 	bl	8004380 <memcpy>
			RxFrame.checksum = atoi((const char*)tempstring);
 8000e24:	f107 030c 	add.w	r3, r7, #12
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f003 fa7a 	bl	8004322 <atoi>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e36:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e3a:	739a      	strb	r2, [r3, #14]
			for (int offset = 0; offset < RxFrame.data_count; ++offset)
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
 8000e42:	e012      	b.n	8000e6a <prarseRxBuffer+0x16e>
			{
				l_checksum += RX.tempArray[5 + offset];
 8000e44:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8000e48:	3305      	adds	r3, #5
 8000e4a:	f507 62a7 	add.w	r2, r7, #1336	; 0x538
 8000e4e:	f5a2 62a2 	sub.w	r2, r2, #1296	; 0x510
 8000e52:	4413      	add	r3, r2
 8000e54:	7a1a      	ldrb	r2, [r3, #8]
 8000e56:	f897 3537 	ldrb.w	r3, [r7, #1335]	; 0x537
 8000e5a:	4413      	add	r3, r2
 8000e5c:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
			for (int offset = 0; offset < RxFrame.data_count; ++offset)
 8000e60:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8000e64:	3301      	adds	r3, #1
 8000e66:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
 8000e6a:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e6e:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e72:	78db      	ldrb	r3, [r3, #3]
 8000e74:	461a      	mov	r2, r3
 8000e76:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	dbe2      	blt.n	8000e44 <prarseRxBuffer+0x148>
			}
			if (l_checksum == RxFrame.checksum)
 8000e7e:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e82:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e86:	7b9b      	ldrb	r3, [r3, #14]
 8000e88:	f897 2537 	ldrb.w	r2, [r7, #1335]	; 0x537
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d105      	bne.n	8000e9c <prarseRxBuffer+0x1a0>
			{
				RxFrame.frameOK = true;
 8000e90:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e94:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return RxFrame;
 8000e9c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000ea0:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000eaa:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000eae:	4614      	mov	r4, r2
 8000eb0:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000eb2:	6020      	str	r0, [r4, #0]
 8000eb4:	6061      	str	r1, [r4, #4]
 8000eb6:	60a2      	str	r2, [r4, #8]
 8000eb8:	881a      	ldrh	r2, [r3, #0]
 8000eba:	789b      	ldrb	r3, [r3, #2]
 8000ebc:	81a2      	strh	r2, [r4, #12]
 8000ebe:	73a3      	strb	r3, [r4, #14]
}
 8000ec0:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000ec4:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 8000ec8:	6818      	ldr	r0, [r3, #0]
 8000eca:	f207 573c 	addw	r7, r7, #1340	; 0x53c
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd90      	pop	{r4, r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000594 	.word	0x20000594

08000ed8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ede:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <HAL_MspInit+0x44>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee2:	4a0e      	ldr	r2, [pc, #56]	; (8000f1c <HAL_MspInit+0x44>)
 8000ee4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eea:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <HAL_MspInit+0x44>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef6:	4b09      	ldr	r3, [pc, #36]	; (8000f1c <HAL_MspInit+0x44>)
 8000ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000efa:	4a08      	ldr	r2, [pc, #32]	; (8000f1c <HAL_MspInit+0x44>)
 8000efc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f00:	6453      	str	r3, [r2, #68]	; 0x44
 8000f02:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <HAL_MspInit+0x44>)
 8000f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f0a:	603b      	str	r3, [r7, #0]
 8000f0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	40023800 	.word	0x40023800

08000f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f24:	e7fe      	b.n	8000f24 <NMI_Handler+0x4>

08000f26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0
//  while (1)
//  {
//    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
//    /* USER CODE END W1_HardFault_IRQn 0 */
//  }
}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f38:	e7fe      	b.n	8000f38 <MemManage_Handler+0x4>

08000f3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f3e:	e7fe      	b.n	8000f3e <BusFault_Handler+0x4>

08000f40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f44:	e7fe      	b.n	8000f44 <UsageFault_Handler+0x4>

08000f46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f46:	b480      	push	{r7}
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f62:	b480      	push	{r7}
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f74:	f000 f952 	bl	800121c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000f80:	4802      	ldr	r0, [pc, #8]	; (8000f8c <USART3_IRQHandler+0x10>)
 8000f82:	f001 ff21 	bl	8002dc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000ab0 	.word	0x20000ab0

08000f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f98:	4a14      	ldr	r2, [pc, #80]	; (8000fec <_sbrk+0x5c>)
 8000f9a:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <_sbrk+0x60>)
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa4:	4b13      	ldr	r3, [pc, #76]	; (8000ff4 <_sbrk+0x64>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d102      	bne.n	8000fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fac:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <_sbrk+0x64>)
 8000fae:	4a12      	ldr	r2, [pc, #72]	; (8000ff8 <_sbrk+0x68>)
 8000fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb2:	4b10      	ldr	r3, [pc, #64]	; (8000ff4 <_sbrk+0x64>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d207      	bcs.n	8000fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc0:	f003 f9b4 	bl	800432c <__errno>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
 8000fce:	e009      	b.n	8000fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <_sbrk+0x64>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fd6:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	4a05      	ldr	r2, [pc, #20]	; (8000ff4 <_sbrk+0x64>)
 8000fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20080000 	.word	0x20080000
 8000ff0:	00000400 	.word	0x00000400
 8000ff4:	20000aac 	.word	0x20000aac
 8000ff8:	20000b50 	.word	0x20000b50

08000ffc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <SystemInit+0x20>)
 8001002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001006:	4a05      	ldr	r2, [pc, #20]	; (800101c <SystemInit+0x20>)
 8001008:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800100c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001024:	4b14      	ldr	r3, [pc, #80]	; (8001078 <MX_USART3_UART_Init+0x58>)
 8001026:	4a15      	ldr	r2, [pc, #84]	; (800107c <MX_USART3_UART_Init+0x5c>)
 8001028:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800102a:	4b13      	ldr	r3, [pc, #76]	; (8001078 <MX_USART3_UART_Init+0x58>)
 800102c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001030:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <MX_USART3_UART_Init+0x58>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <MX_USART3_UART_Init+0x58>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <MX_USART3_UART_Init+0x58>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001044:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <MX_USART3_UART_Init+0x58>)
 8001046:	220c      	movs	r2, #12
 8001048:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104a:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <MX_USART3_UART_Init+0x58>)
 800104c:	2200      	movs	r2, #0
 800104e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001050:	4b09      	ldr	r3, [pc, #36]	; (8001078 <MX_USART3_UART_Init+0x58>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001056:	4b08      	ldr	r3, [pc, #32]	; (8001078 <MX_USART3_UART_Init+0x58>)
 8001058:	2200      	movs	r2, #0
 800105a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <MX_USART3_UART_Init+0x58>)
 800105e:	2200      	movs	r2, #0
 8001060:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001062:	4805      	ldr	r0, [pc, #20]	; (8001078 <MX_USART3_UART_Init+0x58>)
 8001064:	f001 fdc0 	bl	8002be8 <HAL_UART_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800106e:	f7ff fe27 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000ab0 	.word	0x20000ab0
 800107c:	40004800 	.word	0x40004800

08001080 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b0ae      	sub	sp, #184	; 0xb8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	2290      	movs	r2, #144	; 0x90
 800109e:	2100      	movs	r1, #0
 80010a0:	4618      	mov	r0, r3
 80010a2:	f003 f97b 	bl	800439c <memset>
  if(uartHandle->Instance==USART3)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a26      	ldr	r2, [pc, #152]	; (8001144 <HAL_UART_MspInit+0xc4>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d144      	bne.n	800113a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80010b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010b4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010ba:	f107 0314 	add.w	r3, r7, #20
 80010be:	4618      	mov	r0, r3
 80010c0:	f001 f96a 	bl	8002398 <HAL_RCCEx_PeriphCLKConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80010ca:	f7ff fdf9 	bl	8000cc0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80010ce:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <HAL_UART_MspInit+0xc8>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	4a1d      	ldr	r2, [pc, #116]	; (8001148 <HAL_UART_MspInit+0xc8>)
 80010d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010d8:	6413      	str	r3, [r2, #64]	; 0x40
 80010da:	4b1b      	ldr	r3, [pc, #108]	; (8001148 <HAL_UART_MspInit+0xc8>)
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010e6:	4b18      	ldr	r3, [pc, #96]	; (8001148 <HAL_UART_MspInit+0xc8>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ea:	4a17      	ldr	r2, [pc, #92]	; (8001148 <HAL_UART_MspInit+0xc8>)
 80010ec:	f043 0308 	orr.w	r3, r3, #8
 80010f0:	6313      	str	r3, [r2, #48]	; 0x30
 80010f2:	4b15      	ldr	r3, [pc, #84]	; (8001148 <HAL_UART_MspInit+0xc8>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	f003 0308 	and.w	r3, r3, #8
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80010fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001102:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001106:	2302      	movs	r3, #2
 8001108:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001112:	2303      	movs	r3, #3
 8001114:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001118:	2307      	movs	r3, #7
 800111a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800111e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001122:	4619      	mov	r1, r3
 8001124:	4809      	ldr	r0, [pc, #36]	; (800114c <HAL_UART_MspInit+0xcc>)
 8001126:	f000 fa3d 	bl	80015a4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2100      	movs	r1, #0
 800112e:	2027      	movs	r0, #39	; 0x27
 8001130:	f000 f96f 	bl	8001412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001134:	2027      	movs	r0, #39	; 0x27
 8001136:	f000 f988 	bl	800144a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800113a:	bf00      	nop
 800113c:	37b8      	adds	r7, #184	; 0xb8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40004800 	.word	0x40004800
 8001148:	40023800 	.word	0x40023800
 800114c:	40020c00 	.word	0x40020c00

08001150 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001150:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001188 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001154:	480d      	ldr	r0, [pc, #52]	; (800118c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001156:	490e      	ldr	r1, [pc, #56]	; (8001190 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001158:	4a0e      	ldr	r2, [pc, #56]	; (8001194 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800115a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800115c:	e002      	b.n	8001164 <LoopCopyDataInit>

0800115e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800115e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001162:	3304      	adds	r3, #4

08001164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001168:	d3f9      	bcc.n	800115e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800116a:	4a0b      	ldr	r2, [pc, #44]	; (8001198 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800116c:	4c0b      	ldr	r4, [pc, #44]	; (800119c <LoopFillZerobss+0x26>)
  movs r3, #0
 800116e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001170:	e001      	b.n	8001176 <LoopFillZerobss>

08001172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001174:	3204      	adds	r2, #4

08001176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001178:	d3fb      	bcc.n	8001172 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800117a:	f7ff ff3f 	bl	8000ffc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800117e:	f003 f8db 	bl	8004338 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001182:	f7ff fca7 	bl	8000ad4 <main>
  bx  lr    
 8001186:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001188:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800118c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001190:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001194:	08004f10 	.word	0x08004f10
  ldr r2, =_sbss
 8001198:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800119c:	20000b4c 	.word	0x20000b4c

080011a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011a0:	e7fe      	b.n	80011a0 <ADC_IRQHandler>

080011a2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a6:	2003      	movs	r0, #3
 80011a8:	f000 f928 	bl	80013fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ac:	2000      	movs	r0, #0
 80011ae:	f000 f805 	bl	80011bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b2:	f7ff fe91 	bl	8000ed8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b6:	2300      	movs	r3, #0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	bd80      	pop	{r7, pc}

080011bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <HAL_InitTick+0x54>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <HAL_InitTick+0x58>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4619      	mov	r1, r3
 80011ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 f943 	bl	8001466 <HAL_SYSTICK_Config>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e00e      	b.n	8001208 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b0f      	cmp	r3, #15
 80011ee:	d80a      	bhi.n	8001206 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f0:	2200      	movs	r2, #0
 80011f2:	6879      	ldr	r1, [r7, #4]
 80011f4:	f04f 30ff 	mov.w	r0, #4294967295
 80011f8:	f000 f90b 	bl	8001412 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011fc:	4a06      	ldr	r2, [pc, #24]	; (8001218 <HAL_InitTick+0x5c>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	e000      	b.n	8001208 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
}
 8001208:	4618      	mov	r0, r3
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000000 	.word	0x20000000
 8001214:	20000008 	.word	0x20000008
 8001218:	20000004 	.word	0x20000004

0800121c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <HAL_IncTick+0x20>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	461a      	mov	r2, r3
 8001226:	4b06      	ldr	r3, [pc, #24]	; (8001240 <HAL_IncTick+0x24>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4413      	add	r3, r2
 800122c:	4a04      	ldr	r2, [pc, #16]	; (8001240 <HAL_IncTick+0x24>)
 800122e:	6013      	str	r3, [r2, #0]
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	20000008 	.word	0x20000008
 8001240:	20000b38 	.word	0x20000b38

08001244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return uwTick;
 8001248:	4b03      	ldr	r3, [pc, #12]	; (8001258 <HAL_GetTick+0x14>)
 800124a:	681b      	ldr	r3, [r3, #0]
}
 800124c:	4618      	mov	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	20000b38 	.word	0x20000b38

0800125c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	4b0b      	ldr	r3, [pc, #44]	; (800129c <__NVIC_SetPriorityGrouping+0x40>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001278:	4013      	ands	r3, r2
 800127a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001286:	4313      	orrs	r3, r2
 8001288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800128a:	4a04      	ldr	r2, [pc, #16]	; (800129c <__NVIC_SetPriorityGrouping+0x40>)
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	60d3      	str	r3, [r2, #12]
}
 8001290:	bf00      	nop
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	e000ed00 	.word	0xe000ed00
 80012a0:	05fa0000 	.word	0x05fa0000

080012a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a8:	4b04      	ldr	r3, [pc, #16]	; (80012bc <__NVIC_GetPriorityGrouping+0x18>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	f003 0307 	and.w	r3, r3, #7
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	db0b      	blt.n	80012ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	f003 021f 	and.w	r2, r3, #31
 80012d8:	4907      	ldr	r1, [pc, #28]	; (80012f8 <__NVIC_EnableIRQ+0x38>)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	095b      	lsrs	r3, r3, #5
 80012e0:	2001      	movs	r0, #1
 80012e2:	fa00 f202 	lsl.w	r2, r0, r2
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000e100 	.word	0xe000e100

080012fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	6039      	str	r1, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130c:	2b00      	cmp	r3, #0
 800130e:	db0a      	blt.n	8001326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	490c      	ldr	r1, [pc, #48]	; (8001348 <__NVIC_SetPriority+0x4c>)
 8001316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131a:	0112      	lsls	r2, r2, #4
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	440b      	add	r3, r1
 8001320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001324:	e00a      	b.n	800133c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4908      	ldr	r1, [pc, #32]	; (800134c <__NVIC_SetPriority+0x50>)
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	3b04      	subs	r3, #4
 8001334:	0112      	lsls	r2, r2, #4
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	440b      	add	r3, r1
 800133a:	761a      	strb	r2, [r3, #24]
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000e100 	.word	0xe000e100
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001350:	b480      	push	{r7}
 8001352:	b089      	sub	sp, #36	; 0x24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	f1c3 0307 	rsb	r3, r3, #7
 800136a:	2b04      	cmp	r3, #4
 800136c:	bf28      	it	cs
 800136e:	2304      	movcs	r3, #4
 8001370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3304      	adds	r3, #4
 8001376:	2b06      	cmp	r3, #6
 8001378:	d902      	bls.n	8001380 <NVIC_EncodePriority+0x30>
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	3b03      	subs	r3, #3
 800137e:	e000      	b.n	8001382 <NVIC_EncodePriority+0x32>
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001384:	f04f 32ff 	mov.w	r2, #4294967295
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43da      	mvns	r2, r3
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	401a      	ands	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001398:	f04f 31ff 	mov.w	r1, #4294967295
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa01 f303 	lsl.w	r3, r1, r3
 80013a2:	43d9      	mvns	r1, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a8:	4313      	orrs	r3, r2
         );
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3724      	adds	r7, #36	; 0x24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
	...

080013b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013c8:	d301      	bcc.n	80013ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ca:	2301      	movs	r3, #1
 80013cc:	e00f      	b.n	80013ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ce:	4a0a      	ldr	r2, [pc, #40]	; (80013f8 <SysTick_Config+0x40>)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013d6:	210f      	movs	r1, #15
 80013d8:	f04f 30ff 	mov.w	r0, #4294967295
 80013dc:	f7ff ff8e 	bl	80012fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013e0:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <SysTick_Config+0x40>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013e6:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <SysTick_Config+0x40>)
 80013e8:	2207      	movs	r2, #7
 80013ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	e000e010 	.word	0xe000e010

080013fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff29 	bl	800125c <__NVIC_SetPriorityGrouping>
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001412:	b580      	push	{r7, lr}
 8001414:	b086      	sub	sp, #24
 8001416:	af00      	add	r7, sp, #0
 8001418:	4603      	mov	r3, r0
 800141a:	60b9      	str	r1, [r7, #8]
 800141c:	607a      	str	r2, [r7, #4]
 800141e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001424:	f7ff ff3e 	bl	80012a4 <__NVIC_GetPriorityGrouping>
 8001428:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800142a:	687a      	ldr	r2, [r7, #4]
 800142c:	68b9      	ldr	r1, [r7, #8]
 800142e:	6978      	ldr	r0, [r7, #20]
 8001430:	f7ff ff8e 	bl	8001350 <NVIC_EncodePriority>
 8001434:	4602      	mov	r2, r0
 8001436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800143a:	4611      	mov	r1, r2
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff ff5d 	bl	80012fc <__NVIC_SetPriority>
}
 8001442:	bf00      	nop
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b082      	sub	sp, #8
 800144e:	af00      	add	r7, sp, #0
 8001450:	4603      	mov	r3, r0
 8001452:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ff31 	bl	80012c0 <__NVIC_EnableIRQ>
}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff ffa2 	bl	80013b8 <SysTick_Config>
 8001474:	4603      	mov	r3, r0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b084      	sub	sp, #16
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800148a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800148c:	f7ff feda 	bl	8001244 <HAL_GetTick>
 8001490:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001498:	b2db      	uxtb	r3, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d008      	beq.n	80014b0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2280      	movs	r2, #128	; 0x80
 80014a2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e052      	b.n	8001556 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f022 0216 	bic.w	r2, r2, #22
 80014be:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	695a      	ldr	r2, [r3, #20]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014ce:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d103      	bne.n	80014e0 <HAL_DMA_Abort+0x62>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d007      	beq.n	80014f0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f022 0208 	bic.w	r2, r2, #8
 80014ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f022 0201 	bic.w	r2, r2, #1
 80014fe:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001500:	e013      	b.n	800152a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001502:	f7ff fe9f 	bl	8001244 <HAL_GetTick>
 8001506:	4602      	mov	r2, r0
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	2b05      	cmp	r3, #5
 800150e:	d90c      	bls.n	800152a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2220      	movs	r2, #32
 8001514:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2203      	movs	r2, #3
 800151a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e015      	b.n	8001556 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1e4      	bne.n	8001502 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800153c:	223f      	movs	r2, #63	; 0x3f
 800153e:	409a      	lsls	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2201      	movs	r2, #1
 8001548:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b02      	cmp	r3, #2
 8001570:	d004      	beq.n	800157c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2280      	movs	r2, #128	; 0x80
 8001576:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e00c      	b.n	8001596 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2205      	movs	r2, #5
 8001580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f022 0201 	bic.w	r2, r2, #1
 8001592:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
	...

080015a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b089      	sub	sp, #36	; 0x24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80015b2:	2300      	movs	r3, #0
 80015b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
 80015c2:	e175      	b.n	80018b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80015c4:	2201      	movs	r2, #1
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	697a      	ldr	r2, [r7, #20]
 80015d4:	4013      	ands	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	429a      	cmp	r2, r3
 80015de:	f040 8164 	bne.w	80018aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f003 0303 	and.w	r3, r3, #3
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d005      	beq.n	80015fa <HAL_GPIO_Init+0x56>
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f003 0303 	and.w	r3, r3, #3
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d130      	bne.n	800165c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	2203      	movs	r2, #3
 8001606:	fa02 f303 	lsl.w	r3, r2, r3
 800160a:	43db      	mvns	r3, r3
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	4013      	ands	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	68da      	ldr	r2, [r3, #12]
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	69ba      	ldr	r2, [r7, #24]
 8001620:	4313      	orrs	r3, r2
 8001622:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001630:	2201      	movs	r2, #1
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	4013      	ands	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	091b      	lsrs	r3, r3, #4
 8001646:	f003 0201 	and.w	r2, r3, #1
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4313      	orrs	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f003 0303 	and.w	r3, r3, #3
 8001664:	2b03      	cmp	r3, #3
 8001666:	d017      	beq.n	8001698 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	2203      	movs	r2, #3
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	43db      	mvns	r3, r3
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	689a      	ldr	r2, [r3, #8]
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d123      	bne.n	80016ec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	08da      	lsrs	r2, r3, #3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3208      	adds	r2, #8
 80016ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	f003 0307 	and.w	r3, r3, #7
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	220f      	movs	r2, #15
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	43db      	mvns	r3, r3
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	4013      	ands	r3, r2
 80016c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	691a      	ldr	r2, [r3, #16]
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4313      	orrs	r3, r2
 80016dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	08da      	lsrs	r2, r3, #3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3208      	adds	r2, #8
 80016e6:	69b9      	ldr	r1, [r7, #24]
 80016e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	2203      	movs	r2, #3
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 0203 	and.w	r2, r3, #3
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 80be 	beq.w	80018aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800172e:	4b66      	ldr	r3, [pc, #408]	; (80018c8 <HAL_GPIO_Init+0x324>)
 8001730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001732:	4a65      	ldr	r2, [pc, #404]	; (80018c8 <HAL_GPIO_Init+0x324>)
 8001734:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001738:	6453      	str	r3, [r2, #68]	; 0x44
 800173a:	4b63      	ldr	r3, [pc, #396]	; (80018c8 <HAL_GPIO_Init+0x324>)
 800173c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800173e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001746:	4a61      	ldr	r2, [pc, #388]	; (80018cc <HAL_GPIO_Init+0x328>)
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	089b      	lsrs	r3, r3, #2
 800174c:	3302      	adds	r3, #2
 800174e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001752:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	f003 0303 	and.w	r3, r3, #3
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	220f      	movs	r2, #15
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a58      	ldr	r2, [pc, #352]	; (80018d0 <HAL_GPIO_Init+0x32c>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d037      	beq.n	80017e2 <HAL_GPIO_Init+0x23e>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a57      	ldr	r2, [pc, #348]	; (80018d4 <HAL_GPIO_Init+0x330>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d031      	beq.n	80017de <HAL_GPIO_Init+0x23a>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a56      	ldr	r2, [pc, #344]	; (80018d8 <HAL_GPIO_Init+0x334>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d02b      	beq.n	80017da <HAL_GPIO_Init+0x236>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a55      	ldr	r2, [pc, #340]	; (80018dc <HAL_GPIO_Init+0x338>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d025      	beq.n	80017d6 <HAL_GPIO_Init+0x232>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a54      	ldr	r2, [pc, #336]	; (80018e0 <HAL_GPIO_Init+0x33c>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d01f      	beq.n	80017d2 <HAL_GPIO_Init+0x22e>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a53      	ldr	r2, [pc, #332]	; (80018e4 <HAL_GPIO_Init+0x340>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d019      	beq.n	80017ce <HAL_GPIO_Init+0x22a>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a52      	ldr	r2, [pc, #328]	; (80018e8 <HAL_GPIO_Init+0x344>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d013      	beq.n	80017ca <HAL_GPIO_Init+0x226>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a51      	ldr	r2, [pc, #324]	; (80018ec <HAL_GPIO_Init+0x348>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d00d      	beq.n	80017c6 <HAL_GPIO_Init+0x222>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a50      	ldr	r2, [pc, #320]	; (80018f0 <HAL_GPIO_Init+0x34c>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d007      	beq.n	80017c2 <HAL_GPIO_Init+0x21e>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a4f      	ldr	r2, [pc, #316]	; (80018f4 <HAL_GPIO_Init+0x350>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d101      	bne.n	80017be <HAL_GPIO_Init+0x21a>
 80017ba:	2309      	movs	r3, #9
 80017bc:	e012      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017be:	230a      	movs	r3, #10
 80017c0:	e010      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017c2:	2308      	movs	r3, #8
 80017c4:	e00e      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017c6:	2307      	movs	r3, #7
 80017c8:	e00c      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017ca:	2306      	movs	r3, #6
 80017cc:	e00a      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017ce:	2305      	movs	r3, #5
 80017d0:	e008      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017d2:	2304      	movs	r3, #4
 80017d4:	e006      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017d6:	2303      	movs	r3, #3
 80017d8:	e004      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017da:	2302      	movs	r3, #2
 80017dc:	e002      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017de:	2301      	movs	r3, #1
 80017e0:	e000      	b.n	80017e4 <HAL_GPIO_Init+0x240>
 80017e2:	2300      	movs	r3, #0
 80017e4:	69fa      	ldr	r2, [r7, #28]
 80017e6:	f002 0203 	and.w	r2, r2, #3
 80017ea:	0092      	lsls	r2, r2, #2
 80017ec:	4093      	lsls	r3, r2
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80017f4:	4935      	ldr	r1, [pc, #212]	; (80018cc <HAL_GPIO_Init+0x328>)
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	089b      	lsrs	r3, r3, #2
 80017fa:	3302      	adds	r3, #2
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001802:	4b3d      	ldr	r3, [pc, #244]	; (80018f8 <HAL_GPIO_Init+0x354>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	43db      	mvns	r3, r3
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	4013      	ands	r3, r2
 8001810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	4313      	orrs	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001826:	4a34      	ldr	r2, [pc, #208]	; (80018f8 <HAL_GPIO_Init+0x354>)
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800182c:	4b32      	ldr	r3, [pc, #200]	; (80018f8 <HAL_GPIO_Init+0x354>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	43db      	mvns	r3, r3
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	4013      	ands	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d003      	beq.n	8001850 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	4313      	orrs	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001850:	4a29      	ldr	r2, [pc, #164]	; (80018f8 <HAL_GPIO_Init+0x354>)
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001856:	4b28      	ldr	r3, [pc, #160]	; (80018f8 <HAL_GPIO_Init+0x354>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	43db      	mvns	r3, r3
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	4013      	ands	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d003      	beq.n	800187a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	4313      	orrs	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800187a:	4a1f      	ldr	r2, [pc, #124]	; (80018f8 <HAL_GPIO_Init+0x354>)
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001880:	4b1d      	ldr	r3, [pc, #116]	; (80018f8 <HAL_GPIO_Init+0x354>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	43db      	mvns	r3, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d003      	beq.n	80018a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018a4:	4a14      	ldr	r2, [pc, #80]	; (80018f8 <HAL_GPIO_Init+0x354>)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3301      	adds	r3, #1
 80018ae:	61fb      	str	r3, [r7, #28]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	2b0f      	cmp	r3, #15
 80018b4:	f67f ae86 	bls.w	80015c4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80018b8:	bf00      	nop
 80018ba:	bf00      	nop
 80018bc:	3724      	adds	r7, #36	; 0x24
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40013800 	.word	0x40013800
 80018d0:	40020000 	.word	0x40020000
 80018d4:	40020400 	.word	0x40020400
 80018d8:	40020800 	.word	0x40020800
 80018dc:	40020c00 	.word	0x40020c00
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40021400 	.word	0x40021400
 80018e8:	40021800 	.word	0x40021800
 80018ec:	40021c00 	.word	0x40021c00
 80018f0:	40022000 	.word	0x40022000
 80018f4:	40022400 	.word	0x40022400
 80018f8:	40013c00 	.word	0x40013c00

080018fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	460b      	mov	r3, r1
 8001906:	807b      	strh	r3, [r7, #2]
 8001908:	4613      	mov	r3, r2
 800190a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800190c:	787b      	ldrb	r3, [r7, #1]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001912:	887a      	ldrh	r2, [r7, #2]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001918:	e003      	b.n	8001922 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800191a:	887b      	ldrh	r3, [r7, #2]
 800191c:	041a      	lsls	r2, r3, #16
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	619a      	str	r2, [r3, #24]
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001934:	4b05      	ldr	r3, [pc, #20]	; (800194c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a04      	ldr	r2, [pc, #16]	; (800194c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800193a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800193e:	6013      	str	r3, [r2, #0]
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	40007000 	.word	0x40007000

08001950 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	4b23      	ldr	r3, [pc, #140]	; (80019e8 <HAL_PWREx_EnableOverDrive+0x98>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195e:	4a22      	ldr	r2, [pc, #136]	; (80019e8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001964:	6413      	str	r3, [r2, #64]	; 0x40
 8001966:	4b20      	ldr	r3, [pc, #128]	; (80019e8 <HAL_PWREx_EnableOverDrive+0x98>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196e:	603b      	str	r3, [r7, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001972:	4b1e      	ldr	r3, [pc, #120]	; (80019ec <HAL_PWREx_EnableOverDrive+0x9c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a1d      	ldr	r2, [pc, #116]	; (80019ec <HAL_PWREx_EnableOverDrive+0x9c>)
 8001978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800197c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800197e:	f7ff fc61 	bl	8001244 <HAL_GetTick>
 8001982:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001984:	e009      	b.n	800199a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001986:	f7ff fc5d 	bl	8001244 <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001994:	d901      	bls.n	800199a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e022      	b.n	80019e0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800199a:	4b14      	ldr	r3, [pc, #80]	; (80019ec <HAL_PWREx_EnableOverDrive+0x9c>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019a6:	d1ee      	bne.n	8001986 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80019a8:	4b10      	ldr	r3, [pc, #64]	; (80019ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a0f      	ldr	r2, [pc, #60]	; (80019ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80019ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019b4:	f7ff fc46 	bl	8001244 <HAL_GetTick>
 80019b8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80019ba:	e009      	b.n	80019d0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80019bc:	f7ff fc42 	bl	8001244 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019ca:	d901      	bls.n	80019d0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e007      	b.n	80019e0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80019dc:	d1ee      	bne.n	80019bc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80019de:	2300      	movs	r3, #0
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40007000 	.word	0x40007000

080019f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80019f8:	2300      	movs	r3, #0
 80019fa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e29b      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	f000 8087 	beq.w	8001b22 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a14:	4b96      	ldr	r3, [pc, #600]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f003 030c 	and.w	r3, r3, #12
 8001a1c:	2b04      	cmp	r3, #4
 8001a1e:	d00c      	beq.n	8001a3a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a20:	4b93      	ldr	r3, [pc, #588]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 030c 	and.w	r3, r3, #12
 8001a28:	2b08      	cmp	r3, #8
 8001a2a:	d112      	bne.n	8001a52 <HAL_RCC_OscConfig+0x62>
 8001a2c:	4b90      	ldr	r3, [pc, #576]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a38:	d10b      	bne.n	8001a52 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a3a:	4b8d      	ldr	r3, [pc, #564]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d06c      	beq.n	8001b20 <HAL_RCC_OscConfig+0x130>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d168      	bne.n	8001b20 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e275      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a5a:	d106      	bne.n	8001a6a <HAL_RCC_OscConfig+0x7a>
 8001a5c:	4b84      	ldr	r3, [pc, #528]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a83      	ldr	r2, [pc, #524]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a66:	6013      	str	r3, [r2, #0]
 8001a68:	e02e      	b.n	8001ac8 <HAL_RCC_OscConfig+0xd8>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d10c      	bne.n	8001a8c <HAL_RCC_OscConfig+0x9c>
 8001a72:	4b7f      	ldr	r3, [pc, #508]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a7e      	ldr	r2, [pc, #504]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	4b7c      	ldr	r3, [pc, #496]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a7b      	ldr	r2, [pc, #492]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a88:	6013      	str	r3, [r2, #0]
 8001a8a:	e01d      	b.n	8001ac8 <HAL_RCC_OscConfig+0xd8>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a94:	d10c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0xc0>
 8001a96:	4b76      	ldr	r3, [pc, #472]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a75      	ldr	r2, [pc, #468]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001a9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	4b73      	ldr	r3, [pc, #460]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a72      	ldr	r2, [pc, #456]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aac:	6013      	str	r3, [r2, #0]
 8001aae:	e00b      	b.n	8001ac8 <HAL_RCC_OscConfig+0xd8>
 8001ab0:	4b6f      	ldr	r3, [pc, #444]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a6e      	ldr	r2, [pc, #440]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aba:	6013      	str	r3, [r2, #0]
 8001abc:	4b6c      	ldr	r3, [pc, #432]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a6b      	ldr	r2, [pc, #428]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001ac2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ac6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d013      	beq.n	8001af8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad0:	f7ff fbb8 	bl	8001244 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad8:	f7ff fbb4 	bl	8001244 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b64      	cmp	r3, #100	; 0x64
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e229      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aea:	4b61      	ldr	r3, [pc, #388]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0xe8>
 8001af6:	e014      	b.n	8001b22 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff fba4 	bl	8001244 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b00:	f7ff fba0 	bl	8001244 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b64      	cmp	r3, #100	; 0x64
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e215      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b12:	4b57      	ldr	r3, [pc, #348]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x110>
 8001b1e:	e000      	b.n	8001b22 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d069      	beq.n	8001c02 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b2e:	4b50      	ldr	r3, [pc, #320]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f003 030c 	and.w	r3, r3, #12
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d00b      	beq.n	8001b52 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b3a:	4b4d      	ldr	r3, [pc, #308]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 030c 	and.w	r3, r3, #12
 8001b42:	2b08      	cmp	r3, #8
 8001b44:	d11c      	bne.n	8001b80 <HAL_RCC_OscConfig+0x190>
 8001b46:	4b4a      	ldr	r3, [pc, #296]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d116      	bne.n	8001b80 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b52:	4b47      	ldr	r3, [pc, #284]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d005      	beq.n	8001b6a <HAL_RCC_OscConfig+0x17a>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d001      	beq.n	8001b6a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e1e9      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6a:	4b41      	ldr	r3, [pc, #260]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	691b      	ldr	r3, [r3, #16]
 8001b76:	00db      	lsls	r3, r3, #3
 8001b78:	493d      	ldr	r1, [pc, #244]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7e:	e040      	b.n	8001c02 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d023      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b88:	4b39      	ldr	r3, [pc, #228]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a38      	ldr	r2, [pc, #224]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b94:	f7ff fb56 	bl	8001244 <HAL_GetTick>
 8001b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9c:	f7ff fb52 	bl	8001244 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e1c7      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bae:	4b30      	ldr	r3, [pc, #192]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d0f0      	beq.n	8001b9c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bba:	4b2d      	ldr	r3, [pc, #180]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	691b      	ldr	r3, [r3, #16]
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	4929      	ldr	r1, [pc, #164]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	600b      	str	r3, [r1, #0]
 8001bce:	e018      	b.n	8001c02 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd0:	4b27      	ldr	r3, [pc, #156]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a26      	ldr	r2, [pc, #152]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001bd6:	f023 0301 	bic.w	r3, r3, #1
 8001bda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fb32 	bl	8001244 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be4:	f7ff fb2e 	bl	8001244 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e1a3      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bf6:	4b1e      	ldr	r3, [pc, #120]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f0      	bne.n	8001be4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d038      	beq.n	8001c80 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d019      	beq.n	8001c4a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c16:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001c18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c1a:	4a15      	ldr	r2, [pc, #84]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c22:	f7ff fb0f 	bl	8001244 <HAL_GetTick>
 8001c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c2a:	f7ff fb0b 	bl	8001244 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e180      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001c3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d0f0      	beq.n	8001c2a <HAL_RCC_OscConfig+0x23a>
 8001c48:	e01a      	b.n	8001c80 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c4a:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001c4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c4e:	4a08      	ldr	r2, [pc, #32]	; (8001c70 <HAL_RCC_OscConfig+0x280>)
 8001c50:	f023 0301 	bic.w	r3, r3, #1
 8001c54:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c56:	f7ff faf5 	bl	8001244 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c5c:	e00a      	b.n	8001c74 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c5e:	f7ff faf1 	bl	8001244 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d903      	bls.n	8001c74 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e166      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
 8001c70:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c74:	4b92      	ldr	r3, [pc, #584]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001c76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d1ee      	bne.n	8001c5e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	f000 80a4 	beq.w	8001dd6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c8e:	4b8c      	ldr	r3, [pc, #560]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d10d      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c9a:	4b89      	ldr	r3, [pc, #548]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	4a88      	ldr	r2, [pc, #544]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ca6:	4b86      	ldr	r3, [pc, #536]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cae:	60bb      	str	r3, [r7, #8]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cb6:	4b83      	ldr	r3, [pc, #524]	; (8001ec4 <HAL_RCC_OscConfig+0x4d4>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d118      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001cc2:	4b80      	ldr	r3, [pc, #512]	; (8001ec4 <HAL_RCC_OscConfig+0x4d4>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a7f      	ldr	r2, [pc, #508]	; (8001ec4 <HAL_RCC_OscConfig+0x4d4>)
 8001cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cce:	f7ff fab9 	bl	8001244 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cd6:	f7ff fab5 	bl	8001244 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b64      	cmp	r3, #100	; 0x64
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e12a      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ce8:	4b76      	ldr	r3, [pc, #472]	; (8001ec4 <HAL_RCC_OscConfig+0x4d4>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0f0      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d106      	bne.n	8001d0a <HAL_RCC_OscConfig+0x31a>
 8001cfc:	4b70      	ldr	r3, [pc, #448]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d00:	4a6f      	ldr	r2, [pc, #444]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	6713      	str	r3, [r2, #112]	; 0x70
 8001d08:	e02d      	b.n	8001d66 <HAL_RCC_OscConfig+0x376>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10c      	bne.n	8001d2c <HAL_RCC_OscConfig+0x33c>
 8001d12:	4b6b      	ldr	r3, [pc, #428]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d16:	4a6a      	ldr	r2, [pc, #424]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d18:	f023 0301 	bic.w	r3, r3, #1
 8001d1c:	6713      	str	r3, [r2, #112]	; 0x70
 8001d1e:	4b68      	ldr	r3, [pc, #416]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d22:	4a67      	ldr	r2, [pc, #412]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d24:	f023 0304 	bic.w	r3, r3, #4
 8001d28:	6713      	str	r3, [r2, #112]	; 0x70
 8001d2a:	e01c      	b.n	8001d66 <HAL_RCC_OscConfig+0x376>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b05      	cmp	r3, #5
 8001d32:	d10c      	bne.n	8001d4e <HAL_RCC_OscConfig+0x35e>
 8001d34:	4b62      	ldr	r3, [pc, #392]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d38:	4a61      	ldr	r2, [pc, #388]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d3a:	f043 0304 	orr.w	r3, r3, #4
 8001d3e:	6713      	str	r3, [r2, #112]	; 0x70
 8001d40:	4b5f      	ldr	r3, [pc, #380]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d44:	4a5e      	ldr	r2, [pc, #376]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	6713      	str	r3, [r2, #112]	; 0x70
 8001d4c:	e00b      	b.n	8001d66 <HAL_RCC_OscConfig+0x376>
 8001d4e:	4b5c      	ldr	r3, [pc, #368]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d52:	4a5b      	ldr	r2, [pc, #364]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d54:	f023 0301 	bic.w	r3, r3, #1
 8001d58:	6713      	str	r3, [r2, #112]	; 0x70
 8001d5a:	4b59      	ldr	r3, [pc, #356]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d5e:	4a58      	ldr	r2, [pc, #352]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d60:	f023 0304 	bic.w	r3, r3, #4
 8001d64:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d015      	beq.n	8001d9a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d6e:	f7ff fa69 	bl	8001244 <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d74:	e00a      	b.n	8001d8c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d76:	f7ff fa65 	bl	8001244 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e0d8      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d8c:	4b4c      	ldr	r3, [pc, #304]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d0ee      	beq.n	8001d76 <HAL_RCC_OscConfig+0x386>
 8001d98:	e014      	b.n	8001dc4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d9a:	f7ff fa53 	bl	8001244 <HAL_GetTick>
 8001d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001da0:	e00a      	b.n	8001db8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da2:	f7ff fa4f 	bl	8001244 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e0c2      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db8:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1ee      	bne.n	8001da2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dc4:	7dfb      	ldrb	r3, [r7, #23]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d105      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dca:	4b3d      	ldr	r3, [pc, #244]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dce:	4a3c      	ldr	r2, [pc, #240]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001dd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dd4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f000 80ae 	beq.w	8001f3c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001de0:	4b37      	ldr	r3, [pc, #220]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 030c 	and.w	r3, r3, #12
 8001de8:	2b08      	cmp	r3, #8
 8001dea:	d06d      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d14b      	bne.n	8001e8c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001df4:	4b32      	ldr	r3, [pc, #200]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a31      	ldr	r2, [pc, #196]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001dfa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e00:	f7ff fa20 	bl	8001244 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e08:	f7ff fa1c 	bl	8001244 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e091      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e1a:	4b29      	ldr	r3, [pc, #164]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1f0      	bne.n	8001e08 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	69da      	ldr	r2, [r3, #28]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e34:	019b      	lsls	r3, r3, #6
 8001e36:	431a      	orrs	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e3c:	085b      	lsrs	r3, r3, #1
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	041b      	lsls	r3, r3, #16
 8001e42:	431a      	orrs	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e48:	061b      	lsls	r3, r3, #24
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e50:	071b      	lsls	r3, r3, #28
 8001e52:	491b      	ldr	r1, [pc, #108]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e58:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a18      	ldr	r2, [pc, #96]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001e5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e64:	f7ff f9ee 	bl	8001244 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e6a:	e008      	b.n	8001e7e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e6c:	f7ff f9ea 	bl	8001244 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e05f      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e7e:	4b10      	ldr	r3, [pc, #64]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d0f0      	beq.n	8001e6c <HAL_RCC_OscConfig+0x47c>
 8001e8a:	e057      	b.n	8001f3c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001e92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e98:	f7ff f9d4 	bl	8001244 <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea0:	f7ff f9d0 	bl	8001244 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e045      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eb2:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <HAL_RCC_OscConfig+0x4d0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f0      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x4b0>
 8001ebe:	e03d      	b.n	8001f3c <HAL_RCC_OscConfig+0x54c>
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001ec8:	4b1f      	ldr	r3, [pc, #124]	; (8001f48 <HAL_RCC_OscConfig+0x558>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d030      	beq.n	8001f38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d129      	bne.n	8001f38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d122      	bne.n	8001f38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ef8:	4013      	ands	r3, r2
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001efe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d119      	bne.n	8001f38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0e:	085b      	lsrs	r3, r3, #1
 8001f10:	3b01      	subs	r3, #1
 8001f12:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d10f      	bne.n	8001f38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f22:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d107      	bne.n	8001f38 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d001      	beq.n	8001f3c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e000      	b.n	8001f3e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40023800 	.word	0x40023800

08001f4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d101      	bne.n	8001f64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e0d0      	b.n	8002106 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f64:	4b6a      	ldr	r3, [pc, #424]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 030f 	and.w	r3, r3, #15
 8001f6c:	683a      	ldr	r2, [r7, #0]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d910      	bls.n	8001f94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f72:	4b67      	ldr	r3, [pc, #412]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f023 020f 	bic.w	r2, r3, #15
 8001f7a:	4965      	ldr	r1, [pc, #404]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f82:	4b63      	ldr	r3, [pc, #396]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d001      	beq.n	8001f94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e0b8      	b.n	8002106 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0302 	and.w	r3, r3, #2
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d020      	beq.n	8001fe2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0304 	and.w	r3, r3, #4
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d005      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fac:	4b59      	ldr	r3, [pc, #356]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	4a58      	ldr	r2, [pc, #352]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8001fb2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001fb6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0308 	and.w	r3, r3, #8
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d005      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fc4:	4b53      	ldr	r3, [pc, #332]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	4a52      	ldr	r2, [pc, #328]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8001fca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001fce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fd0:	4b50      	ldr	r3, [pc, #320]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	494d      	ldr	r1, [pc, #308]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d040      	beq.n	8002070 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d107      	bne.n	8002006 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ff6:	4b47      	ldr	r3, [pc, #284]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d115      	bne.n	800202e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e07f      	b.n	8002106 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b02      	cmp	r3, #2
 800200c:	d107      	bne.n	800201e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800200e:	4b41      	ldr	r3, [pc, #260]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d109      	bne.n	800202e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e073      	b.n	8002106 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800201e:	4b3d      	ldr	r3, [pc, #244]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e06b      	b.n	8002106 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800202e:	4b39      	ldr	r3, [pc, #228]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f023 0203 	bic.w	r2, r3, #3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	4936      	ldr	r1, [pc, #216]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 800203c:	4313      	orrs	r3, r2
 800203e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002040:	f7ff f900 	bl	8001244 <HAL_GetTick>
 8002044:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002046:	e00a      	b.n	800205e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002048:	f7ff f8fc 	bl	8001244 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	f241 3288 	movw	r2, #5000	; 0x1388
 8002056:	4293      	cmp	r3, r2
 8002058:	d901      	bls.n	800205e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e053      	b.n	8002106 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800205e:	4b2d      	ldr	r3, [pc, #180]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f003 020c 	and.w	r2, r3, #12
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	429a      	cmp	r2, r3
 800206e:	d1eb      	bne.n	8002048 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002070:	4b27      	ldr	r3, [pc, #156]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 030f 	and.w	r3, r3, #15
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d210      	bcs.n	80020a0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207e:	4b24      	ldr	r3, [pc, #144]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 020f 	bic.w	r2, r3, #15
 8002086:	4922      	ldr	r1, [pc, #136]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	4313      	orrs	r3, r2
 800208c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800208e:	4b20      	ldr	r3, [pc, #128]	; (8002110 <HAL_RCC_ClockConfig+0x1c4>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 030f 	and.w	r3, r3, #15
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	429a      	cmp	r2, r3
 800209a:	d001      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e032      	b.n	8002106 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d008      	beq.n	80020be <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020ac:	4b19      	ldr	r3, [pc, #100]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	4916      	ldr	r1, [pc, #88]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d009      	beq.n	80020de <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80020ca:	4b12      	ldr	r3, [pc, #72]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	490e      	ldr	r1, [pc, #56]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020de:	f000 f821 	bl	8002124 <HAL_RCC_GetSysClockFreq>
 80020e2:	4602      	mov	r2, r0
 80020e4:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <HAL_RCC_ClockConfig+0x1c8>)
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	091b      	lsrs	r3, r3, #4
 80020ea:	f003 030f 	and.w	r3, r3, #15
 80020ee:	490a      	ldr	r1, [pc, #40]	; (8002118 <HAL_RCC_ClockConfig+0x1cc>)
 80020f0:	5ccb      	ldrb	r3, [r1, r3]
 80020f2:	fa22 f303 	lsr.w	r3, r2, r3
 80020f6:	4a09      	ldr	r2, [pc, #36]	; (800211c <HAL_RCC_ClockConfig+0x1d0>)
 80020f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020fa:	4b09      	ldr	r3, [pc, #36]	; (8002120 <HAL_RCC_ClockConfig+0x1d4>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff f85c 	bl	80011bc <HAL_InitTick>

  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40023c00 	.word	0x40023c00
 8002114:	40023800 	.word	0x40023800
 8002118:	08004db4 	.word	0x08004db4
 800211c:	20000000 	.word	0x20000000
 8002120:	20000004 	.word	0x20000004

08002124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002128:	b094      	sub	sp, #80	; 0x50
 800212a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800212c:	2300      	movs	r3, #0
 800212e:	647b      	str	r3, [r7, #68]	; 0x44
 8002130:	2300      	movs	r3, #0
 8002132:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002134:	2300      	movs	r3, #0
 8002136:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002138:	2300      	movs	r3, #0
 800213a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800213c:	4b79      	ldr	r3, [pc, #484]	; (8002324 <HAL_RCC_GetSysClockFreq+0x200>)
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 030c 	and.w	r3, r3, #12
 8002144:	2b08      	cmp	r3, #8
 8002146:	d00d      	beq.n	8002164 <HAL_RCC_GetSysClockFreq+0x40>
 8002148:	2b08      	cmp	r3, #8
 800214a:	f200 80e1 	bhi.w	8002310 <HAL_RCC_GetSysClockFreq+0x1ec>
 800214e:	2b00      	cmp	r3, #0
 8002150:	d002      	beq.n	8002158 <HAL_RCC_GetSysClockFreq+0x34>
 8002152:	2b04      	cmp	r3, #4
 8002154:	d003      	beq.n	800215e <HAL_RCC_GetSysClockFreq+0x3a>
 8002156:	e0db      	b.n	8002310 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002158:	4b73      	ldr	r3, [pc, #460]	; (8002328 <HAL_RCC_GetSysClockFreq+0x204>)
 800215a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800215c:	e0db      	b.n	8002316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800215e:	4b73      	ldr	r3, [pc, #460]	; (800232c <HAL_RCC_GetSysClockFreq+0x208>)
 8002160:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002162:	e0d8      	b.n	8002316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002164:	4b6f      	ldr	r3, [pc, #444]	; (8002324 <HAL_RCC_GetSysClockFreq+0x200>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800216c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800216e:	4b6d      	ldr	r3, [pc, #436]	; (8002324 <HAL_RCC_GetSysClockFreq+0x200>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d063      	beq.n	8002242 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800217a:	4b6a      	ldr	r3, [pc, #424]	; (8002324 <HAL_RCC_GetSysClockFreq+0x200>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	099b      	lsrs	r3, r3, #6
 8002180:	2200      	movs	r2, #0
 8002182:	63bb      	str	r3, [r7, #56]	; 0x38
 8002184:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800218c:	633b      	str	r3, [r7, #48]	; 0x30
 800218e:	2300      	movs	r3, #0
 8002190:	637b      	str	r3, [r7, #52]	; 0x34
 8002192:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002196:	4622      	mov	r2, r4
 8002198:	462b      	mov	r3, r5
 800219a:	f04f 0000 	mov.w	r0, #0
 800219e:	f04f 0100 	mov.w	r1, #0
 80021a2:	0159      	lsls	r1, r3, #5
 80021a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021a8:	0150      	lsls	r0, r2, #5
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	4621      	mov	r1, r4
 80021b0:	1a51      	subs	r1, r2, r1
 80021b2:	6139      	str	r1, [r7, #16]
 80021b4:	4629      	mov	r1, r5
 80021b6:	eb63 0301 	sbc.w	r3, r3, r1
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	f04f 0200 	mov.w	r2, #0
 80021c0:	f04f 0300 	mov.w	r3, #0
 80021c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80021c8:	4659      	mov	r1, fp
 80021ca:	018b      	lsls	r3, r1, #6
 80021cc:	4651      	mov	r1, sl
 80021ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021d2:	4651      	mov	r1, sl
 80021d4:	018a      	lsls	r2, r1, #6
 80021d6:	4651      	mov	r1, sl
 80021d8:	ebb2 0801 	subs.w	r8, r2, r1
 80021dc:	4659      	mov	r1, fp
 80021de:	eb63 0901 	sbc.w	r9, r3, r1
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	f04f 0300 	mov.w	r3, #0
 80021ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021f6:	4690      	mov	r8, r2
 80021f8:	4699      	mov	r9, r3
 80021fa:	4623      	mov	r3, r4
 80021fc:	eb18 0303 	adds.w	r3, r8, r3
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	462b      	mov	r3, r5
 8002204:	eb49 0303 	adc.w	r3, r9, r3
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	f04f 0200 	mov.w	r2, #0
 800220e:	f04f 0300 	mov.w	r3, #0
 8002212:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002216:	4629      	mov	r1, r5
 8002218:	024b      	lsls	r3, r1, #9
 800221a:	4621      	mov	r1, r4
 800221c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002220:	4621      	mov	r1, r4
 8002222:	024a      	lsls	r2, r1, #9
 8002224:	4610      	mov	r0, r2
 8002226:	4619      	mov	r1, r3
 8002228:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800222a:	2200      	movs	r2, #0
 800222c:	62bb      	str	r3, [r7, #40]	; 0x28
 800222e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002230:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002234:	f7fe f86c 	bl	8000310 <__aeabi_uldivmod>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	4613      	mov	r3, r2
 800223e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002240:	e058      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002242:	4b38      	ldr	r3, [pc, #224]	; (8002324 <HAL_RCC_GetSysClockFreq+0x200>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	099b      	lsrs	r3, r3, #6
 8002248:	2200      	movs	r2, #0
 800224a:	4618      	mov	r0, r3
 800224c:	4611      	mov	r1, r2
 800224e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002252:	623b      	str	r3, [r7, #32]
 8002254:	2300      	movs	r3, #0
 8002256:	627b      	str	r3, [r7, #36]	; 0x24
 8002258:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800225c:	4642      	mov	r2, r8
 800225e:	464b      	mov	r3, r9
 8002260:	f04f 0000 	mov.w	r0, #0
 8002264:	f04f 0100 	mov.w	r1, #0
 8002268:	0159      	lsls	r1, r3, #5
 800226a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800226e:	0150      	lsls	r0, r2, #5
 8002270:	4602      	mov	r2, r0
 8002272:	460b      	mov	r3, r1
 8002274:	4641      	mov	r1, r8
 8002276:	ebb2 0a01 	subs.w	sl, r2, r1
 800227a:	4649      	mov	r1, r9
 800227c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800228c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002290:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002294:	ebb2 040a 	subs.w	r4, r2, sl
 8002298:	eb63 050b 	sbc.w	r5, r3, fp
 800229c:	f04f 0200 	mov.w	r2, #0
 80022a0:	f04f 0300 	mov.w	r3, #0
 80022a4:	00eb      	lsls	r3, r5, #3
 80022a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022aa:	00e2      	lsls	r2, r4, #3
 80022ac:	4614      	mov	r4, r2
 80022ae:	461d      	mov	r5, r3
 80022b0:	4643      	mov	r3, r8
 80022b2:	18e3      	adds	r3, r4, r3
 80022b4:	603b      	str	r3, [r7, #0]
 80022b6:	464b      	mov	r3, r9
 80022b8:	eb45 0303 	adc.w	r3, r5, r3
 80022bc:	607b      	str	r3, [r7, #4]
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	f04f 0300 	mov.w	r3, #0
 80022c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022ca:	4629      	mov	r1, r5
 80022cc:	028b      	lsls	r3, r1, #10
 80022ce:	4621      	mov	r1, r4
 80022d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022d4:	4621      	mov	r1, r4
 80022d6:	028a      	lsls	r2, r1, #10
 80022d8:	4610      	mov	r0, r2
 80022da:	4619      	mov	r1, r3
 80022dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022de:	2200      	movs	r2, #0
 80022e0:	61bb      	str	r3, [r7, #24]
 80022e2:	61fa      	str	r2, [r7, #28]
 80022e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022e8:	f7fe f812 	bl	8000310 <__aeabi_uldivmod>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	4613      	mov	r3, r2
 80022f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80022f4:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <HAL_RCC_GetSysClockFreq+0x200>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	0c1b      	lsrs	r3, r3, #16
 80022fa:	f003 0303 	and.w	r3, r3, #3
 80022fe:	3301      	adds	r3, #1
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002304:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002306:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002308:	fbb2 f3f3 	udiv	r3, r2, r3
 800230c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800230e:	e002      	b.n	8002316 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002310:	4b05      	ldr	r3, [pc, #20]	; (8002328 <HAL_RCC_GetSysClockFreq+0x204>)
 8002312:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002314:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002316:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002318:	4618      	mov	r0, r3
 800231a:	3750      	adds	r7, #80	; 0x50
 800231c:	46bd      	mov	sp, r7
 800231e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002322:	bf00      	nop
 8002324:	40023800 	.word	0x40023800
 8002328:	00f42400 	.word	0x00f42400
 800232c:	007a1200 	.word	0x007a1200

08002330 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002334:	4b03      	ldr	r3, [pc, #12]	; (8002344 <HAL_RCC_GetHCLKFreq+0x14>)
 8002336:	681b      	ldr	r3, [r3, #0]
}
 8002338:	4618      	mov	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	20000000 	.word	0x20000000

08002348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800234c:	f7ff fff0 	bl	8002330 <HAL_RCC_GetHCLKFreq>
 8002350:	4602      	mov	r2, r0
 8002352:	4b05      	ldr	r3, [pc, #20]	; (8002368 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	0a9b      	lsrs	r3, r3, #10
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	4903      	ldr	r1, [pc, #12]	; (800236c <HAL_RCC_GetPCLK1Freq+0x24>)
 800235e:	5ccb      	ldrb	r3, [r1, r3]
 8002360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002364:	4618      	mov	r0, r3
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40023800 	.word	0x40023800
 800236c:	08004dc4 	.word	0x08004dc4

08002370 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002374:	f7ff ffdc 	bl	8002330 <HAL_RCC_GetHCLKFreq>
 8002378:	4602      	mov	r2, r0
 800237a:	4b05      	ldr	r3, [pc, #20]	; (8002390 <HAL_RCC_GetPCLK2Freq+0x20>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	0b5b      	lsrs	r3, r3, #13
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	4903      	ldr	r1, [pc, #12]	; (8002394 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002386:	5ccb      	ldrb	r3, [r1, r3]
 8002388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800238c:	4618      	mov	r0, r3
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40023800 	.word	0x40023800
 8002394:	08004dc4 	.word	0x08004dc4

08002398 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b088      	sub	sp, #32
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d012      	beq.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80023c0:	4b69      	ldr	r3, [pc, #420]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	4a68      	ldr	r2, [pc, #416]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023c6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80023ca:	6093      	str	r3, [r2, #8]
 80023cc:	4b66      	ldr	r3, [pc, #408]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023d4:	4964      	ldr	r1, [pc, #400]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80023e2:	2301      	movs	r3, #1
 80023e4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d017      	beq.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023f2:	4b5d      	ldr	r3, [pc, #372]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80023f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002400:	4959      	ldr	r1, [pc, #356]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002402:	4313      	orrs	r3, r2
 8002404:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800240c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002410:	d101      	bne.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002412:	2301      	movs	r3, #1
 8002414:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800241e:	2301      	movs	r3, #1
 8002420:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d017      	beq.n	800245e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800242e:	4b4e      	ldr	r3, [pc, #312]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002430:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002434:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	494a      	ldr	r1, [pc, #296]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800243e:	4313      	orrs	r3, r2
 8002440:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800244c:	d101      	bne.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800244e:	2301      	movs	r3, #1
 8002450:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800245a:	2301      	movs	r3, #1
 800245c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800246a:	2301      	movs	r3, #1
 800246c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0320 	and.w	r3, r3, #32
 8002476:	2b00      	cmp	r3, #0
 8002478:	f000 808b 	beq.w	8002592 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800247c:	4b3a      	ldr	r3, [pc, #232]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800247e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002480:	4a39      	ldr	r2, [pc, #228]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002482:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002486:	6413      	str	r3, [r2, #64]	; 0x40
 8002488:	4b37      	ldr	r3, [pc, #220]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800248a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002494:	4b35      	ldr	r3, [pc, #212]	; (800256c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a34      	ldr	r2, [pc, #208]	; (800256c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800249a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800249e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024a0:	f7fe fed0 	bl	8001244 <HAL_GetTick>
 80024a4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80024a6:	e008      	b.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a8:	f7fe fecc 	bl	8001244 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b64      	cmp	r3, #100	; 0x64
 80024b4:	d901      	bls.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e38f      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80024ba:	4b2c      	ldr	r3, [pc, #176]	; (800256c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0f0      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80024c6:	4b28      	ldr	r3, [pc, #160]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ce:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d035      	beq.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d02e      	beq.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80024e4:	4b20      	ldr	r3, [pc, #128]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024ec:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80024ee:	4b1e      	ldr	r3, [pc, #120]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f2:	4a1d      	ldr	r2, [pc, #116]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024fa:	4b1b      	ldr	r3, [pc, #108]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024fe:	4a1a      	ldr	r2, [pc, #104]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002500:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002504:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002506:	4a18      	ldr	r2, [pc, #96]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800250c:	4b16      	ldr	r3, [pc, #88]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800250e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	2b01      	cmp	r3, #1
 8002516:	d114      	bne.n	8002542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002518:	f7fe fe94 	bl	8001244 <HAL_GetTick>
 800251c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800251e:	e00a      	b.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002520:	f7fe fe90 	bl	8001244 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	f241 3288 	movw	r2, #5000	; 0x1388
 800252e:	4293      	cmp	r3, r2
 8002530:	d901      	bls.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e351      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002536:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d0ee      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800254a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800254e:	d111      	bne.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002550:	4b05      	ldr	r3, [pc, #20]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800255c:	4b04      	ldr	r3, [pc, #16]	; (8002570 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800255e:	400b      	ands	r3, r1
 8002560:	4901      	ldr	r1, [pc, #4]	; (8002568 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002562:	4313      	orrs	r3, r2
 8002564:	608b      	str	r3, [r1, #8]
 8002566:	e00b      	b.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002568:	40023800 	.word	0x40023800
 800256c:	40007000 	.word	0x40007000
 8002570:	0ffffcff 	.word	0x0ffffcff
 8002574:	4bac      	ldr	r3, [pc, #688]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	4aab      	ldr	r2, [pc, #684]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800257a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800257e:	6093      	str	r3, [r2, #8]
 8002580:	4ba9      	ldr	r3, [pc, #676]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002582:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002588:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800258c:	49a6      	ldr	r1, [pc, #664]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800258e:	4313      	orrs	r3, r2
 8002590:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0310 	and.w	r3, r3, #16
 800259a:	2b00      	cmp	r3, #0
 800259c:	d010      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800259e:	4ba2      	ldr	r3, [pc, #648]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025a4:	4aa0      	ldr	r2, [pc, #640]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025aa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80025ae:	4b9e      	ldr	r3, [pc, #632]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025b0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b8:	499b      	ldr	r1, [pc, #620]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00a      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025cc:	4b96      	ldr	r3, [pc, #600]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025da:	4993      	ldr	r1, [pc, #588]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00a      	beq.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025ee:	4b8e      	ldr	r3, [pc, #568]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025fc:	498a      	ldr	r1, [pc, #552]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00a      	beq.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002610:	4b85      	ldr	r3, [pc, #532]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002616:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800261e:	4982      	ldr	r1, [pc, #520]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002620:	4313      	orrs	r3, r2
 8002622:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00a      	beq.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002632:	4b7d      	ldr	r3, [pc, #500]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002638:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002640:	4979      	ldr	r1, [pc, #484]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002642:	4313      	orrs	r3, r2
 8002644:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00a      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002654:	4b74      	ldr	r3, [pc, #464]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800265a:	f023 0203 	bic.w	r2, r3, #3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002662:	4971      	ldr	r1, [pc, #452]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002664:	4313      	orrs	r3, r2
 8002666:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00a      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002676:	4b6c      	ldr	r3, [pc, #432]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800267c:	f023 020c 	bic.w	r2, r3, #12
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002684:	4968      	ldr	r1, [pc, #416]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002686:	4313      	orrs	r3, r2
 8002688:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00a      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002698:	4b63      	ldr	r3, [pc, #396]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800269a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800269e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a6:	4960      	ldr	r1, [pc, #384]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00a      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026ba:	4b5b      	ldr	r3, [pc, #364]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026c8:	4957      	ldr	r1, [pc, #348]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d00a      	beq.n	80026f2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026dc:	4b52      	ldr	r3, [pc, #328]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ea:	494f      	ldr	r1, [pc, #316]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00a      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80026fe:	4b4a      	ldr	r3, [pc, #296]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002704:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800270c:	4946      	ldr	r1, [pc, #280]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800270e:	4313      	orrs	r3, r2
 8002710:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00a      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002720:	4b41      	ldr	r3, [pc, #260]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002726:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800272e:	493e      	ldr	r1, [pc, #248]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002730:	4313      	orrs	r3, r2
 8002732:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00a      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002742:	4b39      	ldr	r3, [pc, #228]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002748:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002750:	4935      	ldr	r1, [pc, #212]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002752:	4313      	orrs	r3, r2
 8002754:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00a      	beq.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002764:	4b30      	ldr	r3, [pc, #192]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002766:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002772:	492d      	ldr	r1, [pc, #180]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002774:	4313      	orrs	r3, r2
 8002776:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d011      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002786:	4b28      	ldr	r3, [pc, #160]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002788:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800278c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002794:	4924      	ldr	r1, [pc, #144]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002796:	4313      	orrs	r3, r2
 8002798:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027a4:	d101      	bne.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80027a6:	2301      	movs	r3, #1
 80027a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0308 	and.w	r3, r3, #8
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80027b6:	2301      	movs	r3, #1
 80027b8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00a      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80027c6:	4b18      	ldr	r3, [pc, #96]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027cc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027d4:	4914      	ldr	r1, [pc, #80]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d00b      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80027e8:	4b0f      	ldr	r3, [pc, #60]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027f8:	490b      	ldr	r1, [pc, #44]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00f      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800280c:	4b06      	ldr	r3, [pc, #24]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800280e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002812:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800281c:	4902      	ldr	r1, [pc, #8]	; (8002828 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800281e:	4313      	orrs	r3, r2
 8002820:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002824:	e002      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002826:	bf00      	nop
 8002828:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d00b      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002838:	4b8a      	ldr	r3, [pc, #552]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800283a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800283e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002848:	4986      	ldr	r1, [pc, #536]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800284a:	4313      	orrs	r3, r2
 800284c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00b      	beq.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800285c:	4b81      	ldr	r3, [pc, #516]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800285e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002862:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800286c:	497d      	ldr	r1, [pc, #500]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800286e:	4313      	orrs	r3, r2
 8002870:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d006      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 80d6 	beq.w	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002888:	4b76      	ldr	r3, [pc, #472]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a75      	ldr	r2, [pc, #468]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800288e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002892:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002894:	f7fe fcd6 	bl	8001244 <HAL_GetTick>
 8002898:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800289a:	e008      	b.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800289c:	f7fe fcd2 	bl	8001244 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b64      	cmp	r3, #100	; 0x64
 80028a8:	d901      	bls.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e195      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80028ae:	4b6d      	ldr	r3, [pc, #436]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f0      	bne.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d021      	beq.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d11d      	bne.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80028ce:	4b65      	ldr	r3, [pc, #404]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028d4:	0c1b      	lsrs	r3, r3, #16
 80028d6:	f003 0303 	and.w	r3, r3, #3
 80028da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80028dc:	4b61      	ldr	r3, [pc, #388]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028e2:	0e1b      	lsrs	r3, r3, #24
 80028e4:	f003 030f 	and.w	r3, r3, #15
 80028e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	019a      	lsls	r2, r3, #6
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	041b      	lsls	r3, r3, #16
 80028f4:	431a      	orrs	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	061b      	lsls	r3, r3, #24
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	071b      	lsls	r3, r3, #28
 8002902:	4958      	ldr	r1, [pc, #352]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002904:	4313      	orrs	r3, r2
 8002906:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d004      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800291a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800291e:	d00a      	beq.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002928:	2b00      	cmp	r3, #0
 800292a:	d02e      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002930:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002934:	d129      	bne.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002936:	4b4b      	ldr	r3, [pc, #300]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002938:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800293c:	0c1b      	lsrs	r3, r3, #16
 800293e:	f003 0303 	and.w	r3, r3, #3
 8002942:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002944:	4b47      	ldr	r3, [pc, #284]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002946:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800294a:	0f1b      	lsrs	r3, r3, #28
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	019a      	lsls	r2, r3, #6
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	041b      	lsls	r3, r3, #16
 800295c:	431a      	orrs	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	061b      	lsls	r3, r3, #24
 8002964:	431a      	orrs	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	071b      	lsls	r3, r3, #28
 800296a:	493e      	ldr	r1, [pc, #248]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800296c:	4313      	orrs	r3, r2
 800296e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002972:	4b3c      	ldr	r3, [pc, #240]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002974:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002978:	f023 021f 	bic.w	r2, r3, #31
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002980:	3b01      	subs	r3, #1
 8002982:	4938      	ldr	r1, [pc, #224]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002984:	4313      	orrs	r3, r2
 8002986:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d01d      	beq.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002996:	4b33      	ldr	r3, [pc, #204]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002998:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800299c:	0e1b      	lsrs	r3, r3, #24
 800299e:	f003 030f 	and.w	r3, r3, #15
 80029a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80029a4:	4b2f      	ldr	r3, [pc, #188]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029aa:	0f1b      	lsrs	r3, r3, #28
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	019a      	lsls	r2, r3, #6
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	041b      	lsls	r3, r3, #16
 80029be:	431a      	orrs	r2, r3
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	061b      	lsls	r3, r3, #24
 80029c4:	431a      	orrs	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	071b      	lsls	r3, r3, #28
 80029ca:	4926      	ldr	r1, [pc, #152]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d011      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	019a      	lsls	r2, r3, #6
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	041b      	lsls	r3, r3, #16
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	061b      	lsls	r3, r3, #24
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	071b      	lsls	r3, r3, #28
 80029fa:	491a      	ldr	r1, [pc, #104]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002a02:	4b18      	ldr	r3, [pc, #96]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a17      	ldr	r2, [pc, #92]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a08:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a0e:	f7fe fc19 	bl	8001244 <HAL_GetTick>
 8002a12:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a14:	e008      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002a16:	f7fe fc15 	bl	8001244 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b64      	cmp	r3, #100	; 0x64
 8002a22:	d901      	bls.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e0d8      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a28:	4b0e      	ldr	r3, [pc, #56]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d0f0      	beq.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	f040 80ce 	bne.w	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002a3c:	4b09      	ldr	r3, [pc, #36]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a08      	ldr	r2, [pc, #32]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a48:	f7fe fbfc 	bl	8001244 <HAL_GetTick>
 8002a4c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002a4e:	e00b      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002a50:	f7fe fbf8 	bl	8001244 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b64      	cmp	r3, #100	; 0x64
 8002a5c:	d904      	bls.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e0bb      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002a62:	bf00      	nop
 8002a64:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002a68:	4b5e      	ldr	r3, [pc, #376]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a74:	d0ec      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d009      	beq.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d02e      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d12a      	bne.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002a9e:	4b51      	ldr	r3, [pc, #324]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aa4:	0c1b      	lsrs	r3, r3, #16
 8002aa6:	f003 0303 	and.w	r3, r3, #3
 8002aaa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002aac:	4b4d      	ldr	r3, [pc, #308]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab2:	0f1b      	lsrs	r3, r3, #28
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	019a      	lsls	r2, r3, #6
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	041b      	lsls	r3, r3, #16
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	061b      	lsls	r3, r3, #24
 8002acc:	431a      	orrs	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	071b      	lsls	r3, r3, #28
 8002ad2:	4944      	ldr	r1, [pc, #272]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002ada:	4b42      	ldr	r3, [pc, #264]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002adc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ae0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	021b      	lsls	r3, r3, #8
 8002aec:	493d      	ldr	r1, [pc, #244]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d022      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b08:	d11d      	bne.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002b0a:	4b36      	ldr	r3, [pc, #216]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b10:	0e1b      	lsrs	r3, r3, #24
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b18:	4b32      	ldr	r3, [pc, #200]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b1e:	0f1b      	lsrs	r3, r3, #28
 8002b20:	f003 0307 	and.w	r3, r3, #7
 8002b24:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	695b      	ldr	r3, [r3, #20]
 8002b2a:	019a      	lsls	r2, r3, #6
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a1b      	ldr	r3, [r3, #32]
 8002b30:	041b      	lsls	r3, r3, #16
 8002b32:	431a      	orrs	r2, r3
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	061b      	lsls	r3, r3, #24
 8002b38:	431a      	orrs	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	071b      	lsls	r3, r3, #28
 8002b3e:	4929      	ldr	r1, [pc, #164]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0308 	and.w	r3, r3, #8
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d028      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002b52:	4b24      	ldr	r3, [pc, #144]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b58:	0e1b      	lsrs	r3, r3, #24
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b60:	4b20      	ldr	r3, [pc, #128]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b66:	0c1b      	lsrs	r3, r3, #16
 8002b68:	f003 0303 	and.w	r3, r3, #3
 8002b6c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	019a      	lsls	r2, r3, #6
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	041b      	lsls	r3, r3, #16
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	061b      	lsls	r3, r3, #24
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	69db      	ldr	r3, [r3, #28]
 8002b84:	071b      	lsls	r3, r3, #28
 8002b86:	4917      	ldr	r1, [pc, #92]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002b8e:	4b15      	ldr	r3, [pc, #84]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9c:	4911      	ldr	r1, [pc, #68]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002ba4:	4b0f      	ldr	r3, [pc, #60]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a0e      	ldr	r2, [pc, #56]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002baa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bb0:	f7fe fb48 	bl	8001244 <HAL_GetTick>
 8002bb4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002bb8:	f7fe fb44 	bl	8001244 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b64      	cmp	r3, #100	; 0x64
 8002bc4:	d901      	bls.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e007      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002bca:	4b06      	ldr	r3, [pc, #24]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bd6:	d1ef      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002bd8:	2300      	movs	r3, #0
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3720      	adds	r7, #32
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40023800 	.word	0x40023800

08002be8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e040      	b.n	8002c7c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d106      	bne.n	8002c10 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f7fe fa38 	bl	8001080 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2224      	movs	r2, #36	; 0x24
 8002c14:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f022 0201 	bic.w	r2, r2, #1
 8002c24:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f000 fbd6 	bl	80033d8 <UART_SetConfig>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e022      	b.n	8002c7c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d002      	beq.n	8002c44 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 fe2e 	bl	80038a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685a      	ldr	r2, [r3, #4]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	689a      	ldr	r2, [r3, #8]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 feb5 	bl	80039e4 <UART_CheckIdleState>
 8002c7a:	4603      	mov	r3, r0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b08b      	sub	sp, #44	; 0x2c
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c96:	2b20      	cmp	r3, #32
 8002c98:	d147      	bne.n	8002d2a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d002      	beq.n	8002ca6 <HAL_UART_Transmit_IT+0x22>
 8002ca0:	88fb      	ldrh	r3, [r7, #6]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e040      	b.n	8002d2c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	68ba      	ldr	r2, [r7, #8]
 8002cae:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	88fa      	ldrh	r2, [r7, #6]
 8002cb4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	88fa      	ldrh	r2, [r7, #6]
 8002cbc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2221      	movs	r2, #33	; 0x21
 8002cd2:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cdc:	d107      	bne.n	8002cee <HAL_UART_Transmit_IT+0x6a>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d103      	bne.n	8002cee <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	4a13      	ldr	r2, [pc, #76]	; (8002d38 <HAL_UART_Transmit_IT+0xb4>)
 8002cea:	66da      	str	r2, [r3, #108]	; 0x6c
 8002cec:	e002      	b.n	8002cf4 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	4a12      	ldr	r2, [pc, #72]	; (8002d3c <HAL_UART_Transmit_IT+0xb8>)
 8002cf2:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	e853 3f00 	ldrex	r3, [r3]
 8002d00:	613b      	str	r3, [r7, #16]
   return(result);
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d08:	627b      	str	r3, [r7, #36]	; 0x24
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d12:	623b      	str	r3, [r7, #32]
 8002d14:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d16:	69f9      	ldr	r1, [r7, #28]
 8002d18:	6a3a      	ldr	r2, [r7, #32]
 8002d1a:	e841 2300 	strex	r3, r2, [r1]
 8002d1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1e6      	bne.n	8002cf4 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8002d26:	2300      	movs	r3, #0
 8002d28:	e000      	b.n	8002d2c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002d2a:	2302      	movs	r3, #2
  }
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	372c      	adds	r7, #44	; 0x2c
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	08003f43 	.word	0x08003f43
 8002d3c:	08003e8d 	.word	0x08003e8d

08002d40 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b08a      	sub	sp, #40	; 0x28
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d54:	2b20      	cmp	r3, #32
 8002d56:	d132      	bne.n	8002dbe <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d002      	beq.n	8002d64 <HAL_UART_Receive_IT+0x24>
 8002d5e:	88fb      	ldrh	r3, [r7, #6]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d101      	bne.n	8002d68 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e02b      	b.n	8002dc0 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d018      	beq.n	8002dae <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	e853 3f00 	ldrex	r3, [r3]
 8002d88:	613b      	str	r3, [r7, #16]
   return(result);
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d90:	627b      	str	r3, [r7, #36]	; 0x24
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	461a      	mov	r2, r3
 8002d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9a:	623b      	str	r3, [r7, #32]
 8002d9c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9e:	69f9      	ldr	r1, [r7, #28]
 8002da0:	6a3a      	ldr	r2, [r7, #32]
 8002da2:	e841 2300 	strex	r3, r2, [r1]
 8002da6:	61bb      	str	r3, [r7, #24]
   return(result);
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1e6      	bne.n	8002d7c <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002dae:	88fb      	ldrh	r3, [r7, #6]
 8002db0:	461a      	mov	r2, r3
 8002db2:	68b9      	ldr	r1, [r7, #8]
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 ff29 	bl	8003c0c <UART_Start_Receive_IT>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	e000      	b.n	8002dc0 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8002dbe:	2302      	movs	r3, #2
  }
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3728      	adds	r7, #40	; 0x28
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b0ba      	sub	sp, #232	; 0xe8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002dee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002df2:	f640 030f 	movw	r3, #2063	; 0x80f
 8002df6:	4013      	ands	r3, r2
 8002df8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002dfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d115      	bne.n	8002e30 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e08:	f003 0320 	and.w	r3, r3, #32
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00f      	beq.n	8002e30 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e14:	f003 0320 	and.w	r3, r3, #32
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d009      	beq.n	8002e30 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f000 82ac 	beq.w	800337e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	4798      	blx	r3
      }
      return;
 8002e2e:	e2a6      	b.n	800337e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002e30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 8117 	beq.w	8003068 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d106      	bne.n	8002e54 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002e46:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002e4a:	4b85      	ldr	r3, [pc, #532]	; (8003060 <HAL_UART_IRQHandler+0x298>)
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f000 810a 	beq.w	8003068 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d011      	beq.n	8002e84 <HAL_UART_IRQHandler+0xbc>
 8002e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00b      	beq.n	8002e84 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2201      	movs	r2, #1
 8002e72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e7a:	f043 0201 	orr.w	r2, r3, #1
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d011      	beq.n	8002eb4 <HAL_UART_IRQHandler+0xec>
 8002e90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00b      	beq.n	8002eb4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eaa:	f043 0204 	orr.w	r2, r3, #4
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d011      	beq.n	8002ee4 <HAL_UART_IRQHandler+0x11c>
 8002ec0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00b      	beq.n	8002ee4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2204      	movs	r2, #4
 8002ed2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eda:	f043 0202 	orr.w	r2, r3, #2
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ee8:	f003 0308 	and.w	r3, r3, #8
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d017      	beq.n	8002f20 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ef4:	f003 0320 	and.w	r3, r3, #32
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d105      	bne.n	8002f08 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f00:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d00b      	beq.n	8002f20 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2208      	movs	r2, #8
 8002f0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f16:	f043 0208 	orr.w	r2, r3, #8
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d012      	beq.n	8002f52 <HAL_UART_IRQHandler+0x18a>
 8002f2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d00c      	beq.n	8002f52 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f48:	f043 0220 	orr.w	r2, r3, #32
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 8212 	beq.w	8003382 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f62:	f003 0320 	and.w	r3, r3, #32
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00d      	beq.n	8002f86 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f6e:	f003 0320 	and.w	r3, r3, #32
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d007      	beq.n	8002f86 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f8c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9a:	2b40      	cmp	r3, #64	; 0x40
 8002f9c:	d005      	beq.n	8002faa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002f9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002fa2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d04f      	beq.n	800304a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 fef4 	bl	8003d98 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fba:	2b40      	cmp	r3, #64	; 0x40
 8002fbc:	d141      	bne.n	8003042 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	3308      	adds	r3, #8
 8002fc4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002fcc:	e853 3f00 	ldrex	r3, [r3]
 8002fd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002fd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002fd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fdc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	3308      	adds	r3, #8
 8002fe6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002fea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002fee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002ff6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002ffa:	e841 2300 	strex	r3, r2, [r1]
 8002ffe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003002:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1d9      	bne.n	8002fbe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800300e:	2b00      	cmp	r3, #0
 8003010:	d013      	beq.n	800303a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003016:	4a13      	ldr	r2, [pc, #76]	; (8003064 <HAL_UART_IRQHandler+0x29c>)
 8003018:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800301e:	4618      	mov	r0, r3
 8003020:	f7fe fa9d 	bl	800155e <HAL_DMA_Abort_IT>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d017      	beq.n	800305a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800302e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003034:	4610      	mov	r0, r2
 8003036:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003038:	e00f      	b.n	800305a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f9ac 	bl	8003398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003040:	e00b      	b.n	800305a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f9a8 	bl	8003398 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003048:	e007      	b.n	800305a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 f9a4 	bl	8003398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003058:	e193      	b.n	8003382 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800305a:	bf00      	nop
    return;
 800305c:	e191      	b.n	8003382 <HAL_UART_IRQHandler+0x5ba>
 800305e:	bf00      	nop
 8003060:	04000120 	.word	0x04000120
 8003064:	08003e61 	.word	0x08003e61

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800306c:	2b01      	cmp	r3, #1
 800306e:	f040 814c 	bne.w	800330a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003076:	f003 0310 	and.w	r3, r3, #16
 800307a:	2b00      	cmp	r3, #0
 800307c:	f000 8145 	beq.w	800330a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003084:	f003 0310 	and.w	r3, r3, #16
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 813e 	beq.w	800330a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2210      	movs	r2, #16
 8003094:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a0:	2b40      	cmp	r3, #64	; 0x40
 80030a2:	f040 80b6 	bne.w	8003212 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80030b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 8165 	beq.w	8003386 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80030c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80030c6:	429a      	cmp	r2, r3
 80030c8:	f080 815d 	bcs.w	8003386 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80030d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030da:	69db      	ldr	r3, [r3, #28]
 80030dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030e0:	f000 8086 	beq.w	80031f0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80030f0:	e853 3f00 	ldrex	r3, [r3]
 80030f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80030f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80030fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003100:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	461a      	mov	r2, r3
 800310a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800310e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003112:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003116:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800311a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800311e:	e841 2300 	strex	r3, r2, [r1]
 8003122:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003126:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1da      	bne.n	80030e4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3308      	adds	r3, #8
 8003134:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003136:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003138:	e853 3f00 	ldrex	r3, [r3]
 800313c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800313e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003140:	f023 0301 	bic.w	r3, r3, #1
 8003144:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	3308      	adds	r3, #8
 800314e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003152:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003156:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003158:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800315a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800315e:	e841 2300 	strex	r3, r2, [r1]
 8003162:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003164:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1e1      	bne.n	800312e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	3308      	adds	r3, #8
 8003170:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003172:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003174:	e853 3f00 	ldrex	r3, [r3]
 8003178:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800317a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800317c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003180:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	3308      	adds	r3, #8
 800318a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800318e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003190:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003192:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003194:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003196:	e841 2300 	strex	r3, r2, [r1]
 800319a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800319c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1e3      	bne.n	800316a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2220      	movs	r2, #32
 80031a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031b8:	e853 3f00 	ldrex	r3, [r3]
 80031bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80031be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031c0:	f023 0310 	bic.w	r3, r3, #16
 80031c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	461a      	mov	r2, r3
 80031ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80031d4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80031d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80031da:	e841 2300 	strex	r3, r2, [r1]
 80031de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80031e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1e4      	bne.n	80031b0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fe f947 	bl	800147e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2202      	movs	r2, #2
 80031f4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003202:	b29b      	uxth	r3, r3
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	b29b      	uxth	r3, r3
 8003208:	4619      	mov	r1, r3
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 f8ce 	bl	80033ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003210:	e0b9      	b.n	8003386 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800321e:	b29b      	uxth	r3, r3
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800322c:	b29b      	uxth	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 80ab 	beq.w	800338a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8003234:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003238:	2b00      	cmp	r3, #0
 800323a:	f000 80a6 	beq.w	800338a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003246:	e853 3f00 	ldrex	r3, [r3]
 800324a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800324c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800324e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003252:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	461a      	mov	r2, r3
 800325c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003260:	647b      	str	r3, [r7, #68]	; 0x44
 8003262:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003264:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003266:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003268:	e841 2300 	strex	r3, r2, [r1]
 800326c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800326e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1e4      	bne.n	800323e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	3308      	adds	r3, #8
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327e:	e853 3f00 	ldrex	r3, [r3]
 8003282:	623b      	str	r3, [r7, #32]
   return(result);
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	f023 0301 	bic.w	r3, r3, #1
 800328a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	3308      	adds	r3, #8
 8003294:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003298:	633a      	str	r2, [r7, #48]	; 0x30
 800329a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800329c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800329e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032a0:	e841 2300 	strex	r3, r2, [r1]
 80032a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80032a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d1e3      	bne.n	8003274 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2220      	movs	r2, #32
 80032b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	e853 3f00 	ldrex	r3, [r3]
 80032cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f023 0310 	bic.w	r3, r3, #16
 80032d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	461a      	mov	r2, r3
 80032de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032e2:	61fb      	str	r3, [r7, #28]
 80032e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e6:	69b9      	ldr	r1, [r7, #24]
 80032e8:	69fa      	ldr	r2, [r7, #28]
 80032ea:	e841 2300 	strex	r3, r2, [r1]
 80032ee:	617b      	str	r3, [r7, #20]
   return(result);
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1e4      	bne.n	80032c0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2202      	movs	r2, #2
 80032fa:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003300:	4619      	mov	r1, r3
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f852 	bl	80033ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003308:	e03f      	b.n	800338a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800330a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800330e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00e      	beq.n	8003334 <HAL_UART_IRQHandler+0x56c>
 8003316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800331a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d008      	beq.n	8003334 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800332a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f849 	bl	80033c4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003332:	e02d      	b.n	8003390 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00e      	beq.n	800335e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003344:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003348:	2b00      	cmp	r3, #0
 800334a:	d008      	beq.n	800335e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003350:	2b00      	cmp	r3, #0
 8003352:	d01c      	beq.n	800338e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	4798      	blx	r3
    }
    return;
 800335c:	e017      	b.n	800338e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800335e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003366:	2b00      	cmp	r3, #0
 8003368:	d012      	beq.n	8003390 <HAL_UART_IRQHandler+0x5c8>
 800336a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800336e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00c      	beq.n	8003390 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 fe43 	bl	8004002 <UART_EndTransmit_IT>
    return;
 800337c:	e008      	b.n	8003390 <HAL_UART_IRQHandler+0x5c8>
      return;
 800337e:	bf00      	nop
 8003380:	e006      	b.n	8003390 <HAL_UART_IRQHandler+0x5c8>
    return;
 8003382:	bf00      	nop
 8003384:	e004      	b.n	8003390 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003386:	bf00      	nop
 8003388:	e002      	b.n	8003390 <HAL_UART_IRQHandler+0x5c8>
      return;
 800338a:	bf00      	nop
 800338c:	e000      	b.n	8003390 <HAL_UART_IRQHandler+0x5c8>
    return;
 800338e:	bf00      	nop
  }

}
 8003390:	37e8      	adds	r7, #232	; 0xe8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop

08003398 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b088      	sub	sp, #32
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	431a      	orrs	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	4ba6      	ldr	r3, [pc, #664]	; (800369c <UART_SetConfig+0x2c4>)
 8003404:	4013      	ands	r3, r2
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6812      	ldr	r2, [r2, #0]
 800340a:	6979      	ldr	r1, [r7, #20]
 800340c:	430b      	orrs	r3, r1
 800340e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4313      	orrs	r3, r2
 8003434:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	430a      	orrs	r2, r1
 8003448:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a94      	ldr	r2, [pc, #592]	; (80036a0 <UART_SetConfig+0x2c8>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d120      	bne.n	8003496 <UART_SetConfig+0xbe>
 8003454:	4b93      	ldr	r3, [pc, #588]	; (80036a4 <UART_SetConfig+0x2cc>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	2b03      	cmp	r3, #3
 8003460:	d816      	bhi.n	8003490 <UART_SetConfig+0xb8>
 8003462:	a201      	add	r2, pc, #4	; (adr r2, 8003468 <UART_SetConfig+0x90>)
 8003464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003468:	08003479 	.word	0x08003479
 800346c:	08003485 	.word	0x08003485
 8003470:	0800347f 	.word	0x0800347f
 8003474:	0800348b 	.word	0x0800348b
 8003478:	2301      	movs	r3, #1
 800347a:	77fb      	strb	r3, [r7, #31]
 800347c:	e150      	b.n	8003720 <UART_SetConfig+0x348>
 800347e:	2302      	movs	r3, #2
 8003480:	77fb      	strb	r3, [r7, #31]
 8003482:	e14d      	b.n	8003720 <UART_SetConfig+0x348>
 8003484:	2304      	movs	r3, #4
 8003486:	77fb      	strb	r3, [r7, #31]
 8003488:	e14a      	b.n	8003720 <UART_SetConfig+0x348>
 800348a:	2308      	movs	r3, #8
 800348c:	77fb      	strb	r3, [r7, #31]
 800348e:	e147      	b.n	8003720 <UART_SetConfig+0x348>
 8003490:	2310      	movs	r3, #16
 8003492:	77fb      	strb	r3, [r7, #31]
 8003494:	e144      	b.n	8003720 <UART_SetConfig+0x348>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a83      	ldr	r2, [pc, #524]	; (80036a8 <UART_SetConfig+0x2d0>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d132      	bne.n	8003506 <UART_SetConfig+0x12e>
 80034a0:	4b80      	ldr	r3, [pc, #512]	; (80036a4 <UART_SetConfig+0x2cc>)
 80034a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a6:	f003 030c 	and.w	r3, r3, #12
 80034aa:	2b0c      	cmp	r3, #12
 80034ac:	d828      	bhi.n	8003500 <UART_SetConfig+0x128>
 80034ae:	a201      	add	r2, pc, #4	; (adr r2, 80034b4 <UART_SetConfig+0xdc>)
 80034b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034b4:	080034e9 	.word	0x080034e9
 80034b8:	08003501 	.word	0x08003501
 80034bc:	08003501 	.word	0x08003501
 80034c0:	08003501 	.word	0x08003501
 80034c4:	080034f5 	.word	0x080034f5
 80034c8:	08003501 	.word	0x08003501
 80034cc:	08003501 	.word	0x08003501
 80034d0:	08003501 	.word	0x08003501
 80034d4:	080034ef 	.word	0x080034ef
 80034d8:	08003501 	.word	0x08003501
 80034dc:	08003501 	.word	0x08003501
 80034e0:	08003501 	.word	0x08003501
 80034e4:	080034fb 	.word	0x080034fb
 80034e8:	2300      	movs	r3, #0
 80034ea:	77fb      	strb	r3, [r7, #31]
 80034ec:	e118      	b.n	8003720 <UART_SetConfig+0x348>
 80034ee:	2302      	movs	r3, #2
 80034f0:	77fb      	strb	r3, [r7, #31]
 80034f2:	e115      	b.n	8003720 <UART_SetConfig+0x348>
 80034f4:	2304      	movs	r3, #4
 80034f6:	77fb      	strb	r3, [r7, #31]
 80034f8:	e112      	b.n	8003720 <UART_SetConfig+0x348>
 80034fa:	2308      	movs	r3, #8
 80034fc:	77fb      	strb	r3, [r7, #31]
 80034fe:	e10f      	b.n	8003720 <UART_SetConfig+0x348>
 8003500:	2310      	movs	r3, #16
 8003502:	77fb      	strb	r3, [r7, #31]
 8003504:	e10c      	b.n	8003720 <UART_SetConfig+0x348>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a68      	ldr	r2, [pc, #416]	; (80036ac <UART_SetConfig+0x2d4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d120      	bne.n	8003552 <UART_SetConfig+0x17a>
 8003510:	4b64      	ldr	r3, [pc, #400]	; (80036a4 <UART_SetConfig+0x2cc>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003516:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800351a:	2b30      	cmp	r3, #48	; 0x30
 800351c:	d013      	beq.n	8003546 <UART_SetConfig+0x16e>
 800351e:	2b30      	cmp	r3, #48	; 0x30
 8003520:	d814      	bhi.n	800354c <UART_SetConfig+0x174>
 8003522:	2b20      	cmp	r3, #32
 8003524:	d009      	beq.n	800353a <UART_SetConfig+0x162>
 8003526:	2b20      	cmp	r3, #32
 8003528:	d810      	bhi.n	800354c <UART_SetConfig+0x174>
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <UART_SetConfig+0x15c>
 800352e:	2b10      	cmp	r3, #16
 8003530:	d006      	beq.n	8003540 <UART_SetConfig+0x168>
 8003532:	e00b      	b.n	800354c <UART_SetConfig+0x174>
 8003534:	2300      	movs	r3, #0
 8003536:	77fb      	strb	r3, [r7, #31]
 8003538:	e0f2      	b.n	8003720 <UART_SetConfig+0x348>
 800353a:	2302      	movs	r3, #2
 800353c:	77fb      	strb	r3, [r7, #31]
 800353e:	e0ef      	b.n	8003720 <UART_SetConfig+0x348>
 8003540:	2304      	movs	r3, #4
 8003542:	77fb      	strb	r3, [r7, #31]
 8003544:	e0ec      	b.n	8003720 <UART_SetConfig+0x348>
 8003546:	2308      	movs	r3, #8
 8003548:	77fb      	strb	r3, [r7, #31]
 800354a:	e0e9      	b.n	8003720 <UART_SetConfig+0x348>
 800354c:	2310      	movs	r3, #16
 800354e:	77fb      	strb	r3, [r7, #31]
 8003550:	e0e6      	b.n	8003720 <UART_SetConfig+0x348>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a56      	ldr	r2, [pc, #344]	; (80036b0 <UART_SetConfig+0x2d8>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d120      	bne.n	800359e <UART_SetConfig+0x1c6>
 800355c:	4b51      	ldr	r3, [pc, #324]	; (80036a4 <UART_SetConfig+0x2cc>)
 800355e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003562:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003566:	2bc0      	cmp	r3, #192	; 0xc0
 8003568:	d013      	beq.n	8003592 <UART_SetConfig+0x1ba>
 800356a:	2bc0      	cmp	r3, #192	; 0xc0
 800356c:	d814      	bhi.n	8003598 <UART_SetConfig+0x1c0>
 800356e:	2b80      	cmp	r3, #128	; 0x80
 8003570:	d009      	beq.n	8003586 <UART_SetConfig+0x1ae>
 8003572:	2b80      	cmp	r3, #128	; 0x80
 8003574:	d810      	bhi.n	8003598 <UART_SetConfig+0x1c0>
 8003576:	2b00      	cmp	r3, #0
 8003578:	d002      	beq.n	8003580 <UART_SetConfig+0x1a8>
 800357a:	2b40      	cmp	r3, #64	; 0x40
 800357c:	d006      	beq.n	800358c <UART_SetConfig+0x1b4>
 800357e:	e00b      	b.n	8003598 <UART_SetConfig+0x1c0>
 8003580:	2300      	movs	r3, #0
 8003582:	77fb      	strb	r3, [r7, #31]
 8003584:	e0cc      	b.n	8003720 <UART_SetConfig+0x348>
 8003586:	2302      	movs	r3, #2
 8003588:	77fb      	strb	r3, [r7, #31]
 800358a:	e0c9      	b.n	8003720 <UART_SetConfig+0x348>
 800358c:	2304      	movs	r3, #4
 800358e:	77fb      	strb	r3, [r7, #31]
 8003590:	e0c6      	b.n	8003720 <UART_SetConfig+0x348>
 8003592:	2308      	movs	r3, #8
 8003594:	77fb      	strb	r3, [r7, #31]
 8003596:	e0c3      	b.n	8003720 <UART_SetConfig+0x348>
 8003598:	2310      	movs	r3, #16
 800359a:	77fb      	strb	r3, [r7, #31]
 800359c:	e0c0      	b.n	8003720 <UART_SetConfig+0x348>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a44      	ldr	r2, [pc, #272]	; (80036b4 <UART_SetConfig+0x2dc>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d125      	bne.n	80035f4 <UART_SetConfig+0x21c>
 80035a8:	4b3e      	ldr	r3, [pc, #248]	; (80036a4 <UART_SetConfig+0x2cc>)
 80035aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035b6:	d017      	beq.n	80035e8 <UART_SetConfig+0x210>
 80035b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035bc:	d817      	bhi.n	80035ee <UART_SetConfig+0x216>
 80035be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035c2:	d00b      	beq.n	80035dc <UART_SetConfig+0x204>
 80035c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035c8:	d811      	bhi.n	80035ee <UART_SetConfig+0x216>
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d003      	beq.n	80035d6 <UART_SetConfig+0x1fe>
 80035ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035d2:	d006      	beq.n	80035e2 <UART_SetConfig+0x20a>
 80035d4:	e00b      	b.n	80035ee <UART_SetConfig+0x216>
 80035d6:	2300      	movs	r3, #0
 80035d8:	77fb      	strb	r3, [r7, #31]
 80035da:	e0a1      	b.n	8003720 <UART_SetConfig+0x348>
 80035dc:	2302      	movs	r3, #2
 80035de:	77fb      	strb	r3, [r7, #31]
 80035e0:	e09e      	b.n	8003720 <UART_SetConfig+0x348>
 80035e2:	2304      	movs	r3, #4
 80035e4:	77fb      	strb	r3, [r7, #31]
 80035e6:	e09b      	b.n	8003720 <UART_SetConfig+0x348>
 80035e8:	2308      	movs	r3, #8
 80035ea:	77fb      	strb	r3, [r7, #31]
 80035ec:	e098      	b.n	8003720 <UART_SetConfig+0x348>
 80035ee:	2310      	movs	r3, #16
 80035f0:	77fb      	strb	r3, [r7, #31]
 80035f2:	e095      	b.n	8003720 <UART_SetConfig+0x348>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a2f      	ldr	r2, [pc, #188]	; (80036b8 <UART_SetConfig+0x2e0>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d125      	bne.n	800364a <UART_SetConfig+0x272>
 80035fe:	4b29      	ldr	r3, [pc, #164]	; (80036a4 <UART_SetConfig+0x2cc>)
 8003600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003604:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003608:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800360c:	d017      	beq.n	800363e <UART_SetConfig+0x266>
 800360e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003612:	d817      	bhi.n	8003644 <UART_SetConfig+0x26c>
 8003614:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003618:	d00b      	beq.n	8003632 <UART_SetConfig+0x25a>
 800361a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800361e:	d811      	bhi.n	8003644 <UART_SetConfig+0x26c>
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <UART_SetConfig+0x254>
 8003624:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003628:	d006      	beq.n	8003638 <UART_SetConfig+0x260>
 800362a:	e00b      	b.n	8003644 <UART_SetConfig+0x26c>
 800362c:	2301      	movs	r3, #1
 800362e:	77fb      	strb	r3, [r7, #31]
 8003630:	e076      	b.n	8003720 <UART_SetConfig+0x348>
 8003632:	2302      	movs	r3, #2
 8003634:	77fb      	strb	r3, [r7, #31]
 8003636:	e073      	b.n	8003720 <UART_SetConfig+0x348>
 8003638:	2304      	movs	r3, #4
 800363a:	77fb      	strb	r3, [r7, #31]
 800363c:	e070      	b.n	8003720 <UART_SetConfig+0x348>
 800363e:	2308      	movs	r3, #8
 8003640:	77fb      	strb	r3, [r7, #31]
 8003642:	e06d      	b.n	8003720 <UART_SetConfig+0x348>
 8003644:	2310      	movs	r3, #16
 8003646:	77fb      	strb	r3, [r7, #31]
 8003648:	e06a      	b.n	8003720 <UART_SetConfig+0x348>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a1b      	ldr	r2, [pc, #108]	; (80036bc <UART_SetConfig+0x2e4>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d138      	bne.n	80036c6 <UART_SetConfig+0x2ee>
 8003654:	4b13      	ldr	r3, [pc, #76]	; (80036a4 <UART_SetConfig+0x2cc>)
 8003656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800365a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800365e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003662:	d017      	beq.n	8003694 <UART_SetConfig+0x2bc>
 8003664:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003668:	d82a      	bhi.n	80036c0 <UART_SetConfig+0x2e8>
 800366a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800366e:	d00b      	beq.n	8003688 <UART_SetConfig+0x2b0>
 8003670:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003674:	d824      	bhi.n	80036c0 <UART_SetConfig+0x2e8>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <UART_SetConfig+0x2aa>
 800367a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800367e:	d006      	beq.n	800368e <UART_SetConfig+0x2b6>
 8003680:	e01e      	b.n	80036c0 <UART_SetConfig+0x2e8>
 8003682:	2300      	movs	r3, #0
 8003684:	77fb      	strb	r3, [r7, #31]
 8003686:	e04b      	b.n	8003720 <UART_SetConfig+0x348>
 8003688:	2302      	movs	r3, #2
 800368a:	77fb      	strb	r3, [r7, #31]
 800368c:	e048      	b.n	8003720 <UART_SetConfig+0x348>
 800368e:	2304      	movs	r3, #4
 8003690:	77fb      	strb	r3, [r7, #31]
 8003692:	e045      	b.n	8003720 <UART_SetConfig+0x348>
 8003694:	2308      	movs	r3, #8
 8003696:	77fb      	strb	r3, [r7, #31]
 8003698:	e042      	b.n	8003720 <UART_SetConfig+0x348>
 800369a:	bf00      	nop
 800369c:	efff69f3 	.word	0xefff69f3
 80036a0:	40011000 	.word	0x40011000
 80036a4:	40023800 	.word	0x40023800
 80036a8:	40004400 	.word	0x40004400
 80036ac:	40004800 	.word	0x40004800
 80036b0:	40004c00 	.word	0x40004c00
 80036b4:	40005000 	.word	0x40005000
 80036b8:	40011400 	.word	0x40011400
 80036bc:	40007800 	.word	0x40007800
 80036c0:	2310      	movs	r3, #16
 80036c2:	77fb      	strb	r3, [r7, #31]
 80036c4:	e02c      	b.n	8003720 <UART_SetConfig+0x348>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a72      	ldr	r2, [pc, #456]	; (8003894 <UART_SetConfig+0x4bc>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d125      	bne.n	800371c <UART_SetConfig+0x344>
 80036d0:	4b71      	ldr	r3, [pc, #452]	; (8003898 <UART_SetConfig+0x4c0>)
 80036d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80036da:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80036de:	d017      	beq.n	8003710 <UART_SetConfig+0x338>
 80036e0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80036e4:	d817      	bhi.n	8003716 <UART_SetConfig+0x33e>
 80036e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036ea:	d00b      	beq.n	8003704 <UART_SetConfig+0x32c>
 80036ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036f0:	d811      	bhi.n	8003716 <UART_SetConfig+0x33e>
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d003      	beq.n	80036fe <UART_SetConfig+0x326>
 80036f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036fa:	d006      	beq.n	800370a <UART_SetConfig+0x332>
 80036fc:	e00b      	b.n	8003716 <UART_SetConfig+0x33e>
 80036fe:	2300      	movs	r3, #0
 8003700:	77fb      	strb	r3, [r7, #31]
 8003702:	e00d      	b.n	8003720 <UART_SetConfig+0x348>
 8003704:	2302      	movs	r3, #2
 8003706:	77fb      	strb	r3, [r7, #31]
 8003708:	e00a      	b.n	8003720 <UART_SetConfig+0x348>
 800370a:	2304      	movs	r3, #4
 800370c:	77fb      	strb	r3, [r7, #31]
 800370e:	e007      	b.n	8003720 <UART_SetConfig+0x348>
 8003710:	2308      	movs	r3, #8
 8003712:	77fb      	strb	r3, [r7, #31]
 8003714:	e004      	b.n	8003720 <UART_SetConfig+0x348>
 8003716:	2310      	movs	r3, #16
 8003718:	77fb      	strb	r3, [r7, #31]
 800371a:	e001      	b.n	8003720 <UART_SetConfig+0x348>
 800371c:	2310      	movs	r3, #16
 800371e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003728:	d15b      	bne.n	80037e2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800372a:	7ffb      	ldrb	r3, [r7, #31]
 800372c:	2b08      	cmp	r3, #8
 800372e:	d828      	bhi.n	8003782 <UART_SetConfig+0x3aa>
 8003730:	a201      	add	r2, pc, #4	; (adr r2, 8003738 <UART_SetConfig+0x360>)
 8003732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003736:	bf00      	nop
 8003738:	0800375d 	.word	0x0800375d
 800373c:	08003765 	.word	0x08003765
 8003740:	0800376d 	.word	0x0800376d
 8003744:	08003783 	.word	0x08003783
 8003748:	08003773 	.word	0x08003773
 800374c:	08003783 	.word	0x08003783
 8003750:	08003783 	.word	0x08003783
 8003754:	08003783 	.word	0x08003783
 8003758:	0800377b 	.word	0x0800377b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800375c:	f7fe fdf4 	bl	8002348 <HAL_RCC_GetPCLK1Freq>
 8003760:	61b8      	str	r0, [r7, #24]
        break;
 8003762:	e013      	b.n	800378c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003764:	f7fe fe04 	bl	8002370 <HAL_RCC_GetPCLK2Freq>
 8003768:	61b8      	str	r0, [r7, #24]
        break;
 800376a:	e00f      	b.n	800378c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800376c:	4b4b      	ldr	r3, [pc, #300]	; (800389c <UART_SetConfig+0x4c4>)
 800376e:	61bb      	str	r3, [r7, #24]
        break;
 8003770:	e00c      	b.n	800378c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003772:	f7fe fcd7 	bl	8002124 <HAL_RCC_GetSysClockFreq>
 8003776:	61b8      	str	r0, [r7, #24]
        break;
 8003778:	e008      	b.n	800378c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800377a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800377e:	61bb      	str	r3, [r7, #24]
        break;
 8003780:	e004      	b.n	800378c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003782:	2300      	movs	r3, #0
 8003784:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	77bb      	strb	r3, [r7, #30]
        break;
 800378a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d074      	beq.n	800387c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	005a      	lsls	r2, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	085b      	lsrs	r3, r3, #1
 800379c:	441a      	add	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	2b0f      	cmp	r3, #15
 80037ac:	d916      	bls.n	80037dc <UART_SetConfig+0x404>
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037b4:	d212      	bcs.n	80037dc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	f023 030f 	bic.w	r3, r3, #15
 80037be:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	085b      	lsrs	r3, r3, #1
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	89fb      	ldrh	r3, [r7, #14]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	89fa      	ldrh	r2, [r7, #14]
 80037d8:	60da      	str	r2, [r3, #12]
 80037da:	e04f      	b.n	800387c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	77bb      	strb	r3, [r7, #30]
 80037e0:	e04c      	b.n	800387c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80037e2:	7ffb      	ldrb	r3, [r7, #31]
 80037e4:	2b08      	cmp	r3, #8
 80037e6:	d828      	bhi.n	800383a <UART_SetConfig+0x462>
 80037e8:	a201      	add	r2, pc, #4	; (adr r2, 80037f0 <UART_SetConfig+0x418>)
 80037ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ee:	bf00      	nop
 80037f0:	08003815 	.word	0x08003815
 80037f4:	0800381d 	.word	0x0800381d
 80037f8:	08003825 	.word	0x08003825
 80037fc:	0800383b 	.word	0x0800383b
 8003800:	0800382b 	.word	0x0800382b
 8003804:	0800383b 	.word	0x0800383b
 8003808:	0800383b 	.word	0x0800383b
 800380c:	0800383b 	.word	0x0800383b
 8003810:	08003833 	.word	0x08003833
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003814:	f7fe fd98 	bl	8002348 <HAL_RCC_GetPCLK1Freq>
 8003818:	61b8      	str	r0, [r7, #24]
        break;
 800381a:	e013      	b.n	8003844 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800381c:	f7fe fda8 	bl	8002370 <HAL_RCC_GetPCLK2Freq>
 8003820:	61b8      	str	r0, [r7, #24]
        break;
 8003822:	e00f      	b.n	8003844 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003824:	4b1d      	ldr	r3, [pc, #116]	; (800389c <UART_SetConfig+0x4c4>)
 8003826:	61bb      	str	r3, [r7, #24]
        break;
 8003828:	e00c      	b.n	8003844 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800382a:	f7fe fc7b 	bl	8002124 <HAL_RCC_GetSysClockFreq>
 800382e:	61b8      	str	r0, [r7, #24]
        break;
 8003830:	e008      	b.n	8003844 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003836:	61bb      	str	r3, [r7, #24]
        break;
 8003838:	e004      	b.n	8003844 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800383a:	2300      	movs	r3, #0
 800383c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	77bb      	strb	r3, [r7, #30]
        break;
 8003842:	bf00      	nop
    }

    if (pclk != 0U)
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d018      	beq.n	800387c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	085a      	lsrs	r2, r3, #1
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	441a      	add	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	2b0f      	cmp	r3, #15
 8003862:	d909      	bls.n	8003878 <UART_SetConfig+0x4a0>
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800386a:	d205      	bcs.n	8003878 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	b29a      	uxth	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	60da      	str	r2, [r3, #12]
 8003876:	e001      	b.n	800387c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003888:	7fbb      	ldrb	r3, [r7, #30]
}
 800388a:	4618      	mov	r0, r3
 800388c:	3720      	adds	r7, #32
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40007c00 	.word	0x40007c00
 8003898:	40023800 	.word	0x40023800
 800389c:	00f42400 	.word	0x00f42400

080038a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00a      	beq.n	80038ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00a      	beq.n	80038ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00a      	beq.n	800390e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003912:	f003 0308 	and.w	r3, r3, #8
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00a      	beq.n	8003930 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003934:	f003 0310 	and.w	r3, r3, #16
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00a      	beq.n	8003952 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003956:	f003 0320 	and.w	r3, r3, #32
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00a      	beq.n	8003974 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	430a      	orrs	r2, r1
 8003972:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800397c:	2b00      	cmp	r3, #0
 800397e:	d01a      	beq.n	80039b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800399e:	d10a      	bne.n	80039b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00a      	beq.n	80039d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	430a      	orrs	r2, r1
 80039d6:	605a      	str	r2, [r3, #4]
  }
}
 80039d8:	bf00      	nop
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af02      	add	r7, sp, #8
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80039f4:	f7fd fc26 	bl	8001244 <HAL_GetTick>
 80039f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0308 	and.w	r3, r3, #8
 8003a04:	2b08      	cmp	r3, #8
 8003a06:	d10e      	bne.n	8003a26 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a0c:	9300      	str	r3, [sp, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f831 	bl	8003a7e <UART_WaitOnFlagUntilTimeout>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e027      	b.n	8003a76 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d10e      	bne.n	8003a52 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f81b 	bl	8003a7e <UART_WaitOnFlagUntilTimeout>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e011      	b.n	8003a76 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2220      	movs	r2, #32
 8003a56:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b09c      	sub	sp, #112	; 0x70
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	60f8      	str	r0, [r7, #12]
 8003a86:	60b9      	str	r1, [r7, #8]
 8003a88:	603b      	str	r3, [r7, #0]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a8e:	e0a7      	b.n	8003be0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a96:	f000 80a3 	beq.w	8003be0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a9a:	f7fd fbd3 	bl	8001244 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003aa6:	429a      	cmp	r2, r3
 8003aa8:	d302      	bcc.n	8003ab0 <UART_WaitOnFlagUntilTimeout+0x32>
 8003aaa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d13f      	bne.n	8003b30 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ab8:	e853 3f00 	ldrex	r3, [r3]
 8003abc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003abe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ac0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ac4:	667b      	str	r3, [r7, #100]	; 0x64
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ace:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ad0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003ad4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ad6:	e841 2300 	strex	r3, r2, [r1]
 8003ada:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003adc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1e6      	bne.n	8003ab0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	3308      	adds	r3, #8
 8003ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aec:	e853 3f00 	ldrex	r3, [r3]
 8003af0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af4:	f023 0301 	bic.w	r3, r3, #1
 8003af8:	663b      	str	r3, [r7, #96]	; 0x60
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	3308      	adds	r3, #8
 8003b00:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b02:	64ba      	str	r2, [r7, #72]	; 0x48
 8003b04:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b06:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003b08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b0a:	e841 2300 	strex	r3, r2, [r1]
 8003b0e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003b10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1e5      	bne.n	8003ae2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e068      	b.n	8003c02 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0304 	and.w	r3, r3, #4
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d050      	beq.n	8003be0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	69db      	ldr	r3, [r3, #28]
 8003b44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b4c:	d148      	bne.n	8003be0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b56:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b60:	e853 3f00 	ldrex	r3, [r3]
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003b6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	461a      	mov	r2, r3
 8003b74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b76:	637b      	str	r3, [r7, #52]	; 0x34
 8003b78:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b7e:	e841 2300 	strex	r3, r2, [r1]
 8003b82:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1e6      	bne.n	8003b58 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	3308      	adds	r3, #8
 8003b90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	e853 3f00 	ldrex	r3, [r3]
 8003b98:	613b      	str	r3, [r7, #16]
   return(result);
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	f023 0301 	bic.w	r3, r3, #1
 8003ba0:	66bb      	str	r3, [r7, #104]	; 0x68
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	3308      	adds	r3, #8
 8003ba8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003baa:	623a      	str	r2, [r7, #32]
 8003bac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bae:	69f9      	ldr	r1, [r7, #28]
 8003bb0:	6a3a      	ldr	r2, [r7, #32]
 8003bb2:	e841 2300 	strex	r3, r2, [r1]
 8003bb6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1e5      	bne.n	8003b8a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e010      	b.n	8003c02 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	69da      	ldr	r2, [r3, #28]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	4013      	ands	r3, r2
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	bf0c      	ite	eq
 8003bf0:	2301      	moveq	r3, #1
 8003bf2:	2300      	movne	r3, #0
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	79fb      	ldrb	r3, [r7, #7]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	f43f af48 	beq.w	8003a90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3770      	adds	r7, #112	; 0x70
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b097      	sub	sp, #92	; 0x5c
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	4613      	mov	r3, r2
 8003c18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	88fa      	ldrh	r2, [r7, #6]
 8003c24:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	88fa      	ldrh	r2, [r7, #6]
 8003c2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c3e:	d10e      	bne.n	8003c5e <UART_Start_Receive_IT+0x52>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d105      	bne.n	8003c54 <UART_Start_Receive_IT+0x48>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003c4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003c52:	e02d      	b.n	8003cb0 <UART_Start_Receive_IT+0xa4>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	22ff      	movs	r2, #255	; 0xff
 8003c58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003c5c:	e028      	b.n	8003cb0 <UART_Start_Receive_IT+0xa4>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10d      	bne.n	8003c82 <UART_Start_Receive_IT+0x76>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d104      	bne.n	8003c78 <UART_Start_Receive_IT+0x6c>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	22ff      	movs	r2, #255	; 0xff
 8003c72:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003c76:	e01b      	b.n	8003cb0 <UART_Start_Receive_IT+0xa4>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	227f      	movs	r2, #127	; 0x7f
 8003c7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003c80:	e016      	b.n	8003cb0 <UART_Start_Receive_IT+0xa4>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c8a:	d10d      	bne.n	8003ca8 <UART_Start_Receive_IT+0x9c>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d104      	bne.n	8003c9e <UART_Start_Receive_IT+0x92>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	227f      	movs	r2, #127	; 0x7f
 8003c98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003c9c:	e008      	b.n	8003cb0 <UART_Start_Receive_IT+0xa4>
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	223f      	movs	r2, #63	; 0x3f
 8003ca2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ca6:	e003      	b.n	8003cb0 <UART_Start_Receive_IT+0xa4>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2222      	movs	r2, #34	; 0x22
 8003cbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	3308      	adds	r3, #8
 8003cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cca:	e853 3f00 	ldrex	r3, [r3]
 8003cce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	657b      	str	r3, [r7, #84]	; 0x54
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	3308      	adds	r3, #8
 8003cde:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003ce0:	64ba      	str	r2, [r7, #72]	; 0x48
 8003ce2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003ce6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ce8:	e841 2300 	strex	r3, r2, [r1]
 8003cec:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1e5      	bne.n	8003cc0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cfc:	d107      	bne.n	8003d0e <UART_Start_Receive_IT+0x102>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d103      	bne.n	8003d0e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	4a21      	ldr	r2, [pc, #132]	; (8003d90 <UART_Start_Receive_IT+0x184>)
 8003d0a:	669a      	str	r2, [r3, #104]	; 0x68
 8003d0c:	e002      	b.n	8003d14 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	4a20      	ldr	r2, [pc, #128]	; (8003d94 <UART_Start_Receive_IT+0x188>)
 8003d12:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d019      	beq.n	8003d50 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d24:	e853 3f00 	ldrex	r3, [r3]
 8003d28:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003d30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	461a      	mov	r2, r3
 8003d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d3a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d3c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d42:	e841 2300 	strex	r3, r2, [r1]
 8003d46:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1e6      	bne.n	8003d1c <UART_Start_Receive_IT+0x110>
 8003d4e:	e018      	b.n	8003d82 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	e853 3f00 	ldrex	r3, [r3]
 8003d5c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	f043 0320 	orr.w	r3, r3, #32
 8003d64:	653b      	str	r3, [r7, #80]	; 0x50
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d6e:	623b      	str	r3, [r7, #32]
 8003d70:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d72:	69f9      	ldr	r1, [r7, #28]
 8003d74:	6a3a      	ldr	r2, [r7, #32]
 8003d76:	e841 2300 	strex	r3, r2, [r1]
 8003d7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1e6      	bne.n	8003d50 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	375c      	adds	r7, #92	; 0x5c
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	080041bd 	.word	0x080041bd
 8003d94:	08004057 	.word	0x08004057

08003d98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b095      	sub	sp, #84	; 0x54
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003da8:	e853 3f00 	ldrex	r3, [r3]
 8003dac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003db4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dbe:	643b      	str	r3, [r7, #64]	; 0x40
 8003dc0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003dc4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003dc6:	e841 2300 	strex	r3, r2, [r1]
 8003dca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1e6      	bne.n	8003da0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3308      	adds	r3, #8
 8003dd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dda:	6a3b      	ldr	r3, [r7, #32]
 8003ddc:	e853 3f00 	ldrex	r3, [r3]
 8003de0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	f023 0301 	bic.w	r3, r3, #1
 8003de8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	3308      	adds	r3, #8
 8003df0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003df2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003df4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003df8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dfa:	e841 2300 	strex	r3, r2, [r1]
 8003dfe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1e5      	bne.n	8003dd2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d118      	bne.n	8003e40 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	e853 3f00 	ldrex	r3, [r3]
 8003e1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f023 0310 	bic.w	r3, r3, #16
 8003e22:	647b      	str	r3, [r7, #68]	; 0x44
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e2c:	61bb      	str	r3, [r7, #24]
 8003e2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e30:	6979      	ldr	r1, [r7, #20]
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	e841 2300 	strex	r3, r2, [r1]
 8003e38:	613b      	str	r3, [r7, #16]
   return(result);
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1e6      	bne.n	8003e0e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003e54:	bf00      	nop
 8003e56:	3754      	adds	r7, #84	; 0x54
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f7ff fa8a 	bl	8003398 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e84:	bf00      	nop
 8003e86:	3710      	adds	r7, #16
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b08f      	sub	sp, #60	; 0x3c
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e98:	2b21      	cmp	r3, #33	; 0x21
 8003e9a:	d14c      	bne.n	8003f36 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d132      	bne.n	8003f0e <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	6a3b      	ldr	r3, [r7, #32]
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ebc:	637b      	str	r3, [r7, #52]	; 0x34
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ec8:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ece:	e841 2300 	strex	r3, r2, [r1]
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1e6      	bne.n	8003ea8 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	e853 3f00 	ldrex	r3, [r3]
 8003ee6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eee:	633b      	str	r3, [r7, #48]	; 0x30
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ef8:	61bb      	str	r3, [r7, #24]
 8003efa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efc:	6979      	ldr	r1, [r7, #20]
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	e841 2300 	strex	r3, r2, [r1]
 8003f04:	613b      	str	r3, [r7, #16]
   return(result);
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1e6      	bne.n	8003eda <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003f0c:	e013      	b.n	8003f36 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f12:	781a      	ldrb	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8003f36:	bf00      	nop
 8003f38:	373c      	adds	r7, #60	; 0x3c
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b091      	sub	sp, #68	; 0x44
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f4e:	2b21      	cmp	r3, #33	; 0x21
 8003f50:	d151      	bne.n	8003ff6 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d132      	bne.n	8003fc4 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f66:	e853 3f00 	ldrex	r3, [r3]
 8003f6a:	623b      	str	r3, [r7, #32]
   return(result);
 8003f6c:	6a3b      	ldr	r3, [r7, #32]
 8003f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f72:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	461a      	mov	r2, r3
 8003f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f7c:	633b      	str	r3, [r7, #48]	; 0x30
 8003f7e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f80:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f84:	e841 2300 	strex	r3, r2, [r1]
 8003f88:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1e6      	bne.n	8003f5e <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	e853 3f00 	ldrex	r3, [r3]
 8003f9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fa4:	637b      	str	r3, [r7, #52]	; 0x34
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	461a      	mov	r2, r3
 8003fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fae:	61fb      	str	r3, [r7, #28]
 8003fb0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb2:	69b9      	ldr	r1, [r7, #24]
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	e841 2300 	strex	r3, r2, [r1]
 8003fba:	617b      	str	r3, [r7, #20]
   return(result);
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1e6      	bne.n	8003f90 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003fc2:	e018      	b.n	8003ff6 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003fca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fcc:	881b      	ldrh	r3, [r3, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fd8:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fde:	1c9a      	adds	r2, r3, #2
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	3b01      	subs	r3, #1
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8003ff6:	bf00      	nop
 8003ff8:	3744      	adds	r7, #68	; 0x44
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b088      	sub	sp, #32
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	e853 3f00 	ldrex	r3, [r3]
 8004016:	60bb      	str	r3, [r7, #8]
   return(result);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800401e:	61fb      	str	r3, [r7, #28]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	461a      	mov	r2, r3
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	61bb      	str	r3, [r7, #24]
 800402a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402c:	6979      	ldr	r1, [r7, #20]
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	e841 2300 	strex	r3, r2, [r1]
 8004034:	613b      	str	r3, [r7, #16]
   return(result);
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1e6      	bne.n	800400a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2220      	movs	r2, #32
 8004040:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f7fc fc8f 	bl	800096c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800404e:	bf00      	nop
 8004050:	3720      	adds	r7, #32
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b096      	sub	sp, #88	; 0x58
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004064:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800406e:	2b22      	cmp	r3, #34	; 0x22
 8004070:	f040 8098 	bne.w	80041a4 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800407e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8004082:	b2d9      	uxtb	r1, r3
 8004084:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004088:	b2da      	uxtb	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800408e:	400a      	ands	r2, r1
 8004090:	b2d2      	uxtb	r2, r2
 8004092:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d17b      	bne.n	80041b4 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c4:	e853 3f00 	ldrex	r3, [r3]
 80040c8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80040ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040d0:	653b      	str	r3, [r7, #80]	; 0x50
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	461a      	mov	r2, r3
 80040d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040da:	647b      	str	r3, [r7, #68]	; 0x44
 80040dc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80040e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80040e2:	e841 2300 	strex	r3, r2, [r1]
 80040e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80040e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1e6      	bne.n	80040bc <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	3308      	adds	r3, #8
 80040f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	e853 3f00 	ldrex	r3, [r3]
 80040fc:	623b      	str	r3, [r7, #32]
   return(result);
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	f023 0301 	bic.w	r3, r3, #1
 8004104:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	3308      	adds	r3, #8
 800410c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800410e:	633a      	str	r2, [r7, #48]	; 0x30
 8004110:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004112:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004116:	e841 2300 	strex	r3, r2, [r1]
 800411a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800411c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1e5      	bne.n	80040ee <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2220      	movs	r2, #32
 8004126:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800413a:	2b01      	cmp	r3, #1
 800413c:	d12e      	bne.n	800419c <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	e853 3f00 	ldrex	r3, [r3]
 8004150:	60fb      	str	r3, [r7, #12]
   return(result);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f023 0310 	bic.w	r3, r3, #16
 8004158:	64bb      	str	r3, [r7, #72]	; 0x48
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	461a      	mov	r2, r3
 8004160:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004162:	61fb      	str	r3, [r7, #28]
 8004164:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004166:	69b9      	ldr	r1, [r7, #24]
 8004168:	69fa      	ldr	r2, [r7, #28]
 800416a:	e841 2300 	strex	r3, r2, [r1]
 800416e:	617b      	str	r3, [r7, #20]
   return(result);
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d1e6      	bne.n	8004144 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	69db      	ldr	r3, [r3, #28]
 800417c:	f003 0310 	and.w	r3, r3, #16
 8004180:	2b10      	cmp	r3, #16
 8004182:	d103      	bne.n	800418c <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2210      	movs	r2, #16
 800418a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004192:	4619      	mov	r1, r3
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f7ff f909 	bl	80033ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800419a:	e00b      	b.n	80041b4 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7fc fb95 	bl	80008cc <HAL_UART_RxCpltCallback>
}
 80041a2:	e007      	b.n	80041b4 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	699a      	ldr	r2, [r3, #24]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0208 	orr.w	r2, r2, #8
 80041b2:	619a      	str	r2, [r3, #24]
}
 80041b4:	bf00      	nop
 80041b6:	3758      	adds	r7, #88	; 0x58
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b096      	sub	sp, #88	; 0x58
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80041ca:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041d4:	2b22      	cmp	r3, #34	; 0x22
 80041d6:	f040 8098 	bne.w	800430a <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e8:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80041ea:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80041ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80041f2:	4013      	ands	r3, r2
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041f8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fe:	1c9a      	adds	r2, r3, #2
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d17b      	bne.n	800431a <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004228:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800422a:	e853 3f00 	ldrex	r3, [r3]
 800422e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004232:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004236:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	461a      	mov	r2, r3
 800423e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004240:	643b      	str	r3, [r7, #64]	; 0x40
 8004242:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004244:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004246:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004248:	e841 2300 	strex	r3, r2, [r1]
 800424c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800424e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1e6      	bne.n	8004222 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	3308      	adds	r3, #8
 800425a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425c:	6a3b      	ldr	r3, [r7, #32]
 800425e:	e853 3f00 	ldrex	r3, [r3]
 8004262:	61fb      	str	r3, [r7, #28]
   return(result);
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	f023 0301 	bic.w	r3, r3, #1
 800426a:	64bb      	str	r3, [r7, #72]	; 0x48
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	3308      	adds	r3, #8
 8004272:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004274:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004276:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004278:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800427a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800427c:	e841 2300 	strex	r3, r2, [r1]
 8004280:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1e5      	bne.n	8004254 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2220      	movs	r2, #32
 800428c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d12e      	bne.n	8004302 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	e853 3f00 	ldrex	r3, [r3]
 80042b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f023 0310 	bic.w	r3, r3, #16
 80042be:	647b      	str	r3, [r7, #68]	; 0x44
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	461a      	mov	r2, r3
 80042c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042c8:	61bb      	str	r3, [r7, #24]
 80042ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042cc:	6979      	ldr	r1, [r7, #20]
 80042ce:	69ba      	ldr	r2, [r7, #24]
 80042d0:	e841 2300 	strex	r3, r2, [r1]
 80042d4:	613b      	str	r3, [r7, #16]
   return(result);
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1e6      	bne.n	80042aa <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	f003 0310 	and.w	r3, r3, #16
 80042e6:	2b10      	cmp	r3, #16
 80042e8:	d103      	bne.n	80042f2 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2210      	movs	r2, #16
 80042f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80042f8:	4619      	mov	r1, r3
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7ff f856 	bl	80033ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004300:	e00b      	b.n	800431a <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7fc fae2 	bl	80008cc <HAL_UART_RxCpltCallback>
}
 8004308:	e007      	b.n	800431a <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	699a      	ldr	r2, [r3, #24]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f042 0208 	orr.w	r2, r2, #8
 8004318:	619a      	str	r2, [r3, #24]
}
 800431a:	bf00      	nop
 800431c:	3758      	adds	r7, #88	; 0x58
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}

08004322 <atoi>:
 8004322:	220a      	movs	r2, #10
 8004324:	2100      	movs	r1, #0
 8004326:	f000 b8c3 	b.w	80044b0 <strtol>
	...

0800432c <__errno>:
 800432c:	4b01      	ldr	r3, [pc, #4]	; (8004334 <__errno+0x8>)
 800432e:	6818      	ldr	r0, [r3, #0]
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	2000000c 	.word	0x2000000c

08004338 <__libc_init_array>:
 8004338:	b570      	push	{r4, r5, r6, lr}
 800433a:	4d0d      	ldr	r5, [pc, #52]	; (8004370 <__libc_init_array+0x38>)
 800433c:	4c0d      	ldr	r4, [pc, #52]	; (8004374 <__libc_init_array+0x3c>)
 800433e:	1b64      	subs	r4, r4, r5
 8004340:	10a4      	asrs	r4, r4, #2
 8004342:	2600      	movs	r6, #0
 8004344:	42a6      	cmp	r6, r4
 8004346:	d109      	bne.n	800435c <__libc_init_array+0x24>
 8004348:	4d0b      	ldr	r5, [pc, #44]	; (8004378 <__libc_init_array+0x40>)
 800434a:	4c0c      	ldr	r4, [pc, #48]	; (800437c <__libc_init_array+0x44>)
 800434c:	f000 fd1a 	bl	8004d84 <_init>
 8004350:	1b64      	subs	r4, r4, r5
 8004352:	10a4      	asrs	r4, r4, #2
 8004354:	2600      	movs	r6, #0
 8004356:	42a6      	cmp	r6, r4
 8004358:	d105      	bne.n	8004366 <__libc_init_array+0x2e>
 800435a:	bd70      	pop	{r4, r5, r6, pc}
 800435c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004360:	4798      	blx	r3
 8004362:	3601      	adds	r6, #1
 8004364:	e7ee      	b.n	8004344 <__libc_init_array+0xc>
 8004366:	f855 3b04 	ldr.w	r3, [r5], #4
 800436a:	4798      	blx	r3
 800436c:	3601      	adds	r6, #1
 800436e:	e7f2      	b.n	8004356 <__libc_init_array+0x1e>
 8004370:	08004f08 	.word	0x08004f08
 8004374:	08004f08 	.word	0x08004f08
 8004378:	08004f08 	.word	0x08004f08
 800437c:	08004f0c 	.word	0x08004f0c

08004380 <memcpy>:
 8004380:	440a      	add	r2, r1
 8004382:	4291      	cmp	r1, r2
 8004384:	f100 33ff 	add.w	r3, r0, #4294967295
 8004388:	d100      	bne.n	800438c <memcpy+0xc>
 800438a:	4770      	bx	lr
 800438c:	b510      	push	{r4, lr}
 800438e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004392:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004396:	4291      	cmp	r1, r2
 8004398:	d1f9      	bne.n	800438e <memcpy+0xe>
 800439a:	bd10      	pop	{r4, pc}

0800439c <memset>:
 800439c:	4402      	add	r2, r0
 800439e:	4603      	mov	r3, r0
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d100      	bne.n	80043a6 <memset+0xa>
 80043a4:	4770      	bx	lr
 80043a6:	f803 1b01 	strb.w	r1, [r3], #1
 80043aa:	e7f9      	b.n	80043a0 <memset+0x4>

080043ac <_strtol_l.constprop.0>:
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043b2:	d001      	beq.n	80043b8 <_strtol_l.constprop.0+0xc>
 80043b4:	2b24      	cmp	r3, #36	; 0x24
 80043b6:	d906      	bls.n	80043c6 <_strtol_l.constprop.0+0x1a>
 80043b8:	f7ff ffb8 	bl	800432c <__errno>
 80043bc:	2316      	movs	r3, #22
 80043be:	6003      	str	r3, [r0, #0]
 80043c0:	2000      	movs	r0, #0
 80043c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043c6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80044ac <_strtol_l.constprop.0+0x100>
 80043ca:	460d      	mov	r5, r1
 80043cc:	462e      	mov	r6, r5
 80043ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80043d2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80043d6:	f017 0708 	ands.w	r7, r7, #8
 80043da:	d1f7      	bne.n	80043cc <_strtol_l.constprop.0+0x20>
 80043dc:	2c2d      	cmp	r4, #45	; 0x2d
 80043de:	d132      	bne.n	8004446 <_strtol_l.constprop.0+0x9a>
 80043e0:	782c      	ldrb	r4, [r5, #0]
 80043e2:	2701      	movs	r7, #1
 80043e4:	1cb5      	adds	r5, r6, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d05b      	beq.n	80044a2 <_strtol_l.constprop.0+0xf6>
 80043ea:	2b10      	cmp	r3, #16
 80043ec:	d109      	bne.n	8004402 <_strtol_l.constprop.0+0x56>
 80043ee:	2c30      	cmp	r4, #48	; 0x30
 80043f0:	d107      	bne.n	8004402 <_strtol_l.constprop.0+0x56>
 80043f2:	782c      	ldrb	r4, [r5, #0]
 80043f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80043f8:	2c58      	cmp	r4, #88	; 0x58
 80043fa:	d14d      	bne.n	8004498 <_strtol_l.constprop.0+0xec>
 80043fc:	786c      	ldrb	r4, [r5, #1]
 80043fe:	2310      	movs	r3, #16
 8004400:	3502      	adds	r5, #2
 8004402:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004406:	f108 38ff 	add.w	r8, r8, #4294967295
 800440a:	f04f 0c00 	mov.w	ip, #0
 800440e:	fbb8 f9f3 	udiv	r9, r8, r3
 8004412:	4666      	mov	r6, ip
 8004414:	fb03 8a19 	mls	sl, r3, r9, r8
 8004418:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800441c:	f1be 0f09 	cmp.w	lr, #9
 8004420:	d816      	bhi.n	8004450 <_strtol_l.constprop.0+0xa4>
 8004422:	4674      	mov	r4, lr
 8004424:	42a3      	cmp	r3, r4
 8004426:	dd24      	ble.n	8004472 <_strtol_l.constprop.0+0xc6>
 8004428:	f1bc 0f00 	cmp.w	ip, #0
 800442c:	db1e      	blt.n	800446c <_strtol_l.constprop.0+0xc0>
 800442e:	45b1      	cmp	r9, r6
 8004430:	d31c      	bcc.n	800446c <_strtol_l.constprop.0+0xc0>
 8004432:	d101      	bne.n	8004438 <_strtol_l.constprop.0+0x8c>
 8004434:	45a2      	cmp	sl, r4
 8004436:	db19      	blt.n	800446c <_strtol_l.constprop.0+0xc0>
 8004438:	fb06 4603 	mla	r6, r6, r3, r4
 800443c:	f04f 0c01 	mov.w	ip, #1
 8004440:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004444:	e7e8      	b.n	8004418 <_strtol_l.constprop.0+0x6c>
 8004446:	2c2b      	cmp	r4, #43	; 0x2b
 8004448:	bf04      	itt	eq
 800444a:	782c      	ldrbeq	r4, [r5, #0]
 800444c:	1cb5      	addeq	r5, r6, #2
 800444e:	e7ca      	b.n	80043e6 <_strtol_l.constprop.0+0x3a>
 8004450:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004454:	f1be 0f19 	cmp.w	lr, #25
 8004458:	d801      	bhi.n	800445e <_strtol_l.constprop.0+0xb2>
 800445a:	3c37      	subs	r4, #55	; 0x37
 800445c:	e7e2      	b.n	8004424 <_strtol_l.constprop.0+0x78>
 800445e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8004462:	f1be 0f19 	cmp.w	lr, #25
 8004466:	d804      	bhi.n	8004472 <_strtol_l.constprop.0+0xc6>
 8004468:	3c57      	subs	r4, #87	; 0x57
 800446a:	e7db      	b.n	8004424 <_strtol_l.constprop.0+0x78>
 800446c:	f04f 3cff 	mov.w	ip, #4294967295
 8004470:	e7e6      	b.n	8004440 <_strtol_l.constprop.0+0x94>
 8004472:	f1bc 0f00 	cmp.w	ip, #0
 8004476:	da05      	bge.n	8004484 <_strtol_l.constprop.0+0xd8>
 8004478:	2322      	movs	r3, #34	; 0x22
 800447a:	6003      	str	r3, [r0, #0]
 800447c:	4646      	mov	r6, r8
 800447e:	b942      	cbnz	r2, 8004492 <_strtol_l.constprop.0+0xe6>
 8004480:	4630      	mov	r0, r6
 8004482:	e79e      	b.n	80043c2 <_strtol_l.constprop.0+0x16>
 8004484:	b107      	cbz	r7, 8004488 <_strtol_l.constprop.0+0xdc>
 8004486:	4276      	negs	r6, r6
 8004488:	2a00      	cmp	r2, #0
 800448a:	d0f9      	beq.n	8004480 <_strtol_l.constprop.0+0xd4>
 800448c:	f1bc 0f00 	cmp.w	ip, #0
 8004490:	d000      	beq.n	8004494 <_strtol_l.constprop.0+0xe8>
 8004492:	1e69      	subs	r1, r5, #1
 8004494:	6011      	str	r1, [r2, #0]
 8004496:	e7f3      	b.n	8004480 <_strtol_l.constprop.0+0xd4>
 8004498:	2430      	movs	r4, #48	; 0x30
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1b1      	bne.n	8004402 <_strtol_l.constprop.0+0x56>
 800449e:	2308      	movs	r3, #8
 80044a0:	e7af      	b.n	8004402 <_strtol_l.constprop.0+0x56>
 80044a2:	2c30      	cmp	r4, #48	; 0x30
 80044a4:	d0a5      	beq.n	80043f2 <_strtol_l.constprop.0+0x46>
 80044a6:	230a      	movs	r3, #10
 80044a8:	e7ab      	b.n	8004402 <_strtol_l.constprop.0+0x56>
 80044aa:	bf00      	nop
 80044ac:	08004dcd 	.word	0x08004dcd

080044b0 <strtol>:
 80044b0:	4613      	mov	r3, r2
 80044b2:	460a      	mov	r2, r1
 80044b4:	4601      	mov	r1, r0
 80044b6:	4802      	ldr	r0, [pc, #8]	; (80044c0 <strtol+0x10>)
 80044b8:	6800      	ldr	r0, [r0, #0]
 80044ba:	f7ff bf77 	b.w	80043ac <_strtol_l.constprop.0>
 80044be:	bf00      	nop
 80044c0:	2000000c 	.word	0x2000000c

080044c4 <_vsiprintf_r>:
 80044c4:	b500      	push	{lr}
 80044c6:	b09b      	sub	sp, #108	; 0x6c
 80044c8:	9100      	str	r1, [sp, #0]
 80044ca:	9104      	str	r1, [sp, #16]
 80044cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80044d0:	9105      	str	r1, [sp, #20]
 80044d2:	9102      	str	r1, [sp, #8]
 80044d4:	4905      	ldr	r1, [pc, #20]	; (80044ec <_vsiprintf_r+0x28>)
 80044d6:	9103      	str	r1, [sp, #12]
 80044d8:	4669      	mov	r1, sp
 80044da:	f000 f86f 	bl	80045bc <_svfiprintf_r>
 80044de:	9b00      	ldr	r3, [sp, #0]
 80044e0:	2200      	movs	r2, #0
 80044e2:	701a      	strb	r2, [r3, #0]
 80044e4:	b01b      	add	sp, #108	; 0x6c
 80044e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80044ea:	bf00      	nop
 80044ec:	ffff0208 	.word	0xffff0208

080044f0 <vsiprintf>:
 80044f0:	4613      	mov	r3, r2
 80044f2:	460a      	mov	r2, r1
 80044f4:	4601      	mov	r1, r0
 80044f6:	4802      	ldr	r0, [pc, #8]	; (8004500 <vsiprintf+0x10>)
 80044f8:	6800      	ldr	r0, [r0, #0]
 80044fa:	f7ff bfe3 	b.w	80044c4 <_vsiprintf_r>
 80044fe:	bf00      	nop
 8004500:	2000000c 	.word	0x2000000c

08004504 <__ssputs_r>:
 8004504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004508:	688e      	ldr	r6, [r1, #8]
 800450a:	429e      	cmp	r6, r3
 800450c:	4682      	mov	sl, r0
 800450e:	460c      	mov	r4, r1
 8004510:	4690      	mov	r8, r2
 8004512:	461f      	mov	r7, r3
 8004514:	d838      	bhi.n	8004588 <__ssputs_r+0x84>
 8004516:	898a      	ldrh	r2, [r1, #12]
 8004518:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800451c:	d032      	beq.n	8004584 <__ssputs_r+0x80>
 800451e:	6825      	ldr	r5, [r4, #0]
 8004520:	6909      	ldr	r1, [r1, #16]
 8004522:	eba5 0901 	sub.w	r9, r5, r1
 8004526:	6965      	ldr	r5, [r4, #20]
 8004528:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800452c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004530:	3301      	adds	r3, #1
 8004532:	444b      	add	r3, r9
 8004534:	106d      	asrs	r5, r5, #1
 8004536:	429d      	cmp	r5, r3
 8004538:	bf38      	it	cc
 800453a:	461d      	movcc	r5, r3
 800453c:	0553      	lsls	r3, r2, #21
 800453e:	d531      	bpl.n	80045a4 <__ssputs_r+0xa0>
 8004540:	4629      	mov	r1, r5
 8004542:	f000 fb55 	bl	8004bf0 <_malloc_r>
 8004546:	4606      	mov	r6, r0
 8004548:	b950      	cbnz	r0, 8004560 <__ssputs_r+0x5c>
 800454a:	230c      	movs	r3, #12
 800454c:	f8ca 3000 	str.w	r3, [sl]
 8004550:	89a3      	ldrh	r3, [r4, #12]
 8004552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004556:	81a3      	strh	r3, [r4, #12]
 8004558:	f04f 30ff 	mov.w	r0, #4294967295
 800455c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004560:	6921      	ldr	r1, [r4, #16]
 8004562:	464a      	mov	r2, r9
 8004564:	f7ff ff0c 	bl	8004380 <memcpy>
 8004568:	89a3      	ldrh	r3, [r4, #12]
 800456a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800456e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004572:	81a3      	strh	r3, [r4, #12]
 8004574:	6126      	str	r6, [r4, #16]
 8004576:	6165      	str	r5, [r4, #20]
 8004578:	444e      	add	r6, r9
 800457a:	eba5 0509 	sub.w	r5, r5, r9
 800457e:	6026      	str	r6, [r4, #0]
 8004580:	60a5      	str	r5, [r4, #8]
 8004582:	463e      	mov	r6, r7
 8004584:	42be      	cmp	r6, r7
 8004586:	d900      	bls.n	800458a <__ssputs_r+0x86>
 8004588:	463e      	mov	r6, r7
 800458a:	6820      	ldr	r0, [r4, #0]
 800458c:	4632      	mov	r2, r6
 800458e:	4641      	mov	r1, r8
 8004590:	f000 faa8 	bl	8004ae4 <memmove>
 8004594:	68a3      	ldr	r3, [r4, #8]
 8004596:	1b9b      	subs	r3, r3, r6
 8004598:	60a3      	str	r3, [r4, #8]
 800459a:	6823      	ldr	r3, [r4, #0]
 800459c:	4433      	add	r3, r6
 800459e:	6023      	str	r3, [r4, #0]
 80045a0:	2000      	movs	r0, #0
 80045a2:	e7db      	b.n	800455c <__ssputs_r+0x58>
 80045a4:	462a      	mov	r2, r5
 80045a6:	f000 fb97 	bl	8004cd8 <_realloc_r>
 80045aa:	4606      	mov	r6, r0
 80045ac:	2800      	cmp	r0, #0
 80045ae:	d1e1      	bne.n	8004574 <__ssputs_r+0x70>
 80045b0:	6921      	ldr	r1, [r4, #16]
 80045b2:	4650      	mov	r0, sl
 80045b4:	f000 fab0 	bl	8004b18 <_free_r>
 80045b8:	e7c7      	b.n	800454a <__ssputs_r+0x46>
	...

080045bc <_svfiprintf_r>:
 80045bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045c0:	4698      	mov	r8, r3
 80045c2:	898b      	ldrh	r3, [r1, #12]
 80045c4:	061b      	lsls	r3, r3, #24
 80045c6:	b09d      	sub	sp, #116	; 0x74
 80045c8:	4607      	mov	r7, r0
 80045ca:	460d      	mov	r5, r1
 80045cc:	4614      	mov	r4, r2
 80045ce:	d50e      	bpl.n	80045ee <_svfiprintf_r+0x32>
 80045d0:	690b      	ldr	r3, [r1, #16]
 80045d2:	b963      	cbnz	r3, 80045ee <_svfiprintf_r+0x32>
 80045d4:	2140      	movs	r1, #64	; 0x40
 80045d6:	f000 fb0b 	bl	8004bf0 <_malloc_r>
 80045da:	6028      	str	r0, [r5, #0]
 80045dc:	6128      	str	r0, [r5, #16]
 80045de:	b920      	cbnz	r0, 80045ea <_svfiprintf_r+0x2e>
 80045e0:	230c      	movs	r3, #12
 80045e2:	603b      	str	r3, [r7, #0]
 80045e4:	f04f 30ff 	mov.w	r0, #4294967295
 80045e8:	e0d1      	b.n	800478e <_svfiprintf_r+0x1d2>
 80045ea:	2340      	movs	r3, #64	; 0x40
 80045ec:	616b      	str	r3, [r5, #20]
 80045ee:	2300      	movs	r3, #0
 80045f0:	9309      	str	r3, [sp, #36]	; 0x24
 80045f2:	2320      	movs	r3, #32
 80045f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80045fc:	2330      	movs	r3, #48	; 0x30
 80045fe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80047a8 <_svfiprintf_r+0x1ec>
 8004602:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004606:	f04f 0901 	mov.w	r9, #1
 800460a:	4623      	mov	r3, r4
 800460c:	469a      	mov	sl, r3
 800460e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004612:	b10a      	cbz	r2, 8004618 <_svfiprintf_r+0x5c>
 8004614:	2a25      	cmp	r2, #37	; 0x25
 8004616:	d1f9      	bne.n	800460c <_svfiprintf_r+0x50>
 8004618:	ebba 0b04 	subs.w	fp, sl, r4
 800461c:	d00b      	beq.n	8004636 <_svfiprintf_r+0x7a>
 800461e:	465b      	mov	r3, fp
 8004620:	4622      	mov	r2, r4
 8004622:	4629      	mov	r1, r5
 8004624:	4638      	mov	r0, r7
 8004626:	f7ff ff6d 	bl	8004504 <__ssputs_r>
 800462a:	3001      	adds	r0, #1
 800462c:	f000 80aa 	beq.w	8004784 <_svfiprintf_r+0x1c8>
 8004630:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004632:	445a      	add	r2, fp
 8004634:	9209      	str	r2, [sp, #36]	; 0x24
 8004636:	f89a 3000 	ldrb.w	r3, [sl]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 80a2 	beq.w	8004784 <_svfiprintf_r+0x1c8>
 8004640:	2300      	movs	r3, #0
 8004642:	f04f 32ff 	mov.w	r2, #4294967295
 8004646:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800464a:	f10a 0a01 	add.w	sl, sl, #1
 800464e:	9304      	str	r3, [sp, #16]
 8004650:	9307      	str	r3, [sp, #28]
 8004652:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004656:	931a      	str	r3, [sp, #104]	; 0x68
 8004658:	4654      	mov	r4, sl
 800465a:	2205      	movs	r2, #5
 800465c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004660:	4851      	ldr	r0, [pc, #324]	; (80047a8 <_svfiprintf_r+0x1ec>)
 8004662:	f7fb fe05 	bl	8000270 <memchr>
 8004666:	9a04      	ldr	r2, [sp, #16]
 8004668:	b9d8      	cbnz	r0, 80046a2 <_svfiprintf_r+0xe6>
 800466a:	06d0      	lsls	r0, r2, #27
 800466c:	bf44      	itt	mi
 800466e:	2320      	movmi	r3, #32
 8004670:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004674:	0711      	lsls	r1, r2, #28
 8004676:	bf44      	itt	mi
 8004678:	232b      	movmi	r3, #43	; 0x2b
 800467a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800467e:	f89a 3000 	ldrb.w	r3, [sl]
 8004682:	2b2a      	cmp	r3, #42	; 0x2a
 8004684:	d015      	beq.n	80046b2 <_svfiprintf_r+0xf6>
 8004686:	9a07      	ldr	r2, [sp, #28]
 8004688:	4654      	mov	r4, sl
 800468a:	2000      	movs	r0, #0
 800468c:	f04f 0c0a 	mov.w	ip, #10
 8004690:	4621      	mov	r1, r4
 8004692:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004696:	3b30      	subs	r3, #48	; 0x30
 8004698:	2b09      	cmp	r3, #9
 800469a:	d94e      	bls.n	800473a <_svfiprintf_r+0x17e>
 800469c:	b1b0      	cbz	r0, 80046cc <_svfiprintf_r+0x110>
 800469e:	9207      	str	r2, [sp, #28]
 80046a0:	e014      	b.n	80046cc <_svfiprintf_r+0x110>
 80046a2:	eba0 0308 	sub.w	r3, r0, r8
 80046a6:	fa09 f303 	lsl.w	r3, r9, r3
 80046aa:	4313      	orrs	r3, r2
 80046ac:	9304      	str	r3, [sp, #16]
 80046ae:	46a2      	mov	sl, r4
 80046b0:	e7d2      	b.n	8004658 <_svfiprintf_r+0x9c>
 80046b2:	9b03      	ldr	r3, [sp, #12]
 80046b4:	1d19      	adds	r1, r3, #4
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	9103      	str	r1, [sp, #12]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	bfbb      	ittet	lt
 80046be:	425b      	neglt	r3, r3
 80046c0:	f042 0202 	orrlt.w	r2, r2, #2
 80046c4:	9307      	strge	r3, [sp, #28]
 80046c6:	9307      	strlt	r3, [sp, #28]
 80046c8:	bfb8      	it	lt
 80046ca:	9204      	strlt	r2, [sp, #16]
 80046cc:	7823      	ldrb	r3, [r4, #0]
 80046ce:	2b2e      	cmp	r3, #46	; 0x2e
 80046d0:	d10c      	bne.n	80046ec <_svfiprintf_r+0x130>
 80046d2:	7863      	ldrb	r3, [r4, #1]
 80046d4:	2b2a      	cmp	r3, #42	; 0x2a
 80046d6:	d135      	bne.n	8004744 <_svfiprintf_r+0x188>
 80046d8:	9b03      	ldr	r3, [sp, #12]
 80046da:	1d1a      	adds	r2, r3, #4
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	9203      	str	r2, [sp, #12]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	bfb8      	it	lt
 80046e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80046e8:	3402      	adds	r4, #2
 80046ea:	9305      	str	r3, [sp, #20]
 80046ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80047b8 <_svfiprintf_r+0x1fc>
 80046f0:	7821      	ldrb	r1, [r4, #0]
 80046f2:	2203      	movs	r2, #3
 80046f4:	4650      	mov	r0, sl
 80046f6:	f7fb fdbb 	bl	8000270 <memchr>
 80046fa:	b140      	cbz	r0, 800470e <_svfiprintf_r+0x152>
 80046fc:	2340      	movs	r3, #64	; 0x40
 80046fe:	eba0 000a 	sub.w	r0, r0, sl
 8004702:	fa03 f000 	lsl.w	r0, r3, r0
 8004706:	9b04      	ldr	r3, [sp, #16]
 8004708:	4303      	orrs	r3, r0
 800470a:	3401      	adds	r4, #1
 800470c:	9304      	str	r3, [sp, #16]
 800470e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004712:	4826      	ldr	r0, [pc, #152]	; (80047ac <_svfiprintf_r+0x1f0>)
 8004714:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004718:	2206      	movs	r2, #6
 800471a:	f7fb fda9 	bl	8000270 <memchr>
 800471e:	2800      	cmp	r0, #0
 8004720:	d038      	beq.n	8004794 <_svfiprintf_r+0x1d8>
 8004722:	4b23      	ldr	r3, [pc, #140]	; (80047b0 <_svfiprintf_r+0x1f4>)
 8004724:	bb1b      	cbnz	r3, 800476e <_svfiprintf_r+0x1b2>
 8004726:	9b03      	ldr	r3, [sp, #12]
 8004728:	3307      	adds	r3, #7
 800472a:	f023 0307 	bic.w	r3, r3, #7
 800472e:	3308      	adds	r3, #8
 8004730:	9303      	str	r3, [sp, #12]
 8004732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004734:	4433      	add	r3, r6
 8004736:	9309      	str	r3, [sp, #36]	; 0x24
 8004738:	e767      	b.n	800460a <_svfiprintf_r+0x4e>
 800473a:	fb0c 3202 	mla	r2, ip, r2, r3
 800473e:	460c      	mov	r4, r1
 8004740:	2001      	movs	r0, #1
 8004742:	e7a5      	b.n	8004690 <_svfiprintf_r+0xd4>
 8004744:	2300      	movs	r3, #0
 8004746:	3401      	adds	r4, #1
 8004748:	9305      	str	r3, [sp, #20]
 800474a:	4619      	mov	r1, r3
 800474c:	f04f 0c0a 	mov.w	ip, #10
 8004750:	4620      	mov	r0, r4
 8004752:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004756:	3a30      	subs	r2, #48	; 0x30
 8004758:	2a09      	cmp	r2, #9
 800475a:	d903      	bls.n	8004764 <_svfiprintf_r+0x1a8>
 800475c:	2b00      	cmp	r3, #0
 800475e:	d0c5      	beq.n	80046ec <_svfiprintf_r+0x130>
 8004760:	9105      	str	r1, [sp, #20]
 8004762:	e7c3      	b.n	80046ec <_svfiprintf_r+0x130>
 8004764:	fb0c 2101 	mla	r1, ip, r1, r2
 8004768:	4604      	mov	r4, r0
 800476a:	2301      	movs	r3, #1
 800476c:	e7f0      	b.n	8004750 <_svfiprintf_r+0x194>
 800476e:	ab03      	add	r3, sp, #12
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	462a      	mov	r2, r5
 8004774:	4b0f      	ldr	r3, [pc, #60]	; (80047b4 <_svfiprintf_r+0x1f8>)
 8004776:	a904      	add	r1, sp, #16
 8004778:	4638      	mov	r0, r7
 800477a:	f3af 8000 	nop.w
 800477e:	1c42      	adds	r2, r0, #1
 8004780:	4606      	mov	r6, r0
 8004782:	d1d6      	bne.n	8004732 <_svfiprintf_r+0x176>
 8004784:	89ab      	ldrh	r3, [r5, #12]
 8004786:	065b      	lsls	r3, r3, #25
 8004788:	f53f af2c 	bmi.w	80045e4 <_svfiprintf_r+0x28>
 800478c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800478e:	b01d      	add	sp, #116	; 0x74
 8004790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004794:	ab03      	add	r3, sp, #12
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	462a      	mov	r2, r5
 800479a:	4b06      	ldr	r3, [pc, #24]	; (80047b4 <_svfiprintf_r+0x1f8>)
 800479c:	a904      	add	r1, sp, #16
 800479e:	4638      	mov	r0, r7
 80047a0:	f000 f87a 	bl	8004898 <_printf_i>
 80047a4:	e7eb      	b.n	800477e <_svfiprintf_r+0x1c2>
 80047a6:	bf00      	nop
 80047a8:	08004ecd 	.word	0x08004ecd
 80047ac:	08004ed7 	.word	0x08004ed7
 80047b0:	00000000 	.word	0x00000000
 80047b4:	08004505 	.word	0x08004505
 80047b8:	08004ed3 	.word	0x08004ed3

080047bc <_printf_common>:
 80047bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047c0:	4616      	mov	r6, r2
 80047c2:	4699      	mov	r9, r3
 80047c4:	688a      	ldr	r2, [r1, #8]
 80047c6:	690b      	ldr	r3, [r1, #16]
 80047c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047cc:	4293      	cmp	r3, r2
 80047ce:	bfb8      	it	lt
 80047d0:	4613      	movlt	r3, r2
 80047d2:	6033      	str	r3, [r6, #0]
 80047d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047d8:	4607      	mov	r7, r0
 80047da:	460c      	mov	r4, r1
 80047dc:	b10a      	cbz	r2, 80047e2 <_printf_common+0x26>
 80047de:	3301      	adds	r3, #1
 80047e0:	6033      	str	r3, [r6, #0]
 80047e2:	6823      	ldr	r3, [r4, #0]
 80047e4:	0699      	lsls	r1, r3, #26
 80047e6:	bf42      	ittt	mi
 80047e8:	6833      	ldrmi	r3, [r6, #0]
 80047ea:	3302      	addmi	r3, #2
 80047ec:	6033      	strmi	r3, [r6, #0]
 80047ee:	6825      	ldr	r5, [r4, #0]
 80047f0:	f015 0506 	ands.w	r5, r5, #6
 80047f4:	d106      	bne.n	8004804 <_printf_common+0x48>
 80047f6:	f104 0a19 	add.w	sl, r4, #25
 80047fa:	68e3      	ldr	r3, [r4, #12]
 80047fc:	6832      	ldr	r2, [r6, #0]
 80047fe:	1a9b      	subs	r3, r3, r2
 8004800:	42ab      	cmp	r3, r5
 8004802:	dc26      	bgt.n	8004852 <_printf_common+0x96>
 8004804:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004808:	1e13      	subs	r3, r2, #0
 800480a:	6822      	ldr	r2, [r4, #0]
 800480c:	bf18      	it	ne
 800480e:	2301      	movne	r3, #1
 8004810:	0692      	lsls	r2, r2, #26
 8004812:	d42b      	bmi.n	800486c <_printf_common+0xb0>
 8004814:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004818:	4649      	mov	r1, r9
 800481a:	4638      	mov	r0, r7
 800481c:	47c0      	blx	r8
 800481e:	3001      	adds	r0, #1
 8004820:	d01e      	beq.n	8004860 <_printf_common+0xa4>
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	68e5      	ldr	r5, [r4, #12]
 8004826:	6832      	ldr	r2, [r6, #0]
 8004828:	f003 0306 	and.w	r3, r3, #6
 800482c:	2b04      	cmp	r3, #4
 800482e:	bf08      	it	eq
 8004830:	1aad      	subeq	r5, r5, r2
 8004832:	68a3      	ldr	r3, [r4, #8]
 8004834:	6922      	ldr	r2, [r4, #16]
 8004836:	bf0c      	ite	eq
 8004838:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800483c:	2500      	movne	r5, #0
 800483e:	4293      	cmp	r3, r2
 8004840:	bfc4      	itt	gt
 8004842:	1a9b      	subgt	r3, r3, r2
 8004844:	18ed      	addgt	r5, r5, r3
 8004846:	2600      	movs	r6, #0
 8004848:	341a      	adds	r4, #26
 800484a:	42b5      	cmp	r5, r6
 800484c:	d11a      	bne.n	8004884 <_printf_common+0xc8>
 800484e:	2000      	movs	r0, #0
 8004850:	e008      	b.n	8004864 <_printf_common+0xa8>
 8004852:	2301      	movs	r3, #1
 8004854:	4652      	mov	r2, sl
 8004856:	4649      	mov	r1, r9
 8004858:	4638      	mov	r0, r7
 800485a:	47c0      	blx	r8
 800485c:	3001      	adds	r0, #1
 800485e:	d103      	bne.n	8004868 <_printf_common+0xac>
 8004860:	f04f 30ff 	mov.w	r0, #4294967295
 8004864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004868:	3501      	adds	r5, #1
 800486a:	e7c6      	b.n	80047fa <_printf_common+0x3e>
 800486c:	18e1      	adds	r1, r4, r3
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	2030      	movs	r0, #48	; 0x30
 8004872:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004876:	4422      	add	r2, r4
 8004878:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800487c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004880:	3302      	adds	r3, #2
 8004882:	e7c7      	b.n	8004814 <_printf_common+0x58>
 8004884:	2301      	movs	r3, #1
 8004886:	4622      	mov	r2, r4
 8004888:	4649      	mov	r1, r9
 800488a:	4638      	mov	r0, r7
 800488c:	47c0      	blx	r8
 800488e:	3001      	adds	r0, #1
 8004890:	d0e6      	beq.n	8004860 <_printf_common+0xa4>
 8004892:	3601      	adds	r6, #1
 8004894:	e7d9      	b.n	800484a <_printf_common+0x8e>
	...

08004898 <_printf_i>:
 8004898:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800489c:	7e0f      	ldrb	r7, [r1, #24]
 800489e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048a0:	2f78      	cmp	r7, #120	; 0x78
 80048a2:	4691      	mov	r9, r2
 80048a4:	4680      	mov	r8, r0
 80048a6:	460c      	mov	r4, r1
 80048a8:	469a      	mov	sl, r3
 80048aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048ae:	d807      	bhi.n	80048c0 <_printf_i+0x28>
 80048b0:	2f62      	cmp	r7, #98	; 0x62
 80048b2:	d80a      	bhi.n	80048ca <_printf_i+0x32>
 80048b4:	2f00      	cmp	r7, #0
 80048b6:	f000 80d8 	beq.w	8004a6a <_printf_i+0x1d2>
 80048ba:	2f58      	cmp	r7, #88	; 0x58
 80048bc:	f000 80a3 	beq.w	8004a06 <_printf_i+0x16e>
 80048c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048c8:	e03a      	b.n	8004940 <_printf_i+0xa8>
 80048ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048ce:	2b15      	cmp	r3, #21
 80048d0:	d8f6      	bhi.n	80048c0 <_printf_i+0x28>
 80048d2:	a101      	add	r1, pc, #4	; (adr r1, 80048d8 <_printf_i+0x40>)
 80048d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048d8:	08004931 	.word	0x08004931
 80048dc:	08004945 	.word	0x08004945
 80048e0:	080048c1 	.word	0x080048c1
 80048e4:	080048c1 	.word	0x080048c1
 80048e8:	080048c1 	.word	0x080048c1
 80048ec:	080048c1 	.word	0x080048c1
 80048f0:	08004945 	.word	0x08004945
 80048f4:	080048c1 	.word	0x080048c1
 80048f8:	080048c1 	.word	0x080048c1
 80048fc:	080048c1 	.word	0x080048c1
 8004900:	080048c1 	.word	0x080048c1
 8004904:	08004a51 	.word	0x08004a51
 8004908:	08004975 	.word	0x08004975
 800490c:	08004a33 	.word	0x08004a33
 8004910:	080048c1 	.word	0x080048c1
 8004914:	080048c1 	.word	0x080048c1
 8004918:	08004a73 	.word	0x08004a73
 800491c:	080048c1 	.word	0x080048c1
 8004920:	08004975 	.word	0x08004975
 8004924:	080048c1 	.word	0x080048c1
 8004928:	080048c1 	.word	0x080048c1
 800492c:	08004a3b 	.word	0x08004a3b
 8004930:	682b      	ldr	r3, [r5, #0]
 8004932:	1d1a      	adds	r2, r3, #4
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	602a      	str	r2, [r5, #0]
 8004938:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800493c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004940:	2301      	movs	r3, #1
 8004942:	e0a3      	b.n	8004a8c <_printf_i+0x1f4>
 8004944:	6820      	ldr	r0, [r4, #0]
 8004946:	6829      	ldr	r1, [r5, #0]
 8004948:	0606      	lsls	r6, r0, #24
 800494a:	f101 0304 	add.w	r3, r1, #4
 800494e:	d50a      	bpl.n	8004966 <_printf_i+0xce>
 8004950:	680e      	ldr	r6, [r1, #0]
 8004952:	602b      	str	r3, [r5, #0]
 8004954:	2e00      	cmp	r6, #0
 8004956:	da03      	bge.n	8004960 <_printf_i+0xc8>
 8004958:	232d      	movs	r3, #45	; 0x2d
 800495a:	4276      	negs	r6, r6
 800495c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004960:	485e      	ldr	r0, [pc, #376]	; (8004adc <_printf_i+0x244>)
 8004962:	230a      	movs	r3, #10
 8004964:	e019      	b.n	800499a <_printf_i+0x102>
 8004966:	680e      	ldr	r6, [r1, #0]
 8004968:	602b      	str	r3, [r5, #0]
 800496a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800496e:	bf18      	it	ne
 8004970:	b236      	sxthne	r6, r6
 8004972:	e7ef      	b.n	8004954 <_printf_i+0xbc>
 8004974:	682b      	ldr	r3, [r5, #0]
 8004976:	6820      	ldr	r0, [r4, #0]
 8004978:	1d19      	adds	r1, r3, #4
 800497a:	6029      	str	r1, [r5, #0]
 800497c:	0601      	lsls	r1, r0, #24
 800497e:	d501      	bpl.n	8004984 <_printf_i+0xec>
 8004980:	681e      	ldr	r6, [r3, #0]
 8004982:	e002      	b.n	800498a <_printf_i+0xf2>
 8004984:	0646      	lsls	r6, r0, #25
 8004986:	d5fb      	bpl.n	8004980 <_printf_i+0xe8>
 8004988:	881e      	ldrh	r6, [r3, #0]
 800498a:	4854      	ldr	r0, [pc, #336]	; (8004adc <_printf_i+0x244>)
 800498c:	2f6f      	cmp	r7, #111	; 0x6f
 800498e:	bf0c      	ite	eq
 8004990:	2308      	moveq	r3, #8
 8004992:	230a      	movne	r3, #10
 8004994:	2100      	movs	r1, #0
 8004996:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800499a:	6865      	ldr	r5, [r4, #4]
 800499c:	60a5      	str	r5, [r4, #8]
 800499e:	2d00      	cmp	r5, #0
 80049a0:	bfa2      	ittt	ge
 80049a2:	6821      	ldrge	r1, [r4, #0]
 80049a4:	f021 0104 	bicge.w	r1, r1, #4
 80049a8:	6021      	strge	r1, [r4, #0]
 80049aa:	b90e      	cbnz	r6, 80049b0 <_printf_i+0x118>
 80049ac:	2d00      	cmp	r5, #0
 80049ae:	d04d      	beq.n	8004a4c <_printf_i+0x1b4>
 80049b0:	4615      	mov	r5, r2
 80049b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80049b6:	fb03 6711 	mls	r7, r3, r1, r6
 80049ba:	5dc7      	ldrb	r7, [r0, r7]
 80049bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80049c0:	4637      	mov	r7, r6
 80049c2:	42bb      	cmp	r3, r7
 80049c4:	460e      	mov	r6, r1
 80049c6:	d9f4      	bls.n	80049b2 <_printf_i+0x11a>
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d10b      	bne.n	80049e4 <_printf_i+0x14c>
 80049cc:	6823      	ldr	r3, [r4, #0]
 80049ce:	07de      	lsls	r6, r3, #31
 80049d0:	d508      	bpl.n	80049e4 <_printf_i+0x14c>
 80049d2:	6923      	ldr	r3, [r4, #16]
 80049d4:	6861      	ldr	r1, [r4, #4]
 80049d6:	4299      	cmp	r1, r3
 80049d8:	bfde      	ittt	le
 80049da:	2330      	movle	r3, #48	; 0x30
 80049dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80049e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80049e4:	1b52      	subs	r2, r2, r5
 80049e6:	6122      	str	r2, [r4, #16]
 80049e8:	f8cd a000 	str.w	sl, [sp]
 80049ec:	464b      	mov	r3, r9
 80049ee:	aa03      	add	r2, sp, #12
 80049f0:	4621      	mov	r1, r4
 80049f2:	4640      	mov	r0, r8
 80049f4:	f7ff fee2 	bl	80047bc <_printf_common>
 80049f8:	3001      	adds	r0, #1
 80049fa:	d14c      	bne.n	8004a96 <_printf_i+0x1fe>
 80049fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004a00:	b004      	add	sp, #16
 8004a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a06:	4835      	ldr	r0, [pc, #212]	; (8004adc <_printf_i+0x244>)
 8004a08:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004a0c:	6829      	ldr	r1, [r5, #0]
 8004a0e:	6823      	ldr	r3, [r4, #0]
 8004a10:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a14:	6029      	str	r1, [r5, #0]
 8004a16:	061d      	lsls	r5, r3, #24
 8004a18:	d514      	bpl.n	8004a44 <_printf_i+0x1ac>
 8004a1a:	07df      	lsls	r7, r3, #31
 8004a1c:	bf44      	itt	mi
 8004a1e:	f043 0320 	orrmi.w	r3, r3, #32
 8004a22:	6023      	strmi	r3, [r4, #0]
 8004a24:	b91e      	cbnz	r6, 8004a2e <_printf_i+0x196>
 8004a26:	6823      	ldr	r3, [r4, #0]
 8004a28:	f023 0320 	bic.w	r3, r3, #32
 8004a2c:	6023      	str	r3, [r4, #0]
 8004a2e:	2310      	movs	r3, #16
 8004a30:	e7b0      	b.n	8004994 <_printf_i+0xfc>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	f043 0320 	orr.w	r3, r3, #32
 8004a38:	6023      	str	r3, [r4, #0]
 8004a3a:	2378      	movs	r3, #120	; 0x78
 8004a3c:	4828      	ldr	r0, [pc, #160]	; (8004ae0 <_printf_i+0x248>)
 8004a3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a42:	e7e3      	b.n	8004a0c <_printf_i+0x174>
 8004a44:	0659      	lsls	r1, r3, #25
 8004a46:	bf48      	it	mi
 8004a48:	b2b6      	uxthmi	r6, r6
 8004a4a:	e7e6      	b.n	8004a1a <_printf_i+0x182>
 8004a4c:	4615      	mov	r5, r2
 8004a4e:	e7bb      	b.n	80049c8 <_printf_i+0x130>
 8004a50:	682b      	ldr	r3, [r5, #0]
 8004a52:	6826      	ldr	r6, [r4, #0]
 8004a54:	6961      	ldr	r1, [r4, #20]
 8004a56:	1d18      	adds	r0, r3, #4
 8004a58:	6028      	str	r0, [r5, #0]
 8004a5a:	0635      	lsls	r5, r6, #24
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	d501      	bpl.n	8004a64 <_printf_i+0x1cc>
 8004a60:	6019      	str	r1, [r3, #0]
 8004a62:	e002      	b.n	8004a6a <_printf_i+0x1d2>
 8004a64:	0670      	lsls	r0, r6, #25
 8004a66:	d5fb      	bpl.n	8004a60 <_printf_i+0x1c8>
 8004a68:	8019      	strh	r1, [r3, #0]
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	6123      	str	r3, [r4, #16]
 8004a6e:	4615      	mov	r5, r2
 8004a70:	e7ba      	b.n	80049e8 <_printf_i+0x150>
 8004a72:	682b      	ldr	r3, [r5, #0]
 8004a74:	1d1a      	adds	r2, r3, #4
 8004a76:	602a      	str	r2, [r5, #0]
 8004a78:	681d      	ldr	r5, [r3, #0]
 8004a7a:	6862      	ldr	r2, [r4, #4]
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	4628      	mov	r0, r5
 8004a80:	f7fb fbf6 	bl	8000270 <memchr>
 8004a84:	b108      	cbz	r0, 8004a8a <_printf_i+0x1f2>
 8004a86:	1b40      	subs	r0, r0, r5
 8004a88:	6060      	str	r0, [r4, #4]
 8004a8a:	6863      	ldr	r3, [r4, #4]
 8004a8c:	6123      	str	r3, [r4, #16]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a94:	e7a8      	b.n	80049e8 <_printf_i+0x150>
 8004a96:	6923      	ldr	r3, [r4, #16]
 8004a98:	462a      	mov	r2, r5
 8004a9a:	4649      	mov	r1, r9
 8004a9c:	4640      	mov	r0, r8
 8004a9e:	47d0      	blx	sl
 8004aa0:	3001      	adds	r0, #1
 8004aa2:	d0ab      	beq.n	80049fc <_printf_i+0x164>
 8004aa4:	6823      	ldr	r3, [r4, #0]
 8004aa6:	079b      	lsls	r3, r3, #30
 8004aa8:	d413      	bmi.n	8004ad2 <_printf_i+0x23a>
 8004aaa:	68e0      	ldr	r0, [r4, #12]
 8004aac:	9b03      	ldr	r3, [sp, #12]
 8004aae:	4298      	cmp	r0, r3
 8004ab0:	bfb8      	it	lt
 8004ab2:	4618      	movlt	r0, r3
 8004ab4:	e7a4      	b.n	8004a00 <_printf_i+0x168>
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	4632      	mov	r2, r6
 8004aba:	4649      	mov	r1, r9
 8004abc:	4640      	mov	r0, r8
 8004abe:	47d0      	blx	sl
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	d09b      	beq.n	80049fc <_printf_i+0x164>
 8004ac4:	3501      	adds	r5, #1
 8004ac6:	68e3      	ldr	r3, [r4, #12]
 8004ac8:	9903      	ldr	r1, [sp, #12]
 8004aca:	1a5b      	subs	r3, r3, r1
 8004acc:	42ab      	cmp	r3, r5
 8004ace:	dcf2      	bgt.n	8004ab6 <_printf_i+0x21e>
 8004ad0:	e7eb      	b.n	8004aaa <_printf_i+0x212>
 8004ad2:	2500      	movs	r5, #0
 8004ad4:	f104 0619 	add.w	r6, r4, #25
 8004ad8:	e7f5      	b.n	8004ac6 <_printf_i+0x22e>
 8004ada:	bf00      	nop
 8004adc:	08004ede 	.word	0x08004ede
 8004ae0:	08004eef 	.word	0x08004eef

08004ae4 <memmove>:
 8004ae4:	4288      	cmp	r0, r1
 8004ae6:	b510      	push	{r4, lr}
 8004ae8:	eb01 0402 	add.w	r4, r1, r2
 8004aec:	d902      	bls.n	8004af4 <memmove+0x10>
 8004aee:	4284      	cmp	r4, r0
 8004af0:	4623      	mov	r3, r4
 8004af2:	d807      	bhi.n	8004b04 <memmove+0x20>
 8004af4:	1e43      	subs	r3, r0, #1
 8004af6:	42a1      	cmp	r1, r4
 8004af8:	d008      	beq.n	8004b0c <memmove+0x28>
 8004afa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004afe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b02:	e7f8      	b.n	8004af6 <memmove+0x12>
 8004b04:	4402      	add	r2, r0
 8004b06:	4601      	mov	r1, r0
 8004b08:	428a      	cmp	r2, r1
 8004b0a:	d100      	bne.n	8004b0e <memmove+0x2a>
 8004b0c:	bd10      	pop	{r4, pc}
 8004b0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b16:	e7f7      	b.n	8004b08 <memmove+0x24>

08004b18 <_free_r>:
 8004b18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b1a:	2900      	cmp	r1, #0
 8004b1c:	d044      	beq.n	8004ba8 <_free_r+0x90>
 8004b1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b22:	9001      	str	r0, [sp, #4]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f1a1 0404 	sub.w	r4, r1, #4
 8004b2a:	bfb8      	it	lt
 8004b2c:	18e4      	addlt	r4, r4, r3
 8004b2e:	f000 f913 	bl	8004d58 <__malloc_lock>
 8004b32:	4a1e      	ldr	r2, [pc, #120]	; (8004bac <_free_r+0x94>)
 8004b34:	9801      	ldr	r0, [sp, #4]
 8004b36:	6813      	ldr	r3, [r2, #0]
 8004b38:	b933      	cbnz	r3, 8004b48 <_free_r+0x30>
 8004b3a:	6063      	str	r3, [r4, #4]
 8004b3c:	6014      	str	r4, [r2, #0]
 8004b3e:	b003      	add	sp, #12
 8004b40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b44:	f000 b90e 	b.w	8004d64 <__malloc_unlock>
 8004b48:	42a3      	cmp	r3, r4
 8004b4a:	d908      	bls.n	8004b5e <_free_r+0x46>
 8004b4c:	6825      	ldr	r5, [r4, #0]
 8004b4e:	1961      	adds	r1, r4, r5
 8004b50:	428b      	cmp	r3, r1
 8004b52:	bf01      	itttt	eq
 8004b54:	6819      	ldreq	r1, [r3, #0]
 8004b56:	685b      	ldreq	r3, [r3, #4]
 8004b58:	1949      	addeq	r1, r1, r5
 8004b5a:	6021      	streq	r1, [r4, #0]
 8004b5c:	e7ed      	b.n	8004b3a <_free_r+0x22>
 8004b5e:	461a      	mov	r2, r3
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	b10b      	cbz	r3, 8004b68 <_free_r+0x50>
 8004b64:	42a3      	cmp	r3, r4
 8004b66:	d9fa      	bls.n	8004b5e <_free_r+0x46>
 8004b68:	6811      	ldr	r1, [r2, #0]
 8004b6a:	1855      	adds	r5, r2, r1
 8004b6c:	42a5      	cmp	r5, r4
 8004b6e:	d10b      	bne.n	8004b88 <_free_r+0x70>
 8004b70:	6824      	ldr	r4, [r4, #0]
 8004b72:	4421      	add	r1, r4
 8004b74:	1854      	adds	r4, r2, r1
 8004b76:	42a3      	cmp	r3, r4
 8004b78:	6011      	str	r1, [r2, #0]
 8004b7a:	d1e0      	bne.n	8004b3e <_free_r+0x26>
 8004b7c:	681c      	ldr	r4, [r3, #0]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	6053      	str	r3, [r2, #4]
 8004b82:	4421      	add	r1, r4
 8004b84:	6011      	str	r1, [r2, #0]
 8004b86:	e7da      	b.n	8004b3e <_free_r+0x26>
 8004b88:	d902      	bls.n	8004b90 <_free_r+0x78>
 8004b8a:	230c      	movs	r3, #12
 8004b8c:	6003      	str	r3, [r0, #0]
 8004b8e:	e7d6      	b.n	8004b3e <_free_r+0x26>
 8004b90:	6825      	ldr	r5, [r4, #0]
 8004b92:	1961      	adds	r1, r4, r5
 8004b94:	428b      	cmp	r3, r1
 8004b96:	bf04      	itt	eq
 8004b98:	6819      	ldreq	r1, [r3, #0]
 8004b9a:	685b      	ldreq	r3, [r3, #4]
 8004b9c:	6063      	str	r3, [r4, #4]
 8004b9e:	bf04      	itt	eq
 8004ba0:	1949      	addeq	r1, r1, r5
 8004ba2:	6021      	streq	r1, [r4, #0]
 8004ba4:	6054      	str	r4, [r2, #4]
 8004ba6:	e7ca      	b.n	8004b3e <_free_r+0x26>
 8004ba8:	b003      	add	sp, #12
 8004baa:	bd30      	pop	{r4, r5, pc}
 8004bac:	20000b3c 	.word	0x20000b3c

08004bb0 <sbrk_aligned>:
 8004bb0:	b570      	push	{r4, r5, r6, lr}
 8004bb2:	4e0e      	ldr	r6, [pc, #56]	; (8004bec <sbrk_aligned+0x3c>)
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	6831      	ldr	r1, [r6, #0]
 8004bb8:	4605      	mov	r5, r0
 8004bba:	b911      	cbnz	r1, 8004bc2 <sbrk_aligned+0x12>
 8004bbc:	f000 f8bc 	bl	8004d38 <_sbrk_r>
 8004bc0:	6030      	str	r0, [r6, #0]
 8004bc2:	4621      	mov	r1, r4
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	f000 f8b7 	bl	8004d38 <_sbrk_r>
 8004bca:	1c43      	adds	r3, r0, #1
 8004bcc:	d00a      	beq.n	8004be4 <sbrk_aligned+0x34>
 8004bce:	1cc4      	adds	r4, r0, #3
 8004bd0:	f024 0403 	bic.w	r4, r4, #3
 8004bd4:	42a0      	cmp	r0, r4
 8004bd6:	d007      	beq.n	8004be8 <sbrk_aligned+0x38>
 8004bd8:	1a21      	subs	r1, r4, r0
 8004bda:	4628      	mov	r0, r5
 8004bdc:	f000 f8ac 	bl	8004d38 <_sbrk_r>
 8004be0:	3001      	adds	r0, #1
 8004be2:	d101      	bne.n	8004be8 <sbrk_aligned+0x38>
 8004be4:	f04f 34ff 	mov.w	r4, #4294967295
 8004be8:	4620      	mov	r0, r4
 8004bea:	bd70      	pop	{r4, r5, r6, pc}
 8004bec:	20000b40 	.word	0x20000b40

08004bf0 <_malloc_r>:
 8004bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bf4:	1ccd      	adds	r5, r1, #3
 8004bf6:	f025 0503 	bic.w	r5, r5, #3
 8004bfa:	3508      	adds	r5, #8
 8004bfc:	2d0c      	cmp	r5, #12
 8004bfe:	bf38      	it	cc
 8004c00:	250c      	movcc	r5, #12
 8004c02:	2d00      	cmp	r5, #0
 8004c04:	4607      	mov	r7, r0
 8004c06:	db01      	blt.n	8004c0c <_malloc_r+0x1c>
 8004c08:	42a9      	cmp	r1, r5
 8004c0a:	d905      	bls.n	8004c18 <_malloc_r+0x28>
 8004c0c:	230c      	movs	r3, #12
 8004c0e:	603b      	str	r3, [r7, #0]
 8004c10:	2600      	movs	r6, #0
 8004c12:	4630      	mov	r0, r6
 8004c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c18:	4e2e      	ldr	r6, [pc, #184]	; (8004cd4 <_malloc_r+0xe4>)
 8004c1a:	f000 f89d 	bl	8004d58 <__malloc_lock>
 8004c1e:	6833      	ldr	r3, [r6, #0]
 8004c20:	461c      	mov	r4, r3
 8004c22:	bb34      	cbnz	r4, 8004c72 <_malloc_r+0x82>
 8004c24:	4629      	mov	r1, r5
 8004c26:	4638      	mov	r0, r7
 8004c28:	f7ff ffc2 	bl	8004bb0 <sbrk_aligned>
 8004c2c:	1c43      	adds	r3, r0, #1
 8004c2e:	4604      	mov	r4, r0
 8004c30:	d14d      	bne.n	8004cce <_malloc_r+0xde>
 8004c32:	6834      	ldr	r4, [r6, #0]
 8004c34:	4626      	mov	r6, r4
 8004c36:	2e00      	cmp	r6, #0
 8004c38:	d140      	bne.n	8004cbc <_malloc_r+0xcc>
 8004c3a:	6823      	ldr	r3, [r4, #0]
 8004c3c:	4631      	mov	r1, r6
 8004c3e:	4638      	mov	r0, r7
 8004c40:	eb04 0803 	add.w	r8, r4, r3
 8004c44:	f000 f878 	bl	8004d38 <_sbrk_r>
 8004c48:	4580      	cmp	r8, r0
 8004c4a:	d13a      	bne.n	8004cc2 <_malloc_r+0xd2>
 8004c4c:	6821      	ldr	r1, [r4, #0]
 8004c4e:	3503      	adds	r5, #3
 8004c50:	1a6d      	subs	r5, r5, r1
 8004c52:	f025 0503 	bic.w	r5, r5, #3
 8004c56:	3508      	adds	r5, #8
 8004c58:	2d0c      	cmp	r5, #12
 8004c5a:	bf38      	it	cc
 8004c5c:	250c      	movcc	r5, #12
 8004c5e:	4629      	mov	r1, r5
 8004c60:	4638      	mov	r0, r7
 8004c62:	f7ff ffa5 	bl	8004bb0 <sbrk_aligned>
 8004c66:	3001      	adds	r0, #1
 8004c68:	d02b      	beq.n	8004cc2 <_malloc_r+0xd2>
 8004c6a:	6823      	ldr	r3, [r4, #0]
 8004c6c:	442b      	add	r3, r5
 8004c6e:	6023      	str	r3, [r4, #0]
 8004c70:	e00e      	b.n	8004c90 <_malloc_r+0xa0>
 8004c72:	6822      	ldr	r2, [r4, #0]
 8004c74:	1b52      	subs	r2, r2, r5
 8004c76:	d41e      	bmi.n	8004cb6 <_malloc_r+0xc6>
 8004c78:	2a0b      	cmp	r2, #11
 8004c7a:	d916      	bls.n	8004caa <_malloc_r+0xba>
 8004c7c:	1961      	adds	r1, r4, r5
 8004c7e:	42a3      	cmp	r3, r4
 8004c80:	6025      	str	r5, [r4, #0]
 8004c82:	bf18      	it	ne
 8004c84:	6059      	strne	r1, [r3, #4]
 8004c86:	6863      	ldr	r3, [r4, #4]
 8004c88:	bf08      	it	eq
 8004c8a:	6031      	streq	r1, [r6, #0]
 8004c8c:	5162      	str	r2, [r4, r5]
 8004c8e:	604b      	str	r3, [r1, #4]
 8004c90:	4638      	mov	r0, r7
 8004c92:	f104 060b 	add.w	r6, r4, #11
 8004c96:	f000 f865 	bl	8004d64 <__malloc_unlock>
 8004c9a:	f026 0607 	bic.w	r6, r6, #7
 8004c9e:	1d23      	adds	r3, r4, #4
 8004ca0:	1af2      	subs	r2, r6, r3
 8004ca2:	d0b6      	beq.n	8004c12 <_malloc_r+0x22>
 8004ca4:	1b9b      	subs	r3, r3, r6
 8004ca6:	50a3      	str	r3, [r4, r2]
 8004ca8:	e7b3      	b.n	8004c12 <_malloc_r+0x22>
 8004caa:	6862      	ldr	r2, [r4, #4]
 8004cac:	42a3      	cmp	r3, r4
 8004cae:	bf0c      	ite	eq
 8004cb0:	6032      	streq	r2, [r6, #0]
 8004cb2:	605a      	strne	r2, [r3, #4]
 8004cb4:	e7ec      	b.n	8004c90 <_malloc_r+0xa0>
 8004cb6:	4623      	mov	r3, r4
 8004cb8:	6864      	ldr	r4, [r4, #4]
 8004cba:	e7b2      	b.n	8004c22 <_malloc_r+0x32>
 8004cbc:	4634      	mov	r4, r6
 8004cbe:	6876      	ldr	r6, [r6, #4]
 8004cc0:	e7b9      	b.n	8004c36 <_malloc_r+0x46>
 8004cc2:	230c      	movs	r3, #12
 8004cc4:	603b      	str	r3, [r7, #0]
 8004cc6:	4638      	mov	r0, r7
 8004cc8:	f000 f84c 	bl	8004d64 <__malloc_unlock>
 8004ccc:	e7a1      	b.n	8004c12 <_malloc_r+0x22>
 8004cce:	6025      	str	r5, [r4, #0]
 8004cd0:	e7de      	b.n	8004c90 <_malloc_r+0xa0>
 8004cd2:	bf00      	nop
 8004cd4:	20000b3c 	.word	0x20000b3c

08004cd8 <_realloc_r>:
 8004cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cdc:	4680      	mov	r8, r0
 8004cde:	4614      	mov	r4, r2
 8004ce0:	460e      	mov	r6, r1
 8004ce2:	b921      	cbnz	r1, 8004cee <_realloc_r+0x16>
 8004ce4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ce8:	4611      	mov	r1, r2
 8004cea:	f7ff bf81 	b.w	8004bf0 <_malloc_r>
 8004cee:	b92a      	cbnz	r2, 8004cfc <_realloc_r+0x24>
 8004cf0:	f7ff ff12 	bl	8004b18 <_free_r>
 8004cf4:	4625      	mov	r5, r4
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cfc:	f000 f838 	bl	8004d70 <_malloc_usable_size_r>
 8004d00:	4284      	cmp	r4, r0
 8004d02:	4607      	mov	r7, r0
 8004d04:	d802      	bhi.n	8004d0c <_realloc_r+0x34>
 8004d06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004d0a:	d812      	bhi.n	8004d32 <_realloc_r+0x5a>
 8004d0c:	4621      	mov	r1, r4
 8004d0e:	4640      	mov	r0, r8
 8004d10:	f7ff ff6e 	bl	8004bf0 <_malloc_r>
 8004d14:	4605      	mov	r5, r0
 8004d16:	2800      	cmp	r0, #0
 8004d18:	d0ed      	beq.n	8004cf6 <_realloc_r+0x1e>
 8004d1a:	42bc      	cmp	r4, r7
 8004d1c:	4622      	mov	r2, r4
 8004d1e:	4631      	mov	r1, r6
 8004d20:	bf28      	it	cs
 8004d22:	463a      	movcs	r2, r7
 8004d24:	f7ff fb2c 	bl	8004380 <memcpy>
 8004d28:	4631      	mov	r1, r6
 8004d2a:	4640      	mov	r0, r8
 8004d2c:	f7ff fef4 	bl	8004b18 <_free_r>
 8004d30:	e7e1      	b.n	8004cf6 <_realloc_r+0x1e>
 8004d32:	4635      	mov	r5, r6
 8004d34:	e7df      	b.n	8004cf6 <_realloc_r+0x1e>
	...

08004d38 <_sbrk_r>:
 8004d38:	b538      	push	{r3, r4, r5, lr}
 8004d3a:	4d06      	ldr	r5, [pc, #24]	; (8004d54 <_sbrk_r+0x1c>)
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	4604      	mov	r4, r0
 8004d40:	4608      	mov	r0, r1
 8004d42:	602b      	str	r3, [r5, #0]
 8004d44:	f7fc f924 	bl	8000f90 <_sbrk>
 8004d48:	1c43      	adds	r3, r0, #1
 8004d4a:	d102      	bne.n	8004d52 <_sbrk_r+0x1a>
 8004d4c:	682b      	ldr	r3, [r5, #0]
 8004d4e:	b103      	cbz	r3, 8004d52 <_sbrk_r+0x1a>
 8004d50:	6023      	str	r3, [r4, #0]
 8004d52:	bd38      	pop	{r3, r4, r5, pc}
 8004d54:	20000b44 	.word	0x20000b44

08004d58 <__malloc_lock>:
 8004d58:	4801      	ldr	r0, [pc, #4]	; (8004d60 <__malloc_lock+0x8>)
 8004d5a:	f000 b811 	b.w	8004d80 <__retarget_lock_acquire_recursive>
 8004d5e:	bf00      	nop
 8004d60:	20000b48 	.word	0x20000b48

08004d64 <__malloc_unlock>:
 8004d64:	4801      	ldr	r0, [pc, #4]	; (8004d6c <__malloc_unlock+0x8>)
 8004d66:	f000 b80c 	b.w	8004d82 <__retarget_lock_release_recursive>
 8004d6a:	bf00      	nop
 8004d6c:	20000b48 	.word	0x20000b48

08004d70 <_malloc_usable_size_r>:
 8004d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d74:	1f18      	subs	r0, r3, #4
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	bfbc      	itt	lt
 8004d7a:	580b      	ldrlt	r3, [r1, r0]
 8004d7c:	18c0      	addlt	r0, r0, r3
 8004d7e:	4770      	bx	lr

08004d80 <__retarget_lock_acquire_recursive>:
 8004d80:	4770      	bx	lr

08004d82 <__retarget_lock_release_recursive>:
 8004d82:	4770      	bx	lr

08004d84 <_init>:
 8004d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d86:	bf00      	nop
 8004d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d8a:	bc08      	pop	{r3}
 8004d8c:	469e      	mov	lr, r3
 8004d8e:	4770      	bx	lr

08004d90 <_fini>:
 8004d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d92:	bf00      	nop
 8004d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d96:	bc08      	pop	{r3}
 8004d98:	469e      	mov	lr, r3
 8004d9a:	4770      	bx	lr
