module mod(
    input clk,
    input rst,
    input start,
    input [31:0] A,
    input [31:0] B,
    output [31:0] RESULT,
    output done
);

wire load_temp, subtract, write_result, temp_lt_b;
wire [1:0] state;

mod_cu cu(
    .clk(clk),
    .rst(rst),
    .start(start),
    .temp_lt_b(temp_lt_b),
    .state(state),
    .load_temp(load_temp),
    .subtract(subtract),
    .write_result(write_result),
    .done(done)
);

mod_dp dp(
    .clk(clk),
    .A(A),
    .B(B),
    .load_temp(load_temp),
    .subtract(subtract),
    .write_result(write_result),
    .RESULT(RESULT),
    .temp_lt_b(temp_lt_b)
);

endmodule
