// Seed: 2537033962
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1] = 1'b0;
  assign id_3[1] = 1;
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 ();
  wire id_2;
  wire id_4 = id_4;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  wire id_5 = id_1;
endmodule
module module_2 (
    input supply0 id_0
);
  wire id_2;
  tri0 id_3;
  assign id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  static integer id_5 = id_3;
endmodule
