FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copied from the kernel sources:
 *
 * Copyright IBM Corp. 1999, 2009
 *
 * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>
 */

#ifndef __TOOLS_LINUX_ASM_BARRIER_H
#define __TOOLS_LINUX_ASM_BARRIER_H

/*
 * Force strict CPU ordering.
/* bench 6550.6.0 6466f78703f1 */
/* bench 6550.6.1 9c7e3f09c0d7 */
/* bench 6550.6.2 200021d8ece3 */
/* bench 6550.6.3 11ba4f6a2b09 */
/* bench 6550.6.4 6f3fbc699cc1 */
/* bench 6550.6.5 a2fa5ce4cb35 */
/* bench 6550.6.6 923ff800de17 */
/* bench 6550.6.7 12414b5d1cca */
/* bench 6550.6.8 beb71ec55005 */
/* bench 8540.8.0 2ca1a872aef0 */
/* bench 8540.8.1 61b2121ae233 */
/* bench 8540.8.2 7375805ac0b5 */
/* bench 8540.8.3 18269f8fd09e */
/* bench 8540.8.4 b146bf4cad76 */
/* bench 8540.8.5 70af2e7c161e */
/* bench 8540.8.6 2308a0c389f0 */
/* bench 8540.8.7 3d545f37fa7e */
/* bench 8540.8.8 ffc1e6d38ce0 */
/* Fast-BCR without checkpoint synchronization */
#define __ASM_BARRIER "bcr 14,0\n"
#else
#define __ASM_BARRIER "bcr 15,0\n"
#endif

#define mb() do {  asm volatile(__ASM_BARRIER : : : "memory"); } while (0)

#define rmb()				mb()
#define wmb()				mb()

#define smp_store_release(p, v)			\
do {						\
	barrier();				\
	WRITE_ONCE(*p, v);			\
} while (0)

#define smp_load_acquire(p)			\
({						\
	typeof(*p) ___p1 = READ_ONCE(*p);	\
	barrier();				\
	___p1;					\
})

#endif /* __TOOLS_LIB_ASM_BARRIER_H */
