Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug 30 17:23:35 2023
| Host         : LT155977 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   791 |
|    Minimum number of control sets                        |   791 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2094 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   791 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |   182 |
| >= 6 to < 8        |    36 |
| >= 8 to < 10       |    90 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    53 |
| >= 14 to < 16      |    40 |
| >= 16              |   312 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2937 |          867 |
| No           | No                    | Yes                    |              19 |            8 |
| No           | Yes                   | No                     |            1829 |          696 |
| Yes          | No                    | No                     |            5858 |         1551 |
| Yes          | No                    | Yes                    |              20 |            4 |
| Yes          | Yes                   | No                     |            4779 |         1496 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                            |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/Clk_En_I_2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/loop_Bit                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/fit_timer_0/U0/Using_SRL16s.SRL16s[6].Divide_I/Clk_En_I_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/Clk_En_I_4                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/fit_timer_0/U0/Using_SRL16s.SRL16s[4].Divide_I/Clk_En_I_3                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/Clk_En_I_5                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                              | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/rgb2dvi_1/U0/LockLostReset/aRst_int                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/reset                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                            |                1 |              3 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m09_couplers/m09_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                                                                            | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/rst_ps7_0_fclk1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                                                                            | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                  | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                       | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[5].w_issuing_cnt_reg[43][0]                                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                           | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                  |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[7].w_issuing_cnt_reg[59][0]                                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[6].w_issuing_cnt_reg[51][0]                                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_master_slots[4].w_issuing_cnt_reg[35][0]                                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                      | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]                                                                | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[59][0]                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[9]_i_1_n_0                                                                 |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                               | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                              | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                            | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                       |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Audio/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[7].r_issuing_cnt_reg[58][0]                                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[42][0]                                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                        | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                         | system_i/Video/axi_dynclk/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[26][0]                                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Arduino/arduino_intr_en_pins_2_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | system_i/Arduino/arduino_intr_en_pins_2_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                               | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                                                 | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                           | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                 | system_i/User/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                               | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                              | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_0[0]                                                                                            | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/user_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                 | system_i/User/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                               | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv[0]                                                                                              | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[43][0]                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                 | system_i/User/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                               | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19][0]                                                                            | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Arduino/arduino_intr_en_pins_2_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Arduino/arduino_intr_en_pins_2_3/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_2[0]                                                                                      | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_3[0]                                                                                      | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                                                                                      | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_1[0]                                                                                      | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                       | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                     | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                       | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                                                                            | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                       | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | system_i/User/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[3][0]                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/btns_gpio/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/leds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                             | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                       | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Video/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                     | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[27][0]                                                                            | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                               | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                          | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                  |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |              5 |         1.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/user_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | system_i/User/user_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                            | system_i/Audio/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |              5 |         1.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                                                                                                                           | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg_0[0]                                                                                                                                                                                  | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                  | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                            |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/rgbleds_gpio/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/rst_ps7_0_fclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | system_i/rst_ps7_0_fclk1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | system_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Audio/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                            |                3 |              6 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                          | system_i/Video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                          | system_i/Video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                 | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                            |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                   |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                      | system_i/Video/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg_0                                                                                            | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg                                                                                                         |                3 |              7 |         2.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_13[0]                                                                                                                                                                | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                         | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                          | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                            | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                   | system_i/Video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                               | system_i/User/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]            | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                              |                2 |              8 |         4.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                        | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                       | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | system_i/User/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                        | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                           | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                           | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                           | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                           | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                               | system_i/User/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                           | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                     | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                    | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                    | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                    | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                               | system_i/User/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Arduino/arduino_intr_en_pins_2_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                           | system_i/Arduino/arduino_intr_en_pins_2_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                   | system_i/Video/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                             | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                             | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/user_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | system_i/User/user_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                           | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                5 |              9 |         1.80 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rready[0][0]                                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |              9 |         2.25 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |              9 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                               | system_i/User/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                               | system_i/User/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                               | system_i/User/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                               | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |              9 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |              9 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en__0                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                3 |             10 |         3.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en__0                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                          |                3 |             11 |         3.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                |                5 |             11 |         2.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/user_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                  |                5 |             11 |         2.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/user_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                    | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                5 |             12 |         2.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                         |                6 |             12 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                     | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                             | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |             12 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                            | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count060_out                                                                                                                                                                                           | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                         | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp52_in                                                                                                                                                                                                | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                3 |             13 |         4.33 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                5 |             13 |         2.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                    | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Arduino/arduino_no_intr_pins/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |                6 |             14 |         2.33 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                        | system_i/Video/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                          |                5 |             14 |         2.80 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                    | system_i/Video/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                                          |                7 |             14 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                   |                6 |             14 |         2.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                5 |             15 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                7 |             15 |         2.14 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             15 |         1.88 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]            | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                2 |             16 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                5 |             16 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                  | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                7 |             16 |         2.29 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                   | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                4 |             17 |         4.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                5 |             17 |         3.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                |                7 |             17 |         2.43 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                3 |             17 |         5.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                5 |             17 |         3.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                4 |             17 |         4.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                5 |             17 |         3.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                3 |             17 |         5.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                4 |             17 |         4.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                5 |             17 |         3.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                4 |             17 |         4.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                           | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                4 |             17 |         4.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                3 |             17 |         5.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                4 |             17 |         4.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                           | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                6 |             17 |         2.83 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                6 |             17 |         2.83 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |                4 |             17 |         4.25 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                4 |             18 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |               12 |             18 |         1.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/user_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | system_i/User/user_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                4 |             19 |         4.75 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                |                7 |             19 |         2.71 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |                6 |             20 |         3.33 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                          |                7 |             20 |         2.86 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/fifo_tx_l_wr_en_reg                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_l/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_fifo_tx_r/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/fifo_tx_r_wr_en_reg                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | system_i/Video/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |                6 |             21 |         3.50 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                              |                6 |             21 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Arduino/arduino_intr_en_pins_2_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | system_i/Arduino/arduino_intr_en_pins_2_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                           |                4 |             21 |         5.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                4 |             21 |         5.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | system_i/User/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             22 |         2.44 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             22 |         2.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             22 |         2.75 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             22 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             22 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                     |                5 |             22 |         4.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             22 |         2.44 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             22 |         2.75 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               18 |             22 |         1.22 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             22 |         2.44 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                            | system_i/Video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                   |                6 |             23 |         3.83 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                |               10 |             23 |         2.30 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Arduino/arduino_no_intr_pins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_16[0]                                                                                                                                                                | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/clk_cntr_reg[4][0]                                                                                                                                                                                | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               11 |             24 |         2.18 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                               | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                                                                                                                        | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                               | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                               | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               14 |             24 |         1.71 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_351[0]                                                                                                                                                               | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               15 |             24 |         1.60 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                      | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                                                                                                                            | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               17 |             24 |         1.41 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_14[0]                                                                                                                                                                | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               13 |             24 |         1.85 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               11 |             24 |         2.18 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_15[0]                                                                                                                                                                | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                                                                                                                        | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_17[0]                                                                                                                                                                | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               17 |             25 |         1.47 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                          | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             26 |         2.17 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             26 |         2.89 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_4[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                              |                                                                                                                                                                                                                                                                               |               14 |             26 |         1.86 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_12[0]                                                                                                                                                                | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                9 |             26 |         2.89 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               10 |             26 |         2.60 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               16 |             26 |         1.62 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               14 |             26 |         1.86 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                   |               10 |             26 |         2.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             26 |         2.89 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                 | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             28 |         3.11 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             28 |         3.11 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_dynclk/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                              |               10 |             31 |         3.10 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                      |               12 |             31 |         2.58 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | system_i/User/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |               32 |             32 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                  | system_i/Video/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                    |               21 |             32 |         1.52 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                     |               18 |             32 |         1.78 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                            |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                               |               21 |             32 |         1.52 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                            | system_i/Video/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                      | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                     | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                 | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                        | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                        | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                |                7 |             32 |         4.57 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | system_i/Audio/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1[0]                                                                                                                                   | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                             | system_i/User/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                          | system_i/User/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                       | system_i/User/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                          | system_i/User/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                        | system_i/User/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                             | system_i/User/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                       | system_i/User/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | system_i/User/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |               32 |             32 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                        | system_i/User/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                          | system_i/User/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                             | system_i/User/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                        | system_i/User/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                       | system_i/User/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | system_i/User/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |               32 |             32 |         1.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                     |               12 |             33 |         2.75 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |               10 |             33 |         3.30 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                            |                                                                                                                                                                                                                                                                               |               13 |             34 |         2.62 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                   | system_i/Video/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                         |                9 |             34 |         3.78 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               13 |             35 |         2.69 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               12 |             35 |         2.92 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Video/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                 |                9 |             35 |         3.89 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             37 |         6.17 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             37 |         6.17 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             37 |         5.29 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                  |               14 |             38 |         2.71 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                       | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                              |               11 |             38 |         3.45 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                           |                                                                                                                                                                                                                                                                               |               13 |             38 |         2.92 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_2[0]                                                        | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                              |               11 |             38 |         3.45 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/switches_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                       |               10 |             38 |         3.80 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/User/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                           |               14 |             40 |         2.86 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Arduino/arduino_intr_en_pins_2_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                         |               13 |             40 |         3.08 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                        | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             42 |         4.67 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                 |                6 |             43 |         7.17 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             45 |         4.09 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m14_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             45 |         4.09 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             45 |         3.46 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |               11 |             46 |         4.18 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             46 |         2.88 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             46 |         5.11 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             46 |         4.60 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |               12 |             47 |         3.92 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             47 |         4.70 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             47 |         4.70 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                               |               14 |             47 |         3.36 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             47 |         4.70 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             47 |         4.27 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             48 |         4.36 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/Audio/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             48 |         4.80 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             48 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             48 |         3.69 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                               | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |               12 |             48 |         4.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             48 |         4.36 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             48 |         3.43 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             48 |         4.80 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             48 |         4.80 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             48 |         6.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             48 |         3.69 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |               15 |             48 |         3.20 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/i02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             48 |         5.33 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             48 |         4.36 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             48 |         6.00 |
|  system_i/ps7_0/inst/FCLK_CLK0          | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                | system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                         |               14 |             48 |         3.43 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                              | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                            |               10 |             50 |         5.00 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                 |               12 |             52 |         4.33 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |               27 |             60 |         2.22 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                              |                                                                                                                                                                                                                                                                               |               25 |             98 |         3.92 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               58 |            100 |         1.72 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                      |               28 |            115 |         4.11 |
|  system_i/ps7_0/inst/FCLK_CLK1          | system_i/Video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                              | system_i/Video/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                |               30 |            141 |         4.70 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    | system_i/Video/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                  |               29 |            145 |         5.00 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                              | system_i/Video/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               36 |            173 |         4.81 |
|  system_i/ps7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |              115 |            346 |         3.01 |
|  system_i/Video/axi_dynclk/U0/PXL_CLK_O |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |              308 |           1135 |         3.69 |
|  system_i/ps7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |              448 |           1467 |         3.27 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


