///Register `_0INT_ENA1` reader
pub type R = crate::R<_0INT_ENA1_SPEC>;
///Register `_0INT_ENA1` writer
pub type W = crate::W<_0INT_ENA1_SPEC>;
///Field `FRHOST_BIT0_INT_ENA1` reader -
pub type FRHOST_BIT0_INT_ENA1_R = crate::BitReader;
///Field `FRHOST_BIT0_INT_ENA1` writer -
pub type FRHOST_BIT0_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FRHOST_BIT1_INT_ENA1` reader -
pub type FRHOST_BIT1_INT_ENA1_R = crate::BitReader;
///Field `FRHOST_BIT1_INT_ENA1` writer -
pub type FRHOST_BIT1_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FRHOST_BIT2_INT_ENA1` reader -
pub type FRHOST_BIT2_INT_ENA1_R = crate::BitReader;
///Field `FRHOST_BIT2_INT_ENA1` writer -
pub type FRHOST_BIT2_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FRHOST_BIT3_INT_ENA1` reader -
pub type FRHOST_BIT3_INT_ENA1_R = crate::BitReader;
///Field `FRHOST_BIT3_INT_ENA1` writer -
pub type FRHOST_BIT3_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FRHOST_BIT4_INT_ENA1` reader -
pub type FRHOST_BIT4_INT_ENA1_R = crate::BitReader;
///Field `FRHOST_BIT4_INT_ENA1` writer -
pub type FRHOST_BIT4_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FRHOST_BIT5_INT_ENA1` reader -
pub type FRHOST_BIT5_INT_ENA1_R = crate::BitReader;
///Field `FRHOST_BIT5_INT_ENA1` writer -
pub type FRHOST_BIT5_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FRHOST_BIT6_INT_ENA1` reader -
pub type FRHOST_BIT6_INT_ENA1_R = crate::BitReader;
///Field `FRHOST_BIT6_INT_ENA1` writer -
pub type FRHOST_BIT6_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FRHOST_BIT7_INT_ENA1` reader -
pub type FRHOST_BIT7_INT_ENA1_R = crate::BitReader;
///Field `FRHOST_BIT7_INT_ENA1` writer -
pub type FRHOST_BIT7_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_RX_START_INT_ENA1` reader -
pub type SLC0_RX_START_INT_ENA1_R = crate::BitReader;
///Field `SLC0_RX_START_INT_ENA1` writer -
pub type SLC0_RX_START_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TX_START_INT_ENA1` reader -
pub type SLC0_TX_START_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TX_START_INT_ENA1` writer -
pub type SLC0_TX_START_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_RX_UDF_INT_ENA1` reader -
pub type SLC0_RX_UDF_INT_ENA1_R = crate::BitReader;
///Field `SLC0_RX_UDF_INT_ENA1` writer -
pub type SLC0_RX_UDF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TX_OVF_INT_ENA1` reader -
pub type SLC0_TX_OVF_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TX_OVF_INT_ENA1` writer -
pub type SLC0_TX_OVF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TOKEN0_1TO0_INT_ENA1` reader -
pub type SLC0_TOKEN0_1TO0_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TOKEN0_1TO0_INT_ENA1` writer -
pub type SLC0_TOKEN0_1TO0_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TOKEN1_1TO0_INT_ENA1` reader -
pub type SLC0_TOKEN1_1TO0_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TOKEN1_1TO0_INT_ENA1` writer -
pub type SLC0_TOKEN1_1TO0_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TX_DONE_INT_ENA1` reader -
pub type SLC0_TX_DONE_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TX_DONE_INT_ENA1` writer -
pub type SLC0_TX_DONE_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TX_SUC_EOF_INT_ENA1` reader -
pub type SLC0_TX_SUC_EOF_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TX_SUC_EOF_INT_ENA1` writer -
pub type SLC0_TX_SUC_EOF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_RX_DONE_INT_ENA1` reader -
pub type SLC0_RX_DONE_INT_ENA1_R = crate::BitReader;
///Field `SLC0_RX_DONE_INT_ENA1` writer -
pub type SLC0_RX_DONE_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_RX_EOF_INT_ENA1` reader -
pub type SLC0_RX_EOF_INT_ENA1_R = crate::BitReader;
///Field `SLC0_RX_EOF_INT_ENA1` writer -
pub type SLC0_RX_EOF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TOHOST_INT_ENA1` reader -
pub type SLC0_TOHOST_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TOHOST_INT_ENA1` writer -
pub type SLC0_TOHOST_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TX_DSCR_ERR_INT_ENA1` reader -
pub type SLC0_TX_DSCR_ERR_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TX_DSCR_ERR_INT_ENA1` writer -
pub type SLC0_TX_DSCR_ERR_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_RX_DSCR_ERR_INT_ENA1` reader -
pub type SLC0_RX_DSCR_ERR_INT_ENA1_R = crate::BitReader;
///Field `SLC0_RX_DSCR_ERR_INT_ENA1` writer -
pub type SLC0_RX_DSCR_ERR_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TX_DSCR_EMPTY_INT_ENA1` reader -
pub type SLC0_TX_DSCR_EMPTY_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TX_DSCR_EMPTY_INT_ENA1` writer -
pub type SLC0_TX_DSCR_EMPTY_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_HOST_RD_ACK_INT_ENA1` reader -
pub type SLC0_HOST_RD_ACK_INT_ENA1_R = crate::BitReader;
///Field `SLC0_HOST_RD_ACK_INT_ENA1` writer -
pub type SLC0_HOST_RD_ACK_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_WR_RETRY_DONE_INT_ENA1` reader -
pub type SLC0_WR_RETRY_DONE_INT_ENA1_R = crate::BitReader;
///Field `SLC0_WR_RETRY_DONE_INT_ENA1` writer -
pub type SLC0_WR_RETRY_DONE_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_TX_ERR_EOF_INT_ENA1` reader -
pub type SLC0_TX_ERR_EOF_INT_ENA1_R = crate::BitReader;
///Field `SLC0_TX_ERR_EOF_INT_ENA1` writer -
pub type SLC0_TX_ERR_EOF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CMD_DTC_INT_ENA1` reader -
pub type CMD_DTC_INT_ENA1_R = crate::BitReader;
///Field `CMD_DTC_INT_ENA1` writer -
pub type CMD_DTC_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SLC0_RX_QUICK_EOF_INT_ENA1` reader -
pub type SLC0_RX_QUICK_EOF_INT_ENA1_R = crate::BitReader;
///Field `SLC0_RX_QUICK_EOF_INT_ENA1` writer -
pub type SLC0_RX_QUICK_EOF_INT_ENA1_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0
    #[inline(always)]
    pub fn frhost_bit0_int_ena1(&self) -> FRHOST_BIT0_INT_ENA1_R {
        FRHOST_BIT0_INT_ENA1_R::new((self.bits & 1) != 0)
    }
    ///Bit 1
    #[inline(always)]
    pub fn frhost_bit1_int_ena1(&self) -> FRHOST_BIT1_INT_ENA1_R {
        FRHOST_BIT1_INT_ENA1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2
    #[inline(always)]
    pub fn frhost_bit2_int_ena1(&self) -> FRHOST_BIT2_INT_ENA1_R {
        FRHOST_BIT2_INT_ENA1_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3
    #[inline(always)]
    pub fn frhost_bit3_int_ena1(&self) -> FRHOST_BIT3_INT_ENA1_R {
        FRHOST_BIT3_INT_ENA1_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4
    #[inline(always)]
    pub fn frhost_bit4_int_ena1(&self) -> FRHOST_BIT4_INT_ENA1_R {
        FRHOST_BIT4_INT_ENA1_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5
    #[inline(always)]
    pub fn frhost_bit5_int_ena1(&self) -> FRHOST_BIT5_INT_ENA1_R {
        FRHOST_BIT5_INT_ENA1_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6
    #[inline(always)]
    pub fn frhost_bit6_int_ena1(&self) -> FRHOST_BIT6_INT_ENA1_R {
        FRHOST_BIT6_INT_ENA1_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7
    #[inline(always)]
    pub fn frhost_bit7_int_ena1(&self) -> FRHOST_BIT7_INT_ENA1_R {
        FRHOST_BIT7_INT_ENA1_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8
    #[inline(always)]
    pub fn slc0_rx_start_int_ena1(&self) -> SLC0_RX_START_INT_ENA1_R {
        SLC0_RX_START_INT_ENA1_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9
    #[inline(always)]
    pub fn slc0_tx_start_int_ena1(&self) -> SLC0_TX_START_INT_ENA1_R {
        SLC0_TX_START_INT_ENA1_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10
    #[inline(always)]
    pub fn slc0_rx_udf_int_ena1(&self) -> SLC0_RX_UDF_INT_ENA1_R {
        SLC0_RX_UDF_INT_ENA1_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11
    #[inline(always)]
    pub fn slc0_tx_ovf_int_ena1(&self) -> SLC0_TX_OVF_INT_ENA1_R {
        SLC0_TX_OVF_INT_ENA1_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12
    #[inline(always)]
    pub fn slc0_token0_1to0_int_ena1(&self) -> SLC0_TOKEN0_1TO0_INT_ENA1_R {
        SLC0_TOKEN0_1TO0_INT_ENA1_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13
    #[inline(always)]
    pub fn slc0_token1_1to0_int_ena1(&self) -> SLC0_TOKEN1_1TO0_INT_ENA1_R {
        SLC0_TOKEN1_1TO0_INT_ENA1_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14
    #[inline(always)]
    pub fn slc0_tx_done_int_ena1(&self) -> SLC0_TX_DONE_INT_ENA1_R {
        SLC0_TX_DONE_INT_ENA1_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15
    #[inline(always)]
    pub fn slc0_tx_suc_eof_int_ena1(&self) -> SLC0_TX_SUC_EOF_INT_ENA1_R {
        SLC0_TX_SUC_EOF_INT_ENA1_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16
    #[inline(always)]
    pub fn slc0_rx_done_int_ena1(&self) -> SLC0_RX_DONE_INT_ENA1_R {
        SLC0_RX_DONE_INT_ENA1_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17
    #[inline(always)]
    pub fn slc0_rx_eof_int_ena1(&self) -> SLC0_RX_EOF_INT_ENA1_R {
        SLC0_RX_EOF_INT_ENA1_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18
    #[inline(always)]
    pub fn slc0_tohost_int_ena1(&self) -> SLC0_TOHOST_INT_ENA1_R {
        SLC0_TOHOST_INT_ENA1_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19
    #[inline(always)]
    pub fn slc0_tx_dscr_err_int_ena1(&self) -> SLC0_TX_DSCR_ERR_INT_ENA1_R {
        SLC0_TX_DSCR_ERR_INT_ENA1_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20
    #[inline(always)]
    pub fn slc0_rx_dscr_err_int_ena1(&self) -> SLC0_RX_DSCR_ERR_INT_ENA1_R {
        SLC0_RX_DSCR_ERR_INT_ENA1_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21
    #[inline(always)]
    pub fn slc0_tx_dscr_empty_int_ena1(&self) -> SLC0_TX_DSCR_EMPTY_INT_ENA1_R {
        SLC0_TX_DSCR_EMPTY_INT_ENA1_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22
    #[inline(always)]
    pub fn slc0_host_rd_ack_int_ena1(&self) -> SLC0_HOST_RD_ACK_INT_ENA1_R {
        SLC0_HOST_RD_ACK_INT_ENA1_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23
    #[inline(always)]
    pub fn slc0_wr_retry_done_int_ena1(&self) -> SLC0_WR_RETRY_DONE_INT_ENA1_R {
        SLC0_WR_RETRY_DONE_INT_ENA1_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24
    #[inline(always)]
    pub fn slc0_tx_err_eof_int_ena1(&self) -> SLC0_TX_ERR_EOF_INT_ENA1_R {
        SLC0_TX_ERR_EOF_INT_ENA1_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25
    #[inline(always)]
    pub fn cmd_dtc_int_ena1(&self) -> CMD_DTC_INT_ENA1_R {
        CMD_DTC_INT_ENA1_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26
    #[inline(always)]
    pub fn slc0_rx_quick_eof_int_ena1(&self) -> SLC0_RX_QUICK_EOF_INT_ENA1_R {
        SLC0_RX_QUICK_EOF_INT_ENA1_R::new(((self.bits >> 26) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("_0INT_ENA1")
            .field("frhost_bit0_int_ena1", &self.frhost_bit0_int_ena1())
            .field("frhost_bit1_int_ena1", &self.frhost_bit1_int_ena1())
            .field("frhost_bit2_int_ena1", &self.frhost_bit2_int_ena1())
            .field("frhost_bit3_int_ena1", &self.frhost_bit3_int_ena1())
            .field("frhost_bit4_int_ena1", &self.frhost_bit4_int_ena1())
            .field("frhost_bit5_int_ena1", &self.frhost_bit5_int_ena1())
            .field("frhost_bit6_int_ena1", &self.frhost_bit6_int_ena1())
            .field("frhost_bit7_int_ena1", &self.frhost_bit7_int_ena1())
            .field("slc0_rx_start_int_ena1", &self.slc0_rx_start_int_ena1())
            .field("slc0_tx_start_int_ena1", &self.slc0_tx_start_int_ena1())
            .field("slc0_rx_udf_int_ena1", &self.slc0_rx_udf_int_ena1())
            .field("slc0_tx_ovf_int_ena1", &self.slc0_tx_ovf_int_ena1())
            .field(
                "slc0_token0_1to0_int_ena1",
                &self.slc0_token0_1to0_int_ena1(),
            )
            .field(
                "slc0_token1_1to0_int_ena1",
                &self.slc0_token1_1to0_int_ena1(),
            )
            .field("slc0_tx_done_int_ena1", &self.slc0_tx_done_int_ena1())
            .field("slc0_tx_suc_eof_int_ena1", &self.slc0_tx_suc_eof_int_ena1())
            .field("slc0_rx_done_int_ena1", &self.slc0_rx_done_int_ena1())
            .field("slc0_rx_eof_int_ena1", &self.slc0_rx_eof_int_ena1())
            .field("slc0_tohost_int_ena1", &self.slc0_tohost_int_ena1())
            .field(
                "slc0_tx_dscr_err_int_ena1",
                &self.slc0_tx_dscr_err_int_ena1(),
            )
            .field(
                "slc0_rx_dscr_err_int_ena1",
                &self.slc0_rx_dscr_err_int_ena1(),
            )
            .field(
                "slc0_tx_dscr_empty_int_ena1",
                &self.slc0_tx_dscr_empty_int_ena1(),
            )
            .field(
                "slc0_host_rd_ack_int_ena1",
                &self.slc0_host_rd_ack_int_ena1(),
            )
            .field(
                "slc0_wr_retry_done_int_ena1",
                &self.slc0_wr_retry_done_int_ena1(),
            )
            .field("slc0_tx_err_eof_int_ena1", &self.slc0_tx_err_eof_int_ena1())
            .field("cmd_dtc_int_ena1", &self.cmd_dtc_int_ena1())
            .field(
                "slc0_rx_quick_eof_int_ena1",
                &self.slc0_rx_quick_eof_int_ena1(),
            )
            .finish()
    }
}
impl W {
    ///Bit 0
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit0_int_ena1(&mut self) -> FRHOST_BIT0_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT0_INT_ENA1_W::new(self, 0)
    }
    ///Bit 1
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit1_int_ena1(&mut self) -> FRHOST_BIT1_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT1_INT_ENA1_W::new(self, 1)
    }
    ///Bit 2
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit2_int_ena1(&mut self) -> FRHOST_BIT2_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT2_INT_ENA1_W::new(self, 2)
    }
    ///Bit 3
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit3_int_ena1(&mut self) -> FRHOST_BIT3_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT3_INT_ENA1_W::new(self, 3)
    }
    ///Bit 4
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit4_int_ena1(&mut self) -> FRHOST_BIT4_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT4_INT_ENA1_W::new(self, 4)
    }
    ///Bit 5
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit5_int_ena1(&mut self) -> FRHOST_BIT5_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT5_INT_ENA1_W::new(self, 5)
    }
    ///Bit 6
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit6_int_ena1(&mut self) -> FRHOST_BIT6_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT6_INT_ENA1_W::new(self, 6)
    }
    ///Bit 7
    #[inline(always)]
    #[must_use]
    pub fn frhost_bit7_int_ena1(&mut self) -> FRHOST_BIT7_INT_ENA1_W<_0INT_ENA1_SPEC> {
        FRHOST_BIT7_INT_ENA1_W::new(self, 7)
    }
    ///Bit 8
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_start_int_ena1(&mut self) -> SLC0_RX_START_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_START_INT_ENA1_W::new(self, 8)
    }
    ///Bit 9
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_start_int_ena1(&mut self) -> SLC0_TX_START_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_START_INT_ENA1_W::new(self, 9)
    }
    ///Bit 10
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_udf_int_ena1(&mut self) -> SLC0_RX_UDF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_UDF_INT_ENA1_W::new(self, 10)
    }
    ///Bit 11
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_ovf_int_ena1(&mut self) -> SLC0_TX_OVF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_OVF_INT_ENA1_W::new(self, 11)
    }
    ///Bit 12
    #[inline(always)]
    #[must_use]
    pub fn slc0_token0_1to0_int_ena1(&mut self) -> SLC0_TOKEN0_1TO0_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TOKEN0_1TO0_INT_ENA1_W::new(self, 12)
    }
    ///Bit 13
    #[inline(always)]
    #[must_use]
    pub fn slc0_token1_1to0_int_ena1(&mut self) -> SLC0_TOKEN1_1TO0_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TOKEN1_1TO0_INT_ENA1_W::new(self, 13)
    }
    ///Bit 14
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_done_int_ena1(&mut self) -> SLC0_TX_DONE_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_DONE_INT_ENA1_W::new(self, 14)
    }
    ///Bit 15
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_suc_eof_int_ena1(&mut self) -> SLC0_TX_SUC_EOF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_SUC_EOF_INT_ENA1_W::new(self, 15)
    }
    ///Bit 16
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_done_int_ena1(&mut self) -> SLC0_RX_DONE_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_DONE_INT_ENA1_W::new(self, 16)
    }
    ///Bit 17
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_eof_int_ena1(&mut self) -> SLC0_RX_EOF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_EOF_INT_ENA1_W::new(self, 17)
    }
    ///Bit 18
    #[inline(always)]
    #[must_use]
    pub fn slc0_tohost_int_ena1(&mut self) -> SLC0_TOHOST_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TOHOST_INT_ENA1_W::new(self, 18)
    }
    ///Bit 19
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_dscr_err_int_ena1(&mut self) -> SLC0_TX_DSCR_ERR_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_DSCR_ERR_INT_ENA1_W::new(self, 19)
    }
    ///Bit 20
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_dscr_err_int_ena1(&mut self) -> SLC0_RX_DSCR_ERR_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_DSCR_ERR_INT_ENA1_W::new(self, 20)
    }
    ///Bit 21
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_dscr_empty_int_ena1(
        &mut self,
    ) -> SLC0_TX_DSCR_EMPTY_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_DSCR_EMPTY_INT_ENA1_W::new(self, 21)
    }
    ///Bit 22
    #[inline(always)]
    #[must_use]
    pub fn slc0_host_rd_ack_int_ena1(&mut self) -> SLC0_HOST_RD_ACK_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_HOST_RD_ACK_INT_ENA1_W::new(self, 22)
    }
    ///Bit 23
    #[inline(always)]
    #[must_use]
    pub fn slc0_wr_retry_done_int_ena1(
        &mut self,
    ) -> SLC0_WR_RETRY_DONE_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_WR_RETRY_DONE_INT_ENA1_W::new(self, 23)
    }
    ///Bit 24
    #[inline(always)]
    #[must_use]
    pub fn slc0_tx_err_eof_int_ena1(&mut self) -> SLC0_TX_ERR_EOF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_TX_ERR_EOF_INT_ENA1_W::new(self, 24)
    }
    ///Bit 25
    #[inline(always)]
    #[must_use]
    pub fn cmd_dtc_int_ena1(&mut self) -> CMD_DTC_INT_ENA1_W<_0INT_ENA1_SPEC> {
        CMD_DTC_INT_ENA1_W::new(self, 25)
    }
    ///Bit 26
    #[inline(always)]
    #[must_use]
    pub fn slc0_rx_quick_eof_int_ena1(&mut self) -> SLC0_RX_QUICK_EOF_INT_ENA1_W<_0INT_ENA1_SPEC> {
        SLC0_RX_QUICK_EOF_INT_ENA1_W::new(self, 26)
    }
}
/**

You can [`read`](crate::generic::Reg::read) this register and get [`_0int_ena1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`_0int_ena1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct _0INT_ENA1_SPEC;
impl crate::RegisterSpec for _0INT_ENA1_SPEC {
    type Ux = u32;
}
///`read()` method returns [`_0int_ena1::R`](R) reader structure
impl crate::Readable for _0INT_ENA1_SPEC {}
///`write(|w| ..)` method takes [`_0int_ena1::W`](W) writer structure
impl crate::Writable for _0INT_ENA1_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets _0INT_ENA1 to value 0
impl crate::Resettable for _0INT_ENA1_SPEC {
    const RESET_VALUE: u32 = 0;
}
