// Seed: 3921913389
module module_0 (
    input id_0,
    output logic id_1
    , id_3,
    output id_2
);
  assign id_1 = id_3 ? id_0[1] : id_3;
endmodule
