

================================================================
== Vivado HLS Report for 'pad_16_8_s'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2337|     2337| 23.370 us | 23.370 us |  2337|  2337|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     2336|     2336|       146|          -|          -|    16|    no    |
        | + Loop 1.1      |      144|      144|        18|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |       16|       16|         2|          -|          -|     8|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    157|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      64|    217|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln25_2_fu_174_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln25_3_fu_187_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln25_5_fu_201_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln25_6_fu_226_p2  |     +    |      0|  0|  13|          12|          12|
    |add_ln25_7_fu_232_p2  |     +    |      0|  0|  13|          12|          12|
    |add_ln25_fu_132_p2    |     +    |      0|  0|  15|           9|           9|
    |m_fu_102_p2           |     +    |      0|  0|  15|           5|           1|
    |x_fu_144_p2           |     +    |      0|  0|  13|           4|           1|
    |y_fu_164_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln22_fu_96_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln23_fu_138_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_158_p2   |   icmp   |      0|  0|  11|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 157|          89|          82|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |m_0_reg_63  |   9|          2|    5|         10|
    |x_0_reg_74  |   9|          2|    4|          8|
    |y_0_reg_85  |   9|          2|    4|          8|
    +------------+----+-----------+-----+-----------+
    |Total       |  60|         12|   14|         32|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln25_7_reg_290  |  12|   0|   12|          0|
    |add_ln25_reg_254    |   8|   0|    9|          1|
    |ap_CS_fsm           |   5|   0|    5|          0|
    |m_0_reg_63          |   5|   0|    5|          0|
    |m_reg_244           |   5|   0|    5|          0|
    |x_0_reg_74          |   4|   0|    4|          0|
    |x_reg_262           |   4|   0|    4|          0|
    |y_0_reg_85          |   4|   0|    4|          0|
    |y_reg_280           |   4|   0|    4|          0|
    |zext_ln23_reg_267   |   4|   0|   12|          8|
    |zext_ln24_reg_272   |   4|   0|   12|          8|
    |zext_ln25_reg_249   |   5|   0|    9|          4|
    +--------------------+----+----+-----+-----------+
    |Total               |  64|   0|   85|         21|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  pad<16, 8>  | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

