// Seed: 856104073
module module_0 #(
    parameter id_7 = 32'd61
) (
    input tri id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply0 module_0
);
  wire id_5;
  wire id_6;
  wire _id_7;
  ;
  wire [id_7 : 1] id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd52,
    parameter id_6  = 32'd49
) (
    output tri id_0,
    output wand id_1,
    output supply1 id_2,
    output uwire id_3,
    input tri id_4,
    output supply0 id_5,
    input supply1 _id_6,
    input wire id_7
);
  logic \id_9 ;
  ;
  wire  id_10;
  wire  _id_11;
  logic id_12;
  ;
  logic [id_11 : id_6] id_13;
  parameter id_14 = -1;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_7,
      id_7
  );
  assign modCall_1.id_1 = 0;
  logic [1 : -1] id_15;
  logic id_16;
  assign id_13 = 1;
  wire id_17;
endmodule
