{"title":"CLAC â€” Clear AC Flag in EFLAGS Register","fields":[{"name":"Instruction Modes","value":"`NP 0F 01 CA CLAC`"},{"name":"Description","value":"Clears the AC flag bit in EFLAGS register. This disables any alignment checking of user-mode data accesses. If the SMAP bit is set in the CR4 register, this disallows explicit supervisor-mode data accesses to user-mode pages."},{"name":"\u200b","value":"This instruction's operation is the same in non-64-bit modes and 64-bit mode. Attempts to execute CLAC when CPL &gt; 0 cause #UD."},{"name":"CPUID Flags","value":"SMAP"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}