/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        cmicx.h
 * Purpose:     CMICX registers include file.
 * Supports:    bcm88790_a0
 *              bcm56870_a0
 */

/* This array is sorted on address. Don't modify */
#define CMICX_REG_INIT { \
    { 0x00000000, "CMIC_TOP_SBUS_TIMEOUT", CMIC_TOP_SBUS_TIMEOUTr }, \
    { 0x00000000, "DMU_PCU_IPROC_CONTROL", DMU_PCU_IPROC_CONTROLr }, \
    { 0x00000004, "CMIC_REG_00000004", CMIC_REG_00000004r }, \
    { 0x00000004, "CMIC_TOP_EP_TO_CPU_HEADER_SIZE", CMIC_TOP_EP_TO_CPU_HEADER_SIZEr }, \
    { 0x00000008, "CMIC_TOP_CONFIG", CMIC_TOP_CONFIGr }, \
    { 0x00000008, "DMU_PCU_SOFT_RESET", DMU_PCU_SOFT_RESETr }, \
    { 0x0000000c, "DMU_PCU_CHIP_PLL_LOCK_STATUS", DMU_PCU_CHIP_PLL_LOCK_STATUSr }, \
    { 0x0000000c, "CMIC_TOP_SBUS_RING_MAP_0_7", CMIC_TOP_SBUS_RING_MAP_0_7r }, \
    { 0x00000010, "DMU_PCU_CHIP_PLL_LOCK_CONTROL", DMU_PCU_CHIP_PLL_LOCK_CONTROLr }, \
    { 0x00000010, "CMIC_TOP_SBUS_RING_MAP_8_15", CMIC_TOP_SBUS_RING_MAP_8_15r }, \
    { 0x00000014, "DMU_PCU_CRU_RESET_REASON", DMU_PCU_CRU_RESET_REASONr }, \
    { 0x00000014, "CMIC_TOP_SBUS_RING_MAP_16_23", CMIC_TOP_SBUS_RING_MAP_16_23r }, \
    { 0x00000018, "CMIC_TOP_SBUS_RING_MAP_24_31", CMIC_TOP_SBUS_RING_MAP_24_31r }, \
    { 0x00000018, "DMU_PCU_IPROC_RESET_REASON", DMU_PCU_IPROC_RESET_REASONr }, \
    { 0x0000001c, "DMU_PCU_SWITCH_RESET_REASON", DMU_PCU_SWITCH_RESET_REASONr }, \
    { 0x0000001c, "CMIC_TOP_SBUS_RING_MAP_32_39", CMIC_TOP_SBUS_RING_MAP_32_39r }, \
    { 0x00000020, "DMU_PCU_WATCHDOG_RESET_MODE", DMU_PCU_WATCHDOG_RESET_MODEr }, \
    { 0x00000020, "CMIC_TOP_SBUS_RING_MAP_40_47", CMIC_TOP_SBUS_RING_MAP_40_47r }, \
    { 0x00000024, "DMU_PCU_PCIE_SLAVE_RESET_MODE", DMU_PCU_PCIE_SLAVE_RESET_MODEr }, \
    { 0x00000024, "CMIC_TOP_SBUS_RING_MAP_48_55", CMIC_TOP_SBUS_RING_MAP_48_55r }, \
    { 0x00000028, "CMIC_TOP_SBUS_RING_MAP_56_63", CMIC_TOP_SBUS_RING_MAP_56_63r }, \
    { 0x00000028, "DMU_PCU_IPROC_STRAPS_CAPTURED", DMU_PCU_IPROC_STRAPS_CAPTUREDr }, \
    { 0x0000002c, "CMIC_TOP_SBUS_RING_MAP_64_71", CMIC_TOP_SBUS_RING_MAP_64_71r }, \
    { 0x0000002c, "DMU_PCU_IPROC_STRAPS_SW_OVERRIDE", DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr }, \
    { 0x00000030, "CMIC_TOP_SBUS_RING_MAP_72_79", CMIC_TOP_SBUS_RING_MAP_72_79r }, \
    { 0x00000034, "CMIC_TOP_SBUS_RING_MAP_80_87", CMIC_TOP_SBUS_RING_MAP_80_87r }, \
    { 0x00000034, "DMU_PCU_OTP_SW_OVERRIDE_EN", DMU_PCU_OTP_SW_OVERRIDE_ENr }, \
    { 0x00000038, "CMIC_TOP_SBUS_RING_MAP_88_95", CMIC_TOP_SBUS_RING_MAP_88_95r }, \
    { 0x0000003c, "CMIC_REG_0000003C", CMIC_REG_0000003Cr }, \
    { 0x0000003c, "CMIC_TOP_SBUS_RING_MAP_96_103", CMIC_TOP_SBUS_RING_MAP_96_103r }, \
    { 0x00000040, "CMIC_REG_00000040", CMIC_REG_00000040r }, \
    { 0x00000040, "CMIC_TOP_SBUS_RING_MAP_104_111", CMIC_TOP_SBUS_RING_MAP_104_111r }, \
    { 0x00000044, "DMU_PCU_POR_CONTROL", DMU_PCU_POR_CONTROLr }, \
    { 0x00000044, "CMIC_TOP_SBUS_RING_MAP_112_119", CMIC_TOP_SBUS_RING_MAP_112_119r }, \
    { 0x00000048, "CMIC_TOP_SBUS_RING_MAP_120_127", CMIC_TOP_SBUS_RING_MAP_120_127r }, \
    { 0x00000048, "DMU_PCU_OTP_CONFIG_0", DMU_PCU_OTP_CONFIG_0r }, \
    { 0x0000004c, "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA", CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr }, \
    { 0x0000004c, "DMU_PCU_OTP_CONFIG_1", DMU_PCU_OTP_CONFIG_1r }, \
    { 0x00000050, "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN", CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr }, \
    { 0x00000050, "DMU_PCU_OTP_CONFIG_2", DMU_PCU_OTP_CONFIG_2r }, \
    { 0x00000054, "DMU_PCU_OTP_CONFIG_3", DMU_PCU_OTP_CONFIG_3r }, \
    { 0x00000054, "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA", CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr }, \
    { 0x00000058, "DMU_PCU_OTP_CONFIG_4", DMU_PCU_OTP_CONFIG_4r }, \
    { 0x00000058, "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1", CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r }, \
    { 0x0000005c, "CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHAN", CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr }, \
    { 0x0000005c, "DMU_PCU_OTP_CONFIG_5", DMU_PCU_OTP_CONFIG_5r }, \
    { 0x00000060, "DMU_PCU_OTP_CONFIG_6", DMU_PCU_OTP_CONFIG_6r }, \
    { 0x00000060, "CMIC_TOP_IPINTF_WRR_ARB_CTRL", CMIC_TOP_IPINTF_WRR_ARB_CTRLr }, \
    { 0x00000064, "CMIC_TOP_IPINTF_BUF_DEPTH", CMIC_TOP_IPINTF_BUF_DEPTHr }, \
    { 0x00000064, "DMU_PCU_OTP_CONFIG_7", DMU_PCU_OTP_CONFIG_7r }, \
    { 0x00000068, "CMIC_TOP_IPINTF_INTERFACE_CREDITS", CMIC_TOP_IPINTF_INTERFACE_CREDITSr }, \
    { 0x00000068, "DMU_PCU_OTP_CONFIG_8", DMU_PCU_OTP_CONFIG_8r }, \
    { 0x0000006c, "CMIC_TOP_EPINTF_RELEASE_ALL_CREDITS", CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr }, \
    { 0x0000006c, "DMU_PCU_OTP_CONFIG_9", DMU_PCU_OTP_CONFIG_9r }, \
    { 0x00000070, "DMU_PCU_OTP_CONFIG_10", DMU_PCU_OTP_CONFIG_10r }, \
    { 0x00000070, "CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITS", CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr }, \
    { 0x00000074, "CMIC_TOP_EPINTF_BUF_DEPTH", CMIC_TOP_EPINTF_BUF_DEPTHr }, \
    { 0x00000074, "DMU_PCU_OTP_CONFIG_11", DMU_PCU_OTP_CONFIG_11r }, \
    { 0x00000078, "DMU_PCU_OTP_CONFIG_12", DMU_PCU_OTP_CONFIG_12r }, \
    { 0x00000078, "CMIC_TOP_PKT_COUNT_RXPKT", CMIC_TOP_PKT_COUNT_RXPKTr }, \
    { 0x0000007c, "DMU_PCU_OTP_CONFIG_13", DMU_PCU_OTP_CONFIG_13r }, \
    { 0x0000007c, "CMIC_TOP_PKT_COUNT_RXPKT_ERR", CMIC_TOP_PKT_COUNT_RXPKT_ERRr }, \
    { 0x00000080, "CMIC_TOP_PKT_COUNT_RXPKT_DROP", CMIC_TOP_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00000080, "DMU_PCU_OTP_CONFIG_14", DMU_PCU_OTP_CONFIG_14r }, \
    { 0x00000084, "CMIC_TOP_PKT_COUNT_TXPKT", CMIC_TOP_PKT_COUNT_TXPKTr }, \
    { 0x00000084, "DMU_PCU_OTP_CONFIG_15", DMU_PCU_OTP_CONFIG_15r }, \
    { 0x00000088, "CMIC_TOP_PKT_COUNT_TXPKT_ERR", CMIC_TOP_PKT_COUNT_TXPKT_ERRr }, \
    { 0x00000088, "DMU_PCU_OTP_CONFIG_16", DMU_PCU_OTP_CONFIG_16r }, \
    { 0x0000008c, "DMU_PCU_OTP_CONFIG_17", DMU_PCU_OTP_CONFIG_17r }, \
    { 0x0000008c, "CMIC_TOP_TO_MMU_COS_MASK_LSB_BITS", CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr }, \
    { 0x00000090, "CMIC_TOP_TO_MMU_COS_MASK_MSB_BITS", CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr }, \
    { 0x00000090, "DMU_PCU_OTP_CONFIG_18", DMU_PCU_OTP_CONFIG_18r }, \
    { 0x00000094, "DMU_PCU_OTP_CONFIG_19", DMU_PCU_OTP_CONFIG_19r }, \
    { 0x00000098, "DMU_PCU_OTP_CONFIG_20", DMU_PCU_OTP_CONFIG_20r }, \
    { 0x0000009c, "DMU_PCU_OTP_CONFIG_21", DMU_PCU_OTP_CONFIG_21r }, \
    { 0x000000a0, "DMU_PCU_OTP_CONFIG_22", DMU_PCU_OTP_CONFIG_22r }, \
    { 0x000000a4, "DMU_PCU_OTP_CONFIG_23", DMU_PCU_OTP_CONFIG_23r }, \
    { 0x000000a8, "DMU_PCU_OTP_CONFIG_24", DMU_PCU_OTP_CONFIG_24r }, \
    { 0x000000ac, "DMU_PCU_OTP_CONFIG_25", DMU_PCU_OTP_CONFIG_25r }, \
    { 0x000000b0, "DMU_PCU_OTP_CONFIG_26", DMU_PCU_OTP_CONFIG_26r }, \
    { 0x000000b4, "DMU_PCU_OTP_CONFIG_27", DMU_PCU_OTP_CONFIG_27r }, \
    { 0x000000b8, "DMU_PCU_OTP_CONFIG_28", DMU_PCU_OTP_CONFIG_28r }, \
    { 0x000000bc, "DMU_PCU_OTP_CONFIG_29", DMU_PCU_OTP_CONFIG_29r }, \
    { 0x000000c0, "DMU_PCU_OTP_CONFIG_30", DMU_PCU_OTP_CONFIG_30r }, \
    { 0x000000c4, "DMU_PCU_OTP_CONFIG_31", DMU_PCU_OTP_CONFIG_31r }, \
    { 0x000000c8, "DMU_PCU_OTP_SW_OVERRIDE_0", DMU_PCU_OTP_SW_OVERRIDE_0r }, \
    { 0x000000cc, "DMU_PCU_OTP_SW_OVERRIDE_1", DMU_PCU_OTP_SW_OVERRIDE_1r }, \
    { 0x000000d0, "DMU_PCU_OTP_SW_OVERRIDE_2", DMU_PCU_OTP_SW_OVERRIDE_2r }, \
    { 0x000000d4, "DMU_PCU_OTP_SW_OVERRIDE_3", DMU_PCU_OTP_SW_OVERRIDE_3r }, \
    { 0x000000d8, "DMU_PCU_OTP_SW_OVERRIDE_4", DMU_PCU_OTP_SW_OVERRIDE_4r }, \
    { 0x000000dc, "DMU_PCU_OTP_SW_OVERRIDE_5", DMU_PCU_OTP_SW_OVERRIDE_5r }, \
    { 0x000000e0, "DMU_PCU_OTP_SW_OVERRIDE_6", DMU_PCU_OTP_SW_OVERRIDE_6r }, \
    { 0x000000e4, "DMU_PCU_OTP_SW_OVERRIDE_7", DMU_PCU_OTP_SW_OVERRIDE_7r }, \
    { 0x000000e8, "DMU_PCU_OTP_SW_OVERRIDE_8", DMU_PCU_OTP_SW_OVERRIDE_8r }, \
    { 0x000000ec, "DMU_PCU_OTP_SW_OVERRIDE_9", DMU_PCU_OTP_SW_OVERRIDE_9r }, \
    { 0x000000f0, "DMU_PCU_OTP_SW_OVERRIDE_10", DMU_PCU_OTP_SW_OVERRIDE_10r }, \
    { 0x000000f4, "DMU_PCU_OTP_SW_OVERRIDE_11", DMU_PCU_OTP_SW_OVERRIDE_11r }, \
    { 0x000000f8, "DMU_PCU_OTP_SW_OVERRIDE_12", DMU_PCU_OTP_SW_OVERRIDE_12r }, \
    { 0x000000fc, "DMU_PCU_OTP_SW_OVERRIDE_13", DMU_PCU_OTP_SW_OVERRIDE_13r }, \
    { 0x00000100, "DMU_PCU_OTP_SW_OVERRIDE_14", DMU_PCU_OTP_SW_OVERRIDE_14r }, \
    { 0x00000104, "DMU_PCU_OTP_SW_OVERRIDE_15", DMU_PCU_OTP_SW_OVERRIDE_15r }, \
    { 0x00000108, "DMU_PCU_OTP_SW_OVERRIDE_16", DMU_PCU_OTP_SW_OVERRIDE_16r }, \
    { 0x0000010c, "DMU_PCU_OTP_SW_OVERRIDE_17", DMU_PCU_OTP_SW_OVERRIDE_17r }, \
    { 0x00000110, "DMU_PCU_OTP_SW_OVERRIDE_18", DMU_PCU_OTP_SW_OVERRIDE_18r }, \
    { 0x00000114, "DMU_PCU_OTP_SW_OVERRIDE_19", DMU_PCU_OTP_SW_OVERRIDE_19r }, \
    { 0x00000118, "DMU_PCU_OTP_SW_OVERRIDE_20", DMU_PCU_OTP_SW_OVERRIDE_20r }, \
    { 0x0000011c, "DMU_PCU_OTP_SW_OVERRIDE_21", DMU_PCU_OTP_SW_OVERRIDE_21r }, \
    { 0x00000120, "DMU_PCU_OTP_SW_OVERRIDE_22", DMU_PCU_OTP_SW_OVERRIDE_22r }, \
    { 0x00000124, "DMU_PCU_OTP_SW_OVERRIDE_23", DMU_PCU_OTP_SW_OVERRIDE_23r }, \
    { 0x00000128, "DMU_PCU_OTP_SW_OVERRIDE_24", DMU_PCU_OTP_SW_OVERRIDE_24r }, \
    { 0x0000012c, "DMU_PCU_OTP_SW_OVERRIDE_25", DMU_PCU_OTP_SW_OVERRIDE_25r }, \
    { 0x00000130, "DMU_PCU_OTP_SW_OVERRIDE_26", DMU_PCU_OTP_SW_OVERRIDE_26r }, \
    { 0x00000134, "DMU_PCU_OTP_SW_OVERRIDE_27", DMU_PCU_OTP_SW_OVERRIDE_27r }, \
    { 0x00000138, "DMU_PCU_OTP_SW_OVERRIDE_28", DMU_PCU_OTP_SW_OVERRIDE_28r }, \
    { 0x0000013c, "DMU_PCU_OTP_SW_OVERRIDE_29", DMU_PCU_OTP_SW_OVERRIDE_29r }, \
    { 0x00000140, "DMU_PCU_OTP_SW_OVERRIDE_30", DMU_PCU_OTP_SW_OVERRIDE_30r }, \
    { 0x00000144, "DMU_PCU_OTP_SW_OVERRIDE_31", DMU_PCU_OTP_SW_OVERRIDE_31r }, \
    { 0x00000200, "DMU_CRU_RESET", DMU_CRU_RESETr }, \
    { 0x00000204, "DMU_CRU_IHOST_PWR_CONTROL", DMU_CRU_IHOST_PWR_CONTROLr }, \
    { 0x00000208, "DMU_CRU_IHOST_PWR_CONTROL_STATUS", DMU_CRU_IHOST_PWR_CONTROL_STATUSr }, \
    { 0x0000020c, "CMIC_REG_0000020C", CMIC_REG_0000020Cr }, \
    { 0x00000210, "CMIC_REG_00000210", CMIC_REG_00000210r }, \
    { 0x00001000, "CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT", CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr }, \
    { 0x00001004, "CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT", CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr }, \
    { 0x00001008, "CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL", CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr }, \
    { 0x0000100c, "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r }, \
    { 0x00001010, "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r }, \
    { 0x00001014, "CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRL", CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr }, \
    { 0x00001018, "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRL", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000101c, "CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL", CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr }, \
    { 0x00001020, "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL", CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x00001024, "CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRL", CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr }, \
    { 0x00001028, "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRL", CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000102c, "CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRL", CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr }, \
    { 0x00001030, "CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL", CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x00001034, "CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRL", CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr }, \
    { 0x00001038, "CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRL", CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr }, \
    { 0x0000103c, "CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES", CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr }, \
    { 0x00001040, "CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES", CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr }, \
    { 0x00001044, "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUS", CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr }, \
    { 0x00001048, "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROL", CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr }, \
    { 0x0000104c, "CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROL", CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr }, \
    { 0x00001050, "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0", CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r }, \
    { 0x00001054, "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1", CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r }, \
    { 0x00001058, "CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0000105c, "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS", CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00001060, "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE", CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x00001064, "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS", CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr }, \
    { 0x00001068, "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE", CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0000106c, "CMIC_CMC0_SHARED_IRQ_STAT0", CMIC_CMC0_SHARED_IRQ_STAT0r }, \
    { 0x00001070, "CMIC_CMC0_SHARED_IRQ_STAT1", CMIC_CMC0_SHARED_IRQ_STAT1r }, \
    { 0x00001074, "CMIC_CMC0_SHARED_IRQ_STAT_CLR0", CMIC_CMC0_SHARED_IRQ_STAT_CLR0r }, \
    { 0x00001078, "CMIC_CMC0_SHARED_CONFIG", CMIC_CMC0_SHARED_CONFIGr }, \
    { 0x0000107c, "CMIC_CMC0_SHARED_AXI_STAT", CMIC_CMC0_SHARED_AXI_STATr }, \
    { 0x00001080, "CMIC_CMC0_SHARED_AXI_PER_ID_STAT", CMIC_CMC0_SHARED_AXI_PER_ID_STATr }, \
    { 0x00001084, "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT", CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr }, \
    { 0x00001088, "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERR", CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr }, \
    { 0x0000108c, "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT", CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr }, \
    { 0x00001090, "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERR", CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr }, \
    { 0x00001094, "CMIC_CMC0_SHARED_AXI_AR_COUNT_TX", CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr }, \
    { 0x00001098, "CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TX", CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr }, \
    { 0x00002000, "CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITS", CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr }, \
    { 0x00002004, "CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITS", CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr }, \
    { 0x00002008, "CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIG", CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr }, \
    { 0x0000200c, "CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRL", CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr }, \
    { 0x00002010, "CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNT", CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr }, \
    { 0x00002014, "CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNT", CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr }, \
    { 0x00002018, "CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNT", CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr }, \
    { 0x0000201c, "CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNT", CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr }, \
    { 0x00002020, "CMIC_CMC0_SHARED_TXBUF_DEBUG", CMIC_CMC0_SHARED_TXBUF_DEBUGr }, \
    { 0x00002024, "CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00002028, "CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0000202c, "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS", CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr }, \
    { 0x00002030, "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLR", CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr }, \
    { 0x00002034, "CMIC_CMC0_SHARED_TXBUF_ECC_CONTROL", CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr }, \
    { 0x00002038, "CMIC_CMC0_SHARED_TXBUF_TM_CONTROL", CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr }, \
    { 0x00002080, "CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x00002084, "CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00002088, "CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOC", CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr }, \
    { 0x0000208c, "CMIC_CMC0_SHARED_RXBUF_CONFIG", CMIC_CMC0_SHARED_RXBUF_CONFIGr }, \
    { 0x00002090, "CMIC_CMC0_SHARED_RXBUF_ECC_CONTROL", CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr }, \
    { 0x00002094, "CMIC_CMC0_SHARED_RXBUF_TM_CONTROL", CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr }, \
    { 0x00002098, "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS", CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr }, \
    { 0x0000209c, "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLR", CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr }, \
    { 0x00002100, "CMIC_CMC0_PKTDMA_CH0_CTRL", CMIC_CMC0_PKTDMA_CH0_CTRLr }, \
    { 0x00002104, "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr }, \
    { 0x00002108, "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr }, \
    { 0x0000210c, "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr }, \
    { 0x00002110, "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr }, \
    { 0x00002114, "CMIC_CMC0_PKTDMA_CH0_STAT", CMIC_CMC0_PKTDMA_CH0_STATr }, \
    { 0x00002118, "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r }, \
    { 0x0000211c, "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r }, \
    { 0x00002120, "CMIC_CMC0_PKTDMA_CH0_INTR_COAL", CMIC_CMC0_PKTDMA_CH0_INTR_COALr }, \
    { 0x00002124, "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr }, \
    { 0x00002128, "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr }, \
    { 0x0000212c, "CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00002130, "CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr }, \
    { 0x00002134, "CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr }, \
    { 0x00002138, "CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr }, \
    { 0x0000213c, "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr }, \
    { 0x00002140, "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr }, \
    { 0x00002144, "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00002148, "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr }, \
    { 0x0000214c, "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr }, \
    { 0x00002150, "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr }, \
    { 0x00002154, "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr }, \
    { 0x00002158, "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000215c, "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr }, \
    { 0x00002180, "CMIC_CMC0_PKTDMA_CH1_CTRL", CMIC_CMC0_PKTDMA_CH1_CTRLr }, \
    { 0x00002184, "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr }, \
    { 0x00002188, "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr }, \
    { 0x0000218c, "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr }, \
    { 0x00002190, "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr }, \
    { 0x00002194, "CMIC_CMC0_PKTDMA_CH1_STAT", CMIC_CMC0_PKTDMA_CH1_STATr }, \
    { 0x00002198, "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r }, \
    { 0x0000219c, "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r }, \
    { 0x000021a0, "CMIC_CMC0_PKTDMA_CH1_INTR_COAL", CMIC_CMC0_PKTDMA_CH1_INTR_COALr }, \
    { 0x000021a4, "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr }, \
    { 0x000021a8, "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr }, \
    { 0x000021ac, "CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000021b0, "CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr }, \
    { 0x000021b4, "CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr }, \
    { 0x000021b8, "CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr }, \
    { 0x000021bc, "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr }, \
    { 0x000021c0, "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr }, \
    { 0x000021c4, "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000021c8, "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr }, \
    { 0x000021cc, "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr }, \
    { 0x000021d0, "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr }, \
    { 0x000021d4, "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr }, \
    { 0x000021d8, "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr }, \
    { 0x000021dc, "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr }, \
    { 0x00002200, "CMIC_CMC0_PKTDMA_CH2_CTRL", CMIC_CMC0_PKTDMA_CH2_CTRLr }, \
    { 0x00002204, "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr }, \
    { 0x00002208, "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr }, \
    { 0x0000220c, "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr }, \
    { 0x00002210, "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr }, \
    { 0x00002214, "CMIC_CMC0_PKTDMA_CH2_STAT", CMIC_CMC0_PKTDMA_CH2_STATr }, \
    { 0x00002218, "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r }, \
    { 0x0000221c, "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r }, \
    { 0x00002220, "CMIC_CMC0_PKTDMA_CH2_INTR_COAL", CMIC_CMC0_PKTDMA_CH2_INTR_COALr }, \
    { 0x00002224, "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr }, \
    { 0x00002228, "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr }, \
    { 0x0000222c, "CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00002230, "CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr }, \
    { 0x00002234, "CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr }, \
    { 0x00002238, "CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr }, \
    { 0x0000223c, "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr }, \
    { 0x00002240, "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr }, \
    { 0x00002244, "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00002248, "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr }, \
    { 0x0000224c, "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr }, \
    { 0x00002250, "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr }, \
    { 0x00002254, "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr }, \
    { 0x00002258, "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000225c, "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr }, \
    { 0x00002280, "CMIC_CMC0_PKTDMA_CH3_CTRL", CMIC_CMC0_PKTDMA_CH3_CTRLr }, \
    { 0x00002284, "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr }, \
    { 0x00002288, "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr }, \
    { 0x0000228c, "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr }, \
    { 0x00002290, "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr }, \
    { 0x00002294, "CMIC_CMC0_PKTDMA_CH3_STAT", CMIC_CMC0_PKTDMA_CH3_STATr }, \
    { 0x00002298, "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r }, \
    { 0x0000229c, "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r }, \
    { 0x000022a0, "CMIC_CMC0_PKTDMA_CH3_INTR_COAL", CMIC_CMC0_PKTDMA_CH3_INTR_COALr }, \
    { 0x000022a4, "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr }, \
    { 0x000022a8, "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr }, \
    { 0x000022ac, "CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000022b0, "CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr }, \
    { 0x000022b4, "CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr }, \
    { 0x000022b8, "CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr }, \
    { 0x000022bc, "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr }, \
    { 0x000022c0, "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr }, \
    { 0x000022c4, "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000022c8, "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr }, \
    { 0x000022cc, "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr }, \
    { 0x000022d0, "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr }, \
    { 0x000022d4, "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr }, \
    { 0x000022d8, "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr }, \
    { 0x000022dc, "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr }, \
    { 0x00002300, "CMIC_CMC0_PKTDMA_CH4_CTRL", CMIC_CMC0_PKTDMA_CH4_CTRLr }, \
    { 0x00002304, "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr }, \
    { 0x00002308, "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr }, \
    { 0x0000230c, "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr }, \
    { 0x00002310, "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr }, \
    { 0x00002314, "CMIC_CMC0_PKTDMA_CH4_STAT", CMIC_CMC0_PKTDMA_CH4_STATr }, \
    { 0x00002318, "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r }, \
    { 0x0000231c, "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r }, \
    { 0x00002320, "CMIC_CMC0_PKTDMA_CH4_INTR_COAL", CMIC_CMC0_PKTDMA_CH4_INTR_COALr }, \
    { 0x00002324, "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr }, \
    { 0x00002328, "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr }, \
    { 0x0000232c, "CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00002330, "CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr }, \
    { 0x00002334, "CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr }, \
    { 0x00002338, "CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr }, \
    { 0x0000233c, "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr }, \
    { 0x00002340, "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr }, \
    { 0x00002344, "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00002348, "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr }, \
    { 0x0000234c, "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr }, \
    { 0x00002350, "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr }, \
    { 0x00002354, "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr }, \
    { 0x00002358, "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000235c, "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr }, \
    { 0x00002380, "CMIC_CMC0_PKTDMA_CH5_CTRL", CMIC_CMC0_PKTDMA_CH5_CTRLr }, \
    { 0x00002384, "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr }, \
    { 0x00002388, "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr }, \
    { 0x0000238c, "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr }, \
    { 0x00002390, "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr }, \
    { 0x00002394, "CMIC_CMC0_PKTDMA_CH5_STAT", CMIC_CMC0_PKTDMA_CH5_STATr }, \
    { 0x00002398, "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r }, \
    { 0x0000239c, "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r }, \
    { 0x000023a0, "CMIC_CMC0_PKTDMA_CH5_INTR_COAL", CMIC_CMC0_PKTDMA_CH5_INTR_COALr }, \
    { 0x000023a4, "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr }, \
    { 0x000023a8, "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr }, \
    { 0x000023ac, "CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000023b0, "CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr }, \
    { 0x000023b4, "CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr }, \
    { 0x000023b8, "CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr }, \
    { 0x000023bc, "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr }, \
    { 0x000023c0, "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr }, \
    { 0x000023c4, "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000023c8, "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr }, \
    { 0x000023cc, "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr }, \
    { 0x000023d0, "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr }, \
    { 0x000023d4, "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr }, \
    { 0x000023d8, "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr }, \
    { 0x000023dc, "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr }, \
    { 0x00002400, "CMIC_CMC0_PKTDMA_CH6_CTRL", CMIC_CMC0_PKTDMA_CH6_CTRLr }, \
    { 0x00002404, "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr }, \
    { 0x00002408, "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr }, \
    { 0x0000240c, "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr }, \
    { 0x00002410, "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr }, \
    { 0x00002414, "CMIC_CMC0_PKTDMA_CH6_STAT", CMIC_CMC0_PKTDMA_CH6_STATr }, \
    { 0x00002418, "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r }, \
    { 0x0000241c, "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r }, \
    { 0x00002420, "CMIC_CMC0_PKTDMA_CH6_INTR_COAL", CMIC_CMC0_PKTDMA_CH6_INTR_COALr }, \
    { 0x00002424, "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr }, \
    { 0x00002428, "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr }, \
    { 0x0000242c, "CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00002430, "CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr }, \
    { 0x00002434, "CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr }, \
    { 0x00002438, "CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr }, \
    { 0x0000243c, "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr }, \
    { 0x00002440, "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr }, \
    { 0x00002444, "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00002448, "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr }, \
    { 0x0000244c, "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr }, \
    { 0x00002450, "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr }, \
    { 0x00002454, "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr }, \
    { 0x00002458, "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000245c, "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr }, \
    { 0x00002480, "CMIC_CMC0_PKTDMA_CH7_CTRL", CMIC_CMC0_PKTDMA_CH7_CTRLr }, \
    { 0x00002484, "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LO", CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr }, \
    { 0x00002488, "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HI", CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr }, \
    { 0x0000248c, "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LO", CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr }, \
    { 0x00002490, "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HI", CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr }, \
    { 0x00002494, "CMIC_CMC0_PKTDMA_CH7_STAT", CMIC_CMC0_PKTDMA_CH7_STATr }, \
    { 0x00002498, "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0", CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r }, \
    { 0x0000249c, "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1", CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r }, \
    { 0x000024a0, "CMIC_CMC0_PKTDMA_CH7_INTR_COAL", CMIC_CMC0_PKTDMA_CH7_INTR_COALr }, \
    { 0x000024a4, "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LO", CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr }, \
    { 0x000024a8, "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HI", CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr }, \
    { 0x000024ac, "CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG", CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000024b0, "CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROL", CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr }, \
    { 0x000024b4, "CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUS", CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr }, \
    { 0x000024b8, "CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUS", CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr }, \
    { 0x000024bc, "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr }, \
    { 0x000024c0, "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKT", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr }, \
    { 0x000024c4, "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000024c8, "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQ", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr }, \
    { 0x000024cc, "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RX", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr }, \
    { 0x000024d0, "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WR", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr }, \
    { 0x000024d4, "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUS", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr }, \
    { 0x000024d8, "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROL", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr }, \
    { 0x000024dc, "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROL", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr }, \
    { 0x00003000, "CMIC_CMC0_SBUSDMA_CH0_CONTROL", CMIC_CMC0_SBUSDMA_CH0_CONTROLr }, \
    { 0x00003004, "CMIC_CMC0_SBUSDMA_CH0_REQUEST", CMIC_CMC0_SBUSDMA_CH0_REQUESTr }, \
    { 0x00003008, "CMIC_CMC0_SBUSDMA_CH0_COUNT", CMIC_CMC0_SBUSDMA_CH0_COUNTr }, \
    { 0x0000300c, "CMIC_CMC0_SBUSDMA_CH0_OPCODE", CMIC_CMC0_SBUSDMA_CH0_OPCODEr }, \
    { 0x00003010, "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr }, \
    { 0x00003014, "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00003018, "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000301c, "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr }, \
    { 0x00003020, "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr }, \
    { 0x00003024, "CMIC_CMC0_SBUSDMA_CH0_STATUS", CMIC_CMC0_SBUSDMA_CH0_STATUSr }, \
    { 0x00003028, "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000302c, "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00003030, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr }, \
    { 0x00003034, "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr }, \
    { 0x00003038, "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000303c, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00003040, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00003044, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00003048, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000304c, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00003050, "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00003054, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr }, \
    { 0x00003058, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000305c, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00003060, "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00003064, "CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROL", CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr }, \
    { 0x00003068, "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS", CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr }, \
    { 0x0000306c, "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLR", CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr }, \
    { 0x00003070, "CMIC_CMC0_SBUSDMA_CH0_TIMER", CMIC_CMC0_SBUSDMA_CH0_TIMERr }, \
    { 0x00003074, "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr }, \
    { 0x00003078, "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL", CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr }, \
    { 0x00003100, "CMIC_CMC0_SBUSDMA_CH1_CONTROL", CMIC_CMC0_SBUSDMA_CH1_CONTROLr }, \
    { 0x00003104, "CMIC_CMC0_SBUSDMA_CH1_REQUEST", CMIC_CMC0_SBUSDMA_CH1_REQUESTr }, \
    { 0x00003108, "CMIC_CMC0_SBUSDMA_CH1_COUNT", CMIC_CMC0_SBUSDMA_CH1_COUNTr }, \
    { 0x0000310c, "CMIC_CMC0_SBUSDMA_CH1_OPCODE", CMIC_CMC0_SBUSDMA_CH1_OPCODEr }, \
    { 0x00003110, "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr }, \
    { 0x00003114, "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00003118, "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000311c, "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr }, \
    { 0x00003120, "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr }, \
    { 0x00003124, "CMIC_CMC0_SBUSDMA_CH1_STATUS", CMIC_CMC0_SBUSDMA_CH1_STATUSr }, \
    { 0x00003128, "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000312c, "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00003130, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr }, \
    { 0x00003134, "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr }, \
    { 0x00003138, "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000313c, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00003140, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00003144, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00003148, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000314c, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00003150, "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00003154, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr }, \
    { 0x00003158, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000315c, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00003160, "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00003164, "CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROL", CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr }, \
    { 0x00003168, "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS", CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr }, \
    { 0x0000316c, "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLR", CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr }, \
    { 0x00003170, "CMIC_CMC0_SBUSDMA_CH1_TIMER", CMIC_CMC0_SBUSDMA_CH1_TIMERr }, \
    { 0x00003174, "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr }, \
    { 0x00003178, "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL", CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr }, \
    { 0x00003200, "CMIC_CMC0_SBUSDMA_CH2_CONTROL", CMIC_CMC0_SBUSDMA_CH2_CONTROLr }, \
    { 0x00003204, "CMIC_CMC0_SBUSDMA_CH2_REQUEST", CMIC_CMC0_SBUSDMA_CH2_REQUESTr }, \
    { 0x00003208, "CMIC_CMC0_SBUSDMA_CH2_COUNT", CMIC_CMC0_SBUSDMA_CH2_COUNTr }, \
    { 0x0000320c, "CMIC_CMC0_SBUSDMA_CH2_OPCODE", CMIC_CMC0_SBUSDMA_CH2_OPCODEr }, \
    { 0x00003210, "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr }, \
    { 0x00003214, "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00003218, "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000321c, "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr }, \
    { 0x00003220, "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr }, \
    { 0x00003224, "CMIC_CMC0_SBUSDMA_CH2_STATUS", CMIC_CMC0_SBUSDMA_CH2_STATUSr }, \
    { 0x00003228, "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000322c, "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00003230, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr }, \
    { 0x00003234, "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr }, \
    { 0x00003238, "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000323c, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00003240, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00003244, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00003248, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000324c, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00003250, "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00003254, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr }, \
    { 0x00003258, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000325c, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00003260, "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00003264, "CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROL", CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr }, \
    { 0x00003268, "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS", CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr }, \
    { 0x0000326c, "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLR", CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr }, \
    { 0x00003270, "CMIC_CMC0_SBUSDMA_CH2_TIMER", CMIC_CMC0_SBUSDMA_CH2_TIMERr }, \
    { 0x00003274, "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr }, \
    { 0x00003278, "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL", CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr }, \
    { 0x00003300, "CMIC_CMC0_SBUSDMA_CH3_CONTROL", CMIC_CMC0_SBUSDMA_CH3_CONTROLr }, \
    { 0x00003304, "CMIC_CMC0_SBUSDMA_CH3_REQUEST", CMIC_CMC0_SBUSDMA_CH3_REQUESTr }, \
    { 0x00003308, "CMIC_CMC0_SBUSDMA_CH3_COUNT", CMIC_CMC0_SBUSDMA_CH3_COUNTr }, \
    { 0x0000330c, "CMIC_CMC0_SBUSDMA_CH3_OPCODE", CMIC_CMC0_SBUSDMA_CH3_OPCODEr }, \
    { 0x00003310, "CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr }, \
    { 0x00003314, "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00003318, "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000331c, "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr }, \
    { 0x00003320, "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr }, \
    { 0x00003324, "CMIC_CMC0_SBUSDMA_CH3_STATUS", CMIC_CMC0_SBUSDMA_CH3_STATUSr }, \
    { 0x00003328, "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000332c, "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00003330, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESS", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr }, \
    { 0x00003334, "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr }, \
    { 0x00003338, "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000333c, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00003340, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00003344, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00003348, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000334c, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00003350, "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00003354, "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr }, \
    { 0x00003358, "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000335c, "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00003360, "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00003364, "CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROL", CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr }, \
    { 0x00003368, "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS", CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr }, \
    { 0x0000336c, "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLR", CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr }, \
    { 0x00003370, "CMIC_CMC0_SBUSDMA_CH3_TIMER", CMIC_CMC0_SBUSDMA_CH3_TIMERr }, \
    { 0x00003374, "CMIC_CMC0_SBUSDMA_CH3_ITER_COUNT", CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr }, \
    { 0x00003378, "CMIC_CMC0_SBUSDMA_CH3_TM_CONTROL", CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr }, \
    { 0x00003404, "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO", CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr }, \
    { 0x00003408, "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI", CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr }, \
    { 0x0000340c, "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO", CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr }, \
    { 0x00003410, "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI", CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr }, \
    { 0x00003414, "CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNT", CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr }, \
    { 0x00003418, "CMIC_CMC0_CCMDMA_CH0_CFG", CMIC_CMC0_CCMDMA_CH0_CFGr }, \
    { 0x0000341c, "CMIC_CMC0_CCMDMA_CH0_STAT", CMIC_CMC0_CCMDMA_CH0_STATr }, \
    { 0x00003420, "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LO", CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr }, \
    { 0x00003424, "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HI", CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr }, \
    { 0x00003428, "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LO", CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr }, \
    { 0x0000342c, "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HI", CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr }, \
    { 0x00003430, "CMIC_CMC0_CCMDMA_CH0_ECC_CONTROL", CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr }, \
    { 0x00003434, "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS", CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr }, \
    { 0x00003438, "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLR", CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr }, \
    { 0x0000343c, "CMIC_CMC0_CCMDMA_CH0_TM_CONTROL", CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr }, \
    { 0x00003484, "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO", CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr }, \
    { 0x00003488, "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI", CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr }, \
    { 0x0000348c, "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO", CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr }, \
    { 0x00003490, "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI", CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr }, \
    { 0x00003494, "CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNT", CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr }, \
    { 0x00003498, "CMIC_CMC0_CCMDMA_CH1_CFG", CMIC_CMC0_CCMDMA_CH1_CFGr }, \
    { 0x0000349c, "CMIC_CMC0_CCMDMA_CH1_STAT", CMIC_CMC0_CCMDMA_CH1_STATr }, \
    { 0x000034a0, "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LO", CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr }, \
    { 0x000034a4, "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HI", CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr }, \
    { 0x000034a8, "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LO", CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr }, \
    { 0x000034ac, "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HI", CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr }, \
    { 0x000034b0, "CMIC_CMC0_CCMDMA_CH1_ECC_CONTROL", CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr }, \
    { 0x000034b4, "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS", CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr }, \
    { 0x000034b8, "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLR", CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr }, \
    { 0x000034bc, "CMIC_CMC0_CCMDMA_CH1_TM_CONTROL", CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr }, \
    { 0x00004000, "CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT", CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr }, \
    { 0x00004004, "CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT", CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr }, \
    { 0x00004008, "CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL", CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr }, \
    { 0x0000400c, "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r }, \
    { 0x00004010, "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r }, \
    { 0x00004014, "CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRL", CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr }, \
    { 0x00004018, "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRL", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000401c, "CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL", CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr }, \
    { 0x00004020, "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL", CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x00004024, "CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRL", CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr }, \
    { 0x00004028, "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRL", CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000402c, "CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRL", CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr }, \
    { 0x00004030, "CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL", CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x00004034, "CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRL", CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr }, \
    { 0x00004038, "CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRL", CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr }, \
    { 0x0000403c, "CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES", CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr }, \
    { 0x00004040, "CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES", CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr }, \
    { 0x00004044, "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUS", CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr }, \
    { 0x00004048, "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROL", CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr }, \
    { 0x0000404c, "CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROL", CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr }, \
    { 0x00004050, "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0", CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r }, \
    { 0x00004054, "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1", CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r }, \
    { 0x00004058, "CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0000405c, "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS", CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00004060, "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE", CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x00004064, "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS", CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr }, \
    { 0x00004068, "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE", CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0000406c, "CMIC_CMC1_SHARED_IRQ_STAT0", CMIC_CMC1_SHARED_IRQ_STAT0r }, \
    { 0x00004070, "CMIC_CMC1_SHARED_IRQ_STAT1", CMIC_CMC1_SHARED_IRQ_STAT1r }, \
    { 0x00004074, "CMIC_CMC1_SHARED_IRQ_STAT_CLR0", CMIC_CMC1_SHARED_IRQ_STAT_CLR0r }, \
    { 0x00004078, "CMIC_CMC1_SHARED_CONFIG", CMIC_CMC1_SHARED_CONFIGr }, \
    { 0x0000407c, "CMIC_CMC1_SHARED_AXI_STAT", CMIC_CMC1_SHARED_AXI_STATr }, \
    { 0x00004080, "CMIC_CMC1_SHARED_AXI_PER_ID_STAT", CMIC_CMC1_SHARED_AXI_PER_ID_STATr }, \
    { 0x00004084, "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT", CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr }, \
    { 0x00004088, "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERR", CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr }, \
    { 0x0000408c, "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT", CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr }, \
    { 0x00004090, "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERR", CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr }, \
    { 0x00004094, "CMIC_CMC1_SHARED_AXI_AR_COUNT_TX", CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr }, \
    { 0x00004098, "CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TX", CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr }, \
    { 0x00005000, "CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITS", CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr }, \
    { 0x00005004, "CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITS", CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr }, \
    { 0x00005008, "CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIG", CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr }, \
    { 0x0000500c, "CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRL", CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr }, \
    { 0x00005010, "CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNT", CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr }, \
    { 0x00005014, "CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNT", CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr }, \
    { 0x00005018, "CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNT", CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr }, \
    { 0x0000501c, "CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNT", CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr }, \
    { 0x00005020, "CMIC_CMC1_SHARED_TXBUF_DEBUG", CMIC_CMC1_SHARED_TXBUF_DEBUGr }, \
    { 0x00005024, "CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00005028, "CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0000502c, "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS", CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr }, \
    { 0x00005030, "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLR", CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr }, \
    { 0x00005034, "CMIC_CMC1_SHARED_TXBUF_ECC_CONTROL", CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr }, \
    { 0x00005038, "CMIC_CMC1_SHARED_TXBUF_TM_CONTROL", CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr }, \
    { 0x00005080, "CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x00005084, "CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00005088, "CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOC", CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr }, \
    { 0x0000508c, "CMIC_CMC1_SHARED_RXBUF_CONFIG", CMIC_CMC1_SHARED_RXBUF_CONFIGr }, \
    { 0x00005090, "CMIC_CMC1_SHARED_RXBUF_ECC_CONTROL", CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr }, \
    { 0x00005094, "CMIC_CMC1_SHARED_RXBUF_TM_CONTROL", CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr }, \
    { 0x00005098, "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS", CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr }, \
    { 0x0000509c, "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLR", CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr }, \
    { 0x00005100, "CMIC_CMC1_PKTDMA_CH0_CTRL", CMIC_CMC1_PKTDMA_CH0_CTRLr }, \
    { 0x00005104, "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr }, \
    { 0x00005108, "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr }, \
    { 0x0000510c, "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr }, \
    { 0x00005110, "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr }, \
    { 0x00005114, "CMIC_CMC1_PKTDMA_CH0_STAT", CMIC_CMC1_PKTDMA_CH0_STATr }, \
    { 0x00005118, "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r }, \
    { 0x0000511c, "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r }, \
    { 0x00005120, "CMIC_CMC1_PKTDMA_CH0_INTR_COAL", CMIC_CMC1_PKTDMA_CH0_INTR_COALr }, \
    { 0x00005124, "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr }, \
    { 0x00005128, "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr }, \
    { 0x0000512c, "CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00005130, "CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr }, \
    { 0x00005134, "CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr }, \
    { 0x00005138, "CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr }, \
    { 0x0000513c, "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr }, \
    { 0x00005140, "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr }, \
    { 0x00005144, "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00005148, "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr }, \
    { 0x0000514c, "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr }, \
    { 0x00005150, "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr }, \
    { 0x00005154, "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr }, \
    { 0x00005158, "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000515c, "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr }, \
    { 0x00005180, "CMIC_CMC1_PKTDMA_CH1_CTRL", CMIC_CMC1_PKTDMA_CH1_CTRLr }, \
    { 0x00005184, "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr }, \
    { 0x00005188, "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr }, \
    { 0x0000518c, "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr }, \
    { 0x00005190, "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr }, \
    { 0x00005194, "CMIC_CMC1_PKTDMA_CH1_STAT", CMIC_CMC1_PKTDMA_CH1_STATr }, \
    { 0x00005198, "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r }, \
    { 0x0000519c, "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r }, \
    { 0x000051a0, "CMIC_CMC1_PKTDMA_CH1_INTR_COAL", CMIC_CMC1_PKTDMA_CH1_INTR_COALr }, \
    { 0x000051a4, "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr }, \
    { 0x000051a8, "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr }, \
    { 0x000051ac, "CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000051b0, "CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr }, \
    { 0x000051b4, "CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr }, \
    { 0x000051b8, "CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr }, \
    { 0x000051bc, "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr }, \
    { 0x000051c0, "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr }, \
    { 0x000051c4, "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000051c8, "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr }, \
    { 0x000051cc, "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr }, \
    { 0x000051d0, "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr }, \
    { 0x000051d4, "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr }, \
    { 0x000051d8, "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr }, \
    { 0x000051dc, "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr }, \
    { 0x00005200, "CMIC_CMC1_PKTDMA_CH2_CTRL", CMIC_CMC1_PKTDMA_CH2_CTRLr }, \
    { 0x00005204, "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr }, \
    { 0x00005208, "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr }, \
    { 0x0000520c, "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr }, \
    { 0x00005210, "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr }, \
    { 0x00005214, "CMIC_CMC1_PKTDMA_CH2_STAT", CMIC_CMC1_PKTDMA_CH2_STATr }, \
    { 0x00005218, "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r }, \
    { 0x0000521c, "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r }, \
    { 0x00005220, "CMIC_CMC1_PKTDMA_CH2_INTR_COAL", CMIC_CMC1_PKTDMA_CH2_INTR_COALr }, \
    { 0x00005224, "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr }, \
    { 0x00005228, "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr }, \
    { 0x0000522c, "CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00005230, "CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr }, \
    { 0x00005234, "CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr }, \
    { 0x00005238, "CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr }, \
    { 0x0000523c, "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr }, \
    { 0x00005240, "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr }, \
    { 0x00005244, "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00005248, "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr }, \
    { 0x0000524c, "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr }, \
    { 0x00005250, "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr }, \
    { 0x00005254, "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr }, \
    { 0x00005258, "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000525c, "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr }, \
    { 0x00005280, "CMIC_CMC1_PKTDMA_CH3_CTRL", CMIC_CMC1_PKTDMA_CH3_CTRLr }, \
    { 0x00005284, "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr }, \
    { 0x00005288, "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr }, \
    { 0x0000528c, "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr }, \
    { 0x00005290, "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr }, \
    { 0x00005294, "CMIC_CMC1_PKTDMA_CH3_STAT", CMIC_CMC1_PKTDMA_CH3_STATr }, \
    { 0x00005298, "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r }, \
    { 0x0000529c, "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r }, \
    { 0x000052a0, "CMIC_CMC1_PKTDMA_CH3_INTR_COAL", CMIC_CMC1_PKTDMA_CH3_INTR_COALr }, \
    { 0x000052a4, "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr }, \
    { 0x000052a8, "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr }, \
    { 0x000052ac, "CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000052b0, "CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr }, \
    { 0x000052b4, "CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr }, \
    { 0x000052b8, "CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr }, \
    { 0x000052bc, "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr }, \
    { 0x000052c0, "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr }, \
    { 0x000052c4, "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000052c8, "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr }, \
    { 0x000052cc, "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr }, \
    { 0x000052d0, "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr }, \
    { 0x000052d4, "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr }, \
    { 0x000052d8, "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr }, \
    { 0x000052dc, "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr }, \
    { 0x00005300, "CMIC_CMC1_PKTDMA_CH4_CTRL", CMIC_CMC1_PKTDMA_CH4_CTRLr }, \
    { 0x00005304, "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr }, \
    { 0x00005308, "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr }, \
    { 0x0000530c, "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr }, \
    { 0x00005310, "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr }, \
    { 0x00005314, "CMIC_CMC1_PKTDMA_CH4_STAT", CMIC_CMC1_PKTDMA_CH4_STATr }, \
    { 0x00005318, "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r }, \
    { 0x0000531c, "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r }, \
    { 0x00005320, "CMIC_CMC1_PKTDMA_CH4_INTR_COAL", CMIC_CMC1_PKTDMA_CH4_INTR_COALr }, \
    { 0x00005324, "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr }, \
    { 0x00005328, "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr }, \
    { 0x0000532c, "CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00005330, "CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr }, \
    { 0x00005334, "CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr }, \
    { 0x00005338, "CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr }, \
    { 0x0000533c, "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr }, \
    { 0x00005340, "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr }, \
    { 0x00005344, "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00005348, "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr }, \
    { 0x0000534c, "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr }, \
    { 0x00005350, "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr }, \
    { 0x00005354, "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr }, \
    { 0x00005358, "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000535c, "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr }, \
    { 0x00005380, "CMIC_CMC1_PKTDMA_CH5_CTRL", CMIC_CMC1_PKTDMA_CH5_CTRLr }, \
    { 0x00005384, "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr }, \
    { 0x00005388, "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr }, \
    { 0x0000538c, "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr }, \
    { 0x00005390, "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr }, \
    { 0x00005394, "CMIC_CMC1_PKTDMA_CH5_STAT", CMIC_CMC1_PKTDMA_CH5_STATr }, \
    { 0x00005398, "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r }, \
    { 0x0000539c, "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r }, \
    { 0x000053a0, "CMIC_CMC1_PKTDMA_CH5_INTR_COAL", CMIC_CMC1_PKTDMA_CH5_INTR_COALr }, \
    { 0x000053a4, "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr }, \
    { 0x000053a8, "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr }, \
    { 0x000053ac, "CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000053b0, "CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr }, \
    { 0x000053b4, "CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr }, \
    { 0x000053b8, "CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr }, \
    { 0x000053bc, "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr }, \
    { 0x000053c0, "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr }, \
    { 0x000053c4, "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000053c8, "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr }, \
    { 0x000053cc, "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr }, \
    { 0x000053d0, "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr }, \
    { 0x000053d4, "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr }, \
    { 0x000053d8, "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr }, \
    { 0x000053dc, "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr }, \
    { 0x00005400, "CMIC_CMC1_PKTDMA_CH6_CTRL", CMIC_CMC1_PKTDMA_CH6_CTRLr }, \
    { 0x00005404, "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr }, \
    { 0x00005408, "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr }, \
    { 0x0000540c, "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr }, \
    { 0x00005410, "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr }, \
    { 0x00005414, "CMIC_CMC1_PKTDMA_CH6_STAT", CMIC_CMC1_PKTDMA_CH6_STATr }, \
    { 0x00005418, "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r }, \
    { 0x0000541c, "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r }, \
    { 0x00005420, "CMIC_CMC1_PKTDMA_CH6_INTR_COAL", CMIC_CMC1_PKTDMA_CH6_INTR_COALr }, \
    { 0x00005424, "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr }, \
    { 0x00005428, "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr }, \
    { 0x0000542c, "CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00005430, "CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr }, \
    { 0x00005434, "CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr }, \
    { 0x00005438, "CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr }, \
    { 0x0000543c, "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr }, \
    { 0x00005440, "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr }, \
    { 0x00005444, "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr }, \
    { 0x00005448, "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr }, \
    { 0x0000544c, "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr }, \
    { 0x00005450, "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr }, \
    { 0x00005454, "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr }, \
    { 0x00005458, "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr }, \
    { 0x0000545c, "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr }, \
    { 0x00005480, "CMIC_CMC1_PKTDMA_CH7_CTRL", CMIC_CMC1_PKTDMA_CH7_CTRLr }, \
    { 0x00005484, "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LO", CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr }, \
    { 0x00005488, "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HI", CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr }, \
    { 0x0000548c, "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LO", CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr }, \
    { 0x00005490, "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HI", CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr }, \
    { 0x00005494, "CMIC_CMC1_PKTDMA_CH7_STAT", CMIC_CMC1_PKTDMA_CH7_STATr }, \
    { 0x00005498, "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0", CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r }, \
    { 0x0000549c, "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1", CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r }, \
    { 0x000054a0, "CMIC_CMC1_PKTDMA_CH7_INTR_COAL", CMIC_CMC1_PKTDMA_CH7_INTR_COALr }, \
    { 0x000054a4, "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LO", CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr }, \
    { 0x000054a8, "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HI", CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr }, \
    { 0x000054ac, "CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG", CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x000054b0, "CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROL", CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr }, \
    { 0x000054b4, "CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUS", CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr }, \
    { 0x000054b8, "CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUS", CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr }, \
    { 0x000054bc, "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr }, \
    { 0x000054c0, "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKT", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr }, \
    { 0x000054c4, "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr }, \
    { 0x000054c8, "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQ", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr }, \
    { 0x000054cc, "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RX", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr }, \
    { 0x000054d0, "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WR", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr }, \
    { 0x000054d4, "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUS", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr }, \
    { 0x000054d8, "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROL", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr }, \
    { 0x000054dc, "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROL", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr }, \
    { 0x00006000, "CMIC_CMC1_SBUSDMA_CH0_CONTROL", CMIC_CMC1_SBUSDMA_CH0_CONTROLr }, \
    { 0x00006004, "CMIC_CMC1_SBUSDMA_CH0_REQUEST", CMIC_CMC1_SBUSDMA_CH0_REQUESTr }, \
    { 0x00006008, "CMIC_CMC1_SBUSDMA_CH0_COUNT", CMIC_CMC1_SBUSDMA_CH0_COUNTr }, \
    { 0x0000600c, "CMIC_CMC1_SBUSDMA_CH0_OPCODE", CMIC_CMC1_SBUSDMA_CH0_OPCODEr }, \
    { 0x00006010, "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr }, \
    { 0x00006014, "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00006018, "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000601c, "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr }, \
    { 0x00006020, "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr }, \
    { 0x00006024, "CMIC_CMC1_SBUSDMA_CH0_STATUS", CMIC_CMC1_SBUSDMA_CH0_STATUSr }, \
    { 0x00006028, "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000602c, "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00006030, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr }, \
    { 0x00006034, "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr }, \
    { 0x00006038, "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000603c, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00006040, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00006044, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00006048, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000604c, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00006050, "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00006054, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr }, \
    { 0x00006058, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000605c, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00006060, "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00006064, "CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROL", CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr }, \
    { 0x00006068, "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS", CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr }, \
    { 0x0000606c, "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLR", CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr }, \
    { 0x00006070, "CMIC_CMC1_SBUSDMA_CH0_TIMER", CMIC_CMC1_SBUSDMA_CH0_TIMERr }, \
    { 0x00006074, "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr }, \
    { 0x00006078, "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL", CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr }, \
    { 0x00006100, "CMIC_CMC1_SBUSDMA_CH1_CONTROL", CMIC_CMC1_SBUSDMA_CH1_CONTROLr }, \
    { 0x00006104, "CMIC_CMC1_SBUSDMA_CH1_REQUEST", CMIC_CMC1_SBUSDMA_CH1_REQUESTr }, \
    { 0x00006108, "CMIC_CMC1_SBUSDMA_CH1_COUNT", CMIC_CMC1_SBUSDMA_CH1_COUNTr }, \
    { 0x0000610c, "CMIC_CMC1_SBUSDMA_CH1_OPCODE", CMIC_CMC1_SBUSDMA_CH1_OPCODEr }, \
    { 0x00006110, "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr }, \
    { 0x00006114, "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00006118, "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000611c, "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr }, \
    { 0x00006120, "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr }, \
    { 0x00006124, "CMIC_CMC1_SBUSDMA_CH1_STATUS", CMIC_CMC1_SBUSDMA_CH1_STATUSr }, \
    { 0x00006128, "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000612c, "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00006130, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr }, \
    { 0x00006134, "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr }, \
    { 0x00006138, "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000613c, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00006140, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00006144, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00006148, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000614c, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00006150, "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00006154, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr }, \
    { 0x00006158, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000615c, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00006160, "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00006164, "CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROL", CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr }, \
    { 0x00006168, "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS", CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr }, \
    { 0x0000616c, "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLR", CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr }, \
    { 0x00006170, "CMIC_CMC1_SBUSDMA_CH1_TIMER", CMIC_CMC1_SBUSDMA_CH1_TIMERr }, \
    { 0x00006174, "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr }, \
    { 0x00006178, "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL", CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr }, \
    { 0x00006200, "CMIC_CMC1_SBUSDMA_CH2_CONTROL", CMIC_CMC1_SBUSDMA_CH2_CONTROLr }, \
    { 0x00006204, "CMIC_CMC1_SBUSDMA_CH2_REQUEST", CMIC_CMC1_SBUSDMA_CH2_REQUESTr }, \
    { 0x00006208, "CMIC_CMC1_SBUSDMA_CH2_COUNT", CMIC_CMC1_SBUSDMA_CH2_COUNTr }, \
    { 0x0000620c, "CMIC_CMC1_SBUSDMA_CH2_OPCODE", CMIC_CMC1_SBUSDMA_CH2_OPCODEr }, \
    { 0x00006210, "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr }, \
    { 0x00006214, "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00006218, "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000621c, "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr }, \
    { 0x00006220, "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr }, \
    { 0x00006224, "CMIC_CMC1_SBUSDMA_CH2_STATUS", CMIC_CMC1_SBUSDMA_CH2_STATUSr }, \
    { 0x00006228, "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000622c, "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00006230, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr }, \
    { 0x00006234, "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr }, \
    { 0x00006238, "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000623c, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00006240, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00006244, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00006248, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000624c, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00006250, "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00006254, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr }, \
    { 0x00006258, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000625c, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00006260, "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00006264, "CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROL", CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr }, \
    { 0x00006268, "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS", CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr }, \
    { 0x0000626c, "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLR", CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr }, \
    { 0x00006270, "CMIC_CMC1_SBUSDMA_CH2_TIMER", CMIC_CMC1_SBUSDMA_CH2_TIMERr }, \
    { 0x00006274, "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr }, \
    { 0x00006278, "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL", CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr }, \
    { 0x00006300, "CMIC_CMC1_SBUSDMA_CH3_CONTROL", CMIC_CMC1_SBUSDMA_CH3_CONTROLr }, \
    { 0x00006304, "CMIC_CMC1_SBUSDMA_CH3_REQUEST", CMIC_CMC1_SBUSDMA_CH3_REQUESTr }, \
    { 0x00006308, "CMIC_CMC1_SBUSDMA_CH3_COUNT", CMIC_CMC1_SBUSDMA_CH3_COUNTr }, \
    { 0x0000630c, "CMIC_CMC1_SBUSDMA_CH3_OPCODE", CMIC_CMC1_SBUSDMA_CH3_OPCODEr }, \
    { 0x00006310, "CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr }, \
    { 0x00006314, "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00006318, "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x0000631c, "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr }, \
    { 0x00006320, "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr }, \
    { 0x00006324, "CMIC_CMC1_SBUSDMA_CH3_STATUS", CMIC_CMC1_SBUSDMA_CH3_STATUSr }, \
    { 0x00006328, "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr }, \
    { 0x0000632c, "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr }, \
    { 0x00006330, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESS", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr }, \
    { 0x00006334, "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr }, \
    { 0x00006338, "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr }, \
    { 0x0000633c, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr }, \
    { 0x00006340, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr }, \
    { 0x00006344, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr }, \
    { 0x00006348, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x0000634c, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00006350, "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr }, \
    { 0x00006354, "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr }, \
    { 0x00006358, "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr }, \
    { 0x0000635c, "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr }, \
    { 0x00006360, "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr }, \
    { 0x00006364, "CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROL", CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr }, \
    { 0x00006368, "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS", CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr }, \
    { 0x0000636c, "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLR", CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr }, \
    { 0x00006370, "CMIC_CMC1_SBUSDMA_CH3_TIMER", CMIC_CMC1_SBUSDMA_CH3_TIMERr }, \
    { 0x00006374, "CMIC_CMC1_SBUSDMA_CH3_ITER_COUNT", CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr }, \
    { 0x00006378, "CMIC_CMC1_SBUSDMA_CH3_TM_CONTROL", CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr }, \
    { 0x00006404, "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO", CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr }, \
    { 0x00006408, "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI", CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr }, \
    { 0x0000640c, "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO", CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr }, \
    { 0x00006410, "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI", CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr }, \
    { 0x00006414, "CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNT", CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr }, \
    { 0x00006418, "CMIC_CMC1_CCMDMA_CH0_CFG", CMIC_CMC1_CCMDMA_CH0_CFGr }, \
    { 0x0000641c, "CMIC_CMC1_CCMDMA_CH0_STAT", CMIC_CMC1_CCMDMA_CH0_STATr }, \
    { 0x00006420, "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LO", CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr }, \
    { 0x00006424, "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HI", CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr }, \
    { 0x00006428, "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LO", CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr }, \
    { 0x0000642c, "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HI", CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr }, \
    { 0x00006430, "CMIC_CMC1_CCMDMA_CH0_ECC_CONTROL", CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr }, \
    { 0x00006434, "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS", CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr }, \
    { 0x00006438, "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLR", CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr }, \
    { 0x0000643c, "CMIC_CMC1_CCMDMA_CH0_TM_CONTROL", CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr }, \
    { 0x00006484, "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO", CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr }, \
    { 0x00006488, "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI", CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr }, \
    { 0x0000648c, "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO", CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr }, \
    { 0x00006490, "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI", CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr }, \
    { 0x00006494, "CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNT", CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr }, \
    { 0x00006498, "CMIC_CMC1_CCMDMA_CH1_CFG", CMIC_CMC1_CCMDMA_CH1_CFGr }, \
    { 0x0000649c, "CMIC_CMC1_CCMDMA_CH1_STAT", CMIC_CMC1_CCMDMA_CH1_STATr }, \
    { 0x000064a0, "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LO", CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr }, \
    { 0x000064a4, "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HI", CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr }, \
    { 0x000064a8, "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LO", CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr }, \
    { 0x000064ac, "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HI", CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr }, \
    { 0x000064b0, "CMIC_CMC1_CCMDMA_CH1_ECC_CONTROL", CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr }, \
    { 0x000064b4, "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS", CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr }, \
    { 0x000064b8, "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLR", CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr }, \
    { 0x000064bc, "CMIC_CMC1_CCMDMA_CH1_TM_CONTROL", CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr }, \
    { 0x0000d000, "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr }, \
    { 0x0000d004, "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r }, \
    { 0x0000d008, "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRL", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr }, \
    { 0x0000d00c, "CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRL", CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr }, \
    { 0x0000d010, "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS", CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr }, \
    { 0x0000d014, "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE", CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0000d018, "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS", CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr }, \
    { 0x0000d01c, "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE", CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0000d020, "CMIC_COMMON_POOL_SHARED_IRQ_STAT0", CMIC_COMMON_POOL_SHARED_IRQ_STAT0r }, \
    { 0x0000d024, "CMIC_COMMON_POOL_SHARED_CONFIG", CMIC_COMMON_POOL_SHARED_CONFIGr }, \
    { 0x00010000, "CMIC_COMMON_POOL_SCHAN_CH0_CTRL", CMIC_COMMON_POOL_SCHAN_CH0_CTRLr }, \
    { 0x00010004, "CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010008, "CMIC_COMMON_POOL_SCHAN_CH0_ERR", CMIC_COMMON_POOL_SCHAN_CH0_ERRr }, \
    { 0x0001000c, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr }, \
    { 0x0001000c, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE0", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE0r }, \
    { 0x00010010, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE1", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE1r }, \
    { 0x00010014, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE2", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE2r }, \
    { 0x00010018, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE3", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE3r }, \
    { 0x0001001c, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE4", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE4r }, \
    { 0x00010020, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE5", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE5r }, \
    { 0x00010024, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE6", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE6r }, \
    { 0x00010028, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE7", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE7r }, \
    { 0x0001002c, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE8", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE8r }, \
    { 0x00010030, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE9", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE9r }, \
    { 0x00010034, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE10", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE10r }, \
    { 0x00010038, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE11", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE11r }, \
    { 0x0001003c, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE12", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE12r }, \
    { 0x00010040, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE13", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE13r }, \
    { 0x00010044, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE14", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE14r }, \
    { 0x00010048, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE15", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE15r }, \
    { 0x0001004c, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE16", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE16r }, \
    { 0x00010050, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE17", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE17r }, \
    { 0x00010054, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE18", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE18r }, \
    { 0x00010058, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE19", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE19r }, \
    { 0x0001005c, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE20", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE20r }, \
    { 0x00010060, "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE21", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE21r }, \
    { 0x00010100, "CMIC_COMMON_POOL_SCHAN_CH1_CTRL", CMIC_COMMON_POOL_SCHAN_CH1_CTRLr }, \
    { 0x00010104, "CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010108, "CMIC_COMMON_POOL_SCHAN_CH1_ERR", CMIC_COMMON_POOL_SCHAN_CH1_ERRr }, \
    { 0x0001010c, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr }, \
    { 0x0001010c, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE0", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE0r }, \
    { 0x00010110, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE1", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE1r }, \
    { 0x00010114, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE2", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE2r }, \
    { 0x00010118, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE3", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE3r }, \
    { 0x0001011c, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE4", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE4r }, \
    { 0x00010120, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE5", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE5r }, \
    { 0x00010124, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE6", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE6r }, \
    { 0x00010128, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE7", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE7r }, \
    { 0x0001012c, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE8", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE8r }, \
    { 0x00010130, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE9", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE9r }, \
    { 0x00010134, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE10", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE10r }, \
    { 0x00010138, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE11", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE11r }, \
    { 0x0001013c, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE12", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE12r }, \
    { 0x00010140, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE13", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE13r }, \
    { 0x00010144, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE14", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE14r }, \
    { 0x00010148, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE15", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE15r }, \
    { 0x0001014c, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE16", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE16r }, \
    { 0x00010150, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE17", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE17r }, \
    { 0x00010154, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE18", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE18r }, \
    { 0x00010158, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE19", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE19r }, \
    { 0x0001015c, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE20", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE20r }, \
    { 0x00010160, "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE21", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE21r }, \
    { 0x00010200, "CMIC_COMMON_POOL_SCHAN_CH2_CTRL", CMIC_COMMON_POOL_SCHAN_CH2_CTRLr }, \
    { 0x00010204, "CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010208, "CMIC_COMMON_POOL_SCHAN_CH2_ERR", CMIC_COMMON_POOL_SCHAN_CH2_ERRr }, \
    { 0x0001020c, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr }, \
    { 0x0001020c, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE0", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE0r }, \
    { 0x00010210, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE1", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE1r }, \
    { 0x00010214, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE2", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE2r }, \
    { 0x00010218, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE3", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE3r }, \
    { 0x0001021c, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE4", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE4r }, \
    { 0x00010220, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE5", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE5r }, \
    { 0x00010224, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE6", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE6r }, \
    { 0x00010228, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE7", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE7r }, \
    { 0x0001022c, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE8", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE8r }, \
    { 0x00010230, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE9", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE9r }, \
    { 0x00010234, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE10", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE10r }, \
    { 0x00010238, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE11", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE11r }, \
    { 0x0001023c, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE12", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE12r }, \
    { 0x00010240, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE13", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE13r }, \
    { 0x00010244, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE14", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE14r }, \
    { 0x00010248, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE15", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE15r }, \
    { 0x0001024c, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE16", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE16r }, \
    { 0x00010250, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE17", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE17r }, \
    { 0x00010254, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE18", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE18r }, \
    { 0x00010258, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE19", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE19r }, \
    { 0x0001025c, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE20", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE20r }, \
    { 0x00010260, "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE21", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE21r }, \
    { 0x00010300, "CMIC_COMMON_POOL_SCHAN_CH3_CTRL", CMIC_COMMON_POOL_SCHAN_CH3_CTRLr }, \
    { 0x00010304, "CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010308, "CMIC_COMMON_POOL_SCHAN_CH3_ERR", CMIC_COMMON_POOL_SCHAN_CH3_ERRr }, \
    { 0x0001030c, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr }, \
    { 0x0001030c, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE0", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE0r }, \
    { 0x00010310, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE1", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE1r }, \
    { 0x00010314, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE2", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE2r }, \
    { 0x00010318, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE3", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE3r }, \
    { 0x0001031c, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE4", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE4r }, \
    { 0x00010320, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE5", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE5r }, \
    { 0x00010324, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE6", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE6r }, \
    { 0x00010328, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE7", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE7r }, \
    { 0x0001032c, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE8", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE8r }, \
    { 0x00010330, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE9", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE9r }, \
    { 0x00010334, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE10", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE10r }, \
    { 0x00010338, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE11", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE11r }, \
    { 0x0001033c, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE12", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE12r }, \
    { 0x00010340, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE13", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE13r }, \
    { 0x00010344, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE14", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE14r }, \
    { 0x00010348, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE15", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE15r }, \
    { 0x0001034c, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE16", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE16r }, \
    { 0x00010350, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE17", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE17r }, \
    { 0x00010354, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE18", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE18r }, \
    { 0x00010358, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE19", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE19r }, \
    { 0x0001035c, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE20", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE20r }, \
    { 0x00010360, "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE21", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE21r }, \
    { 0x00010400, "CMIC_COMMON_POOL_SCHAN_CH4_CTRL", CMIC_COMMON_POOL_SCHAN_CH4_CTRLr }, \
    { 0x00010404, "CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNT", CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr }, \
    { 0x00010408, "CMIC_COMMON_POOL_SCHAN_CH4_ERR", CMIC_COMMON_POOL_SCHAN_CH4_ERRr }, \
    { 0x0001040c, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr }, \
    { 0x0001040c, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE0", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE0r }, \
    { 0x00010410, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE1", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE1r }, \
    { 0x00010414, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE2", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE2r }, \
    { 0x00010418, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE3", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE3r }, \
    { 0x0001041c, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE4", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE4r }, \
    { 0x00010420, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE5", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE5r }, \
    { 0x00010424, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE6", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE6r }, \
    { 0x00010428, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE7", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE7r }, \
    { 0x0001042c, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE8", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE8r }, \
    { 0x00010430, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE9", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE9r }, \
    { 0x00010434, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE10", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE10r }, \
    { 0x00010438, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE11", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE11r }, \
    { 0x0001043c, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE12", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE12r }, \
    { 0x00010440, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE13", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE13r }, \
    { 0x00010444, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE14", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE14r }, \
    { 0x00010448, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE15", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE15r }, \
    { 0x0001044c, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE16", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE16r }, \
    { 0x00010450, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE17", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE17r }, \
    { 0x00010454, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE18", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE18r }, \
    { 0x00010458, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE19", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE19r }, \
    { 0x0001045c, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE20", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE20r }, \
    { 0x00010460, "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE21", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE21r }, \
    { 0x00011000, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr }, \
    { 0x00011004, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r }, \
    { 0x00011008, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001100c, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011010, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011014, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011018, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001101c, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011020, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr }, \
    { 0x00011024, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr }, \
    { 0x00011028, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr }, \
    { 0x0001102c, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011030, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011034, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr }, \
    { 0x00011038, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr }, \
    { 0x0001103c, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011040, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr }, \
    { 0x00011044, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011048, "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011080, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr }, \
    { 0x00011084, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r }, \
    { 0x00011088, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001108c, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011090, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011094, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011098, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001109c, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000110a0, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr }, \
    { 0x000110a4, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr }, \
    { 0x000110a8, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr }, \
    { 0x000110ac, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000110b0, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000110b4, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr }, \
    { 0x000110b8, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr }, \
    { 0x000110bc, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000110c0, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr }, \
    { 0x000110c4, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000110c8, "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011100, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr }, \
    { 0x00011104, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r }, \
    { 0x00011108, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001110c, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011110, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011114, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011118, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001111c, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011120, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr }, \
    { 0x00011124, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr }, \
    { 0x00011128, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr }, \
    { 0x0001112c, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011130, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011134, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr }, \
    { 0x00011138, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr }, \
    { 0x0001113c, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011140, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr }, \
    { 0x00011144, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011148, "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011180, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr }, \
    { 0x00011184, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r }, \
    { 0x00011188, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001118c, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011190, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011194, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011198, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001119c, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000111a0, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr }, \
    { 0x000111a4, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr }, \
    { 0x000111a8, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr }, \
    { 0x000111ac, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000111b0, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000111b4, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr }, \
    { 0x000111b8, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr }, \
    { 0x000111bc, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000111c0, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr }, \
    { 0x000111c4, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000111c8, "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011200, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr }, \
    { 0x00011204, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r }, \
    { 0x00011208, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001120c, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011210, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011214, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011218, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001121c, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011220, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr }, \
    { 0x00011224, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr }, \
    { 0x00011228, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr }, \
    { 0x0001122c, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011230, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011234, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr }, \
    { 0x00011238, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr }, \
    { 0x0001123c, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011240, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr }, \
    { 0x00011244, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011248, "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011280, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr }, \
    { 0x00011284, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r }, \
    { 0x00011288, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001128c, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011290, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011294, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011298, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001129c, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000112a0, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr }, \
    { 0x000112a4, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr }, \
    { 0x000112a8, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr }, \
    { 0x000112ac, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000112b0, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000112b4, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr }, \
    { 0x000112b8, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr }, \
    { 0x000112bc, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000112c0, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr }, \
    { 0x000112c4, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000112c8, "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011300, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr }, \
    { 0x00011304, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r }, \
    { 0x00011308, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001130c, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011310, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011314, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011318, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001131c, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011320, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr }, \
    { 0x00011324, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr }, \
    { 0x00011328, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr }, \
    { 0x0001132c, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011330, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011334, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr }, \
    { 0x00011338, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr }, \
    { 0x0001133c, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011340, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr }, \
    { 0x00011344, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011348, "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011380, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr }, \
    { 0x00011384, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r }, \
    { 0x00011388, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001138c, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011390, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011394, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011398, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001139c, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000113a0, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr }, \
    { 0x000113a4, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr }, \
    { 0x000113a8, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr }, \
    { 0x000113ac, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000113b0, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000113b4, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr }, \
    { 0x000113b8, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr }, \
    { 0x000113bc, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000113c0, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr }, \
    { 0x000113c4, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000113c8, "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011400, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr }, \
    { 0x00011404, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r }, \
    { 0x00011408, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001140c, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011410, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011414, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011418, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001141c, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011420, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr }, \
    { 0x00011424, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr }, \
    { 0x00011428, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr }, \
    { 0x0001142c, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011430, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011434, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr }, \
    { 0x00011438, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr }, \
    { 0x0001143c, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011440, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr }, \
    { 0x00011444, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011448, "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011480, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr }, \
    { 0x00011484, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r }, \
    { 0x00011488, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001148c, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011490, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011494, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011498, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001149c, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000114a0, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr }, \
    { 0x000114a4, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr }, \
    { 0x000114a8, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr }, \
    { 0x000114ac, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000114b0, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000114b4, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr }, \
    { 0x000114b8, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr }, \
    { 0x000114bc, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000114c0, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr }, \
    { 0x000114c4, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000114c8, "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011500, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr }, \
    { 0x00011504, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r }, \
    { 0x00011508, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001150c, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011510, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011514, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011518, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001151c, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x00011520, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr }, \
    { 0x00011524, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr }, \
    { 0x00011528, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr }, \
    { 0x0001152c, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x00011530, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x00011534, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr }, \
    { 0x00011538, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr }, \
    { 0x0001153c, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x00011540, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr }, \
    { 0x00011544, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x00011548, "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00011580, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr }, \
    { 0x00011584, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r }, \
    { 0x00011588, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESS", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr }, \
    { 0x0001158c, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr }, \
    { 0x00011590, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr }, \
    { 0x00011594, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr }, \
    { 0x00011598, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr }, \
    { 0x0001159c, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLD", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr }, \
    { 0x000115a0, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr }, \
    { 0x000115a4, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLR", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr }, \
    { 0x000115a8, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODE", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr }, \
    { 0x000115ac, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LO", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr }, \
    { 0x000115b0, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HI", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr }, \
    { 0x000115b4, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROL", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr }, \
    { 0x000115b8, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr }, \
    { 0x000115bc, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLR", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr }, \
    { 0x000115c0, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROL", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr }, \
    { 0x000115c4, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr }, \
    { 0x000115c8, "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr }, \
    { 0x00012000, "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRL", CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr }, \
    { 0x00012004, "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUS", CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr }, \
    { 0x00012008, "CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRL", CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr }, \
    { 0x0001200c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRL", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr }, \
    { 0x00012010, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr }, \
    { 0x00012014, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr }, \
    { 0x00012018, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr }, \
    { 0x0001201c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr }, \
    { 0x00012020, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUS", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr }, \
    { 0x00012024, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRL", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr }, \
    { 0x00012028, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr }, \
    { 0x0001202c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr }, \
    { 0x00012030, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr }, \
    { 0x00012034, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWER", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr }, \
    { 0x00012038, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUS", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr }, \
    { 0x00012100, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr }, \
    { 0x00012100, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY0", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY0r }, \
    { 0x00012104, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY1", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY1r }, \
    { 0x00012108, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY2", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY2r }, \
    { 0x0001210c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY3", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY3r }, \
    { 0x00012110, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY4", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY4r }, \
    { 0x00012114, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY5", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY5r }, \
    { 0x00012118, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY6", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY6r }, \
    { 0x0001211c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY7", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY7r }, \
    { 0x00012120, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY8", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY8r }, \
    { 0x00012124, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY9", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY9r }, \
    { 0x00012128, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY10", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY10r }, \
    { 0x0001212c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY11", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY11r }, \
    { 0x00012130, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY12", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY12r }, \
    { 0x00012134, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY13", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY13r }, \
    { 0x00012138, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY14", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY14r }, \
    { 0x0001213c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY15", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY15r }, \
    { 0x00012140, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY16", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY16r }, \
    { 0x00012144, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY17", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY17r }, \
    { 0x00012148, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY18", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY18r }, \
    { 0x0001214c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY19", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY19r }, \
    { 0x00012150, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY20", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY20r }, \
    { 0x00012154, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY21", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY21r }, \
    { 0x00012158, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY22", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY22r }, \
    { 0x0001215c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY23", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY23r }, \
    { 0x00012160, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY24", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY24r }, \
    { 0x00012164, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY25", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY25r }, \
    { 0x00012168, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY26", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY26r }, \
    { 0x0001216c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY27", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY27r }, \
    { 0x00012170, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY28", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY28r }, \
    { 0x00012174, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY29", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY29r }, \
    { 0x00012178, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY30", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY30r }, \
    { 0x0001217c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY31", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY31r }, \
    { 0x00012180, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY32", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY32r }, \
    { 0x00012184, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY33", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY33r }, \
    { 0x00012188, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY34", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY34r }, \
    { 0x0001218c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY35", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY35r }, \
    { 0x00012190, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY36", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY36r }, \
    { 0x00012194, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY37", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY37r }, \
    { 0x00012198, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY38", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY38r }, \
    { 0x0001219c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY39", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY39r }, \
    { 0x000121a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY40", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY40r }, \
    { 0x000121a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY41", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY41r }, \
    { 0x000121a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY42", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY42r }, \
    { 0x000121ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY43", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY43r }, \
    { 0x000121b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY44", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY44r }, \
    { 0x000121b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY45", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY45r }, \
    { 0x000121b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY46", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY46r }, \
    { 0x000121bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY47", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY47r }, \
    { 0x000121c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY48", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY48r }, \
    { 0x000121c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY49", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY49r }, \
    { 0x000121c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY50", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY50r }, \
    { 0x000121cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY51", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY51r }, \
    { 0x000121d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY52", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY52r }, \
    { 0x000121d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY53", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY53r }, \
    { 0x000121d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY54", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY54r }, \
    { 0x000121dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY55", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY55r }, \
    { 0x000121e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY56", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY56r }, \
    { 0x000121e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY57", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY57r }, \
    { 0x000121e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY58", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY58r }, \
    { 0x000121ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY59", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY59r }, \
    { 0x000121f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY60", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY60r }, \
    { 0x000121f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY61", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY61r }, \
    { 0x000121f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY62", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY62r }, \
    { 0x000121fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY63", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY63r }, \
    { 0x00012200, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY64", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY64r }, \
    { 0x00012204, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY65", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY65r }, \
    { 0x00012208, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY66", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY66r }, \
    { 0x0001220c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY67", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY67r }, \
    { 0x00012210, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY68", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY68r }, \
    { 0x00012214, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY69", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY69r }, \
    { 0x00012218, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY70", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY70r }, \
    { 0x0001221c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY71", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY71r }, \
    { 0x00012220, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY72", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY72r }, \
    { 0x00012224, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY73", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY73r }, \
    { 0x00012228, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY74", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY74r }, \
    { 0x0001222c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY75", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY75r }, \
    { 0x00012230, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY76", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY76r }, \
    { 0x00012234, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY77", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY77r }, \
    { 0x00012238, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY78", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY78r }, \
    { 0x0001223c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY79", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY79r }, \
    { 0x00012240, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY80", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY80r }, \
    { 0x00012244, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY81", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY81r }, \
    { 0x00012248, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY82", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY82r }, \
    { 0x0001224c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY83", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY83r }, \
    { 0x00012250, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY84", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY84r }, \
    { 0x00012254, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY85", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY85r }, \
    { 0x00012258, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY86", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY86r }, \
    { 0x0001225c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY87", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY87r }, \
    { 0x00012260, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY88", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY88r }, \
    { 0x00012264, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY89", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY89r }, \
    { 0x00012268, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY90", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY90r }, \
    { 0x0001226c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY91", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY91r }, \
    { 0x00012270, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY92", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY92r }, \
    { 0x00012274, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY93", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY93r }, \
    { 0x00012278, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY94", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY94r }, \
    { 0x0001227c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY95", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY95r }, \
    { 0x00012280, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY96", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY96r }, \
    { 0x00012284, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY97", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY97r }, \
    { 0x00012288, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY98", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY98r }, \
    { 0x0001228c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY99", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY99r }, \
    { 0x00012290, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY100", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY100r }, \
    { 0x00012294, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY101", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY101r }, \
    { 0x00012298, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY102", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY102r }, \
    { 0x0001229c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY103", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY103r }, \
    { 0x000122a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY104", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY104r }, \
    { 0x000122a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY105", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY105r }, \
    { 0x000122a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY106", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY106r }, \
    { 0x000122ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY107", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY107r }, \
    { 0x000122b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY108", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY108r }, \
    { 0x000122b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY109", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY109r }, \
    { 0x000122b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY110", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY110r }, \
    { 0x000122bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY111", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY111r }, \
    { 0x000122c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY112", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY112r }, \
    { 0x000122c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY113", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY113r }, \
    { 0x000122c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY114", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY114r }, \
    { 0x000122cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY115", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY115r }, \
    { 0x000122d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY116", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY116r }, \
    { 0x000122d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY117", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY117r }, \
    { 0x000122d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY118", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY118r }, \
    { 0x000122dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY119", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY119r }, \
    { 0x000122e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY120", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY120r }, \
    { 0x000122e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY121", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY121r }, \
    { 0x000122e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY122", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY122r }, \
    { 0x000122ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY123", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY123r }, \
    { 0x000122f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY124", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY124r }, \
    { 0x000122f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY125", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY125r }, \
    { 0x000122f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY126", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY126r }, \
    { 0x000122fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY127", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY127r }, \
    { 0x00012300, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY128", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY128r }, \
    { 0x00012304, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY129", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY129r }, \
    { 0x00012308, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY130", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY130r }, \
    { 0x0001230c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY131", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY131r }, \
    { 0x00012310, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY132", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY132r }, \
    { 0x00012314, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY133", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY133r }, \
    { 0x00012318, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY134", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY134r }, \
    { 0x0001231c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY135", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY135r }, \
    { 0x00012320, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY136", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY136r }, \
    { 0x00012324, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY137", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY137r }, \
    { 0x00012328, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY138", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY138r }, \
    { 0x0001232c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY139", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY139r }, \
    { 0x00012330, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY140", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY140r }, \
    { 0x00012334, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY141", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY141r }, \
    { 0x00012338, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY142", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY142r }, \
    { 0x0001233c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY143", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY143r }, \
    { 0x00012340, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY144", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY144r }, \
    { 0x00012344, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY145", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY145r }, \
    { 0x00012348, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY146", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY146r }, \
    { 0x0001234c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY147", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY147r }, \
    { 0x00012350, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY148", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY148r }, \
    { 0x00012354, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY149", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY149r }, \
    { 0x00012358, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY150", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY150r }, \
    { 0x0001235c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY151", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY151r }, \
    { 0x00012360, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY152", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY152r }, \
    { 0x00012364, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY153", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY153r }, \
    { 0x00012368, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY154", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY154r }, \
    { 0x0001236c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY155", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY155r }, \
    { 0x00012370, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY156", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY156r }, \
    { 0x00012374, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY157", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY157r }, \
    { 0x00012378, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY158", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY158r }, \
    { 0x0001237c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY159", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY159r }, \
    { 0x00012380, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY160", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY160r }, \
    { 0x00012384, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY161", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY161r }, \
    { 0x00012388, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY162", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY162r }, \
    { 0x0001238c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY163", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY163r }, \
    { 0x00012390, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY164", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY164r }, \
    { 0x00012394, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY165", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY165r }, \
    { 0x00012398, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY166", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY166r }, \
    { 0x0001239c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY167", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY167r }, \
    { 0x000123a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY168", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY168r }, \
    { 0x000123a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY169", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY169r }, \
    { 0x000123a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY170", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY170r }, \
    { 0x000123ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY171", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY171r }, \
    { 0x000123b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY172", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY172r }, \
    { 0x000123b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY173", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY173r }, \
    { 0x000123b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY174", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY174r }, \
    { 0x000123bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY175", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY175r }, \
    { 0x000123c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY176", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY176r }, \
    { 0x000123c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY177", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY177r }, \
    { 0x000123c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY178", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY178r }, \
    { 0x000123cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY179", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY179r }, \
    { 0x000123d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY180", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY180r }, \
    { 0x000123d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY181", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY181r }, \
    { 0x000123d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY182", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY182r }, \
    { 0x000123dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY183", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY183r }, \
    { 0x000123e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY184", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY184r }, \
    { 0x000123e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY185", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY185r }, \
    { 0x000123e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY186", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY186r }, \
    { 0x000123ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY187", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY187r }, \
    { 0x000123f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY188", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY188r }, \
    { 0x000123f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY189", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY189r }, \
    { 0x000123f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY190", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY190r }, \
    { 0x000123fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY191", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY191r }, \
    { 0x00012400, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY192", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY192r }, \
    { 0x00012404, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY193", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY193r }, \
    { 0x00012408, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY194", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY194r }, \
    { 0x0001240c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY195", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY195r }, \
    { 0x00012410, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY196", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY196r }, \
    { 0x00012414, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY197", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY197r }, \
    { 0x00012418, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY198", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY198r }, \
    { 0x0001241c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY199", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY199r }, \
    { 0x00012420, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY200", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY200r }, \
    { 0x00012424, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY201", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY201r }, \
    { 0x00012428, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY202", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY202r }, \
    { 0x0001242c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY203", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY203r }, \
    { 0x00012430, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY204", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY204r }, \
    { 0x00012434, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY205", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY205r }, \
    { 0x00012438, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY206", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY206r }, \
    { 0x0001243c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY207", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY207r }, \
    { 0x00012440, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY208", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY208r }, \
    { 0x00012444, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY209", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY209r }, \
    { 0x00012448, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY210", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY210r }, \
    { 0x0001244c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY211", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY211r }, \
    { 0x00012450, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY212", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY212r }, \
    { 0x00012454, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY213", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY213r }, \
    { 0x00012458, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY214", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY214r }, \
    { 0x0001245c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY215", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY215r }, \
    { 0x00012460, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY216", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY216r }, \
    { 0x00012464, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY217", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY217r }, \
    { 0x00012468, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY218", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY218r }, \
    { 0x0001246c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY219", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY219r }, \
    { 0x00012470, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY220", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY220r }, \
    { 0x00012474, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY221", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY221r }, \
    { 0x00012478, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY222", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY222r }, \
    { 0x0001247c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY223", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY223r }, \
    { 0x00012480, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY224", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY224r }, \
    { 0x00012484, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY225", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY225r }, \
    { 0x00012488, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY226", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY226r }, \
    { 0x0001248c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY227", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY227r }, \
    { 0x00012490, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY228", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY228r }, \
    { 0x00012494, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY229", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY229r }, \
    { 0x00012498, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY230", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY230r }, \
    { 0x0001249c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY231", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY231r }, \
    { 0x000124a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY232", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY232r }, \
    { 0x000124a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY233", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY233r }, \
    { 0x000124a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY234", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY234r }, \
    { 0x000124ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY235", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY235r }, \
    { 0x000124b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY236", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY236r }, \
    { 0x000124b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY237", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY237r }, \
    { 0x000124b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY238", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY238r }, \
    { 0x000124bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY239", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY239r }, \
    { 0x000124c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY240", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY240r }, \
    { 0x000124c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY241", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY241r }, \
    { 0x000124c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY242", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY242r }, \
    { 0x000124cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY243", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY243r }, \
    { 0x000124d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY244", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY244r }, \
    { 0x000124d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY245", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY245r }, \
    { 0x000124d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY246", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY246r }, \
    { 0x000124dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY247", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY247r }, \
    { 0x000124e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY248", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY248r }, \
    { 0x000124e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY249", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY249r }, \
    { 0x000124e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY250", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY250r }, \
    { 0x000124ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY251", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY251r }, \
    { 0x000124f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY252", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY252r }, \
    { 0x000124f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY253", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY253r }, \
    { 0x000124f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY254", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY254r }, \
    { 0x000124fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY255", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY255r }, \
    { 0x00012500, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY256", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY256r }, \
    { 0x00012504, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY257", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY257r }, \
    { 0x00012508, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY258", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY258r }, \
    { 0x0001250c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY259", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY259r }, \
    { 0x00012510, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY260", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY260r }, \
    { 0x00012514, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY261", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY261r }, \
    { 0x00012518, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY262", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY262r }, \
    { 0x0001251c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY263", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY263r }, \
    { 0x00012520, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY264", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY264r }, \
    { 0x00012524, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY265", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY265r }, \
    { 0x00012528, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY266", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY266r }, \
    { 0x0001252c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY267", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY267r }, \
    { 0x00012530, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY268", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY268r }, \
    { 0x00012534, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY269", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY269r }, \
    { 0x00012538, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY270", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY270r }, \
    { 0x0001253c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY271", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY271r }, \
    { 0x00012540, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY272", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY272r }, \
    { 0x00012544, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY273", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY273r }, \
    { 0x00012548, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY274", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY274r }, \
    { 0x0001254c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY275", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY275r }, \
    { 0x00012550, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY276", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY276r }, \
    { 0x00012554, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY277", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY277r }, \
    { 0x00012558, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY278", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY278r }, \
    { 0x0001255c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY279", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY279r }, \
    { 0x00012560, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY280", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY280r }, \
    { 0x00012564, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY281", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY281r }, \
    { 0x00012568, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY282", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY282r }, \
    { 0x0001256c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY283", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY283r }, \
    { 0x00012570, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY284", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY284r }, \
    { 0x00012574, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY285", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY285r }, \
    { 0x00012578, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY286", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY286r }, \
    { 0x0001257c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY287", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY287r }, \
    { 0x00012580, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY288", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY288r }, \
    { 0x00012584, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY289", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY289r }, \
    { 0x00012588, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY290", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY290r }, \
    { 0x0001258c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY291", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY291r }, \
    { 0x00012590, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY292", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY292r }, \
    { 0x00012594, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY293", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY293r }, \
    { 0x00012598, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY294", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY294r }, \
    { 0x0001259c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY295", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY295r }, \
    { 0x000125a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY296", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY296r }, \
    { 0x000125a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY297", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY297r }, \
    { 0x000125a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY298", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY298r }, \
    { 0x000125ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY299", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY299r }, \
    { 0x000125b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY300", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY300r }, \
    { 0x000125b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY301", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY301r }, \
    { 0x000125b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY302", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY302r }, \
    { 0x000125bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY303", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY303r }, \
    { 0x000125c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY304", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY304r }, \
    { 0x000125c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY305", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY305r }, \
    { 0x000125c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY306", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY306r }, \
    { 0x000125cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY307", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY307r }, \
    { 0x000125d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY308", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY308r }, \
    { 0x000125d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY309", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY309r }, \
    { 0x000125d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY310", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY310r }, \
    { 0x000125dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY311", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY311r }, \
    { 0x000125e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY312", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY312r }, \
    { 0x000125e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY313", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY313r }, \
    { 0x000125e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY314", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY314r }, \
    { 0x000125ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY315", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY315r }, \
    { 0x000125f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY316", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY316r }, \
    { 0x000125f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY317", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY317r }, \
    { 0x000125f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY318", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY318r }, \
    { 0x000125fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY319", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY319r }, \
    { 0x00012600, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY320", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY320r }, \
    { 0x00012604, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY321", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY321r }, \
    { 0x00012608, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY322", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY322r }, \
    { 0x0001260c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY323", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY323r }, \
    { 0x00012610, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY324", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY324r }, \
    { 0x00012614, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY325", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY325r }, \
    { 0x00012618, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY326", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY326r }, \
    { 0x0001261c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY327", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY327r }, \
    { 0x00012620, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY328", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY328r }, \
    { 0x00012624, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY329", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY329r }, \
    { 0x00012628, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY330", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY330r }, \
    { 0x0001262c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY331", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY331r }, \
    { 0x00012630, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY332", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY332r }, \
    { 0x00012634, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY333", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY333r }, \
    { 0x00012638, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY334", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY334r }, \
    { 0x0001263c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY335", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY335r }, \
    { 0x00012640, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY336", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY336r }, \
    { 0x00012644, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY337", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY337r }, \
    { 0x00012648, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY338", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY338r }, \
    { 0x0001264c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY339", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY339r }, \
    { 0x00012650, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY340", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY340r }, \
    { 0x00012654, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY341", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY341r }, \
    { 0x00012658, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY342", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY342r }, \
    { 0x0001265c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY343", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY343r }, \
    { 0x00012660, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY344", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY344r }, \
    { 0x00012664, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY345", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY345r }, \
    { 0x00012668, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY346", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY346r }, \
    { 0x0001266c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY347", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY347r }, \
    { 0x00012670, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY348", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY348r }, \
    { 0x00012674, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY349", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY349r }, \
    { 0x00012678, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY350", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY350r }, \
    { 0x0001267c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY351", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY351r }, \
    { 0x00012680, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr }, \
    { 0x00012680, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY0", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY0r }, \
    { 0x00012684, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY1", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY1r }, \
    { 0x00012688, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY2", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY2r }, \
    { 0x0001268c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY3", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY3r }, \
    { 0x00012690, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY4", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY4r }, \
    { 0x00012694, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY5", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY5r }, \
    { 0x00012698, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY6", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY6r }, \
    { 0x0001269c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY7", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY7r }, \
    { 0x000126a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY8", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY8r }, \
    { 0x000126a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY9", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY9r }, \
    { 0x000126a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY10", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY10r }, \
    { 0x000126ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY11", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY11r }, \
    { 0x000126b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY12", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY12r }, \
    { 0x000126b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY13", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY13r }, \
    { 0x000126b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY14", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY14r }, \
    { 0x000126bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY15", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY15r }, \
    { 0x000126c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY16", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY16r }, \
    { 0x000126c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY17", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY17r }, \
    { 0x000126c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY18", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY18r }, \
    { 0x000126cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY19", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY19r }, \
    { 0x000126d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY20", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY20r }, \
    { 0x000126d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY21", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY21r }, \
    { 0x000126d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY22", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY22r }, \
    { 0x000126dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY23", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY23r }, \
    { 0x000126e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY24", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY24r }, \
    { 0x000126e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY25", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY25r }, \
    { 0x000126e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY26", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY26r }, \
    { 0x000126ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY27", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY27r }, \
    { 0x000126f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY28", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY28r }, \
    { 0x000126f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY29", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY29r }, \
    { 0x000126f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY30", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY30r }, \
    { 0x000126fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY31", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY31r }, \
    { 0x00012700, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY32", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY32r }, \
    { 0x00012704, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY33", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY33r }, \
    { 0x00012708, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY34", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY34r }, \
    { 0x0001270c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY35", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY35r }, \
    { 0x00012710, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY36", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY36r }, \
    { 0x00012714, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY37", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY37r }, \
    { 0x00012718, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY38", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY38r }, \
    { 0x0001271c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY39", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY39r }, \
    { 0x00012720, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY40", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY40r }, \
    { 0x00012724, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY41", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY41r }, \
    { 0x00012728, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY42", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY42r }, \
    { 0x0001272c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY43", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY43r }, \
    { 0x00012730, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY44", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY44r }, \
    { 0x00012734, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY45", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY45r }, \
    { 0x00012738, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY46", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY46r }, \
    { 0x0001273c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY47", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY47r }, \
    { 0x00012740, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY48", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY48r }, \
    { 0x00012744, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY49", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY49r }, \
    { 0x00012748, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY50", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY50r }, \
    { 0x0001274c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY51", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY51r }, \
    { 0x00012750, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY52", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY52r }, \
    { 0x00012754, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY53", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY53r }, \
    { 0x00012758, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY54", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY54r }, \
    { 0x0001275c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY55", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY55r }, \
    { 0x00012760, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY56", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY56r }, \
    { 0x00012764, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY57", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY57r }, \
    { 0x00012768, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY58", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY58r }, \
    { 0x0001276c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY59", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY59r }, \
    { 0x00012770, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY60", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY60r }, \
    { 0x00012774, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY61", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY61r }, \
    { 0x00012778, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY62", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY62r }, \
    { 0x0001277c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY63", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY63r }, \
    { 0x00012780, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY64", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY64r }, \
    { 0x00012784, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY65", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY65r }, \
    { 0x00012788, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY66", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY66r }, \
    { 0x0001278c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY67", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY67r }, \
    { 0x00012790, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY68", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY68r }, \
    { 0x00012794, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY69", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY69r }, \
    { 0x00012798, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY70", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY70r }, \
    { 0x0001279c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY71", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY71r }, \
    { 0x000127a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY72", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY72r }, \
    { 0x000127a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY73", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY73r }, \
    { 0x000127a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY74", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY74r }, \
    { 0x000127ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY75", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY75r }, \
    { 0x000127b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY76", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY76r }, \
    { 0x000127b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY77", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY77r }, \
    { 0x000127b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY78", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY78r }, \
    { 0x000127bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY79", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY79r }, \
    { 0x000127c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY80", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY80r }, \
    { 0x000127c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY81", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY81r }, \
    { 0x000127c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY82", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY82r }, \
    { 0x000127cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY83", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY83r }, \
    { 0x000127d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY84", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY84r }, \
    { 0x000127d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY85", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY85r }, \
    { 0x000127d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY86", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY86r }, \
    { 0x000127dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY87", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY87r }, \
    { 0x000127e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY88", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY88r }, \
    { 0x000127e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY89", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY89r }, \
    { 0x000127e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY90", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY90r }, \
    { 0x000127ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY91", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY91r }, \
    { 0x000127f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY92", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY92r }, \
    { 0x000127f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY93", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY93r }, \
    { 0x000127f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY94", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY94r }, \
    { 0x000127fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY95", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY95r }, \
    { 0x00012800, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY96", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY96r }, \
    { 0x00012804, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY97", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY97r }, \
    { 0x00012808, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY98", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY98r }, \
    { 0x0001280c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY99", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY99r }, \
    { 0x00012810, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY100", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY100r }, \
    { 0x00012814, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY101", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY101r }, \
    { 0x00012818, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY102", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY102r }, \
    { 0x0001281c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY103", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY103r }, \
    { 0x00012820, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY104", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY104r }, \
    { 0x00012824, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY105", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY105r }, \
    { 0x00012828, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY106", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY106r }, \
    { 0x0001282c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY107", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY107r }, \
    { 0x00012830, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY108", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY108r }, \
    { 0x00012834, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY109", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY109r }, \
    { 0x00012838, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY110", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY110r }, \
    { 0x0001283c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY111", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY111r }, \
    { 0x00012840, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY112", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY112r }, \
    { 0x00012844, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY113", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY113r }, \
    { 0x00012848, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY114", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY114r }, \
    { 0x0001284c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY115", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY115r }, \
    { 0x00012850, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY116", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY116r }, \
    { 0x00012854, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY117", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY117r }, \
    { 0x00012858, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY118", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY118r }, \
    { 0x0001285c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY119", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY119r }, \
    { 0x00012860, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY120", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY120r }, \
    { 0x00012864, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY121", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY121r }, \
    { 0x00012868, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY122", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY122r }, \
    { 0x0001286c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY123", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY123r }, \
    { 0x00012870, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY124", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY124r }, \
    { 0x00012874, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY125", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY125r }, \
    { 0x00012878, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY126", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY126r }, \
    { 0x0001287c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY127", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY127r }, \
    { 0x00012880, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY128", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY128r }, \
    { 0x00012884, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY129", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY129r }, \
    { 0x00012888, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY130", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY130r }, \
    { 0x0001288c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY131", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY131r }, \
    { 0x00012890, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY132", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY132r }, \
    { 0x00012894, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY133", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY133r }, \
    { 0x00012898, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY134", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY134r }, \
    { 0x0001289c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY135", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY135r }, \
    { 0x000128a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY136", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY136r }, \
    { 0x000128a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY137", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY137r }, \
    { 0x000128a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY138", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY138r }, \
    { 0x000128ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY139", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY139r }, \
    { 0x000128b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY140", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY140r }, \
    { 0x000128b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY141", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY141r }, \
    { 0x000128b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY142", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY142r }, \
    { 0x000128bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY143", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY143r }, \
    { 0x000128c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY144", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY144r }, \
    { 0x000128c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY145", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY145r }, \
    { 0x000128c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY146", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY146r }, \
    { 0x000128cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY147", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY147r }, \
    { 0x000128d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY148", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY148r }, \
    { 0x000128d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY149", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY149r }, \
    { 0x000128d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY150", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY150r }, \
    { 0x000128dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY151", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY151r }, \
    { 0x000128e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY152", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY152r }, \
    { 0x000128e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY153", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY153r }, \
    { 0x000128e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY154", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY154r }, \
    { 0x000128ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY155", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY155r }, \
    { 0x000128f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY156", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY156r }, \
    { 0x000128f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY157", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY157r }, \
    { 0x000128f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY158", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY158r }, \
    { 0x000128fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY159", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY159r }, \
    { 0x00012900, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY160", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY160r }, \
    { 0x00012904, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY161", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY161r }, \
    { 0x00012908, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY162", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY162r }, \
    { 0x0001290c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY163", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY163r }, \
    { 0x00012910, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY164", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY164r }, \
    { 0x00012914, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY165", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY165r }, \
    { 0x00012918, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY166", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY166r }, \
    { 0x0001291c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY167", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY167r }, \
    { 0x00012920, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY168", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY168r }, \
    { 0x00012924, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY169", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY169r }, \
    { 0x00012928, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY170", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY170r }, \
    { 0x0001292c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY171", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY171r }, \
    { 0x00012930, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY172", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY172r }, \
    { 0x00012934, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY173", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY173r }, \
    { 0x00012938, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY174", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY174r }, \
    { 0x0001293c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY175", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY175r }, \
    { 0x00012940, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY176", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY176r }, \
    { 0x00012944, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY177", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY177r }, \
    { 0x00012948, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY178", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY178r }, \
    { 0x0001294c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY179", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY179r }, \
    { 0x00012950, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY180", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY180r }, \
    { 0x00012954, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY181", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY181r }, \
    { 0x00012958, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY182", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY182r }, \
    { 0x0001295c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY183", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY183r }, \
    { 0x00012960, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY184", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY184r }, \
    { 0x00012964, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY185", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY185r }, \
    { 0x00012968, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY186", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY186r }, \
    { 0x0001296c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY187", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY187r }, \
    { 0x00012970, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY188", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY188r }, \
    { 0x00012974, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY189", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY189r }, \
    { 0x00012978, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY190", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY190r }, \
    { 0x0001297c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY191", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY191r }, \
    { 0x00012980, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY192", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY192r }, \
    { 0x00012984, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY193", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY193r }, \
    { 0x00012988, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY194", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY194r }, \
    { 0x0001298c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY195", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY195r }, \
    { 0x00012990, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY196", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY196r }, \
    { 0x00012994, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY197", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY197r }, \
    { 0x00012998, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY198", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY198r }, \
    { 0x0001299c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY199", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY199r }, \
    { 0x000129a0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY200", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY200r }, \
    { 0x000129a4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY201", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY201r }, \
    { 0x000129a8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY202", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY202r }, \
    { 0x000129ac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY203", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY203r }, \
    { 0x000129b0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY204", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY204r }, \
    { 0x000129b4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY205", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY205r }, \
    { 0x000129b8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY206", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY206r }, \
    { 0x000129bc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY207", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY207r }, \
    { 0x000129c0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY208", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY208r }, \
    { 0x000129c4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY209", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY209r }, \
    { 0x000129c8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY210", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY210r }, \
    { 0x000129cc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY211", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY211r }, \
    { 0x000129d0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY212", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY212r }, \
    { 0x000129d4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY213", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY213r }, \
    { 0x000129d8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY214", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY214r }, \
    { 0x000129dc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY215", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY215r }, \
    { 0x000129e0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY216", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY216r }, \
    { 0x000129e4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY217", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY217r }, \
    { 0x000129e8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY218", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY218r }, \
    { 0x000129ec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY219", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY219r }, \
    { 0x000129f0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY220", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY220r }, \
    { 0x000129f4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY221", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY221r }, \
    { 0x000129f8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY222", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY222r }, \
    { 0x000129fc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY223", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY223r }, \
    { 0x00012a00, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY224", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY224r }, \
    { 0x00012a04, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY225", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY225r }, \
    { 0x00012a08, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY226", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY226r }, \
    { 0x00012a0c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY227", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY227r }, \
    { 0x00012a10, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY228", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY228r }, \
    { 0x00012a14, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY229", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY229r }, \
    { 0x00012a18, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY230", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY230r }, \
    { 0x00012a1c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY231", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY231r }, \
    { 0x00012a20, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY232", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY232r }, \
    { 0x00012a24, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY233", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY233r }, \
    { 0x00012a28, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY234", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY234r }, \
    { 0x00012a2c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY235", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY235r }, \
    { 0x00012a30, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY236", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY236r }, \
    { 0x00012a34, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY237", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY237r }, \
    { 0x00012a38, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY238", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY238r }, \
    { 0x00012a3c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY239", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY239r }, \
    { 0x00012a40, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY240", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY240r }, \
    { 0x00012a44, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY241", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY241r }, \
    { 0x00012a48, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY242", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY242r }, \
    { 0x00012a4c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY243", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY243r }, \
    { 0x00012a50, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY244", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY244r }, \
    { 0x00012a54, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY245", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY245r }, \
    { 0x00012a58, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY246", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY246r }, \
    { 0x00012a5c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY247", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY247r }, \
    { 0x00012a60, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY248", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY248r }, \
    { 0x00012a64, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY249", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY249r }, \
    { 0x00012a68, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY250", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY250r }, \
    { 0x00012a6c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY251", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY251r }, \
    { 0x00012a70, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY252", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY252r }, \
    { 0x00012a74, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY253", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY253r }, \
    { 0x00012a78, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY254", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY254r }, \
    { 0x00012a7c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY255", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY255r }, \
    { 0x00012a80, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY256", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY256r }, \
    { 0x00012a84, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY257", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY257r }, \
    { 0x00012a88, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY258", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY258r }, \
    { 0x00012a8c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY259", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY259r }, \
    { 0x00012a90, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY260", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY260r }, \
    { 0x00012a94, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY261", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY261r }, \
    { 0x00012a98, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY262", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY262r }, \
    { 0x00012a9c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY263", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY263r }, \
    { 0x00012aa0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY264", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY264r }, \
    { 0x00012aa4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY265", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY265r }, \
    { 0x00012aa8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY266", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY266r }, \
    { 0x00012aac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY267", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY267r }, \
    { 0x00012ab0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY268", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY268r }, \
    { 0x00012ab4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY269", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY269r }, \
    { 0x00012ab8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY270", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY270r }, \
    { 0x00012abc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY271", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY271r }, \
    { 0x00012ac0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY272", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY272r }, \
    { 0x00012ac4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY273", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY273r }, \
    { 0x00012ac8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY274", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY274r }, \
    { 0x00012acc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY275", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY275r }, \
    { 0x00012ad0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY276", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY276r }, \
    { 0x00012ad4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY277", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY277r }, \
    { 0x00012ad8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY278", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY278r }, \
    { 0x00012adc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY279", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY279r }, \
    { 0x00012ae0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY280", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY280r }, \
    { 0x00012ae4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY281", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY281r }, \
    { 0x00012ae8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY282", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY282r }, \
    { 0x00012aec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY283", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY283r }, \
    { 0x00012af0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY284", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY284r }, \
    { 0x00012af4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY285", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY285r }, \
    { 0x00012af8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY286", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY286r }, \
    { 0x00012afc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY287", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY287r }, \
    { 0x00012b00, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY288", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY288r }, \
    { 0x00012b04, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY289", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY289r }, \
    { 0x00012b08, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY290", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY290r }, \
    { 0x00012b0c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY291", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY291r }, \
    { 0x00012b10, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY292", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY292r }, \
    { 0x00012b14, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY293", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY293r }, \
    { 0x00012b18, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY294", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY294r }, \
    { 0x00012b1c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY295", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY295r }, \
    { 0x00012b20, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY296", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY296r }, \
    { 0x00012b24, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY297", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY297r }, \
    { 0x00012b28, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY298", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY298r }, \
    { 0x00012b2c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY299", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY299r }, \
    { 0x00012b30, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY300", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY300r }, \
    { 0x00012b34, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY301", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY301r }, \
    { 0x00012b38, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY302", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY302r }, \
    { 0x00012b3c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY303", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY303r }, \
    { 0x00012b40, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY304", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY304r }, \
    { 0x00012b44, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY305", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY305r }, \
    { 0x00012b48, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY306", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY306r }, \
    { 0x00012b4c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY307", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY307r }, \
    { 0x00012b50, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY308", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY308r }, \
    { 0x00012b54, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY309", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY309r }, \
    { 0x00012b58, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY310", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY310r }, \
    { 0x00012b5c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY311", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY311r }, \
    { 0x00012b60, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY312", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY312r }, \
    { 0x00012b64, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY313", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY313r }, \
    { 0x00012b68, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY314", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY314r }, \
    { 0x00012b6c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY315", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY315r }, \
    { 0x00012b70, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY316", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY316r }, \
    { 0x00012b74, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY317", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY317r }, \
    { 0x00012b78, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY318", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY318r }, \
    { 0x00012b7c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY319", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY319r }, \
    { 0x00012b80, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY320", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY320r }, \
    { 0x00012b84, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY321", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY321r }, \
    { 0x00012b88, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY322", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY322r }, \
    { 0x00012b8c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY323", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY323r }, \
    { 0x00012b90, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY324", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY324r }, \
    { 0x00012b94, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY325", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY325r }, \
    { 0x00012b98, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY326", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY326r }, \
    { 0x00012b9c, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY327", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY327r }, \
    { 0x00012ba0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY328", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY328r }, \
    { 0x00012ba4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY329", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY329r }, \
    { 0x00012ba8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY330", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY330r }, \
    { 0x00012bac, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY331", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY331r }, \
    { 0x00012bb0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY332", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY332r }, \
    { 0x00012bb4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY333", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY333r }, \
    { 0x00012bb8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY334", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY334r }, \
    { 0x00012bbc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY335", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY335r }, \
    { 0x00012bc0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY336", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY336r }, \
    { 0x00012bc4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY337", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY337r }, \
    { 0x00012bc8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY338", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY338r }, \
    { 0x00012bcc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY339", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY339r }, \
    { 0x00012bd0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY340", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY340r }, \
    { 0x00012bd4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY341", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY341r }, \
    { 0x00012bd8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY342", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY342r }, \
    { 0x00012bdc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY343", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY343r }, \
    { 0x00012be0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY344", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY344r }, \
    { 0x00012be4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY345", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY345r }, \
    { 0x00012be8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY346", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY346r }, \
    { 0x00012bec, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY347", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY347r }, \
    { 0x00012bf0, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY348", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY348r }, \
    { 0x00012bf4, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY349", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY349r }, \
    { 0x00012bf8, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY350", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY350r }, \
    { 0x00012bfc, "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY351", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY351r }, \
    { 0x00016000, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r }, \
    { 0x00016004, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r }, \
    { 0x00016008, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r }, \
    { 0x0001600c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r }, \
    { 0x00016010, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r }, \
    { 0x00016014, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r }, \
    { 0x00016018, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r }, \
    { 0x0001601c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r }, \
    { 0x00016020, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r }, \
    { 0x00016024, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r }, \
    { 0x00016028, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r }, \
    { 0x0001602c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r }, \
    { 0x00016030, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r }, \
    { 0x00016034, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r }, \
    { 0x00016038, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r }, \
    { 0x0001603c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r }, \
    { 0x00016040, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r }, \
    { 0x00016044, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r }, \
    { 0x00016048, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r }, \
    { 0x0001604c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r }, \
    { 0x00016050, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r }, \
    { 0x00016054, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r }, \
    { 0x00016058, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r }, \
    { 0x0001605c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r }, \
    { 0x00016060, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r }, \
    { 0x00016064, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r }, \
    { 0x00016068, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r }, \
    { 0x0001606c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r }, \
    { 0x00016070, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r }, \
    { 0x00016074, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r }, \
    { 0x00016078, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r }, \
    { 0x0001607c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r }, \
    { 0x00016080, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r }, \
    { 0x00016084, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r }, \
    { 0x00016088, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r }, \
    { 0x0001608c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r }, \
    { 0x00016090, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r }, \
    { 0x00016094, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r }, \
    { 0x00016098, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r }, \
    { 0x0001609c, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r }, \
    { 0x000160a0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r }, \
    { 0x000160a4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r }, \
    { 0x000160a8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r }, \
    { 0x000160ac, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r }, \
    { 0x000160b0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r }, \
    { 0x000160b4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r }, \
    { 0x000160b8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r }, \
    { 0x000160bc, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r }, \
    { 0x000160c0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r }, \
    { 0x000160c4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r }, \
    { 0x000160c8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r }, \
    { 0x000160cc, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r }, \
    { 0x000160d0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r }, \
    { 0x000160d4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r }, \
    { 0x000160d8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r }, \
    { 0x000160dc, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r }, \
    { 0x000160e0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r }, \
    { 0x000160e4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r }, \
    { 0x000160e8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r }, \
    { 0x000160ec, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r }, \
    { 0x000160f0, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r }, \
    { 0x000160f4, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r }, \
    { 0x000160f8, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r }, \
    { 0x000160fc, "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r }, \
    { 0x00016100, "CMIC_RPE_PKT_CTRL", CMIC_RPE_PKT_CTRLr }, \
    { 0x00016104, "CMIC_RPE_PKT_LMAC0_HI", CMIC_RPE_PKT_LMAC0_HIr }, \
    { 0x00016108, "CMIC_RPE_PKT_LMAC0_LO", CMIC_RPE_PKT_LMAC0_LOr }, \
    { 0x0001610c, "CMIC_RPE_PKT_LMAC1_HI", CMIC_RPE_PKT_LMAC1_HIr }, \
    { 0x00016110, "CMIC_RPE_PKT_LMAC1_LO", CMIC_RPE_PKT_LMAC1_LOr }, \
    { 0x00016114, "CMIC_RPE_PKT_VLAN", CMIC_RPE_PKT_VLANr }, \
    { 0x00016118, "CMIC_RPE_PKT_ETHER_SIG", CMIC_RPE_PKT_ETHER_SIGr }, \
    { 0x0001611c, "CMIC_RPE_PKTDMA_COS_0", CMIC_RPE_PKTDMA_COS_0r }, \
    { 0x00016120, "CMIC_RPE_PKTDMA_COS_1", CMIC_RPE_PKTDMA_COS_1r }, \
    { 0x00016124, "CMIC_RPE_SCHAN_SBUSDMA_COS_0", CMIC_RPE_SCHAN_SBUSDMA_COS_0r }, \
    { 0x00016128, "CMIC_RPE_SCHAN_SBUSDMA_COS_1", CMIC_RPE_SCHAN_SBUSDMA_COS_1r }, \
    { 0x0001612c, "CMIC_RPE_PIO_MEMDMA_COS_0", CMIC_RPE_PIO_MEMDMA_COS_0r }, \
    { 0x00016130, "CMIC_RPE_PIO_MEMDMA_COS_1", CMIC_RPE_PIO_MEMDMA_COS_1r }, \
    { 0x00016134, "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r }, \
    { 0x00016138, "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r }, \
    { 0x0001613c, "CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIG", CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00016140, "CMIC_RPE_PKT_PORTS_0", CMIC_RPE_PKT_PORTS_0r }, \
    { 0x00016144, "CMIC_RPE_PKT_PORTS_1", CMIC_RPE_PKT_PORTS_1r }, \
    { 0x00016148, "CMIC_RPE_PKT_PORTS_2", CMIC_RPE_PKT_PORTS_2r }, \
    { 0x0001614c, "CMIC_RPE_PKT_PORTS_3", CMIC_RPE_PKT_PORTS_3r }, \
    { 0x00016150, "CMIC_RPE_PKT_PORTS_4", CMIC_RPE_PKT_PORTS_4r }, \
    { 0x00016154, "CMIC_RPE_PKT_PORTS_5", CMIC_RPE_PKT_PORTS_5r }, \
    { 0x00016158, "CMIC_RPE_PKT_PORTS_6", CMIC_RPE_PKT_PORTS_6r }, \
    { 0x0001615c, "CMIC_RPE_PKT_PORTS_7", CMIC_RPE_PKT_PORTS_7r }, \
    { 0x00016160, "CMIC_RPE_PKT_RMAC", CMIC_RPE_PKT_RMACr }, \
    { 0x00016164, "CMIC_RPE_PKT_RMAC_HI", CMIC_RPE_PKT_RMAC_HIr }, \
    { 0x00016168, "CMIC_RPE_PKT_RMH0", CMIC_RPE_PKT_RMH0r }, \
    { 0x0001616c, "CMIC_RPE_PKT_RMH1", CMIC_RPE_PKT_RMH1r }, \
    { 0x00016170, "CMIC_RPE_PKT_RMH2", CMIC_RPE_PKT_RMH2r }, \
    { 0x00016174, "CMIC_RPE_PKT_RMH3", CMIC_RPE_PKT_RMH3r }, \
    { 0x00016178, "CMIC_RPE_INTR_PKT_PACING_DELAY", CMIC_RPE_INTR_PKT_PACING_DELAYr }, \
    { 0x0001617c, "CMIC_RPE_PKT_COS_QUEUES_HI", CMIC_RPE_PKT_COS_QUEUES_HIr }, \
    { 0x00016180, "CMIC_RPE_PKT_COS_QUEUES_LO", CMIC_RPE_PKT_COS_QUEUES_LOr }, \
    { 0x00016184, "CMIC_RPE_IRQ_STAT", CMIC_RPE_IRQ_STATr }, \
    { 0x00016188, "CMIC_RPE_IRQ_STAT_CLR", CMIC_RPE_IRQ_STAT_CLRr }, \
    { 0x0001618c, "CMIC_RPE_2BIT_ECC_ERROR_STATUS", CMIC_RPE_2BIT_ECC_ERROR_STATUSr }, \
    { 0x00016190, "CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLE", CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x00016194, "CMIC_RPE_1BIT_ECC_ERROR_STATUS", CMIC_RPE_1BIT_ECC_ERROR_STATUSr }, \
    { 0x00016198, "CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLE", CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr }, \
    { 0x0001619c, "CMIC_RPE_PKT_COUNT_SCHAN", CMIC_RPE_PKT_COUNT_SCHANr }, \
    { 0x000161a0, "CMIC_RPE_PKT_COUNT_SCHAN_REP", CMIC_RPE_PKT_COUNT_SCHAN_REPr }, \
    { 0x000161a4, "CMIC_RPE_PKT_COUNT_FROMCPU_MH", CMIC_RPE_PKT_COUNT_FROMCPU_MHr }, \
    { 0x000161a8, "CMIC_RPE_PKT_COUNT_FROMCPU", CMIC_RPE_PKT_COUNT_FROMCPUr }, \
    { 0x000161ac, "CMIC_RPE_PKT_COUNT_TOCPUDM", CMIC_RPE_PKT_COUNT_TOCPUDMr }, \
    { 0x000161b0, "CMIC_RPE_PKT_COUNT_TOCPUD", CMIC_RPE_PKT_COUNT_TOCPUDr }, \
    { 0x000161b4, "CMIC_RPE_PKT_COUNT_TOCPUEM", CMIC_RPE_PKT_COUNT_TOCPUEMr }, \
    { 0x000161b8, "CMIC_RPE_PKT_COUNT_TOCPUE", CMIC_RPE_PKT_COUNT_TOCPUEr }, \
    { 0x000161bc, "CMIC_RPE_PKT_COUNT_PIO_REPLY", CMIC_RPE_PKT_COUNT_PIO_REPLYr }, \
    { 0x000161c0, "CMIC_RPE_PKT_COUNT_PIO", CMIC_RPE_PKT_COUNT_PIOr }, \
    { 0x000161c4, "CMIC_RPE_PKT_COUNT_SBUSDMA_REPLY", CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr }, \
    { 0x000161c8, "CMIC_RPE_PKT_COUNT_SBUSDMA", CMIC_RPE_PKT_COUNT_SBUSDMAr }, \
    { 0x000161cc, "CMIC_RPE_PKT_COUNT_MEMDMA_REPLY", CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr }, \
    { 0x000161d0, "CMIC_RPE_PKT_COUNT_MEMDMA", CMIC_RPE_PKT_COUNT_MEMDMAr }, \
    { 0x000161d4, "CMIC_RPE_PKT_COUNT_INTR", CMIC_RPE_PKT_COUNT_INTRr }, \
    { 0x000161d8, "CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROP", CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr }, \
    { 0x000161dc, "CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROP", CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr }, \
    { 0x000161e0, "CMIC_RPE_PKT_COUNT_RXPKT", CMIC_RPE_PKT_COUNT_RXPKTr }, \
    { 0x000161e4, "CMIC_RPE_PKT_COUNT_RXPKT_ERR", CMIC_RPE_PKT_COUNT_RXPKT_ERRr }, \
    { 0x000161e8, "CMIC_RPE_PKT_COUNT_TXPKT", CMIC_RPE_PKT_COUNT_TXPKTr }, \
    { 0x000161ec, "CMIC_RPE_PKT_COUNT_TXPKT_ERR", CMIC_RPE_PKT_COUNT_TXPKT_ERRr }, \
    { 0x000161f0, "CMIC_RPE_AXI_AR_COUNT_TX", CMIC_RPE_AXI_AR_COUNT_TXr }, \
    { 0x000161f4, "CMIC_RPE_AXI_AR_COUNT_SPLIT_TX", CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr }, \
    { 0x000161f8, "CMIC_IPROC_TO_RCPU_IRQ_STAT0", CMIC_IPROC_TO_RCPU_IRQ_STAT0r }, \
    { 0x000161fc, "CMIC_IPROC_TO_RCPU_IRQ_STAT1", CMIC_IPROC_TO_RCPU_IRQ_STAT1r }, \
    { 0x00016200, "CMIC_IPROC_TO_RCPU_IRQ_STAT2", CMIC_IPROC_TO_RCPU_IRQ_STAT2r }, \
    { 0x00016204, "CMIC_IPROC_TO_RCPU_IRQ_STAT3", CMIC_IPROC_TO_RCPU_IRQ_STAT3r }, \
    { 0x00016208, "CMIC_IPROC_TO_RCPU_IRQ_STAT4", CMIC_IPROC_TO_RCPU_IRQ_STAT4r }, \
    { 0x0001620c, "CMIC_IPROC_TO_RCPU_IRQ_STAT5", CMIC_IPROC_TO_RCPU_IRQ_STAT5r }, \
    { 0x00016210, "CMIC_IPROC_TO_RCPU_IRQ_STAT6", CMIC_IPROC_TO_RCPU_IRQ_STAT6r }, \
    { 0x00016214, "CMIC_IPROC_TO_RCPU_IRQ_STAT7", CMIC_IPROC_TO_RCPU_IRQ_STAT7r }, \
    { 0x00016218, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE0", CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r }, \
    { 0x0001621c, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE1", CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r }, \
    { 0x00016220, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE2", CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r }, \
    { 0x00016224, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE3", CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r }, \
    { 0x00016228, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE4", CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r }, \
    { 0x0001622c, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE5", CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r }, \
    { 0x00016230, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE6", CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r }, \
    { 0x00016234, "CMIC_IPROC_TO_RCPU_IRQ_ENABLE7", CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r }, \
    { 0x00016238, "CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIG", CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x0001623c, "CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIG", CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00016240, "CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIG", CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr }, \
    { 0x00016244, "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROL", CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr }, \
    { 0x00016248, "CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROL", CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr }, \
    { 0x0001624c, "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUS", CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr }, \
    { 0x00016250, "CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROL", CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr }, \
    { 0x00016254, "CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROL", CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr }, \
    { 0x00016258, "CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUS", CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr }, \
    { 0x0001625c, "CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT", CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr }, \
    { 0x00016260, "CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIES", CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr }, \
    { 0x00016264, "CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES", CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr }, \
    { 0x00016268, "CMIC_RPE_COMPLETION_BUF_ECC_STATUS", CMIC_RPE_COMPLETION_BUF_ECC_STATUSr }, \
    { 0x0001626c, "CMIC_RPE_COMPLETION_BUF_ECC_CONTROL", CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr }, \
    { 0x00016270, "CMIC_RPE_COMPLETION_BUF_TM_CONTROL", CMIC_RPE_COMPLETION_BUF_TM_CONTROLr }, \
    { 0x00016274, "CMIC_RPE_AXI_STAT", CMIC_RPE_AXI_STATr }, \
    { 0x00016400, "CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITS", CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr }, \
    { 0x00016404, "CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITS", CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr }, \
    { 0x00016408, "CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIG", CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr }, \
    { 0x0001640c, "CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRL", CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr }, \
    { 0x00016410, "CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNT", CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr }, \
    { 0x00016414, "CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNT", CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr }, \
    { 0x00016418, "CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNT", CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr }, \
    { 0x0001641c, "CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNT", CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr }, \
    { 0x00016420, "CMIC_RPE_SHARED_TXBUF_DEBUG", CMIC_RPE_SHARED_TXBUF_DEBUGr }, \
    { 0x00016424, "CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00016428, "CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x0001642c, "CMIC_RPE_SHARED_TXBUF_ECC_STATUS", CMIC_RPE_SHARED_TXBUF_ECC_STATUSr }, \
    { 0x00016430, "CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLR", CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr }, \
    { 0x00016434, "CMIC_RPE_SHARED_TXBUF_ECC_CONTROL", CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr }, \
    { 0x00016438, "CMIC_RPE_SHARED_TXBUF_TM_CONTROL", CMIC_RPE_SHARED_TXBUF_TM_CONTROLr }, \
    { 0x00016480, "CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES", CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr }, \
    { 0x00016484, "CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES", CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr }, \
    { 0x00016488, "CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOC", CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr }, \
    { 0x0001648c, "CMIC_RPE_SHARED_RXBUF_CONFIG", CMIC_RPE_SHARED_RXBUF_CONFIGr }, \
    { 0x00016490, "CMIC_RPE_SHARED_RXBUF_ECC_CONTROL", CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr }, \
    { 0x00016494, "CMIC_RPE_SHARED_RXBUF_TM_CONTROL", CMIC_RPE_SHARED_RXBUF_TM_CONTROLr }, \
    { 0x00016498, "CMIC_RPE_SHARED_RXBUF_ECC_STATUS", CMIC_RPE_SHARED_RXBUF_ECC_STATUSr }, \
    { 0x0001649c, "CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLR", CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr }, \
    { 0x00016500, "CMIC_RPE_PKT_REASON_0_TYPE", CMIC_RPE_PKT_REASON_0_TYPEr }, \
    { 0x00016500, "CMIC_RPE_PKT_REASON_0_TYPE0", CMIC_RPE_PKT_REASON_0_TYPE0r }, \
    { 0x00016504, "CMIC_RPE_PKT_REASON_0_TYPE1", CMIC_RPE_PKT_REASON_0_TYPE1r }, \
    { 0x00016508, "CMIC_RPE_PKT_REASON_0_TYPE2", CMIC_RPE_PKT_REASON_0_TYPE2r }, \
    { 0x0001650c, "CMIC_RPE_PKT_REASON_0_TYPE3", CMIC_RPE_PKT_REASON_0_TYPE3r }, \
    { 0x00016510, "CMIC_RPE_PKT_REASON_0_TYPE4", CMIC_RPE_PKT_REASON_0_TYPE4r }, \
    { 0x00016514, "CMIC_RPE_PKT_REASON_0_TYPE5", CMIC_RPE_PKT_REASON_0_TYPE5r }, \
    { 0x00016518, "CMIC_RPE_PKT_REASON_0_TYPE6", CMIC_RPE_PKT_REASON_0_TYPE6r }, \
    { 0x0001651c, "CMIC_RPE_PKT_REASON_0_TYPE7", CMIC_RPE_PKT_REASON_0_TYPE7r }, \
    { 0x00016520, "CMIC_RPE_PKT_REASON_0_TYPE8", CMIC_RPE_PKT_REASON_0_TYPE8r }, \
    { 0x00016524, "CMIC_RPE_PKT_REASON_0_TYPE9", CMIC_RPE_PKT_REASON_0_TYPE9r }, \
    { 0x00016528, "CMIC_RPE_PKT_REASON_0_TYPE10", CMIC_RPE_PKT_REASON_0_TYPE10r }, \
    { 0x0001652c, "CMIC_RPE_PKT_REASON_0_TYPE11", CMIC_RPE_PKT_REASON_0_TYPE11r }, \
    { 0x00016530, "CMIC_RPE_PKT_REASON_0_TYPE12", CMIC_RPE_PKT_REASON_0_TYPE12r }, \
    { 0x00016534, "CMIC_RPE_PKT_REASON_0_TYPE13", CMIC_RPE_PKT_REASON_0_TYPE13r }, \
    { 0x00016538, "CMIC_RPE_PKT_REASON_0_TYPE14", CMIC_RPE_PKT_REASON_0_TYPE14r }, \
    { 0x0001653c, "CMIC_RPE_PKT_REASON_0_TYPE15", CMIC_RPE_PKT_REASON_0_TYPE15r }, \
    { 0x00016540, "CMIC_RPE_PKT_REASON_1_TYPE0", CMIC_RPE_PKT_REASON_1_TYPE0r }, \
    { 0x00016540, "CMIC_RPE_PKT_REASON_1_TYPE", CMIC_RPE_PKT_REASON_1_TYPEr }, \
    { 0x00016544, "CMIC_RPE_PKT_REASON_1_TYPE1", CMIC_RPE_PKT_REASON_1_TYPE1r }, \
    { 0x00016548, "CMIC_RPE_PKT_REASON_1_TYPE2", CMIC_RPE_PKT_REASON_1_TYPE2r }, \
    { 0x0001654c, "CMIC_RPE_PKT_REASON_1_TYPE3", CMIC_RPE_PKT_REASON_1_TYPE3r }, \
    { 0x00016550, "CMIC_RPE_PKT_REASON_1_TYPE4", CMIC_RPE_PKT_REASON_1_TYPE4r }, \
    { 0x00016554, "CMIC_RPE_PKT_REASON_1_TYPE5", CMIC_RPE_PKT_REASON_1_TYPE5r }, \
    { 0x00016558, "CMIC_RPE_PKT_REASON_1_TYPE6", CMIC_RPE_PKT_REASON_1_TYPE6r }, \
    { 0x0001655c, "CMIC_RPE_PKT_REASON_1_TYPE7", CMIC_RPE_PKT_REASON_1_TYPE7r }, \
    { 0x00016560, "CMIC_RPE_PKT_REASON_1_TYPE8", CMIC_RPE_PKT_REASON_1_TYPE8r }, \
    { 0x00016564, "CMIC_RPE_PKT_REASON_1_TYPE9", CMIC_RPE_PKT_REASON_1_TYPE9r }, \
    { 0x00016568, "CMIC_RPE_PKT_REASON_1_TYPE10", CMIC_RPE_PKT_REASON_1_TYPE10r }, \
    { 0x0001656c, "CMIC_RPE_PKT_REASON_1_TYPE11", CMIC_RPE_PKT_REASON_1_TYPE11r }, \
    { 0x00016570, "CMIC_RPE_PKT_REASON_1_TYPE12", CMIC_RPE_PKT_REASON_1_TYPE12r }, \
    { 0x00016574, "CMIC_RPE_PKT_REASON_1_TYPE13", CMIC_RPE_PKT_REASON_1_TYPE13r }, \
    { 0x00016578, "CMIC_RPE_PKT_REASON_1_TYPE14", CMIC_RPE_PKT_REASON_1_TYPE14r }, \
    { 0x0001657c, "CMIC_RPE_PKT_REASON_1_TYPE15", CMIC_RPE_PKT_REASON_1_TYPE15r }, \
    { 0x00016580, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE", CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr }, \
    { 0x00016580, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE0", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE0r }, \
    { 0x00016584, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE1", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE1r }, \
    { 0x00016588, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE2", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE2r }, \
    { 0x0001658c, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE3", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE3r }, \
    { 0x00016590, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE4", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE4r }, \
    { 0x00016594, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE5", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE5r }, \
    { 0x00016598, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE6", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE6r }, \
    { 0x0001659c, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE7", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE7r }, \
    { 0x000165a0, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE8", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE8r }, \
    { 0x000165a4, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE9", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE9r }, \
    { 0x000165a8, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE10", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE10r }, \
    { 0x000165ac, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE11", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE11r }, \
    { 0x000165b0, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE12", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE12r }, \
    { 0x000165b4, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE13", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE13r }, \
    { 0x000165b8, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE14", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE14r }, \
    { 0x000165bc, "CMIC_RPE_PKT_REASON_DIRECT_0_TYPE15", CMIC_RPE_PKT_REASON_DIRECT_0_TYPE15r }, \
    { 0x000165c0, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE0", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE0r }, \
    { 0x000165c0, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE", CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr }, \
    { 0x000165c4, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE1", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE1r }, \
    { 0x000165c8, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE2", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE2r }, \
    { 0x000165cc, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE3", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE3r }, \
    { 0x000165d0, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE4", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE4r }, \
    { 0x000165d4, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE5", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE5r }, \
    { 0x000165d8, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE6", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE6r }, \
    { 0x000165dc, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE7", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE7r }, \
    { 0x000165e0, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE8", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE8r }, \
    { 0x000165e4, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE9", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE9r }, \
    { 0x000165e8, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE10", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE10r }, \
    { 0x000165ec, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE11", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE11r }, \
    { 0x000165f0, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE12", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE12r }, \
    { 0x000165f4, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE13", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE13r }, \
    { 0x000165f8, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE14", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE14r }, \
    { 0x000165fc, "CMIC_RPE_PKT_REASON_DIRECT_1_TYPE15", CMIC_RPE_PKT_REASON_DIRECT_1_TYPE15r }, \
    { 0x00016600, "CMIC_RPE_PKT_REASON_MINI_0_TYPE", CMIC_RPE_PKT_REASON_MINI_0_TYPEr }, \
    { 0x00016600, "CMIC_RPE_PKT_REASON_MINI_0_TYPE0", CMIC_RPE_PKT_REASON_MINI_0_TYPE0r }, \
    { 0x00016604, "CMIC_RPE_PKT_REASON_MINI_0_TYPE1", CMIC_RPE_PKT_REASON_MINI_0_TYPE1r }, \
    { 0x00016608, "CMIC_RPE_PKT_REASON_MINI_0_TYPE2", CMIC_RPE_PKT_REASON_MINI_0_TYPE2r }, \
    { 0x0001660c, "CMIC_RPE_PKT_REASON_MINI_0_TYPE3", CMIC_RPE_PKT_REASON_MINI_0_TYPE3r }, \
    { 0x00016610, "CMIC_RPE_PKT_REASON_MINI_0_TYPE4", CMIC_RPE_PKT_REASON_MINI_0_TYPE4r }, \
    { 0x00016614, "CMIC_RPE_PKT_REASON_MINI_0_TYPE5", CMIC_RPE_PKT_REASON_MINI_0_TYPE5r }, \
    { 0x00016618, "CMIC_RPE_PKT_REASON_MINI_0_TYPE6", CMIC_RPE_PKT_REASON_MINI_0_TYPE6r }, \
    { 0x0001661c, "CMIC_RPE_PKT_REASON_MINI_0_TYPE7", CMIC_RPE_PKT_REASON_MINI_0_TYPE7r }, \
    { 0x00016620, "CMIC_RPE_PKT_REASON_MINI_0_TYPE8", CMIC_RPE_PKT_REASON_MINI_0_TYPE8r }, \
    { 0x00016624, "CMIC_RPE_PKT_REASON_MINI_0_TYPE9", CMIC_RPE_PKT_REASON_MINI_0_TYPE9r }, \
    { 0x00016628, "CMIC_RPE_PKT_REASON_MINI_0_TYPE10", CMIC_RPE_PKT_REASON_MINI_0_TYPE10r }, \
    { 0x0001662c, "CMIC_RPE_PKT_REASON_MINI_0_TYPE11", CMIC_RPE_PKT_REASON_MINI_0_TYPE11r }, \
    { 0x00016630, "CMIC_RPE_PKT_REASON_MINI_0_TYPE12", CMIC_RPE_PKT_REASON_MINI_0_TYPE12r }, \
    { 0x00016634, "CMIC_RPE_PKT_REASON_MINI_0_TYPE13", CMIC_RPE_PKT_REASON_MINI_0_TYPE13r }, \
    { 0x00016638, "CMIC_RPE_PKT_REASON_MINI_0_TYPE14", CMIC_RPE_PKT_REASON_MINI_0_TYPE14r }, \
    { 0x0001663c, "CMIC_RPE_PKT_REASON_MINI_0_TYPE15", CMIC_RPE_PKT_REASON_MINI_0_TYPE15r }, \
    { 0x00016640, "CMIC_RPE_PKT_REASON_MINI_1_TYPE0", CMIC_RPE_PKT_REASON_MINI_1_TYPE0r }, \
    { 0x00016640, "CMIC_RPE_PKT_REASON_MINI_1_TYPE", CMIC_RPE_PKT_REASON_MINI_1_TYPEr }, \
    { 0x00016644, "CMIC_RPE_PKT_REASON_MINI_1_TYPE1", CMIC_RPE_PKT_REASON_MINI_1_TYPE1r }, \
    { 0x00016648, "CMIC_RPE_PKT_REASON_MINI_1_TYPE2", CMIC_RPE_PKT_REASON_MINI_1_TYPE2r }, \
    { 0x0001664c, "CMIC_RPE_PKT_REASON_MINI_1_TYPE3", CMIC_RPE_PKT_REASON_MINI_1_TYPE3r }, \
    { 0x00016650, "CMIC_RPE_PKT_REASON_MINI_1_TYPE4", CMIC_RPE_PKT_REASON_MINI_1_TYPE4r }, \
    { 0x00016654, "CMIC_RPE_PKT_REASON_MINI_1_TYPE5", CMIC_RPE_PKT_REASON_MINI_1_TYPE5r }, \
    { 0x00016658, "CMIC_RPE_PKT_REASON_MINI_1_TYPE6", CMIC_RPE_PKT_REASON_MINI_1_TYPE6r }, \
    { 0x0001665c, "CMIC_RPE_PKT_REASON_MINI_1_TYPE7", CMIC_RPE_PKT_REASON_MINI_1_TYPE7r }, \
    { 0x00016660, "CMIC_RPE_PKT_REASON_MINI_1_TYPE8", CMIC_RPE_PKT_REASON_MINI_1_TYPE8r }, \
    { 0x00016664, "CMIC_RPE_PKT_REASON_MINI_1_TYPE9", CMIC_RPE_PKT_REASON_MINI_1_TYPE9r }, \
    { 0x00016668, "CMIC_RPE_PKT_REASON_MINI_1_TYPE10", CMIC_RPE_PKT_REASON_MINI_1_TYPE10r }, \
    { 0x0001666c, "CMIC_RPE_PKT_REASON_MINI_1_TYPE11", CMIC_RPE_PKT_REASON_MINI_1_TYPE11r }, \
    { 0x00016670, "CMIC_RPE_PKT_REASON_MINI_1_TYPE12", CMIC_RPE_PKT_REASON_MINI_1_TYPE12r }, \
    { 0x00016674, "CMIC_RPE_PKT_REASON_MINI_1_TYPE13", CMIC_RPE_PKT_REASON_MINI_1_TYPE13r }, \
    { 0x00016678, "CMIC_RPE_PKT_REASON_MINI_1_TYPE14", CMIC_RPE_PKT_REASON_MINI_1_TYPE14r }, \
    { 0x0001667c, "CMIC_RPE_PKT_REASON_MINI_1_TYPE15", CMIC_RPE_PKT_REASON_MINI_1_TYPE15r }, \
    { 0x00016680, "CMIC_RPE_PKT_REASON_2_TYPE", CMIC_RPE_PKT_REASON_2_TYPEr }, \
    { 0x00016680, "CMIC_RPE_PKT_REASON_2_TYPE0", CMIC_RPE_PKT_REASON_2_TYPE0r }, \
    { 0x00016684, "CMIC_RPE_PKT_REASON_2_TYPE1", CMIC_RPE_PKT_REASON_2_TYPE1r }, \
    { 0x00016688, "CMIC_RPE_PKT_REASON_2_TYPE2", CMIC_RPE_PKT_REASON_2_TYPE2r }, \
    { 0x0001668c, "CMIC_RPE_PKT_REASON_2_TYPE3", CMIC_RPE_PKT_REASON_2_TYPE3r }, \
    { 0x00016690, "CMIC_RPE_PKT_REASON_2_TYPE4", CMIC_RPE_PKT_REASON_2_TYPE4r }, \
    { 0x00016694, "CMIC_RPE_PKT_REASON_2_TYPE5", CMIC_RPE_PKT_REASON_2_TYPE5r }, \
    { 0x00016698, "CMIC_RPE_PKT_REASON_2_TYPE6", CMIC_RPE_PKT_REASON_2_TYPE6r }, \
    { 0x0001669c, "CMIC_RPE_PKT_REASON_2_TYPE7", CMIC_RPE_PKT_REASON_2_TYPE7r }, \
    { 0x000166a0, "CMIC_RPE_PKT_REASON_2_TYPE8", CMIC_RPE_PKT_REASON_2_TYPE8r }, \
    { 0x000166a4, "CMIC_RPE_PKT_REASON_2_TYPE9", CMIC_RPE_PKT_REASON_2_TYPE9r }, \
    { 0x000166a8, "CMIC_RPE_PKT_REASON_2_TYPE10", CMIC_RPE_PKT_REASON_2_TYPE10r }, \
    { 0x000166ac, "CMIC_RPE_PKT_REASON_2_TYPE11", CMIC_RPE_PKT_REASON_2_TYPE11r }, \
    { 0x000166b0, "CMIC_RPE_PKT_REASON_2_TYPE12", CMIC_RPE_PKT_REASON_2_TYPE12r }, \
    { 0x000166b4, "CMIC_RPE_PKT_REASON_2_TYPE13", CMIC_RPE_PKT_REASON_2_TYPE13r }, \
    { 0x000166b8, "CMIC_RPE_PKT_REASON_2_TYPE14", CMIC_RPE_PKT_REASON_2_TYPE14r }, \
    { 0x000166bc, "CMIC_RPE_PKT_REASON_2_TYPE15", CMIC_RPE_PKT_REASON_2_TYPE15r }, \
    { 0x000166c0, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE0", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE0r }, \
    { 0x000166c0, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE", CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr }, \
    { 0x000166c4, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE1", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE1r }, \
    { 0x000166c8, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE2", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE2r }, \
    { 0x000166cc, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE3", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE3r }, \
    { 0x000166d0, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE4", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE4r }, \
    { 0x000166d4, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE5", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE5r }, \
    { 0x000166d8, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE6", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE6r }, \
    { 0x000166dc, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE7", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE7r }, \
    { 0x000166e0, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE8", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE8r }, \
    { 0x000166e4, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE9", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE9r }, \
    { 0x000166e8, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE10", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE10r }, \
    { 0x000166ec, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE11", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE11r }, \
    { 0x000166f0, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE12", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE12r }, \
    { 0x000166f4, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE13", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE13r }, \
    { 0x000166f8, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE14", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE14r }, \
    { 0x000166fc, "CMIC_RPE_PKT_REASON_DIRECT_2_TYPE15", CMIC_RPE_PKT_REASON_DIRECT_2_TYPE15r }, \
    { 0x00016700, "CMIC_RPE_PKT_REASON_MINI_2_TYPE", CMIC_RPE_PKT_REASON_MINI_2_TYPEr }, \
    { 0x00016700, "CMIC_RPE_PKT_REASON_MINI_2_TYPE0", CMIC_RPE_PKT_REASON_MINI_2_TYPE0r }, \
    { 0x00016704, "CMIC_RPE_PKT_REASON_MINI_2_TYPE1", CMIC_RPE_PKT_REASON_MINI_2_TYPE1r }, \
    { 0x00016708, "CMIC_RPE_PKT_REASON_MINI_2_TYPE2", CMIC_RPE_PKT_REASON_MINI_2_TYPE2r }, \
    { 0x0001670c, "CMIC_RPE_PKT_REASON_MINI_2_TYPE3", CMIC_RPE_PKT_REASON_MINI_2_TYPE3r }, \
    { 0x00016710, "CMIC_RPE_PKT_REASON_MINI_2_TYPE4", CMIC_RPE_PKT_REASON_MINI_2_TYPE4r }, \
    { 0x00016714, "CMIC_RPE_PKT_REASON_MINI_2_TYPE5", CMIC_RPE_PKT_REASON_MINI_2_TYPE5r }, \
    { 0x00016718, "CMIC_RPE_PKT_REASON_MINI_2_TYPE6", CMIC_RPE_PKT_REASON_MINI_2_TYPE6r }, \
    { 0x0001671c, "CMIC_RPE_PKT_REASON_MINI_2_TYPE7", CMIC_RPE_PKT_REASON_MINI_2_TYPE7r }, \
    { 0x00016720, "CMIC_RPE_PKT_REASON_MINI_2_TYPE8", CMIC_RPE_PKT_REASON_MINI_2_TYPE8r }, \
    { 0x00016724, "CMIC_RPE_PKT_REASON_MINI_2_TYPE9", CMIC_RPE_PKT_REASON_MINI_2_TYPE9r }, \
    { 0x00016728, "CMIC_RPE_PKT_REASON_MINI_2_TYPE10", CMIC_RPE_PKT_REASON_MINI_2_TYPE10r }, \
    { 0x0001672c, "CMIC_RPE_PKT_REASON_MINI_2_TYPE11", CMIC_RPE_PKT_REASON_MINI_2_TYPE11r }, \
    { 0x00016730, "CMIC_RPE_PKT_REASON_MINI_2_TYPE12", CMIC_RPE_PKT_REASON_MINI_2_TYPE12r }, \
    { 0x00016734, "CMIC_RPE_PKT_REASON_MINI_2_TYPE13", CMIC_RPE_PKT_REASON_MINI_2_TYPE13r }, \
    { 0x00016738, "CMIC_RPE_PKT_REASON_MINI_2_TYPE14", CMIC_RPE_PKT_REASON_MINI_2_TYPE14r }, \
    { 0x0001673c, "CMIC_RPE_PKT_REASON_MINI_2_TYPE15", CMIC_RPE_PKT_REASON_MINI_2_TYPE15r }, \
    { 0x00080000, "MHOST_VICIRQSTATUS", MHOST_VICIRQSTATUSr }, \
    { 0x00080004, "MHOST_VICFIQSTATUS", MHOST_VICFIQSTATUSr }, \
    { 0x00080008, "MHOST_VICRAWINTR", MHOST_VICRAWINTRr }, \
    { 0x0008000c, "MHOST_VICINTSELECT", MHOST_VICINTSELECTr }, \
    { 0x00080010, "MHOST_VICINTENABLE", MHOST_VICINTENABLEr }, \
    { 0x00080014, "MHOST_VICINTENCLEAR", MHOST_VICINTENCLEARr }, \
    { 0x00080018, "MHOST_VICSOFTINT", MHOST_VICSOFTINTr }, \
    { 0x0008001c, "MHOST_VICSOFTINTCLEAR", MHOST_VICSOFTINTCLEARr }, \
    { 0x00080020, "MHOST_VICPROTECTION", MHOST_VICPROTECTIONr }, \
    { 0x00080024, "MHOST_VICSWPRIORITYMASK", MHOST_VICSWPRIORITYMASKr }, \
    { 0x00080028, "MHOST_VICPRIORITYDAISY", MHOST_VICPRIORITYDAISYr }, \
    { 0x00080100, "MHOST_VICVECTADDR0", MHOST_VICVECTADDR0r }, \
    { 0x00080104, "MHOST_VICVECTADDR1", MHOST_VICVECTADDR1r }, \
    { 0x00080108, "MHOST_VICVECTADDR2", MHOST_VICVECTADDR2r }, \
    { 0x0008010c, "MHOST_VICVECTADDR3", MHOST_VICVECTADDR3r }, \
    { 0x00080110, "MHOST_VICVECTADDR4", MHOST_VICVECTADDR4r }, \
    { 0x00080114, "MHOST_VICVECTADDR5", MHOST_VICVECTADDR5r }, \
    { 0x00080118, "MHOST_VICVECTADDR6", MHOST_VICVECTADDR6r }, \
    { 0x0008011c, "MHOST_VICVECTADDR7", MHOST_VICVECTADDR7r }, \
    { 0x00080120, "MHOST_VICVECTADDR8", MHOST_VICVECTADDR8r }, \
    { 0x00080124, "MHOST_VICVECTADDR9", MHOST_VICVECTADDR9r }, \
    { 0x00080128, "MHOST_VICVECTADDR10", MHOST_VICVECTADDR10r }, \
    { 0x0008012c, "MHOST_VICVECTADDR11", MHOST_VICVECTADDR11r }, \
    { 0x00080130, "MHOST_VICVECTADDR12", MHOST_VICVECTADDR12r }, \
    { 0x00080134, "MHOST_VICVECTADDR13", MHOST_VICVECTADDR13r }, \
    { 0x00080138, "MHOST_VICVECTADDR14", MHOST_VICVECTADDR14r }, \
    { 0x0008013c, "MHOST_VICVECTADDR15", MHOST_VICVECTADDR15r }, \
    { 0x00080140, "MHOST_VICVECTADDR16", MHOST_VICVECTADDR16r }, \
    { 0x00080144, "MHOST_VICVECTADDR17", MHOST_VICVECTADDR17r }, \
    { 0x00080148, "MHOST_VICVECTADDR18", MHOST_VICVECTADDR18r }, \
    { 0x0008014c, "MHOST_VICVECTADDR19", MHOST_VICVECTADDR19r }, \
    { 0x00080150, "MHOST_VICVECTADDR20", MHOST_VICVECTADDR20r }, \
    { 0x00080154, "MHOST_VICVECTADDR21", MHOST_VICVECTADDR21r }, \
    { 0x00080158, "MHOST_VICVECTADDR22", MHOST_VICVECTADDR22r }, \
    { 0x0008015c, "MHOST_VICVECTADDR23", MHOST_VICVECTADDR23r }, \
    { 0x00080160, "MHOST_VICVECTADDR24", MHOST_VICVECTADDR24r }, \
    { 0x00080164, "MHOST_VICVECTADDR25", MHOST_VICVECTADDR25r }, \
    { 0x00080168, "MHOST_VICVECTADDR26", MHOST_VICVECTADDR26r }, \
    { 0x0008016c, "MHOST_VICVECTADDR27", MHOST_VICVECTADDR27r }, \
    { 0x00080170, "MHOST_VICVECTADDR28", MHOST_VICVECTADDR28r }, \
    { 0x00080174, "MHOST_VICVECTADDR29", MHOST_VICVECTADDR29r }, \
    { 0x00080178, "MHOST_VICVECTADDR30", MHOST_VICVECTADDR30r }, \
    { 0x0008017c, "MHOST_VICVECTADDR31", MHOST_VICVECTADDR31r }, \
    { 0x00080200, "MHOST_VICVECTPRIORITY0", MHOST_VICVECTPRIORITY0r }, \
    { 0x00080204, "MHOST_VICVECTPRIORITY1", MHOST_VICVECTPRIORITY1r }, \
    { 0x00080208, "MHOST_VICVECTPRIORITY2", MHOST_VICVECTPRIORITY2r }, \
    { 0x0008020c, "MHOST_VICVECTPRIORITY3", MHOST_VICVECTPRIORITY3r }, \
    { 0x00080210, "MHOST_VICVECTPRIORITY4", MHOST_VICVECTPRIORITY4r }, \
    { 0x00080214, "MHOST_VICVECTPRIORITY5", MHOST_VICVECTPRIORITY5r }, \
    { 0x00080218, "MHOST_VICVECTPRIORITY6", MHOST_VICVECTPRIORITY6r }, \
    { 0x0008021c, "MHOST_VICVECTPRIORITY7", MHOST_VICVECTPRIORITY7r }, \
    { 0x00080220, "MHOST_VICVECTPRIORITY8", MHOST_VICVECTPRIORITY8r }, \
    { 0x00080224, "MHOST_VICVECTPRIORITY9", MHOST_VICVECTPRIORITY9r }, \
    { 0x00080228, "MHOST_VICVECTPRIORITY10", MHOST_VICVECTPRIORITY10r }, \
    { 0x0008022c, "MHOST_VICVECTPRIORITY11", MHOST_VICVECTPRIORITY11r }, \
    { 0x00080230, "MHOST_VICVECTPRIORITY12", MHOST_VICVECTPRIORITY12r }, \
    { 0x00080234, "MHOST_VICVECTPRIORITY13", MHOST_VICVECTPRIORITY13r }, \
    { 0x00080238, "MHOST_VICVECTPRIORITY14", MHOST_VICVECTPRIORITY14r }, \
    { 0x0008023c, "MHOST_VICVECTPRIORITY15", MHOST_VICVECTPRIORITY15r }, \
    { 0x00080240, "MHOST_VICVECTPRIORITY16", MHOST_VICVECTPRIORITY16r }, \
    { 0x00080244, "MHOST_VICVECTPRIORITY17", MHOST_VICVECTPRIORITY17r }, \
    { 0x00080248, "MHOST_VICVECTPRIORITY18", MHOST_VICVECTPRIORITY18r }, \
    { 0x0008024c, "MHOST_VICVECTPRIORITY19", MHOST_VICVECTPRIORITY19r }, \
    { 0x00080250, "MHOST_VICVECTPRIORITY20", MHOST_VICVECTPRIORITY20r }, \
    { 0x00080254, "MHOST_VICVECTPRIORITY21", MHOST_VICVECTPRIORITY21r }, \
    { 0x00080258, "MHOST_VICVECTPRIORITY22", MHOST_VICVECTPRIORITY22r }, \
    { 0x0008025c, "MHOST_VICVECTPRIORITY23", MHOST_VICVECTPRIORITY23r }, \
    { 0x00080260, "MHOST_VICVECTPRIORITY24", MHOST_VICVECTPRIORITY24r }, \
    { 0x00080264, "MHOST_VICVECTPRIORITY25", MHOST_VICVECTPRIORITY25r }, \
    { 0x00080268, "MHOST_VICVECTPRIORITY26", MHOST_VICVECTPRIORITY26r }, \
    { 0x0008026c, "MHOST_VICVECTPRIORITY27", MHOST_VICVECTPRIORITY27r }, \
    { 0x00080270, "MHOST_VICVECTPRIORITY28", MHOST_VICVECTPRIORITY28r }, \
    { 0x00080274, "MHOST_VICVECTPRIORITY29", MHOST_VICVECTPRIORITY29r }, \
    { 0x00080278, "MHOST_VICVECTPRIORITY30", MHOST_VICVECTPRIORITY30r }, \
    { 0x0008027c, "MHOST_VICVECTPRIORITY31", MHOST_VICVECTPRIORITY31r }, \
    { 0x00080f00, "MHOST_VICADDRESS", MHOST_VICADDRESSr }, \
    { 0x00080fe0, "MHOST_VICPERIPHID0", MHOST_VICPERIPHID0r }, \
    { 0x00080fe4, "MHOST_VICPERIPHID1", MHOST_VICPERIPHID1r }, \
    { 0x00080fe8, "MHOST_VICPERIPHID2", MHOST_VICPERIPHID2r }, \
    { 0x00080fec, "MHOST_VICPERIPHID3", MHOST_VICPERIPHID3r }, \
    { 0x00080ff0, "MHOST_VICPCELLID0", MHOST_VICPCELLID0r }, \
    { 0x00080ff4, "MHOST_VICPCELLID1", MHOST_VICPCELLID1r }, \
    { 0x00080ff8, "MHOST_VICPCELLID2", MHOST_VICPCELLID2r }, \
    { 0x00080ffc, "MHOST_VICPCELLID3", MHOST_VICPCELLID3r }, \
    { 0x00082000, "MHOST_TIM_TIMER1LOAD", MHOST_TIM_TIMER1LOADr }, \
    { 0x00082004, "MHOST_TIM_TIMER1VALUE", MHOST_TIM_TIMER1VALUEr }, \
    { 0x00082008, "MHOST_TIM_TIMER1CONTROL", MHOST_TIM_TIMER1CONTROLr }, \
    { 0x0008200c, "MHOST_TIM_TIMER1INTCLR", MHOST_TIM_TIMER1INTCLRr }, \
    { 0x00082010, "MHOST_TIM_TIMER1RIS", MHOST_TIM_TIMER1RISr }, \
    { 0x00082014, "MHOST_TIM_TIMER1MIS", MHOST_TIM_TIMER1MISr }, \
    { 0x00082018, "MHOST_TIM_TIMER1BGLOAD", MHOST_TIM_TIMER1BGLOADr }, \
    { 0x00082020, "MHOST_TIM_TIMER2LOAD", MHOST_TIM_TIMER2LOADr }, \
    { 0x00082024, "MHOST_TIM_TIMER2VALUE", MHOST_TIM_TIMER2VALUEr }, \
    { 0x00082028, "MHOST_TIM_TIMER2CONTROL", MHOST_TIM_TIMER2CONTROLr }, \
    { 0x0008202c, "MHOST_TIM_TIMER2INTCLR", MHOST_TIM_TIMER2INTCLRr }, \
    { 0x00082030, "MHOST_TIM_TIMER2RIS", MHOST_TIM_TIMER2RISr }, \
    { 0x00082034, "MHOST_TIM_TIMER2MIS", MHOST_TIM_TIMER2MISr }, \
    { 0x00082038, "MHOST_TIM_TIMER2BGLOAD", MHOST_TIM_TIMER2BGLOADr }, \
    { 0x00082f00, "MHOST_TIM_TIMERITCR", MHOST_TIM_TIMERITCRr }, \
    { 0x00082f04, "MHOST_TIM_TIMERITOP", MHOST_TIM_TIMERITOPr }, \
    { 0x00082fe0, "MHOST_TIM_TIMERPERIPHID0", MHOST_TIM_TIMERPERIPHID0r }, \
    { 0x00082fe4, "MHOST_TIM_TIMERPERIPHID1", MHOST_TIM_TIMERPERIPHID1r }, \
    { 0x00082fe8, "MHOST_TIM_TIMERPERIPHID2", MHOST_TIM_TIMERPERIPHID2r }, \
    { 0x00082fec, "MHOST_TIM_TIMERPERIPHID3", MHOST_TIM_TIMERPERIPHID3r }, \
    { 0x00082ff0, "MHOST_TIM_TIMERPCELLID0", MHOST_TIM_TIMERPCELLID0r }, \
    { 0x00082ff4, "MHOST_TIM_TIMERPCELLID1", MHOST_TIM_TIMERPCELLID1r }, \
    { 0x00082ff8, "MHOST_TIM_TIMERPCELLID2", MHOST_TIM_TIMERPCELLID2r }, \
    { 0x00082ffc, "MHOST_TIM_TIMERPCELLID3", MHOST_TIM_TIMERPCELLID3r }, \
    { 0x00083000, "MHOST_WDT_WDOGLOAD", MHOST_WDT_WDOGLOADr }, \
    { 0x00083004, "MHOST_WDT_WDOGVALUE", MHOST_WDT_WDOGVALUEr }, \
    { 0x00083008, "MHOST_WDT_WDOGCONTROL", MHOST_WDT_WDOGCONTROLr }, \
    { 0x0008300c, "MHOST_WDT_WDOGINTCLR", MHOST_WDT_WDOGINTCLRr }, \
    { 0x00083010, "MHOST_WDT_WDOGRIS", MHOST_WDT_WDOGRISr }, \
    { 0x00083014, "MHOST_WDT_WDOGMIS", MHOST_WDT_WDOGMISr }, \
    { 0x00083c00, "MHOST_WDT_WDOGLOCK", MHOST_WDT_WDOGLOCKr }, \
    { 0x00083f00, "MHOST_WDT_WDOGITCR", MHOST_WDT_WDOGITCRr }, \
    { 0x00083f04, "MHOST_WDT_WDOGITOP", MHOST_WDT_WDOGITOPr }, \
    { 0x00083fe0, "MHOST_WDT_WDOGPERIPHID0", MHOST_WDT_WDOGPERIPHID0r }, \
    { 0x00083fe4, "MHOST_WDT_WDOGPERIPHID1", MHOST_WDT_WDOGPERIPHID1r }, \
    { 0x00083fe8, "MHOST_WDT_WDOGPERIPHID2", MHOST_WDT_WDOGPERIPHID2r }, \
    { 0x00083fec, "MHOST_WDT_WDOGPERIPHID3", MHOST_WDT_WDOGPERIPHID3r }, \
    { 0x00083ff0, "MHOST_WDT_WDOGPCELLID0", MHOST_WDT_WDOGPCELLID0r }, \
    { 0x00083ff4, "MHOST_WDT_WDOGPCELLID1", MHOST_WDT_WDOGPCELLID1r }, \
    { 0x00083ff8, "MHOST_WDT_WDOGPCELLID2", MHOST_WDT_WDOGPCELLID2r }, \
    { 0x00083ffc, "MHOST_WDT_WDOGPCELLID3", MHOST_WDT_WDOGPCELLID3r }, \
    { 0x00084000, "MHOST_UART_RBR_THR_DLL", MHOST_UART_RBR_THR_DLLr }, \
    { 0x00084004, "MHOST_UART_DLH_IER", MHOST_UART_DLH_IERr }, \
    { 0x00084008, "MHOST_UART_IIR_FCR", MHOST_UART_IIR_FCRr }, \
    { 0x0008400c, "MHOST_UART_LCR", MHOST_UART_LCRr }, \
    { 0x00084010, "MHOST_UART_MCR", MHOST_UART_MCRr }, \
    { 0x00084014, "MHOST_UART_LSR", MHOST_UART_LSRr }, \
    { 0x00084018, "MHOST_UART_MSR", MHOST_UART_MSRr }, \
    { 0x0008401c, "MHOST_UART_SCR", MHOST_UART_SCRr }, \
    { 0x00084020, "MHOST_UART_LPDLL", MHOST_UART_LPDLLr }, \
    { 0x00084024, "MHOST_UART_LPDLH", MHOST_UART_LPDLHr }, \
    { 0x00084030, "MHOST_UART_SRBR_STHR0", MHOST_UART_SRBR_STHR0r }, \
    { 0x00084034, "MHOST_UART_SRBR_STHR1", MHOST_UART_SRBR_STHR1r }, \
    { 0x00084038, "MHOST_UART_SRBR_STHR2", MHOST_UART_SRBR_STHR2r }, \
    { 0x0008403c, "MHOST_UART_SRBR_STHR3", MHOST_UART_SRBR_STHR3r }, \
    { 0x00084040, "MHOST_UART_SRBR_STHR4", MHOST_UART_SRBR_STHR4r }, \
    { 0x00084044, "MHOST_UART_SRBR_STHR5", MHOST_UART_SRBR_STHR5r }, \
    { 0x00084048, "MHOST_UART_SRBR_STHR6", MHOST_UART_SRBR_STHR6r }, \
    { 0x0008404c, "MHOST_UART_SRBR_STHR7", MHOST_UART_SRBR_STHR7r }, \
    { 0x00084050, "MHOST_UART_SRBR_STHR8", MHOST_UART_SRBR_STHR8r }, \
    { 0x00084054, "MHOST_UART_SRBR_STHR9", MHOST_UART_SRBR_STHR9r }, \
    { 0x00084058, "MHOST_UART_SRBR_STHR10", MHOST_UART_SRBR_STHR10r }, \
    { 0x0008405c, "MHOST_UART_SRBR_STHR11", MHOST_UART_SRBR_STHR11r }, \
    { 0x00084060, "MHOST_UART_SRBR_STHR12", MHOST_UART_SRBR_STHR12r }, \
    { 0x00084064, "MHOST_UART_SRBR_STHR13", MHOST_UART_SRBR_STHR13r }, \
    { 0x00084068, "MHOST_UART_SRBR_STHR14", MHOST_UART_SRBR_STHR14r }, \
    { 0x0008406c, "MHOST_UART_SRBR_STHR15", MHOST_UART_SRBR_STHR15r }, \
    { 0x00084070, "MHOST_UART_FAR", MHOST_UART_FARr }, \
    { 0x00084074, "MHOST_UART_TFR", MHOST_UART_TFRr }, \
    { 0x00084078, "MHOST_UART_RFW", MHOST_UART_RFWr }, \
    { 0x0008407c, "MHOST_UART_USR", MHOST_UART_USRr }, \
    { 0x00084080, "MHOST_UART_TFL", MHOST_UART_TFLr }, \
    { 0x00084084, "MHOST_UART_RFL", MHOST_UART_RFLr }, \
    { 0x00084088, "MHOST_UART_SRR", MHOST_UART_SRRr }, \
    { 0x0008408c, "MHOST_UART_SRTS", MHOST_UART_SRTSr }, \
    { 0x00084090, "MHOST_UART_SBCR", MHOST_UART_SBCRr }, \
    { 0x00084094, "MHOST_UART_SDMAM", MHOST_UART_SDMAMr }, \
    { 0x00084098, "MHOST_UART_SFE", MHOST_UART_SFEr }, \
    { 0x0008409c, "MHOST_UART_SRT", MHOST_UART_SRTr }, \
    { 0x000840a0, "MHOST_UART_STET", MHOST_UART_STETr }, \
    { 0x000840a4, "MHOST_UART_HTX", MHOST_UART_HTXr }, \
    { 0x000840a8, "MHOST_UART_DMASA", MHOST_UART_DMASAr }, \
    { 0x000840f4, "MHOST_UART_CPR", MHOST_UART_CPRr }, \
    { 0x000840f8, "MHOST_UART_UCV", MHOST_UART_UCVr }, \
    { 0x000840fc, "MHOST_UART_CTR", MHOST_UART_CTRr }, \
    { 0x011e0000, "RTS_SRAM_LL_128K_0_STATUS1", RTS_SRAM_LL_128K_0_STATUS1r }, \
    { 0x011e0004, "RTS_SRAM_LL_128K_0_STATUS2", RTS_SRAM_LL_128K_0_STATUS2r }, \
    { 0x011e0008, "RTS_SRAM_LL_128K_0_STATUS3", RTS_SRAM_LL_128K_0_STATUS3r }, \
    { 0x011e000c, "RTS_SRAM_LL_128K_0_STATUS4", RTS_SRAM_LL_128K_0_STATUS4r }, \
    { 0x011e0010, "RTS_SRAM_LL_128K_0_CONTROL1", RTS_SRAM_LL_128K_0_CONTROL1r }, \
    { 0x011e0014, "RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE", RTS_SRAM_LL_128K_0_INTERRUPT_ENABLEr }, \
    { 0x011e0018, "RTS_SRAM_LL_128K_0_INTERRUPT_STATUS", RTS_SRAM_LL_128K_0_INTERRUPT_STATUSr }, \
    { 0x011e0050, "RTS_SRAM_LL_128K_0_MEMORY_CONTROL", RTS_SRAM_LL_128K_0_MEMORY_CONTROLr }, \
    { 0x011e0054, "RTS_SRAM_LL_128K_0_MEMORY_PDA", RTS_SRAM_LL_128K_0_MEMORY_PDAr }, \
    { 0x011e0058, "RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL", RTS_SRAM_LL_128K_0_MEM_PWR_CONTROLr }, \
    { 0x011e005c, "RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1", RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x011e0060, "RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2", RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x011e0064, "RTS_SRAM_LL_128K_0_STATUS5", RTS_SRAM_LL_128K_0_STATUS5r }, \
    { 0x011e0068, "RTS_SRAM_LL_128K_0_STATUS6", RTS_SRAM_LL_128K_0_STATUS6r }, \
    { 0x011e006c, "RTS_SRAM_LL_128K_0_STATUS7", RTS_SRAM_LL_128K_0_STATUS7r }, \
    { 0x011e0070, "RTS_SRAM_LL_128K_0_STATUS8", RTS_SRAM_LL_128K_0_STATUS8r }, \
    { 0x011e0074, "RTS_SRAM_LL_128K_0_STATUS9", RTS_SRAM_LL_128K_0_STATUS9r }, \
    { 0x011e0078, "RTS_SRAM_LL_128K_0_STATUS10", RTS_SRAM_LL_128K_0_STATUS10r }, \
    { 0x011e007c, "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0", RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0r }, \
    { 0x011e0080, "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1", RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1r }, \
    { 0x011e0084, "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0", RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0r }, \
    { 0x011e0088, "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1", RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1r }, \
    { 0x011e008c, "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE", RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLEr }, \
    { 0x011e0090, "RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS", RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUSr }, \
    { 0x011e1000, "RTS_SRAM_LL_128K_1_STATUS1", RTS_SRAM_LL_128K_1_STATUS1r }, \
    { 0x011e1004, "RTS_SRAM_LL_128K_1_STATUS2", RTS_SRAM_LL_128K_1_STATUS2r }, \
    { 0x011e1008, "RTS_SRAM_LL_128K_1_STATUS3", RTS_SRAM_LL_128K_1_STATUS3r }, \
    { 0x011e100c, "RTS_SRAM_LL_128K_1_STATUS4", RTS_SRAM_LL_128K_1_STATUS4r }, \
    { 0x011e1010, "RTS_SRAM_LL_128K_1_CONTROL1", RTS_SRAM_LL_128K_1_CONTROL1r }, \
    { 0x011e1014, "RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE", RTS_SRAM_LL_128K_1_INTERRUPT_ENABLEr }, \
    { 0x011e1018, "RTS_SRAM_LL_128K_1_INTERRUPT_STATUS", RTS_SRAM_LL_128K_1_INTERRUPT_STATUSr }, \
    { 0x011e1050, "RTS_SRAM_LL_128K_1_MEMORY_CONTROL", RTS_SRAM_LL_128K_1_MEMORY_CONTROLr }, \
    { 0x011e1054, "RTS_SRAM_LL_128K_1_MEMORY_PDA", RTS_SRAM_LL_128K_1_MEMORY_PDAr }, \
    { 0x011e1058, "RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL", RTS_SRAM_LL_128K_1_MEM_PWR_CONTROLr }, \
    { 0x011e105c, "RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1", RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x011e1060, "RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2", RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x011e1064, "RTS_SRAM_LL_128K_1_STATUS5", RTS_SRAM_LL_128K_1_STATUS5r }, \
    { 0x011e1068, "RTS_SRAM_LL_128K_1_STATUS6", RTS_SRAM_LL_128K_1_STATUS6r }, \
    { 0x011e106c, "RTS_SRAM_LL_128K_1_STATUS7", RTS_SRAM_LL_128K_1_STATUS7r }, \
    { 0x011e1070, "RTS_SRAM_LL_128K_1_STATUS8", RTS_SRAM_LL_128K_1_STATUS8r }, \
    { 0x011e1074, "RTS_SRAM_LL_128K_1_STATUS9", RTS_SRAM_LL_128K_1_STATUS9r }, \
    { 0x011e1078, "RTS_SRAM_LL_128K_1_STATUS10", RTS_SRAM_LL_128K_1_STATUS10r }, \
    { 0x011e107c, "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0", RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0r }, \
    { 0x011e1080, "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1", RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1r }, \
    { 0x011e1084, "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0", RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0r }, \
    { 0x011e1088, "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1", RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1r }, \
    { 0x011e108c, "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE", RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLEr }, \
    { 0x011e1090, "RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS", RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUSr }, \
    { 0x011e2000, "RTS_SRAM_LL_128K_2_STATUS1", RTS_SRAM_LL_128K_2_STATUS1r }, \
    { 0x011e2004, "RTS_SRAM_LL_128K_2_STATUS2", RTS_SRAM_LL_128K_2_STATUS2r }, \
    { 0x011e2008, "RTS_SRAM_LL_128K_2_STATUS3", RTS_SRAM_LL_128K_2_STATUS3r }, \
    { 0x011e200c, "RTS_SRAM_LL_128K_2_STATUS4", RTS_SRAM_LL_128K_2_STATUS4r }, \
    { 0x011e2010, "RTS_SRAM_LL_128K_2_CONTROL1", RTS_SRAM_LL_128K_2_CONTROL1r }, \
    { 0x011e2014, "RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE", RTS_SRAM_LL_128K_2_INTERRUPT_ENABLEr }, \
    { 0x011e2018, "RTS_SRAM_LL_128K_2_INTERRUPT_STATUS", RTS_SRAM_LL_128K_2_INTERRUPT_STATUSr }, \
    { 0x011e2050, "RTS_SRAM_LL_128K_2_MEMORY_CONTROL", RTS_SRAM_LL_128K_2_MEMORY_CONTROLr }, \
    { 0x011e2054, "RTS_SRAM_LL_128K_2_MEMORY_PDA", RTS_SRAM_LL_128K_2_MEMORY_PDAr }, \
    { 0x011e2058, "RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL", RTS_SRAM_LL_128K_2_MEM_PWR_CONTROLr }, \
    { 0x011e205c, "RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1", RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x011e2060, "RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2", RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x011e2064, "RTS_SRAM_LL_128K_2_STATUS5", RTS_SRAM_LL_128K_2_STATUS5r }, \
    { 0x011e2068, "RTS_SRAM_LL_128K_2_STATUS6", RTS_SRAM_LL_128K_2_STATUS6r }, \
    { 0x011e206c, "RTS_SRAM_LL_128K_2_STATUS7", RTS_SRAM_LL_128K_2_STATUS7r }, \
    { 0x011e2070, "RTS_SRAM_LL_128K_2_STATUS8", RTS_SRAM_LL_128K_2_STATUS8r }, \
    { 0x011e2074, "RTS_SRAM_LL_128K_2_STATUS9", RTS_SRAM_LL_128K_2_STATUS9r }, \
    { 0x011e2078, "RTS_SRAM_LL_128K_2_STATUS10", RTS_SRAM_LL_128K_2_STATUS10r }, \
    { 0x011e207c, "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0", RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0r }, \
    { 0x011e2080, "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1", RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1r }, \
    { 0x011e2084, "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0", RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0r }, \
    { 0x011e2088, "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1", RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1r }, \
    { 0x011e208c, "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE", RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLEr }, \
    { 0x011e2090, "RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS", RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUSr }, \
    { 0x011e3000, "RTS_SRAM_LL_128K_3_STATUS1", RTS_SRAM_LL_128K_3_STATUS1r }, \
    { 0x011e3004, "RTS_SRAM_LL_128K_3_STATUS2", RTS_SRAM_LL_128K_3_STATUS2r }, \
    { 0x011e3008, "RTS_SRAM_LL_128K_3_STATUS3", RTS_SRAM_LL_128K_3_STATUS3r }, \
    { 0x011e300c, "RTS_SRAM_LL_128K_3_STATUS4", RTS_SRAM_LL_128K_3_STATUS4r }, \
    { 0x011e3010, "RTS_SRAM_LL_128K_3_CONTROL1", RTS_SRAM_LL_128K_3_CONTROL1r }, \
    { 0x011e3014, "RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE", RTS_SRAM_LL_128K_3_INTERRUPT_ENABLEr }, \
    { 0x011e3018, "RTS_SRAM_LL_128K_3_INTERRUPT_STATUS", RTS_SRAM_LL_128K_3_INTERRUPT_STATUSr }, \
    { 0x011e3050, "RTS_SRAM_LL_128K_3_MEMORY_CONTROL", RTS_SRAM_LL_128K_3_MEMORY_CONTROLr }, \
    { 0x011e3054, "RTS_SRAM_LL_128K_3_MEMORY_PDA", RTS_SRAM_LL_128K_3_MEMORY_PDAr }, \
    { 0x011e3058, "RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL", RTS_SRAM_LL_128K_3_MEM_PWR_CONTROLr }, \
    { 0x011e305c, "RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1", RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x011e3060, "RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2", RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x011e3064, "RTS_SRAM_LL_128K_3_STATUS5", RTS_SRAM_LL_128K_3_STATUS5r }, \
    { 0x011e3068, "RTS_SRAM_LL_128K_3_STATUS6", RTS_SRAM_LL_128K_3_STATUS6r }, \
    { 0x011e306c, "RTS_SRAM_LL_128K_3_STATUS7", RTS_SRAM_LL_128K_3_STATUS7r }, \
    { 0x011e3070, "RTS_SRAM_LL_128K_3_STATUS8", RTS_SRAM_LL_128K_3_STATUS8r }, \
    { 0x011e3074, "RTS_SRAM_LL_128K_3_STATUS9", RTS_SRAM_LL_128K_3_STATUS9r }, \
    { 0x011e3078, "RTS_SRAM_LL_128K_3_STATUS10", RTS_SRAM_LL_128K_3_STATUS10r }, \
    { 0x011e307c, "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0", RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0r }, \
    { 0x011e3080, "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1", RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1r }, \
    { 0x011e3084, "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0", RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0r }, \
    { 0x011e3088, "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1", RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1r }, \
    { 0x011e308c, "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE", RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLEr }, \
    { 0x011e3090, "RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS", RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUSr }, \
    { 0x011e4000, "RTS_SRAM_LL_128K_4_STATUS1", RTS_SRAM_LL_128K_4_STATUS1r }, \
    { 0x011e4004, "RTS_SRAM_LL_128K_4_STATUS2", RTS_SRAM_LL_128K_4_STATUS2r }, \
    { 0x011e4008, "RTS_SRAM_LL_128K_4_STATUS3", RTS_SRAM_LL_128K_4_STATUS3r }, \
    { 0x011e400c, "RTS_SRAM_LL_128K_4_STATUS4", RTS_SRAM_LL_128K_4_STATUS4r }, \
    { 0x011e4010, "RTS_SRAM_LL_128K_4_CONTROL1", RTS_SRAM_LL_128K_4_CONTROL1r }, \
    { 0x011e4014, "RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE", RTS_SRAM_LL_128K_4_INTERRUPT_ENABLEr }, \
    { 0x011e4018, "RTS_SRAM_LL_128K_4_INTERRUPT_STATUS", RTS_SRAM_LL_128K_4_INTERRUPT_STATUSr }, \
    { 0x011e4050, "RTS_SRAM_LL_128K_4_MEMORY_CONTROL", RTS_SRAM_LL_128K_4_MEMORY_CONTROLr }, \
    { 0x011e4054, "RTS_SRAM_LL_128K_4_MEMORY_PDA", RTS_SRAM_LL_128K_4_MEMORY_PDAr }, \
    { 0x011e4058, "RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL", RTS_SRAM_LL_128K_4_MEM_PWR_CONTROLr }, \
    { 0x011e405c, "RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1", RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x011e4060, "RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2", RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x011e4064, "RTS_SRAM_LL_128K_4_STATUS5", RTS_SRAM_LL_128K_4_STATUS5r }, \
    { 0x011e4068, "RTS_SRAM_LL_128K_4_STATUS6", RTS_SRAM_LL_128K_4_STATUS6r }, \
    { 0x011e406c, "RTS_SRAM_LL_128K_4_STATUS7", RTS_SRAM_LL_128K_4_STATUS7r }, \
    { 0x011e4070, "RTS_SRAM_LL_128K_4_STATUS8", RTS_SRAM_LL_128K_4_STATUS8r }, \
    { 0x011e4074, "RTS_SRAM_LL_128K_4_STATUS9", RTS_SRAM_LL_128K_4_STATUS9r }, \
    { 0x011e4078, "RTS_SRAM_LL_128K_4_STATUS10", RTS_SRAM_LL_128K_4_STATUS10r }, \
    { 0x011e407c, "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0", RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0r }, \
    { 0x011e4080, "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1", RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1r }, \
    { 0x011e4084, "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0", RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0r }, \
    { 0x011e4088, "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1", RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1r }, \
    { 0x011e408c, "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE", RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLEr }, \
    { 0x011e4090, "RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS", RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUSr }, \
    { 0x011e5000, "RTS_SRAM_LL_128K_5_STATUS1", RTS_SRAM_LL_128K_5_STATUS1r }, \
    { 0x011e5004, "RTS_SRAM_LL_128K_5_STATUS2", RTS_SRAM_LL_128K_5_STATUS2r }, \
    { 0x011e5008, "RTS_SRAM_LL_128K_5_STATUS3", RTS_SRAM_LL_128K_5_STATUS3r }, \
    { 0x011e500c, "RTS_SRAM_LL_128K_5_STATUS4", RTS_SRAM_LL_128K_5_STATUS4r }, \
    { 0x011e5010, "RTS_SRAM_LL_128K_5_CONTROL1", RTS_SRAM_LL_128K_5_CONTROL1r }, \
    { 0x011e5014, "RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE", RTS_SRAM_LL_128K_5_INTERRUPT_ENABLEr }, \
    { 0x011e5018, "RTS_SRAM_LL_128K_5_INTERRUPT_STATUS", RTS_SRAM_LL_128K_5_INTERRUPT_STATUSr }, \
    { 0x011e5050, "RTS_SRAM_LL_128K_5_MEMORY_CONTROL", RTS_SRAM_LL_128K_5_MEMORY_CONTROLr }, \
    { 0x011e5054, "RTS_SRAM_LL_128K_5_MEMORY_PDA", RTS_SRAM_LL_128K_5_MEMORY_PDAr }, \
    { 0x011e5058, "RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL", RTS_SRAM_LL_128K_5_MEM_PWR_CONTROLr }, \
    { 0x011e505c, "RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1", RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x011e5060, "RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2", RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x011e5064, "RTS_SRAM_LL_128K_5_STATUS5", RTS_SRAM_LL_128K_5_STATUS5r }, \
    { 0x011e5068, "RTS_SRAM_LL_128K_5_STATUS6", RTS_SRAM_LL_128K_5_STATUS6r }, \
    { 0x011e506c, "RTS_SRAM_LL_128K_5_STATUS7", RTS_SRAM_LL_128K_5_STATUS7r }, \
    { 0x011e5070, "RTS_SRAM_LL_128K_5_STATUS8", RTS_SRAM_LL_128K_5_STATUS8r }, \
    { 0x011e5074, "RTS_SRAM_LL_128K_5_STATUS9", RTS_SRAM_LL_128K_5_STATUS9r }, \
    { 0x011e5078, "RTS_SRAM_LL_128K_5_STATUS10", RTS_SRAM_LL_128K_5_STATUS10r }, \
    { 0x011e507c, "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0", RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0r }, \
    { 0x011e5080, "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1", RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1r }, \
    { 0x011e5084, "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0", RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0r }, \
    { 0x011e5088, "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1", RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1r }, \
    { 0x011e508c, "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE", RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLEr }, \
    { 0x011e5090, "RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS", RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUSr }, \
    { 0x011e6000, "RTS_SRAM_LL_128K_6_STATUS1", RTS_SRAM_LL_128K_6_STATUS1r }, \
    { 0x011e6004, "RTS_SRAM_LL_128K_6_STATUS2", RTS_SRAM_LL_128K_6_STATUS2r }, \
    { 0x011e6008, "RTS_SRAM_LL_128K_6_STATUS3", RTS_SRAM_LL_128K_6_STATUS3r }, \
    { 0x011e600c, "RTS_SRAM_LL_128K_6_STATUS4", RTS_SRAM_LL_128K_6_STATUS4r }, \
    { 0x011e6010, "RTS_SRAM_LL_128K_6_CONTROL1", RTS_SRAM_LL_128K_6_CONTROL1r }, \
    { 0x011e6014, "RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE", RTS_SRAM_LL_128K_6_INTERRUPT_ENABLEr }, \
    { 0x011e6018, "RTS_SRAM_LL_128K_6_INTERRUPT_STATUS", RTS_SRAM_LL_128K_6_INTERRUPT_STATUSr }, \
    { 0x011e6050, "RTS_SRAM_LL_128K_6_MEMORY_CONTROL", RTS_SRAM_LL_128K_6_MEMORY_CONTROLr }, \
    { 0x011e6054, "RTS_SRAM_LL_128K_6_MEMORY_PDA", RTS_SRAM_LL_128K_6_MEMORY_PDAr }, \
    { 0x011e6058, "RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL", RTS_SRAM_LL_128K_6_MEM_PWR_CONTROLr }, \
    { 0x011e605c, "RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1", RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x011e6060, "RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2", RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x011e6064, "RTS_SRAM_LL_128K_6_STATUS5", RTS_SRAM_LL_128K_6_STATUS5r }, \
    { 0x011e6068, "RTS_SRAM_LL_128K_6_STATUS6", RTS_SRAM_LL_128K_6_STATUS6r }, \
    { 0x011e606c, "RTS_SRAM_LL_128K_6_STATUS7", RTS_SRAM_LL_128K_6_STATUS7r }, \
    { 0x011e6070, "RTS_SRAM_LL_128K_6_STATUS8", RTS_SRAM_LL_128K_6_STATUS8r }, \
    { 0x011e6074, "RTS_SRAM_LL_128K_6_STATUS9", RTS_SRAM_LL_128K_6_STATUS9r }, \
    { 0x011e6078, "RTS_SRAM_LL_128K_6_STATUS10", RTS_SRAM_LL_128K_6_STATUS10r }, \
    { 0x011e607c, "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0", RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0r }, \
    { 0x011e6080, "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1", RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1r }, \
    { 0x011e6084, "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0", RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0r }, \
    { 0x011e6088, "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1", RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1r }, \
    { 0x011e608c, "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE", RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLEr }, \
    { 0x011e6090, "RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS", RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUSr }, \
    { 0x011e7000, "RTS_SRAM_LL_128K_7_STATUS1", RTS_SRAM_LL_128K_7_STATUS1r }, \
    { 0x011e7004, "RTS_SRAM_LL_128K_7_STATUS2", RTS_SRAM_LL_128K_7_STATUS2r }, \
    { 0x011e7008, "RTS_SRAM_LL_128K_7_STATUS3", RTS_SRAM_LL_128K_7_STATUS3r }, \
    { 0x011e700c, "RTS_SRAM_LL_128K_7_STATUS4", RTS_SRAM_LL_128K_7_STATUS4r }, \
    { 0x011e7010, "RTS_SRAM_LL_128K_7_CONTROL1", RTS_SRAM_LL_128K_7_CONTROL1r }, \
    { 0x011e7014, "RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE", RTS_SRAM_LL_128K_7_INTERRUPT_ENABLEr }, \
    { 0x011e7018, "RTS_SRAM_LL_128K_7_INTERRUPT_STATUS", RTS_SRAM_LL_128K_7_INTERRUPT_STATUSr }, \
    { 0x011e7050, "RTS_SRAM_LL_128K_7_MEMORY_CONTROL", RTS_SRAM_LL_128K_7_MEMORY_CONTROLr }, \
    { 0x011e7054, "RTS_SRAM_LL_128K_7_MEMORY_PDA", RTS_SRAM_LL_128K_7_MEMORY_PDAr }, \
    { 0x011e7058, "RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL", RTS_SRAM_LL_128K_7_MEM_PWR_CONTROLr }, \
    { 0x011e705c, "RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1", RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x011e7060, "RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2", RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x011e7064, "RTS_SRAM_LL_128K_7_STATUS5", RTS_SRAM_LL_128K_7_STATUS5r }, \
    { 0x011e7068, "RTS_SRAM_LL_128K_7_STATUS6", RTS_SRAM_LL_128K_7_STATUS6r }, \
    { 0x011e706c, "RTS_SRAM_LL_128K_7_STATUS7", RTS_SRAM_LL_128K_7_STATUS7r }, \
    { 0x011e7070, "RTS_SRAM_LL_128K_7_STATUS8", RTS_SRAM_LL_128K_7_STATUS8r }, \
    { 0x011e7074, "RTS_SRAM_LL_128K_7_STATUS9", RTS_SRAM_LL_128K_7_STATUS9r }, \
    { 0x011e7078, "RTS_SRAM_LL_128K_7_STATUS10", RTS_SRAM_LL_128K_7_STATUS10r }, \
    { 0x011e707c, "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0", RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0r }, \
    { 0x011e7080, "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1", RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1r }, \
    { 0x011e7084, "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0", RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0r }, \
    { 0x011e7088, "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1", RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1r }, \
    { 0x011e708c, "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE", RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLEr }, \
    { 0x011e7090, "RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS", RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUSr }, \
    { 0x011e8000, "RTS_ICFG_IP_REVID_0", RTS_ICFG_IP_REVID_0r }, \
    { 0x011e8004, "RTS_ICFG_IP_DISABLE_STRAP_STATUS_0", RTS_ICFG_IP_DISABLE_STRAP_STATUS_0r }, \
    { 0x011e8008, "RTS_ICFG_CONFIG_0", RTS_ICFG_CONFIG_0r }, \
    { 0x011e800c, "RTS_ICFG_MEM_ECC_CTRL", RTS_ICFG_MEM_ECC_CTRLr }, \
    { 0x011e8050, "RTS_ICFG_MHOST0_IO_CONTROL_DIRECT", RTS_ICFG_MHOST0_IO_CONTROL_DIRECTr }, \
    { 0x011e80a0, "RTS_ICFG_MHOST1_IO_CONTROL_DIRECT", RTS_ICFG_MHOST1_IO_CONTROL_DIRECTr }, \
    { 0x011e80f0, "RTS_ICFG_SRAM0_CONTROL", RTS_ICFG_SRAM0_CONTROLr }, \
    { 0x011e8140, "RTS_ICFG_SRAM1_CONTROL", RTS_ICFG_SRAM1_CONTROLr }, \
    { 0x011e8190, "RTS_ICFG_SRAM2_CONTROL", RTS_ICFG_SRAM2_CONTROLr }, \
    { 0x011e81e0, "RTS_ICFG_SRAM3_CONTROL", RTS_ICFG_SRAM3_CONTROLr }, \
    { 0x011e8240, "RTS_ICFG_SRAM4_CONTROL", RTS_ICFG_SRAM4_CONTROLr }, \
    { 0x011e8290, "RTS_ICFG_SRAM5_CONTROL", RTS_ICFG_SRAM5_CONTROLr }, \
    { 0x011e82e0, "RTS_ICFG_SRAM6_CONTROL", RTS_ICFG_SRAM6_CONTROLr }, \
    { 0x011e8340, "RTS_ICFG_SRAM7_CONTROL", RTS_ICFG_SRAM7_CONTROLr }, \
    { 0x011e8370, "RTS_ICFG_DMAC_CONFIG_0", RTS_ICFG_DMAC_CONFIG_0r }, \
    { 0x011e8374, "RTS_ICFG_DMAC_CONFIG_1", RTS_ICFG_DMAC_CONFIG_1r }, \
    { 0x011e8378, "RTS_ICFG_DMAC_IO_CONTROL_DIRECT", RTS_ICFG_DMAC_IO_CONTROL_DIRECTr }, \
    { 0x011e837c, "RTS_ICFG_DMAC_IO_STATUS", RTS_ICFG_DMAC_IO_STATUSr }, \
    { 0x011e8380, "RTS_ICFG_DMAC_ECC_INTR_EN", RTS_ICFG_DMAC_ECC_INTR_ENr }, \
    { 0x011e8384, "RTS_ICFG_DMAC_ECC_INTR_CLR", RTS_ICFG_DMAC_ECC_INTR_CLRr }, \
    { 0x011e8388, "RTS_ICFG_DMAC_ECC_INTR_STATUS", RTS_ICFG_DMAC_ECC_INTR_STATUSr }, \
    { 0x011e838c, "RTS_ICFG_DMAC_ECC_LOG_1", RTS_ICFG_DMAC_ECC_LOG_1r }, \
    { 0x011e8390, "RTS_ICFG_DMAC_ECC_LOG_2", RTS_ICFG_DMAC_ECC_LOG_2r }, \
    { 0x011e8394, "RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24", RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24r }, \
    { 0x011e8398, "RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32", RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32r }, \
    { 0x011e9000, "RTS_DMAC_PL330_DS", RTS_DMAC_PL330_DSr }, \
    { 0x011e9004, "RTS_DMAC_PL330_DPC", RTS_DMAC_PL330_DPCr }, \
    { 0x011e9020, "RTS_DMAC_PL330_INTEN", RTS_DMAC_PL330_INTENr }, \
    { 0x011e9024, "RTS_DMAC_PL330_INT_EVENT_RIS", RTS_DMAC_PL330_INT_EVENT_RISr }, \
    { 0x011e9028, "RTS_DMAC_PL330_INTSTATUS", RTS_DMAC_PL330_INTSTATUSr }, \
    { 0x011e902c, "RTS_DMAC_PL330_INTCLR", RTS_DMAC_PL330_INTCLRr }, \
    { 0x011e9030, "RTS_DMAC_PL330_FSM", RTS_DMAC_PL330_FSMr }, \
    { 0x011e9034, "RTS_DMAC_PL330_FSC", RTS_DMAC_PL330_FSCr }, \
    { 0x011e9038, "RTS_DMAC_PL330_FTM", RTS_DMAC_PL330_FTMr }, \
    { 0x011e9040, "RTS_DMAC_PL330_FTC0", RTS_DMAC_PL330_FTC0r }, \
    { 0x011e9044, "RTS_DMAC_PL330_FTC1", RTS_DMAC_PL330_FTC1r }, \
    { 0x011e9048, "RTS_DMAC_PL330_FTC2", RTS_DMAC_PL330_FTC2r }, \
    { 0x011e904c, "RTS_DMAC_PL330_FTC3", RTS_DMAC_PL330_FTC3r }, \
    { 0x011e9050, "RTS_DMAC_PL330_FTC4", RTS_DMAC_PL330_FTC4r }, \
    { 0x011e9054, "RTS_DMAC_PL330_FTC5", RTS_DMAC_PL330_FTC5r }, \
    { 0x011e9058, "RTS_DMAC_PL330_FTC6", RTS_DMAC_PL330_FTC6r }, \
    { 0x011e905c, "RTS_DMAC_PL330_FTC7", RTS_DMAC_PL330_FTC7r }, \
    { 0x011e9100, "RTS_DMAC_PL330_CS0", RTS_DMAC_PL330_CS0r }, \
    { 0x011e9104, "RTS_DMAC_PL330_CPC0", RTS_DMAC_PL330_CPC0r }, \
    { 0x011e9108, "RTS_DMAC_PL330_CS1", RTS_DMAC_PL330_CS1r }, \
    { 0x011e910c, "RTS_DMAC_PL330_CPC1", RTS_DMAC_PL330_CPC1r }, \
    { 0x011e9110, "RTS_DMAC_PL330_CS2", RTS_DMAC_PL330_CS2r }, \
    { 0x011e9114, "RTS_DMAC_PL330_CPC2", RTS_DMAC_PL330_CPC2r }, \
    { 0x011e9118, "RTS_DMAC_PL330_CS3", RTS_DMAC_PL330_CS3r }, \
    { 0x011e911c, "RTS_DMAC_PL330_CPC3", RTS_DMAC_PL330_CPC3r }, \
    { 0x011e9120, "RTS_DMAC_PL330_CS4", RTS_DMAC_PL330_CS4r }, \
    { 0x011e9124, "RTS_DMAC_PL330_CPC4", RTS_DMAC_PL330_CPC4r }, \
    { 0x011e9128, "RTS_DMAC_PL330_CS5", RTS_DMAC_PL330_CS5r }, \
    { 0x011e912c, "RTS_DMAC_PL330_CPC5", RTS_DMAC_PL330_CPC5r }, \
    { 0x011e9130, "RTS_DMAC_PL330_CS6", RTS_DMAC_PL330_CS6r }, \
    { 0x011e9134, "RTS_DMAC_PL330_CPC6", RTS_DMAC_PL330_CPC6r }, \
    { 0x011e9138, "RTS_DMAC_PL330_CS7", RTS_DMAC_PL330_CS7r }, \
    { 0x011e913c, "RTS_DMAC_PL330_CPC7", RTS_DMAC_PL330_CPC7r }, \
    { 0x011e9400, "RTS_DMAC_PL330_SA_0", RTS_DMAC_PL330_SA_0r }, \
    { 0x011e9404, "RTS_DMAC_PL330_DA_0", RTS_DMAC_PL330_DA_0r }, \
    { 0x011e9408, "RTS_DMAC_PL330_CC_0", RTS_DMAC_PL330_CC_0r }, \
    { 0x011e940c, "RTS_DMAC_PL330_LC0_0", RTS_DMAC_PL330_LC0_0r }, \
    { 0x011e9410, "RTS_DMAC_PL330_LC1_0", RTS_DMAC_PL330_LC1_0r }, \
    { 0x011e9420, "RTS_DMAC_PL330_SA_1", RTS_DMAC_PL330_SA_1r }, \
    { 0x011e9424, "RTS_DMAC_PL330_DA_1", RTS_DMAC_PL330_DA_1r }, \
    { 0x011e9428, "RTS_DMAC_PL330_CC_1", RTS_DMAC_PL330_CC_1r }, \
    { 0x011e942c, "RTS_DMAC_PL330_LC0_1", RTS_DMAC_PL330_LC0_1r }, \
    { 0x011e9430, "RTS_DMAC_PL330_LC1_1", RTS_DMAC_PL330_LC1_1r }, \
    { 0x011e9440, "RTS_DMAC_PL330_SA_2", RTS_DMAC_PL330_SA_2r }, \
    { 0x011e9444, "RTS_DMAC_PL330_DA_2", RTS_DMAC_PL330_DA_2r }, \
    { 0x011e9448, "RTS_DMAC_PL330_CC_2", RTS_DMAC_PL330_CC_2r }, \
    { 0x011e944c, "RTS_DMAC_PL330_LC0_2", RTS_DMAC_PL330_LC0_2r }, \
    { 0x011e9450, "RTS_DMAC_PL330_LC1_2", RTS_DMAC_PL330_LC1_2r }, \
    { 0x011e9460, "RTS_DMAC_PL330_SA_3", RTS_DMAC_PL330_SA_3r }, \
    { 0x011e9464, "RTS_DMAC_PL330_DA_3", RTS_DMAC_PL330_DA_3r }, \
    { 0x011e9468, "RTS_DMAC_PL330_CC_3", RTS_DMAC_PL330_CC_3r }, \
    { 0x011e946c, "RTS_DMAC_PL330_LC0_3", RTS_DMAC_PL330_LC0_3r }, \
    { 0x011e9470, "RTS_DMAC_PL330_LC1_3", RTS_DMAC_PL330_LC1_3r }, \
    { 0x011e9480, "RTS_DMAC_PL330_SA_4", RTS_DMAC_PL330_SA_4r }, \
    { 0x011e9484, "RTS_DMAC_PL330_DA_4", RTS_DMAC_PL330_DA_4r }, \
    { 0x011e9488, "RTS_DMAC_PL330_CC_4", RTS_DMAC_PL330_CC_4r }, \
    { 0x011e948c, "RTS_DMAC_PL330_LC0_4", RTS_DMAC_PL330_LC0_4r }, \
    { 0x011e9490, "RTS_DMAC_PL330_LC1_4", RTS_DMAC_PL330_LC1_4r }, \
    { 0x011e94a0, "RTS_DMAC_PL330_SA_5", RTS_DMAC_PL330_SA_5r }, \
    { 0x011e94a4, "RTS_DMAC_PL330_DA_5", RTS_DMAC_PL330_DA_5r }, \
    { 0x011e94a8, "RTS_DMAC_PL330_CC_5", RTS_DMAC_PL330_CC_5r }, \
    { 0x011e94ac, "RTS_DMAC_PL330_LC0_5", RTS_DMAC_PL330_LC0_5r }, \
    { 0x011e94b0, "RTS_DMAC_PL330_LC1_5", RTS_DMAC_PL330_LC1_5r }, \
    { 0x011e94c0, "RTS_DMAC_PL330_SA_6", RTS_DMAC_PL330_SA_6r }, \
    { 0x011e94c4, "RTS_DMAC_PL330_DA_6", RTS_DMAC_PL330_DA_6r }, \
    { 0x011e94c8, "RTS_DMAC_PL330_CC_6", RTS_DMAC_PL330_CC_6r }, \
    { 0x011e94cc, "RTS_DMAC_PL330_LC0_6", RTS_DMAC_PL330_LC0_6r }, \
    { 0x011e94d0, "RTS_DMAC_PL330_LC1_6", RTS_DMAC_PL330_LC1_6r }, \
    { 0x011e94e0, "RTS_DMAC_PL330_SA_7", RTS_DMAC_PL330_SA_7r }, \
    { 0x011e94e4, "RTS_DMAC_PL330_DA_7", RTS_DMAC_PL330_DA_7r }, \
    { 0x011e94e8, "RTS_DMAC_PL330_CC_7", RTS_DMAC_PL330_CC_7r }, \
    { 0x011e94ec, "RTS_DMAC_PL330_LC0_7", RTS_DMAC_PL330_LC0_7r }, \
    { 0x011e94f0, "RTS_DMAC_PL330_LC1_7", RTS_DMAC_PL330_LC1_7r }, \
    { 0x011e9d00, "RTS_DMAC_PL330_DBGSTATUS", RTS_DMAC_PL330_DBGSTATUSr }, \
    { 0x011e9d04, "RTS_DMAC_PL330_DBGCMD", RTS_DMAC_PL330_DBGCMDr }, \
    { 0x011e9d08, "RTS_DMAC_PL330_DBGINST0", RTS_DMAC_PL330_DBGINST0r }, \
    { 0x011e9d0c, "RTS_DMAC_PL330_DBGINST1", RTS_DMAC_PL330_DBGINST1r }, \
    { 0x011e9e00, "RTS_DMAC_PL330_CR0", RTS_DMAC_PL330_CR0r }, \
    { 0x011e9e04, "RTS_DMAC_PL330_CR1", RTS_DMAC_PL330_CR1r }, \
    { 0x011e9e08, "RTS_DMAC_PL330_CR2", RTS_DMAC_PL330_CR2r }, \
    { 0x011e9e0c, "RTS_DMAC_PL330_CR3", RTS_DMAC_PL330_CR3r }, \
    { 0x011e9e10, "RTS_DMAC_PL330_CR4", RTS_DMAC_PL330_CR4r }, \
    { 0x011e9e14, "RTS_DMAC_PL330_CRDN", RTS_DMAC_PL330_CRDNr }, \
    { 0x011e9e80, "RTS_DMAC_PL330_WD", RTS_DMAC_PL330_WDr }, \
    { 0x01308000, "U0_M0SS_CONTROL", U0_M0SS_CONTROLr }, \
    { 0x01308004, "U0_M0SS_INTR_CONTROL", U0_M0SS_INTR_CONTROLr }, \
    { 0x01308008, "U0_M0SS_ECO", U0_M0SS_ECOr }, \
    { 0x0130800c, "U0_M0SS_DEBUG_CONTROL", U0_M0SS_DEBUG_CONTROLr }, \
    { 0x01308010, "U0_M0SS_STATUS", U0_M0SS_STATUSr }, \
    { 0x01308014, "U0_M0SS_TCM_CTRL", U0_M0SS_TCM_CTRLr }, \
    { 0x01308018, "U0_M0SS_ECC_CTRL", U0_M0SS_ECC_CTRLr }, \
    { 0x0130801c, "U0_M0SS_ECC_STATUS", U0_M0SS_ECC_STATUSr }, \
    { 0x01308020, "U0_M0SS_INTR_ENABLE", U0_M0SS_INTR_ENABLEr }, \
    { 0x01308024, "U0_M0SS_RAW_INTR_31_0", U0_M0SS_RAW_INTR_31_0r }, \
    { 0x01308028, "U0_M0SS_RAW_INTR_63_32", U0_M0SS_RAW_INTR_63_32r }, \
    { 0x0130802c, "U0_M0SS_RAW_INTR_95_64", U0_M0SS_RAW_INTR_95_64r }, \
    { 0x01308030, "U0_M0SS_RAW_INTR_127_96", U0_M0SS_RAW_INTR_127_96r }, \
    { 0x01308034, "U0_M0SS_RAW_INTR_159_128", U0_M0SS_RAW_INTR_159_128r }, \
    { 0x01308038, "U0_M0SS_RAW_INTR_191_160", U0_M0SS_RAW_INTR_191_160r }, \
    { 0x0130803c, "U0_M0SS_RAW_INTR_223_192", U0_M0SS_RAW_INTR_223_192r }, \
    { 0x01308040, "U0_M0SS_RAW_INTR_255_224", U0_M0SS_RAW_INTR_255_224r }, \
    { 0x01308044, "U0_M0SS_INTR_MASK_31_0", U0_M0SS_INTR_MASK_31_0r }, \
    { 0x01308048, "U0_M0SS_INTR_MASK_63_32", U0_M0SS_INTR_MASK_63_32r }, \
    { 0x0130804c, "U0_M0SS_INTR_MASK_95_64", U0_M0SS_INTR_MASK_95_64r }, \
    { 0x01308050, "U0_M0SS_INTR_MASK_127_96", U0_M0SS_INTR_MASK_127_96r }, \
    { 0x01308054, "U0_M0SS_INTR_MASK_159_128", U0_M0SS_INTR_MASK_159_128r }, \
    { 0x01308058, "U0_M0SS_INTR_MASK_191_160", U0_M0SS_INTR_MASK_191_160r }, \
    { 0x0130805c, "U0_M0SS_INTR_MASK_223_192", U0_M0SS_INTR_MASK_223_192r }, \
    { 0x01308060, "U0_M0SS_INTR_MASK_255_224", U0_M0SS_INTR_MASK_255_224r }, \
    { 0x01308064, "U0_M0SS_INTR_31_0", U0_M0SS_INTR_31_0r }, \
    { 0x01308068, "U0_M0SS_INTR_63_32", U0_M0SS_INTR_63_32r }, \
    { 0x0130806c, "U0_M0SS_INTR_95_64", U0_M0SS_INTR_95_64r }, \
    { 0x01308070, "U0_M0SS_INTR_127_96", U0_M0SS_INTR_127_96r }, \
    { 0x01308074, "U0_M0SS_INTR_159_128", U0_M0SS_INTR_159_128r }, \
    { 0x01308078, "U0_M0SS_INTR_191_160", U0_M0SS_INTR_191_160r }, \
    { 0x0130807c, "U0_M0SS_INTR_223_192", U0_M0SS_INTR_223_192r }, \
    { 0x01308080, "U0_M0SS_INTR_255_224", U0_M0SS_INTR_255_224r }, \
    { 0x0130b000, "U0_LED_SRAM_CTRL", U0_LED_SRAM_CTRLr }, \
    { 0x0130b004, "U0_LED_SRAM_ECC_CTRL", U0_LED_SRAM_ECC_CTRLr }, \
    { 0x0130b008, "U0_LED_SRAM_ECC_STATUS", U0_LED_SRAM_ECC_STATUSr }, \
    { 0x0130b00c, "U0_LED_ACCU_CTRL", U0_LED_ACCU_CTRLr }, \
    { 0x0130b010, "U0_LED_REFRESH_CTRL", U0_LED_REFRESH_CTRLr }, \
    { 0x0130b014, "U0_LED_CLK_DIV_CTRL", U0_LED_CLK_DIV_CTRLr }, \
    { 0x0130b018, "U0_LED_SEND_CTRL", U0_LED_SEND_CTRLr }, \
    { 0x0130b01c, "U0_LED_SEND_CTRL_0", U0_LED_SEND_CTRL_0r }, \
    { 0x0130b020, "U0_LED_SEND_CTRL_1", U0_LED_SEND_CTRL_1r }, \
    { 0x0130b024, "U0_LED_SEND_CTRL_2", U0_LED_SEND_CTRL_2r }, \
    { 0x0130b028, "U0_LED_SEND_CTRL_3", U0_LED_SEND_CTRL_3r }, \
    { 0x0130b02c, "U0_LED_SEND_CTRL_4", U0_LED_SEND_CTRL_4r }, \
    { 0x0130b030, "U0_LED_ACCU_STATUS", U0_LED_ACCU_STATUSr }, \
    { 0x0130b034, "U0_LED_SEND_STATUS", U0_LED_SEND_STATUSr }, \
    { 0x0130b038, "U0_LED_INTR_ENABLE", U0_LED_INTR_ENABLEr }, \
    { 0x0130b03c, "U0_LED_SW_CNFG_LINK_31_0", U0_LED_SW_CNFG_LINK_31_0r }, \
    { 0x0130b040, "U0_LED_SW_CNFG_LINK_63_32", U0_LED_SW_CNFG_LINK_63_32r }, \
    { 0x0130b044, "U0_LED_SW_CNFG_LINK_95_64", U0_LED_SW_CNFG_LINK_95_64r }, \
    { 0x0130b048, "U0_LED_SW_CNFG_LINK_127_96", U0_LED_SW_CNFG_LINK_127_96r }, \
    { 0x0130b04c, "U0_LED_SW_CNFG_LINK_159_128", U0_LED_SW_CNFG_LINK_159_128r }, \
    { 0x0130b050, "U0_LED_SW_CNFG_LINK_191_160", U0_LED_SW_CNFG_LINK_191_160r }, \
    { 0x0130b054, "U0_LED_SW_CNFG_LINK_223_192", U0_LED_SW_CNFG_LINK_223_192r }, \
    { 0x0130b058, "U0_LED_SW_CNFG_LINK_255_224", U0_LED_SW_CNFG_LINK_255_224r }, \
    { 0x0130b05c, "U0_LED_SW_CNFG_LINK_287_256", U0_LED_SW_CNFG_LINK_287_256r }, \
    { 0x0130b060, "U0_LED_SW_CNFG_LINK_319_288", U0_LED_SW_CNFG_LINK_319_288r }, \
    { 0x0130b064, "U0_LED_SW_CNFG_LINK_351_320", U0_LED_SW_CNFG_LINK_351_320r }, \
    { 0x0130b068, "U0_LED_SW_CNFG_LINK_383_352", U0_LED_SW_CNFG_LINK_383_352r }, \
    { 0x0130b06c, "U0_LED_SW_CNFG_LINK_415_384", U0_LED_SW_CNFG_LINK_415_384r }, \
    { 0x0130b070, "U0_LED_SW_CNFG_LINK_447_416", U0_LED_SW_CNFG_LINK_447_416r }, \
    { 0x0130b074, "U0_LED_SW_CNFG_LINK_479_448", U0_LED_SW_CNFG_LINK_479_448r }, \
    { 0x0130b078, "U0_LED_SW_CNFG_LINK_511_480", U0_LED_SW_CNFG_LINK_511_480r }, \
    { 0x0130b07c, "U0_LED_SW_CNFG_LINK_543_512", U0_LED_SW_CNFG_LINK_543_512r }, \
    { 0x0130b080, "U0_LED_SW_CNFG_LINK_575_544", U0_LED_SW_CNFG_LINK_575_544r }, \
    { 0x0130b084, "U0_LED_SW_CNFG_LINK_607_576", U0_LED_SW_CNFG_LINK_607_576r }, \
    { 0x0130b088, "U0_LED_SW_CNFG_LINK_639_608", U0_LED_SW_CNFG_LINK_639_608r }, \
    { 0x0130b08c, "U0_LED_SW_CNFG_LINK_671_640", U0_LED_SW_CNFG_LINK_671_640r }, \
    { 0x0130b090, "U0_LED_SW_CNFG_LINK_703_672", U0_LED_SW_CNFG_LINK_703_672r }, \
    { 0x0130b094, "U0_LED_SW_CNFG_LINK_735_704", U0_LED_SW_CNFG_LINK_735_704r }, \
    { 0x0130b098, "U0_LED_SW_CNFG_LINK_767_736", U0_LED_SW_CNFG_LINK_767_736r }, \
    { 0x0130b09c, "U0_LED_SW_CNFG_LINK_799_768", U0_LED_SW_CNFG_LINK_799_768r }, \
    { 0x0130b0a0, "U0_LED_SW_CNFG_LINK_831_800", U0_LED_SW_CNFG_LINK_831_800r }, \
    { 0x0130b0a4, "U0_LED_SW_CNFG_LINK_863_832", U0_LED_SW_CNFG_LINK_863_832r }, \
    { 0x0130b0a8, "U0_LED_SW_CNFG_LINK_895_864", U0_LED_SW_CNFG_LINK_895_864r }, \
    { 0x0130b0ac, "U0_LED_SW_CNFG_LINK_927_896", U0_LED_SW_CNFG_LINK_927_896r }, \
    { 0x0130b0b0, "U0_LED_SW_CNFG_LINK_959_928", U0_LED_SW_CNFG_LINK_959_928r }, \
    { 0x0130b0b4, "U0_LED_SW_CNFG_LINK_991_960", U0_LED_SW_CNFG_LINK_991_960r }, \
    { 0x0130b0b8, "U0_LED_SW_CNFG_LINK_1023_992", U0_LED_SW_CNFG_LINK_1023_992r }, \
    { 0x01318000, "U1_M0SS_CONTROL", U1_M0SS_CONTROLr }, \
    { 0x01318004, "U1_M0SS_INTR_CONTROL", U1_M0SS_INTR_CONTROLr }, \
    { 0x01318008, "U1_M0SS_ECO", U1_M0SS_ECOr }, \
    { 0x0131800c, "U1_M0SS_DEBUG_CONTROL", U1_M0SS_DEBUG_CONTROLr }, \
    { 0x01318010, "U1_M0SS_STATUS", U1_M0SS_STATUSr }, \
    { 0x01318014, "U1_M0SS_TCM_CTRL", U1_M0SS_TCM_CTRLr }, \
    { 0x01318018, "U1_M0SS_ECC_CTRL", U1_M0SS_ECC_CTRLr }, \
    { 0x0131801c, "U1_M0SS_ECC_STATUS", U1_M0SS_ECC_STATUSr }, \
    { 0x01318020, "U1_M0SS_INTR_ENABLE", U1_M0SS_INTR_ENABLEr }, \
    { 0x01318024, "U1_M0SS_RAW_INTR_31_0", U1_M0SS_RAW_INTR_31_0r }, \
    { 0x01318028, "U1_M0SS_RAW_INTR_63_32", U1_M0SS_RAW_INTR_63_32r }, \
    { 0x0131802c, "U1_M0SS_RAW_INTR_95_64", U1_M0SS_RAW_INTR_95_64r }, \
    { 0x01318030, "U1_M0SS_RAW_INTR_127_96", U1_M0SS_RAW_INTR_127_96r }, \
    { 0x01318034, "U1_M0SS_RAW_INTR_159_128", U1_M0SS_RAW_INTR_159_128r }, \
    { 0x01318038, "U1_M0SS_RAW_INTR_191_160", U1_M0SS_RAW_INTR_191_160r }, \
    { 0x0131803c, "U1_M0SS_RAW_INTR_223_192", U1_M0SS_RAW_INTR_223_192r }, \
    { 0x01318040, "U1_M0SS_RAW_INTR_255_224", U1_M0SS_RAW_INTR_255_224r }, \
    { 0x01318044, "U1_M0SS_INTR_MASK_31_0", U1_M0SS_INTR_MASK_31_0r }, \
    { 0x01318048, "U1_M0SS_INTR_MASK_63_32", U1_M0SS_INTR_MASK_63_32r }, \
    { 0x0131804c, "U1_M0SS_INTR_MASK_95_64", U1_M0SS_INTR_MASK_95_64r }, \
    { 0x01318050, "U1_M0SS_INTR_MASK_127_96", U1_M0SS_INTR_MASK_127_96r }, \
    { 0x01318054, "U1_M0SS_INTR_MASK_159_128", U1_M0SS_INTR_MASK_159_128r }, \
    { 0x01318058, "U1_M0SS_INTR_MASK_191_160", U1_M0SS_INTR_MASK_191_160r }, \
    { 0x0131805c, "U1_M0SS_INTR_MASK_223_192", U1_M0SS_INTR_MASK_223_192r }, \
    { 0x01318060, "U1_M0SS_INTR_MASK_255_224", U1_M0SS_INTR_MASK_255_224r }, \
    { 0x01318064, "U1_M0SS_INTR_31_0", U1_M0SS_INTR_31_0r }, \
    { 0x01318068, "U1_M0SS_INTR_63_32", U1_M0SS_INTR_63_32r }, \
    { 0x0131806c, "U1_M0SS_INTR_95_64", U1_M0SS_INTR_95_64r }, \
    { 0x01318070, "U1_M0SS_INTR_127_96", U1_M0SS_INTR_127_96r }, \
    { 0x01318074, "U1_M0SS_INTR_159_128", U1_M0SS_INTR_159_128r }, \
    { 0x01318078, "U1_M0SS_INTR_191_160", U1_M0SS_INTR_191_160r }, \
    { 0x0131807c, "U1_M0SS_INTR_223_192", U1_M0SS_INTR_223_192r }, \
    { 0x01318080, "U1_M0SS_INTR_255_224", U1_M0SS_INTR_255_224r }, \
    { 0x01319000, "MIIM_CH0_CONTROL", MIIM_CH0_CONTROLr }, \
    { 0x01319004, "MIIM_CH0_PARAMS", MIIM_CH0_PARAMSr }, \
    { 0x01319008, "MIIM_CH0_ADDRESS", MIIM_CH0_ADDRESSr }, \
    { 0x0131900c, "MIIM_CH0_STATUS", MIIM_CH0_STATUSr }, \
    { 0x01319010, "MIIM_CH1_CONTROL", MIIM_CH1_CONTROLr }, \
    { 0x01319014, "MIIM_CH1_PARAMS", MIIM_CH1_PARAMSr }, \
    { 0x01319018, "MIIM_CH1_ADDRESS", MIIM_CH1_ADDRESSr }, \
    { 0x0131901c, "MIIM_CH1_STATUS", MIIM_CH1_STATUSr }, \
    { 0x01319020, "MIIM_CH2_CONTROL", MIIM_CH2_CONTROLr }, \
    { 0x01319024, "MIIM_CH2_PARAMS", MIIM_CH2_PARAMSr }, \
    { 0x01319028, "MIIM_CH2_ADDRESS", MIIM_CH2_ADDRESSr }, \
    { 0x0131902c, "MIIM_CH2_STATUS", MIIM_CH2_STATUSr }, \
    { 0x01319030, "MIIM_CH3_CONTROL", MIIM_CH3_CONTROLr }, \
    { 0x01319034, "MIIM_CH3_PARAMS", MIIM_CH3_PARAMSr }, \
    { 0x01319038, "MIIM_CH3_ADDRESS", MIIM_CH3_ADDRESSr }, \
    { 0x0131903c, "MIIM_CH3_STATUS", MIIM_CH3_STATUSr }, \
    { 0x01319050, "MIIM_DMA_CH0_CONFIG", MIIM_DMA_CH0_CONFIGr }, \
    { 0x01319054, "MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMS", MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr }, \
    { 0x01319058, "MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESS", MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr }, \
    { 0x0131905c, "MIIM_DMA_CH0_SRC_HOST_ADDRESS", MIIM_DMA_CH0_SRC_HOST_ADDRESSr }, \
    { 0x01319060, "MIIM_DMA_CH0_DST_HOST_ADDRESS", MIIM_DMA_CH0_DST_HOST_ADDRESSr }, \
    { 0x01319064, "MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESS", MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr }, \
    { 0x01319068, "MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS", MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr }, \
    { 0x0131906c, "MIIM_DMA_CH0_STATUS", MIIM_DMA_CH0_STATUSr }, \
    { 0x013190a0, "MIIM_DMA_CH1_CONFIG", MIIM_DMA_CH1_CONFIGr }, \
    { 0x013190a4, "MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMS", MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr }, \
    { 0x013190a8, "MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESS", MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr }, \
    { 0x013190ac, "MIIM_DMA_CH1_SRC_HOST_ADDRESS", MIIM_DMA_CH1_SRC_HOST_ADDRESSr }, \
    { 0x013190b0, "MIIM_DMA_CH1_DST_HOST_ADDRESS", MIIM_DMA_CH1_DST_HOST_ADDRESSr }, \
    { 0x013190b4, "MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESS", MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr }, \
    { 0x013190b8, "MIIM_DMA_CH1_CURR_DST_HOST_ADDRESS", MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr }, \
    { 0x013190bc, "MIIM_DMA_CH1_STATUS", MIIM_DMA_CH1_STATUSr }, \
    { 0x013190f0, "MIIM_RING0_CONTROL", MIIM_RING0_CONTROLr }, \
    { 0x013190f4, "MIIM_RING1_CONTROL", MIIM_RING1_CONTROLr }, \
    { 0x013190f8, "MIIM_RING2_CONTROL", MIIM_RING2_CONTROLr }, \
    { 0x013190fc, "MIIM_RING3_CONTROL", MIIM_RING3_CONTROLr }, \
    { 0x01319100, "MIIM_RING4_CONTROL", MIIM_RING4_CONTROLr }, \
    { 0x01319104, "MIIM_RING5_CONTROL", MIIM_RING5_CONTROLr }, \
    { 0x01319108, "MIIM_RING6_CONTROL", MIIM_RING6_CONTROLr }, \
    { 0x0131910c, "MIIM_RING7_CONTROL", MIIM_RING7_CONTROLr }, \
    { 0x01319140, "MIIM_COMMON_CONTROL", MIIM_COMMON_CONTROLr }, \
    { 0x01319144, "MIIM_INTERRUPT_ENABLE", MIIM_INTERRUPT_ENABLEr }, \
    { 0x01319148, "MIIM_INTERRUPT_STATUS", MIIM_INTERRUPT_STATUSr }, \
    { 0x0131914c, "MIIM_LINK_SCAN_STATUS0", MIIM_LINK_SCAN_STATUS0r }, \
    { 0x01319150, "MIIM_LINK_SCAN_STATUS1", MIIM_LINK_SCAN_STATUS1r }, \
    { 0x01319154, "MIIM_LINK_SCAN_STATUS2", MIIM_LINK_SCAN_STATUS2r }, \
    { 0x01319158, "MIIM_LINK_SCAN_STATUS3", MIIM_LINK_SCAN_STATUS3r }, \
    { 0x0131915c, "MIIM_LINK_SCAN_STATUS4", MIIM_LINK_SCAN_STATUS4r }, \
    { 0x01319160, "MIIM_LINK_SCAN_STATUS5", MIIM_LINK_SCAN_STATUS5r }, \
    { 0x01319164, "MIIM_LINK_SCAN_STATUS6", MIIM_LINK_SCAN_STATUS6r }, \
    { 0x01319168, "MIIM_LINK_SCAN_STATUS7", MIIM_LINK_SCAN_STATUS7r }, \
    { 0x0131916c, "MIIM_LINK_SCAN_STATUS8", MIIM_LINK_SCAN_STATUS8r }, \
    { 0x01319170, "MIIM_LINK_SCAN_STATUS9", MIIM_LINK_SCAN_STATUS9r }, \
    { 0x01319174, "MIIM_INT_PHY_LINK_STATUS0", MIIM_INT_PHY_LINK_STATUS0r }, \
    { 0x01319178, "MIIM_INT_PHY_LINK_STATUS1", MIIM_INT_PHY_LINK_STATUS1r }, \
    { 0x0131917c, "MIIM_INT_PHY_LINK_STATUS2", MIIM_INT_PHY_LINK_STATUS2r }, \
    { 0x01319180, "MIIM_INT_PHY_LINK_STATUS3", MIIM_INT_PHY_LINK_STATUS3r }, \
    { 0x01319184, "MIIM_INT_PHY_LINK_STATUS4", MIIM_INT_PHY_LINK_STATUS4r }, \
    { 0x01319188, "MIIM_INT_PHY_LINK_STATUS5", MIIM_INT_PHY_LINK_STATUS5r }, \
    { 0x0131918c, "MIIM_INT_PHY_LINK_STATUS6", MIIM_INT_PHY_LINK_STATUS6r }, \
    { 0x01319190, "MIIM_INT_PHY_LINK_STATUS7", MIIM_INT_PHY_LINK_STATUS7r }, \
    { 0x01328000, "U2_M0SS_CONTROL", U2_M0SS_CONTROLr }, \
    { 0x01328004, "U2_M0SS_INTR_CONTROL", U2_M0SS_INTR_CONTROLr }, \
    { 0x01328008, "U2_M0SS_ECO", U2_M0SS_ECOr }, \
    { 0x0132800c, "U2_M0SS_DEBUG_CONTROL", U2_M0SS_DEBUG_CONTROLr }, \
    { 0x01328010, "U2_M0SS_STATUS", U2_M0SS_STATUSr }, \
    { 0x01328014, "U2_M0SS_TCM_CTRL", U2_M0SS_TCM_CTRLr }, \
    { 0x01328018, "U2_M0SS_ECC_CTRL", U2_M0SS_ECC_CTRLr }, \
    { 0x0132801c, "U2_M0SS_ECC_STATUS", U2_M0SS_ECC_STATUSr }, \
    { 0x01328020, "U2_M0SS_INTR_ENABLE", U2_M0SS_INTR_ENABLEr }, \
    { 0x01328024, "U2_M0SS_RAW_INTR_31_0", U2_M0SS_RAW_INTR_31_0r }, \
    { 0x01328028, "U2_M0SS_RAW_INTR_63_32", U2_M0SS_RAW_INTR_63_32r }, \
    { 0x0132802c, "U2_M0SS_RAW_INTR_95_64", U2_M0SS_RAW_INTR_95_64r }, \
    { 0x01328030, "U2_M0SS_RAW_INTR_127_96", U2_M0SS_RAW_INTR_127_96r }, \
    { 0x01328034, "U2_M0SS_RAW_INTR_159_128", U2_M0SS_RAW_INTR_159_128r }, \
    { 0x01328038, "U2_M0SS_RAW_INTR_191_160", U2_M0SS_RAW_INTR_191_160r }, \
    { 0x0132803c, "U2_M0SS_RAW_INTR_223_192", U2_M0SS_RAW_INTR_223_192r }, \
    { 0x01328040, "U2_M0SS_RAW_INTR_255_224", U2_M0SS_RAW_INTR_255_224r }, \
    { 0x01328044, "U2_M0SS_INTR_MASK_31_0", U2_M0SS_INTR_MASK_31_0r }, \
    { 0x01328048, "U2_M0SS_INTR_MASK_63_32", U2_M0SS_INTR_MASK_63_32r }, \
    { 0x0132804c, "U2_M0SS_INTR_MASK_95_64", U2_M0SS_INTR_MASK_95_64r }, \
    { 0x01328050, "U2_M0SS_INTR_MASK_127_96", U2_M0SS_INTR_MASK_127_96r }, \
    { 0x01328054, "U2_M0SS_INTR_MASK_159_128", U2_M0SS_INTR_MASK_159_128r }, \
    { 0x01328058, "U2_M0SS_INTR_MASK_191_160", U2_M0SS_INTR_MASK_191_160r }, \
    { 0x0132805c, "U2_M0SS_INTR_MASK_223_192", U2_M0SS_INTR_MASK_223_192r }, \
    { 0x01328060, "U2_M0SS_INTR_MASK_255_224", U2_M0SS_INTR_MASK_255_224r }, \
    { 0x01328064, "U2_M0SS_INTR_31_0", U2_M0SS_INTR_31_0r }, \
    { 0x01328068, "U2_M0SS_INTR_63_32", U2_M0SS_INTR_63_32r }, \
    { 0x0132806c, "U2_M0SS_INTR_95_64", U2_M0SS_INTR_95_64r }, \
    { 0x01328070, "U2_M0SS_INTR_127_96", U2_M0SS_INTR_127_96r }, \
    { 0x01328074, "U2_M0SS_INTR_159_128", U2_M0SS_INTR_159_128r }, \
    { 0x01328078, "U2_M0SS_INTR_191_160", U2_M0SS_INTR_191_160r }, \
    { 0x0132807c, "U2_M0SS_INTR_223_192", U2_M0SS_INTR_223_192r }, \
    { 0x01328080, "U2_M0SS_INTR_255_224", U2_M0SS_INTR_255_224r }, \
    { 0x01338000, "U3_M0SS_CONTROL", U3_M0SS_CONTROLr }, \
    { 0x01338004, "U3_M0SS_INTR_CONTROL", U3_M0SS_INTR_CONTROLr }, \
    { 0x01338008, "U3_M0SS_ECO", U3_M0SS_ECOr }, \
    { 0x0133800c, "U3_M0SS_DEBUG_CONTROL", U3_M0SS_DEBUG_CONTROLr }, \
    { 0x01338010, "U3_M0SS_STATUS", U3_M0SS_STATUSr }, \
    { 0x01338014, "U3_M0SS_TCM_CTRL", U3_M0SS_TCM_CTRLr }, \
    { 0x01338018, "U3_M0SS_ECC_CTRL", U3_M0SS_ECC_CTRLr }, \
    { 0x0133801c, "U3_M0SS_ECC_STATUS", U3_M0SS_ECC_STATUSr }, \
    { 0x01338020, "U3_M0SS_INTR_ENABLE", U3_M0SS_INTR_ENABLEr }, \
    { 0x01338024, "U3_M0SS_RAW_INTR_31_0", U3_M0SS_RAW_INTR_31_0r }, \
    { 0x01338028, "U3_M0SS_RAW_INTR_63_32", U3_M0SS_RAW_INTR_63_32r }, \
    { 0x0133802c, "U3_M0SS_RAW_INTR_95_64", U3_M0SS_RAW_INTR_95_64r }, \
    { 0x01338030, "U3_M0SS_RAW_INTR_127_96", U3_M0SS_RAW_INTR_127_96r }, \
    { 0x01338034, "U3_M0SS_RAW_INTR_159_128", U3_M0SS_RAW_INTR_159_128r }, \
    { 0x01338038, "U3_M0SS_RAW_INTR_191_160", U3_M0SS_RAW_INTR_191_160r }, \
    { 0x0133803c, "U3_M0SS_RAW_INTR_223_192", U3_M0SS_RAW_INTR_223_192r }, \
    { 0x01338040, "U3_M0SS_RAW_INTR_255_224", U3_M0SS_RAW_INTR_255_224r }, \
    { 0x01338044, "U3_M0SS_INTR_MASK_31_0", U3_M0SS_INTR_MASK_31_0r }, \
    { 0x01338048, "U3_M0SS_INTR_MASK_63_32", U3_M0SS_INTR_MASK_63_32r }, \
    { 0x0133804c, "U3_M0SS_INTR_MASK_95_64", U3_M0SS_INTR_MASK_95_64r }, \
    { 0x01338050, "U3_M0SS_INTR_MASK_127_96", U3_M0SS_INTR_MASK_127_96r }, \
    { 0x01338054, "U3_M0SS_INTR_MASK_159_128", U3_M0SS_INTR_MASK_159_128r }, \
    { 0x01338058, "U3_M0SS_INTR_MASK_191_160", U3_M0SS_INTR_MASK_191_160r }, \
    { 0x0133805c, "U3_M0SS_INTR_MASK_223_192", U3_M0SS_INTR_MASK_223_192r }, \
    { 0x01338060, "U3_M0SS_INTR_MASK_255_224", U3_M0SS_INTR_MASK_255_224r }, \
    { 0x01338064, "U3_M0SS_INTR_31_0", U3_M0SS_INTR_31_0r }, \
    { 0x01338068, "U3_M0SS_INTR_63_32", U3_M0SS_INTR_63_32r }, \
    { 0x0133806c, "U3_M0SS_INTR_95_64", U3_M0SS_INTR_95_64r }, \
    { 0x01338070, "U3_M0SS_INTR_127_96", U3_M0SS_INTR_127_96r }, \
    { 0x01338074, "U3_M0SS_INTR_159_128", U3_M0SS_INTR_159_128r }, \
    { 0x01338078, "U3_M0SS_INTR_191_160", U3_M0SS_INTR_191_160r }, \
    { 0x0133807c, "U3_M0SS_INTR_223_192", U3_M0SS_INTR_223_192r }, \
    { 0x01338080, "U3_M0SS_INTR_255_224", U3_M0SS_INTR_255_224r }, \
    { 0x01360000, "U0_M0SSQ_CTRL", U0_M0SSQ_CTRLr }, \
    { 0x01360004, "U0_M0SSQ_ECC_CTRL", U0_M0SSQ_ECC_CTRLr }, \
    { 0x01360008, "U0_M0SSQ_ECC_STATUS", U0_M0SSQ_ECC_STATUSr }, \
    { 0x0136000c, "U0_M0SSQ_INTR_ENABLE", U0_M0SSQ_INTR_ENABLEr }, \
    { 0x03220000, "IPROCPERIPH_UART0_UART_RBR_THR_DLL", IPROCPERIPH_UART0_UART_RBR_THR_DLLr }, \
    { 0x03220004, "IPROCPERIPH_UART0_UART_DLH_IER", IPROCPERIPH_UART0_UART_DLH_IERr }, \
    { 0x03220008, "IPROCPERIPH_UART0_UART_IIR_FCR", IPROCPERIPH_UART0_UART_IIR_FCRr }, \
    { 0x0322000c, "IPROCPERIPH_UART0_UART_LCR", IPROCPERIPH_UART0_UART_LCRr }, \
    { 0x03220010, "IPROCPERIPH_UART0_UART_MCR", IPROCPERIPH_UART0_UART_MCRr }, \
    { 0x03220014, "IPROCPERIPH_UART0_UART_LSR", IPROCPERIPH_UART0_UART_LSRr }, \
    { 0x03220018, "IPROCPERIPH_UART0_UART_MSR", IPROCPERIPH_UART0_UART_MSRr }, \
    { 0x0322001c, "IPROCPERIPH_UART0_UART_SCR", IPROCPERIPH_UART0_UART_SCRr }, \
    { 0x03220030, "IPROCPERIPH_UART0_UART_SRBR_STHR0", IPROCPERIPH_UART0_UART_SRBR_STHR0r }, \
    { 0x03220034, "IPROCPERIPH_UART0_UART_SRBR_STHR1", IPROCPERIPH_UART0_UART_SRBR_STHR1r }, \
    { 0x03220038, "IPROCPERIPH_UART0_UART_SRBR_STHR2", IPROCPERIPH_UART0_UART_SRBR_STHR2r }, \
    { 0x0322003c, "IPROCPERIPH_UART0_UART_SRBR_STHR3", IPROCPERIPH_UART0_UART_SRBR_STHR3r }, \
    { 0x03220040, "IPROCPERIPH_UART0_UART_SRBR_STHR4", IPROCPERIPH_UART0_UART_SRBR_STHR4r }, \
    { 0x03220044, "IPROCPERIPH_UART0_UART_SRBR_STHR5", IPROCPERIPH_UART0_UART_SRBR_STHR5r }, \
    { 0x03220048, "IPROCPERIPH_UART0_UART_SRBR_STHR6", IPROCPERIPH_UART0_UART_SRBR_STHR6r }, \
    { 0x0322004c, "IPROCPERIPH_UART0_UART_SRBR_STHR7", IPROCPERIPH_UART0_UART_SRBR_STHR7r }, \
    { 0x03220050, "IPROCPERIPH_UART0_UART_SRBR_STHR8", IPROCPERIPH_UART0_UART_SRBR_STHR8r }, \
    { 0x03220054, "IPROCPERIPH_UART0_UART_SRBR_STHR9", IPROCPERIPH_UART0_UART_SRBR_STHR9r }, \
    { 0x03220058, "IPROCPERIPH_UART0_UART_SRBR_STHR10", IPROCPERIPH_UART0_UART_SRBR_STHR10r }, \
    { 0x0322005c, "IPROCPERIPH_UART0_UART_SRBR_STHR11", IPROCPERIPH_UART0_UART_SRBR_STHR11r }, \
    { 0x03220060, "IPROCPERIPH_UART0_UART_SRBR_STHR12", IPROCPERIPH_UART0_UART_SRBR_STHR12r }, \
    { 0x03220064, "IPROCPERIPH_UART0_UART_SRBR_STHR13", IPROCPERIPH_UART0_UART_SRBR_STHR13r }, \
    { 0x03220068, "IPROCPERIPH_UART0_UART_SRBR_STHR14", IPROCPERIPH_UART0_UART_SRBR_STHR14r }, \
    { 0x0322006c, "IPROCPERIPH_UART0_UART_SRBR_STHR15", IPROCPERIPH_UART0_UART_SRBR_STHR15r }, \
    { 0x03220070, "IPROCPERIPH_UART0_UART_FAR", IPROCPERIPH_UART0_UART_FARr }, \
    { 0x03220074, "IPROCPERIPH_UART0_UART_TFR", IPROCPERIPH_UART0_UART_TFRr }, \
    { 0x03220078, "IPROCPERIPH_UART0_UART_RFW", IPROCPERIPH_UART0_UART_RFWr }, \
    { 0x0322007c, "IPROCPERIPH_UART0_UART_USR", IPROCPERIPH_UART0_UART_USRr }, \
    { 0x03220080, "IPROCPERIPH_UART0_UART_TFL", IPROCPERIPH_UART0_UART_TFLr }, \
    { 0x03220084, "IPROCPERIPH_UART0_UART_RFL", IPROCPERIPH_UART0_UART_RFLr }, \
    { 0x03220088, "IPROCPERIPH_UART0_UART_SRR", IPROCPERIPH_UART0_UART_SRRr }, \
    { 0x0322008c, "IPROCPERIPH_UART0_UART_SRTS", IPROCPERIPH_UART0_UART_SRTSr }, \
    { 0x03220090, "IPROCPERIPH_UART0_UART_SBCR", IPROCPERIPH_UART0_UART_SBCRr }, \
    { 0x03220094, "IPROCPERIPH_UART0_UART_SDMAM", IPROCPERIPH_UART0_UART_SDMAMr }, \
    { 0x03220098, "IPROCPERIPH_UART0_UART_SFE", IPROCPERIPH_UART0_UART_SFEr }, \
    { 0x0322009c, "IPROCPERIPH_UART0_UART_SRT", IPROCPERIPH_UART0_UART_SRTr }, \
    { 0x032200a0, "IPROCPERIPH_UART0_UART_STET", IPROCPERIPH_UART0_UART_STETr }, \
    { 0x032200a4, "IPROCPERIPH_UART0_UART_HTX", IPROCPERIPH_UART0_UART_HTXr }, \
    { 0x032200a8, "IPROCPERIPH_UART0_UART_DMASA", IPROCPERIPH_UART0_UART_DMASAr }, \
    { 0x032200f4, "IPROCPERIPH_UART0_UART_CPR", IPROCPERIPH_UART0_UART_CPRr }, \
    { 0x032200f8, "IPROCPERIPH_UART0_UART_UCV", IPROCPERIPH_UART0_UART_UCVr }, \
    { 0x032200fc, "IPROCPERIPH_UART0_UART_CTR", IPROCPERIPH_UART0_UART_CTRr }, \
    { 0x03221000, "IPROCPERIPH_UART1_UART_RBR_THR_DLL", IPROCPERIPH_UART1_UART_RBR_THR_DLLr }, \
    { 0x03221004, "IPROCPERIPH_UART1_UART_DLH_IER", IPROCPERIPH_UART1_UART_DLH_IERr }, \
    { 0x03221008, "IPROCPERIPH_UART1_UART_IIR_FCR", IPROCPERIPH_UART1_UART_IIR_FCRr }, \
    { 0x0322100c, "IPROCPERIPH_UART1_UART_LCR", IPROCPERIPH_UART1_UART_LCRr }, \
    { 0x03221010, "IPROCPERIPH_UART1_UART_MCR", IPROCPERIPH_UART1_UART_MCRr }, \
    { 0x03221014, "IPROCPERIPH_UART1_UART_LSR", IPROCPERIPH_UART1_UART_LSRr }, \
    { 0x03221018, "IPROCPERIPH_UART1_UART_MSR", IPROCPERIPH_UART1_UART_MSRr }, \
    { 0x0322101c, "IPROCPERIPH_UART1_UART_SCR", IPROCPERIPH_UART1_UART_SCRr }, \
    { 0x03221030, "IPROCPERIPH_UART1_UART_SRBR_STHR0", IPROCPERIPH_UART1_UART_SRBR_STHR0r }, \
    { 0x03221034, "IPROCPERIPH_UART1_UART_SRBR_STHR1", IPROCPERIPH_UART1_UART_SRBR_STHR1r }, \
    { 0x03221038, "IPROCPERIPH_UART1_UART_SRBR_STHR2", IPROCPERIPH_UART1_UART_SRBR_STHR2r }, \
    { 0x0322103c, "IPROCPERIPH_UART1_UART_SRBR_STHR3", IPROCPERIPH_UART1_UART_SRBR_STHR3r }, \
    { 0x03221040, "IPROCPERIPH_UART1_UART_SRBR_STHR4", IPROCPERIPH_UART1_UART_SRBR_STHR4r }, \
    { 0x03221044, "IPROCPERIPH_UART1_UART_SRBR_STHR5", IPROCPERIPH_UART1_UART_SRBR_STHR5r }, \
    { 0x03221048, "IPROCPERIPH_UART1_UART_SRBR_STHR6", IPROCPERIPH_UART1_UART_SRBR_STHR6r }, \
    { 0x0322104c, "IPROCPERIPH_UART1_UART_SRBR_STHR7", IPROCPERIPH_UART1_UART_SRBR_STHR7r }, \
    { 0x03221050, "IPROCPERIPH_UART1_UART_SRBR_STHR8", IPROCPERIPH_UART1_UART_SRBR_STHR8r }, \
    { 0x03221054, "IPROCPERIPH_UART1_UART_SRBR_STHR9", IPROCPERIPH_UART1_UART_SRBR_STHR9r }, \
    { 0x03221058, "IPROCPERIPH_UART1_UART_SRBR_STHR10", IPROCPERIPH_UART1_UART_SRBR_STHR10r }, \
    { 0x0322105c, "IPROCPERIPH_UART1_UART_SRBR_STHR11", IPROCPERIPH_UART1_UART_SRBR_STHR11r }, \
    { 0x03221060, "IPROCPERIPH_UART1_UART_SRBR_STHR12", IPROCPERIPH_UART1_UART_SRBR_STHR12r }, \
    { 0x03221064, "IPROCPERIPH_UART1_UART_SRBR_STHR13", IPROCPERIPH_UART1_UART_SRBR_STHR13r }, \
    { 0x03221068, "IPROCPERIPH_UART1_UART_SRBR_STHR14", IPROCPERIPH_UART1_UART_SRBR_STHR14r }, \
    { 0x0322106c, "IPROCPERIPH_UART1_UART_SRBR_STHR15", IPROCPERIPH_UART1_UART_SRBR_STHR15r }, \
    { 0x03221070, "IPROCPERIPH_UART1_UART_FAR", IPROCPERIPH_UART1_UART_FARr }, \
    { 0x03221074, "IPROCPERIPH_UART1_UART_TFR", IPROCPERIPH_UART1_UART_TFRr }, \
    { 0x03221078, "IPROCPERIPH_UART1_UART_RFW", IPROCPERIPH_UART1_UART_RFWr }, \
    { 0x0322107c, "IPROCPERIPH_UART1_UART_USR", IPROCPERIPH_UART1_UART_USRr }, \
    { 0x03221080, "IPROCPERIPH_UART1_UART_TFL", IPROCPERIPH_UART1_UART_TFLr }, \
    { 0x03221084, "IPROCPERIPH_UART1_UART_RFL", IPROCPERIPH_UART1_UART_RFLr }, \
    { 0x03221088, "IPROCPERIPH_UART1_UART_SRR", IPROCPERIPH_UART1_UART_SRRr }, \
    { 0x0322108c, "IPROCPERIPH_UART1_UART_SRTS", IPROCPERIPH_UART1_UART_SRTSr }, \
    { 0x03221090, "IPROCPERIPH_UART1_UART_SBCR", IPROCPERIPH_UART1_UART_SBCRr }, \
    { 0x03221094, "IPROCPERIPH_UART1_UART_SDMAM", IPROCPERIPH_UART1_UART_SDMAMr }, \
    { 0x03221098, "IPROCPERIPH_UART1_UART_SFE", IPROCPERIPH_UART1_UART_SFEr }, \
    { 0x0322109c, "IPROCPERIPH_UART1_UART_SRT", IPROCPERIPH_UART1_UART_SRTr }, \
    { 0x032210a0, "IPROCPERIPH_UART1_UART_STET", IPROCPERIPH_UART1_UART_STETr }, \
    { 0x032210a4, "IPROCPERIPH_UART1_UART_HTX", IPROCPERIPH_UART1_UART_HTXr }, \
    { 0x032210a8, "IPROCPERIPH_UART1_UART_DMASA", IPROCPERIPH_UART1_UART_DMASAr }, \
    { 0x032210f4, "IPROCPERIPH_UART1_UART_CPR", IPROCPERIPH_UART1_UART_CPRr }, \
    { 0x032210f8, "IPROCPERIPH_UART1_UART_UCV", IPROCPERIPH_UART1_UART_UCVr }, \
    { 0x032210fc, "IPROCPERIPH_UART1_UART_CTR", IPROCPERIPH_UART1_UART_CTRr }, \
    { 0x03222000, "IPROCPERIPH_SMBUS0_SMBUS_CONFIG", IPROCPERIPH_SMBUS0_SMBUS_CONFIGr }, \
    { 0x03222004, "IPROCPERIPH_SMBUS0_SMBUS_TIMING_CONFIG", IPROCPERIPH_SMBUS0_SMBUS_TIMING_CONFIGr }, \
    { 0x03222008, "IPROCPERIPH_SMBUS0_SMBUS_ADDRESS", IPROCPERIPH_SMBUS0_SMBUS_ADDRESSr }, \
    { 0x0322200c, "IPROCPERIPH_SMBUS0_SMBUS_MASTER_FIFO_CONTROL", IPROCPERIPH_SMBUS0_SMBUS_MASTER_FIFO_CONTROLr }, \
    { 0x03222010, "IPROCPERIPH_SMBUS0_SMBUS_SLAVE_FIFO_CONTROL", IPROCPERIPH_SMBUS0_SMBUS_SLAVE_FIFO_CONTROLr }, \
    { 0x03222014, "IPROCPERIPH_SMBUS0_SMBUS_BIT_BANG_CONTROL", IPROCPERIPH_SMBUS0_SMBUS_BIT_BANG_CONTROLr }, \
    { 0x03222030, "IPROCPERIPH_SMBUS0_SMBUS_MASTER_COMMAND", IPROCPERIPH_SMBUS0_SMBUS_MASTER_COMMANDr }, \
    { 0x03222034, "IPROCPERIPH_SMBUS0_SMBUS_SLAVE_COMMAND", IPROCPERIPH_SMBUS0_SMBUS_SLAVE_COMMANDr }, \
    { 0x03222038, "IPROCPERIPH_SMBUS0_SMBUS_EVENT_ENABLE", IPROCPERIPH_SMBUS0_SMBUS_EVENT_ENABLEr }, \
    { 0x0322203c, "IPROCPERIPH_SMBUS0_SMBUS_EVENT_STATUS", IPROCPERIPH_SMBUS0_SMBUS_EVENT_STATUSr }, \
    { 0x03222040, "IPROCPERIPH_SMBUS0_SMBUS_MASTER_DATA_WRITE", IPROCPERIPH_SMBUS0_SMBUS_MASTER_DATA_WRITEr }, \
    { 0x03222044, "IPROCPERIPH_SMBUS0_SMBUS_MASTER_DATA_READ", IPROCPERIPH_SMBUS0_SMBUS_MASTER_DATA_READr }, \
    { 0x03222048, "IPROCPERIPH_SMBUS0_SMBUS_SLAVE_DATA_WRITE", IPROCPERIPH_SMBUS0_SMBUS_SLAVE_DATA_WRITEr }, \
    { 0x0322204c, "IPROCPERIPH_SMBUS0_SMBUS_SLAVE_DATA_READ", IPROCPERIPH_SMBUS0_SMBUS_SLAVE_DATA_READr }, \
    { 0x032220b0, "IPROCPERIPH_SMBUS0_SMBUS_TIMING_CONFIG_2", IPROCPERIPH_SMBUS0_SMBUS_TIMING_CONFIG_2r }, \
    { 0x03223000, "IPROCPERIPH_SMBUS1_SMBUS_CONFIG", IPROCPERIPH_SMBUS1_SMBUS_CONFIGr }, \
    { 0x03223004, "IPROCPERIPH_SMBUS1_SMBUS_TIMING_CONFIG", IPROCPERIPH_SMBUS1_SMBUS_TIMING_CONFIGr }, \
    { 0x03223008, "IPROCPERIPH_SMBUS1_SMBUS_ADDRESS", IPROCPERIPH_SMBUS1_SMBUS_ADDRESSr }, \
    { 0x0322300c, "IPROCPERIPH_SMBUS1_SMBUS_MASTER_FIFO_CONTROL", IPROCPERIPH_SMBUS1_SMBUS_MASTER_FIFO_CONTROLr }, \
    { 0x03223010, "IPROCPERIPH_SMBUS1_SMBUS_SLAVE_FIFO_CONTROL", IPROCPERIPH_SMBUS1_SMBUS_SLAVE_FIFO_CONTROLr }, \
    { 0x03223014, "IPROCPERIPH_SMBUS1_SMBUS_BIT_BANG_CONTROL", IPROCPERIPH_SMBUS1_SMBUS_BIT_BANG_CONTROLr }, \
    { 0x03223030, "IPROCPERIPH_SMBUS1_SMBUS_MASTER_COMMAND", IPROCPERIPH_SMBUS1_SMBUS_MASTER_COMMANDr }, \
    { 0x03223034, "IPROCPERIPH_SMBUS1_SMBUS_SLAVE_COMMAND", IPROCPERIPH_SMBUS1_SMBUS_SLAVE_COMMANDr }, \
    { 0x03223038, "IPROCPERIPH_SMBUS1_SMBUS_EVENT_ENABLE", IPROCPERIPH_SMBUS1_SMBUS_EVENT_ENABLEr }, \
    { 0x0322303c, "IPROCPERIPH_SMBUS1_SMBUS_EVENT_STATUS", IPROCPERIPH_SMBUS1_SMBUS_EVENT_STATUSr }, \
    { 0x03223040, "IPROCPERIPH_SMBUS1_SMBUS_MASTER_DATA_WRITE", IPROCPERIPH_SMBUS1_SMBUS_MASTER_DATA_WRITEr }, \
    { 0x03223044, "IPROCPERIPH_SMBUS1_SMBUS_MASTER_DATA_READ", IPROCPERIPH_SMBUS1_SMBUS_MASTER_DATA_READr }, \
    { 0x03223048, "IPROCPERIPH_SMBUS1_SMBUS_SLAVE_DATA_WRITE", IPROCPERIPH_SMBUS1_SMBUS_SLAVE_DATA_WRITEr }, \
    { 0x0322304c, "IPROCPERIPH_SMBUS1_SMBUS_SLAVE_DATA_READ", IPROCPERIPH_SMBUS1_SMBUS_SLAVE_DATA_READr }, \
    { 0x032230b0, "IPROCPERIPH_SMBUS1_SMBUS_TIMING_CONFIG_2", IPROCPERIPH_SMBUS1_SMBUS_TIMING_CONFIG_2r }, \
    { 0x03224000, "IPROCPERIPH_PL022_SPI_SSPCR0", IPROCPERIPH_PL022_SPI_SSPCR0r }, \
    { 0x03224004, "IPROCPERIPH_PL022_SPI_SSPCR1", IPROCPERIPH_PL022_SPI_SSPCR1r }, \
    { 0x03224008, "IPROCPERIPH_PL022_SPI_SSPDR", IPROCPERIPH_PL022_SPI_SSPDRr }, \
    { 0x0322400c, "IPROCPERIPH_PL022_SPI_SSPSR", IPROCPERIPH_PL022_SPI_SSPSRr }, \
    { 0x03224010, "IPROCPERIPH_PL022_SPI_SSPCPSR", IPROCPERIPH_PL022_SPI_SSPCPSRr }, \
    { 0x03224014, "IPROCPERIPH_PL022_SPI_SSPIMSC", IPROCPERIPH_PL022_SPI_SSPIMSCr }, \
    { 0x03224018, "IPROCPERIPH_PL022_SPI_SSPRIS", IPROCPERIPH_PL022_SPI_SSPRISr }, \
    { 0x0322401c, "IPROCPERIPH_PL022_SPI_SSPMIS", IPROCPERIPH_PL022_SPI_SSPMISr }, \
    { 0x03224020, "IPROCPERIPH_PL022_SPI_SSPICR", IPROCPERIPH_PL022_SPI_SSPICRr }, \
    { 0x03224024, "IPROCPERIPH_PL022_SPI_SSPDMACR", IPROCPERIPH_PL022_SPI_SSPDMACRr }, \
    { 0x03224080, "IPROCPERIPH_PL022_SPI_SSPTCR", IPROCPERIPH_PL022_SPI_SSPTCRr }, \
    { 0x03224084, "IPROCPERIPH_PL022_SPI_SSPITIP", IPROCPERIPH_PL022_SPI_SSPITIPr }, \
    { 0x03224088, "IPROCPERIPH_PL022_SPI_SSPITOP", IPROCPERIPH_PL022_SPI_SSPITOPr }, \
    { 0x0322408c, "IPROCPERIPH_PL022_SPI_SSPTDR", IPROCPERIPH_PL022_SPI_SSPTDRr }, \
    { 0x03224fe0, "IPROCPERIPH_PL022_SPI_SSPPERIPHID0", IPROCPERIPH_PL022_SPI_SSPPERIPHID0r }, \
    { 0x03224fe4, "IPROCPERIPH_PL022_SPI_SSPPERIPHID1", IPROCPERIPH_PL022_SPI_SSPPERIPHID1r }, \
    { 0x03224fe8, "IPROCPERIPH_PL022_SPI_SSPPERIPHID2", IPROCPERIPH_PL022_SPI_SSPPERIPHID2r }, \
    { 0x03224fec, "IPROCPERIPH_PL022_SPI_SSPPERIPHID3", IPROCPERIPH_PL022_SPI_SSPPERIPHID3r }, \
    { 0x03224ff0, "IPROCPERIPH_PL022_SPI_SSPPCELLID0", IPROCPERIPH_PL022_SPI_SSPPCELLID0r }, \
    { 0x03224ff4, "IPROCPERIPH_PL022_SPI_SSPPCELLID1", IPROCPERIPH_PL022_SPI_SSPPCELLID1r }, \
    { 0x03224ff8, "IPROCPERIPH_PL022_SPI_SSPPCELLID2", IPROCPERIPH_PL022_SPI_SSPPCELLID2r }, \
    { 0x03224ffc, "IPROCPERIPH_PL022_SPI_SSPPCELLID3", IPROCPERIPH_PL022_SPI_SSPPCELLID3r }, \
    { 0x03225000, "IPROCPERIPH_GPIO_GP_DATA_IN", IPROCPERIPH_GPIO_GP_DATA_INr }, \
    { 0x03225004, "IPROCPERIPH_GPIO_GP_DATA_OUT", IPROCPERIPH_GPIO_GP_DATA_OUTr }, \
    { 0x03225008, "IPROCPERIPH_GPIO_GP_OUT_EN", IPROCPERIPH_GPIO_GP_OUT_ENr }, \
    { 0x0322500c, "IPROCPERIPH_GPIO_GP_INT_TYPE", IPROCPERIPH_GPIO_GP_INT_TYPEr }, \
    { 0x03225010, "IPROCPERIPH_GPIO_GP_INT_DE", IPROCPERIPH_GPIO_GP_INT_DEr }, \
    { 0x03225014, "IPROCPERIPH_GPIO_GP_INT_EDGE", IPROCPERIPH_GPIO_GP_INT_EDGEr }, \
    { 0x03225018, "IPROCPERIPH_GPIO_GP_INT_MSK", IPROCPERIPH_GPIO_GP_INT_MSKr }, \
    { 0x0322501c, "IPROCPERIPH_GPIO_GP_INT_STAT", IPROCPERIPH_GPIO_GP_INT_STATr }, \
    { 0x03225020, "IPROCPERIPH_GPIO_GP_INT_MSTAT", IPROCPERIPH_GPIO_GP_INT_MSTATr }, \
    { 0x03225024, "IPROCPERIPH_GPIO_GP_INT_CLR", IPROCPERIPH_GPIO_GP_INT_CLRr }, \
    { 0x03225028, "IPROCPERIPH_GPIO_GP_AUX_SEL", IPROCPERIPH_GPIO_GP_AUX_SELr }, \
    { 0x03225030, "IPROCPERIPH_GPIO_GP_INIT_VAL", IPROCPERIPH_GPIO_GP_INIT_VALr }, \
    { 0x03225034, "IPROCPERIPH_GPIO_GP_PAD_RES", IPROCPERIPH_GPIO_GP_PAD_RESr }, \
    { 0x03225038, "IPROCPERIPH_GPIO_GP_RES_EN", IPROCPERIPH_GPIO_GP_RES_ENr }, \
    { 0x0322503c, "IPROCPERIPH_GPIO_GP_TEST_INPUT", IPROCPERIPH_GPIO_GP_TEST_INPUTr }, \
    { 0x03225040, "IPROCPERIPH_GPIO_GP_TEST_OUTPUT", IPROCPERIPH_GPIO_GP_TEST_OUTPUTr }, \
    { 0x03225044, "IPROCPERIPH_GPIO_GP_TEST_ENABLE", IPROCPERIPH_GPIO_GP_TEST_ENABLEr }, \
    { 0x03225048, "IPROCPERIPH_GPIO_GP_PRB_ENABLE", IPROCPERIPH_GPIO_GP_PRB_ENABLEr }, \
    { 0x0322504c, "IPROCPERIPH_GPIO_GP_PRB_OE", IPROCPERIPH_GPIO_GP_PRB_OEr }, \
    { 0x03230000, "CMIC_SEMAPHORE_1", CMIC_SEMAPHORE_1r }, \
    { 0x03230004, "CMIC_SEMAPHORE_1_SHADOW", CMIC_SEMAPHORE_1_SHADOWr }, \
    { 0x03230008, "CMIC_SEMAPHORE_2", CMIC_SEMAPHORE_2r }, \
    { 0x0323000c, "CMIC_SEMAPHORE_2_SHADOW", CMIC_SEMAPHORE_2_SHADOWr }, \
    { 0x03230010, "CMIC_SEMAPHORE_3", CMIC_SEMAPHORE_3r }, \
    { 0x03230014, "CMIC_SEMAPHORE_3_SHADOW", CMIC_SEMAPHORE_3_SHADOWr }, \
    { 0x03230018, "CMIC_SEMAPHORE_4", CMIC_SEMAPHORE_4r }, \
    { 0x0323001c, "CMIC_SEMAPHORE_4_SHADOW", CMIC_SEMAPHORE_4_SHADOWr }, \
    { 0x03230020, "CMIC_SEMAPHORE_5", CMIC_SEMAPHORE_5r }, \
    { 0x03230024, "CMIC_SEMAPHORE_5_SHADOW", CMIC_SEMAPHORE_5_SHADOWr }, \
    { 0x03230028, "CMIC_SEMAPHORE_6", CMIC_SEMAPHORE_6r }, \
    { 0x0323002c, "CMIC_SEMAPHORE_6_SHADOW", CMIC_SEMAPHORE_6_SHADOWr }, \
    { 0x03230030, "CMIC_SEMAPHORE_7", CMIC_SEMAPHORE_7r }, \
    { 0x03230034, "CMIC_SEMAPHORE_7_SHADOW", CMIC_SEMAPHORE_7_SHADOWr }, \
    { 0x03230038, "CMIC_SEMAPHORE_8", CMIC_SEMAPHORE_8r }, \
    { 0x0323003c, "CMIC_SEMAPHORE_8_SHADOW", CMIC_SEMAPHORE_8_SHADOWr }, \
    { 0x03230040, "CMIC_SEMAPHORE_9", CMIC_SEMAPHORE_9r }, \
    { 0x03230044, "CMIC_SEMAPHORE_9_SHADOW", CMIC_SEMAPHORE_9_SHADOWr }, \
    { 0x03230048, "CMIC_SEMAPHORE_10", CMIC_SEMAPHORE_10r }, \
    { 0x0323004c, "CMIC_SEMAPHORE_10_SHADOW", CMIC_SEMAPHORE_10_SHADOWr }, \
    { 0x03230050, "CMIC_SEMAPHORE_11", CMIC_SEMAPHORE_11r }, \
    { 0x03230054, "CMIC_SEMAPHORE_11_SHADOW", CMIC_SEMAPHORE_11_SHADOWr }, \
    { 0x03230058, "CMIC_SEMAPHORE_12", CMIC_SEMAPHORE_12r }, \
    { 0x0323005c, "CMIC_SEMAPHORE_12_SHADOW", CMIC_SEMAPHORE_12_SHADOWr }, \
    { 0x03230060, "CMIC_SEMAPHORE_13", CMIC_SEMAPHORE_13r }, \
    { 0x03230064, "CMIC_SEMAPHORE_13_SHADOW", CMIC_SEMAPHORE_13_SHADOWr }, \
    { 0x03230068, "CMIC_SEMAPHORE_14", CMIC_SEMAPHORE_14r }, \
    { 0x0323006c, "CMIC_SEMAPHORE_14_SHADOW", CMIC_SEMAPHORE_14_SHADOWr }, \
    { 0x03230070, "CMIC_SEMAPHORE_15", CMIC_SEMAPHORE_15r }, \
    { 0x03230074, "CMIC_SEMAPHORE_15_SHADOW", CMIC_SEMAPHORE_15_SHADOWr }, \
    { 0x03230078, "CMIC_SEMAPHORE_16", CMIC_SEMAPHORE_16r }, \
    { 0x0323007c, "CMIC_SEMAPHORE_16_SHADOW", CMIC_SEMAPHORE_16_SHADOWr }, \
    { 0x03230080, "CMIC_SEMAPHORE_17", CMIC_SEMAPHORE_17r }, \
    { 0x03230084, "CMIC_SEMAPHORE_17_SHADOW", CMIC_SEMAPHORE_17_SHADOWr }, \
    { 0x03230088, "CMIC_SEMAPHORE_18", CMIC_SEMAPHORE_18r }, \
    { 0x0323008c, "CMIC_SEMAPHORE_18_SHADOW", CMIC_SEMAPHORE_18_SHADOWr }, \
    { 0x03230090, "CMIC_SEMAPHORE_19", CMIC_SEMAPHORE_19r }, \
    { 0x03230094, "CMIC_SEMAPHORE_19_SHADOW", CMIC_SEMAPHORE_19_SHADOWr }, \
    { 0x03230098, "CMIC_SEMAPHORE_20", CMIC_SEMAPHORE_20r }, \
    { 0x0323009c, "CMIC_SEMAPHORE_20_SHADOW", CMIC_SEMAPHORE_20_SHADOWr }, \
    { 0x032300a0, "CMIC_SEMAPHORE_21", CMIC_SEMAPHORE_21r }, \
    { 0x032300a4, "CMIC_SEMAPHORE_21_SHADOW", CMIC_SEMAPHORE_21_SHADOWr }, \
    { 0x032300a8, "CMIC_SEMAPHORE_22", CMIC_SEMAPHORE_22r }, \
    { 0x032300ac, "CMIC_SEMAPHORE_22_SHADOW", CMIC_SEMAPHORE_22_SHADOWr }, \
    { 0x032300b0, "CMIC_SEMAPHORE_23", CMIC_SEMAPHORE_23r }, \
    { 0x032300b4, "CMIC_SEMAPHORE_23_SHADOW", CMIC_SEMAPHORE_23_SHADOWr }, \
    { 0x032300b8, "CMIC_SEMAPHORE_24", CMIC_SEMAPHORE_24r }, \
    { 0x032300bc, "CMIC_SEMAPHORE_24_SHADOW", CMIC_SEMAPHORE_24_SHADOWr }, \
    { 0x032300c0, "CMIC_SEMAPHORE_25", CMIC_SEMAPHORE_25r }, \
    { 0x032300c4, "CMIC_SEMAPHORE_25_SHADOW", CMIC_SEMAPHORE_25_SHADOWr }, \
    { 0x032300c8, "CMIC_SEMAPHORE_26", CMIC_SEMAPHORE_26r }, \
    { 0x032300cc, "CMIC_SEMAPHORE_26_SHADOW", CMIC_SEMAPHORE_26_SHADOWr }, \
    { 0x032300d0, "CMIC_SEMAPHORE_27", CMIC_SEMAPHORE_27r }, \
    { 0x032300d4, "CMIC_SEMAPHORE_27_SHADOW", CMIC_SEMAPHORE_27_SHADOWr }, \
    { 0x032300d8, "CMIC_SEMAPHORE_28", CMIC_SEMAPHORE_28r }, \
    { 0x032300dc, "CMIC_SEMAPHORE_28_SHADOW", CMIC_SEMAPHORE_28_SHADOWr }, \
    { 0x032300e0, "CMIC_SEMAPHORE_29", CMIC_SEMAPHORE_29r }, \
    { 0x032300e4, "CMIC_SEMAPHORE_29_SHADOW", CMIC_SEMAPHORE_29_SHADOWr }, \
    { 0x032300e8, "CMIC_SEMAPHORE_30", CMIC_SEMAPHORE_30r }, \
    { 0x032300ec, "CMIC_SEMAPHORE_30_SHADOW", CMIC_SEMAPHORE_30_SHADOWr }, \
    { 0x032300f0, "CMIC_SEMAPHORE_31", CMIC_SEMAPHORE_31r }, \
    { 0x032300f4, "CMIC_SEMAPHORE_31_SHADOW", CMIC_SEMAPHORE_31_SHADOWr }, \
    { 0x032300f8, "CMIC_SEMAPHORE_32", CMIC_SEMAPHORE_32r }, \
    { 0x032300fc, "CMIC_SEMAPHORE_32_SHADOW", CMIC_SEMAPHORE_32_SHADOWr }, \
    { 0x03231000, "IPROCGENRES_WDT0_WDT_WDOGLOAD", IPROCGENRES_WDT0_WDT_WDOGLOADr }, \
    { 0x03231004, "IPROCGENRES_WDT0_WDT_WDOGVALUE", IPROCGENRES_WDT0_WDT_WDOGVALUEr }, \
    { 0x03231008, "IPROCGENRES_WDT0_WDT_WDOGCONTROL", IPROCGENRES_WDT0_WDT_WDOGCONTROLr }, \
    { 0x0323100c, "IPROCGENRES_WDT0_WDT_WDOGINTCLR", IPROCGENRES_WDT0_WDT_WDOGINTCLRr }, \
    { 0x03231010, "IPROCGENRES_WDT0_WDT_WDOGRIS", IPROCGENRES_WDT0_WDT_WDOGRISr }, \
    { 0x03231014, "IPROCGENRES_WDT0_WDT_WDOGMIS", IPROCGENRES_WDT0_WDT_WDOGMISr }, \
    { 0x03231c00, "IPROCGENRES_WDT0_WDT_WDOGLOCK", IPROCGENRES_WDT0_WDT_WDOGLOCKr }, \
    { 0x03231f00, "IPROCGENRES_WDT0_WDT_WDOGITCR", IPROCGENRES_WDT0_WDT_WDOGITCRr }, \
    { 0x03231f04, "IPROCGENRES_WDT0_WDT_WDOGITOP", IPROCGENRES_WDT0_WDT_WDOGITOPr }, \
    { 0x03231fe0, "IPROCGENRES_WDT0_WDT_WDOGPERIPHID0", IPROCGENRES_WDT0_WDT_WDOGPERIPHID0r }, \
    { 0x03231fe4, "IPROCGENRES_WDT0_WDT_WDOGPERIPHID1", IPROCGENRES_WDT0_WDT_WDOGPERIPHID1r }, \
    { 0x03231fe8, "IPROCGENRES_WDT0_WDT_WDOGPERIPHID2", IPROCGENRES_WDT0_WDT_WDOGPERIPHID2r }, \
    { 0x03231fec, "IPROCGENRES_WDT0_WDT_WDOGPERIPHID3", IPROCGENRES_WDT0_WDT_WDOGPERIPHID3r }, \
    { 0x03231ff0, "IPROCGENRES_WDT0_WDT_WDOGPCELLID0", IPROCGENRES_WDT0_WDT_WDOGPCELLID0r }, \
    { 0x03231ff4, "IPROCGENRES_WDT0_WDT_WDOGPCELLID1", IPROCGENRES_WDT0_WDT_WDOGPCELLID1r }, \
    { 0x03231ff8, "IPROCGENRES_WDT0_WDT_WDOGPCELLID2", IPROCGENRES_WDT0_WDT_WDOGPCELLID2r }, \
    { 0x03231ffc, "IPROCGENRES_WDT0_WDT_WDOGPCELLID3", IPROCGENRES_WDT0_WDT_WDOGPCELLID3r }, \
    { 0x03232000, "IPROCGENRES_TIM0_TIM_TIMER1LOAD", IPROCGENRES_TIM0_TIM_TIMER1LOADr }, \
    { 0x03232004, "IPROCGENRES_TIM0_TIM_TIMER1VALUE", IPROCGENRES_TIM0_TIM_TIMER1VALUEr }, \
    { 0x03232008, "IPROCGENRES_TIM0_TIM_TIMER1CONTROL", IPROCGENRES_TIM0_TIM_TIMER1CONTROLr }, \
    { 0x0323200c, "IPROCGENRES_TIM0_TIM_TIMER1INTCLR", IPROCGENRES_TIM0_TIM_TIMER1INTCLRr }, \
    { 0x03232010, "IPROCGENRES_TIM0_TIM_TIMER1RIS", IPROCGENRES_TIM0_TIM_TIMER1RISr }, \
    { 0x03232014, "IPROCGENRES_TIM0_TIM_TIMER1MIS", IPROCGENRES_TIM0_TIM_TIMER1MISr }, \
    { 0x03232018, "IPROCGENRES_TIM0_TIM_TIMER1BGLOAD", IPROCGENRES_TIM0_TIM_TIMER1BGLOADr }, \
    { 0x03232020, "IPROCGENRES_TIM0_TIM_TIMER2LOAD", IPROCGENRES_TIM0_TIM_TIMER2LOADr }, \
    { 0x03232024, "IPROCGENRES_TIM0_TIM_TIMER2VALUE", IPROCGENRES_TIM0_TIM_TIMER2VALUEr }, \
    { 0x03232028, "IPROCGENRES_TIM0_TIM_TIMER2CONTROL", IPROCGENRES_TIM0_TIM_TIMER2CONTROLr }, \
    { 0x0323202c, "IPROCGENRES_TIM0_TIM_TIMER2INTCLR", IPROCGENRES_TIM0_TIM_TIMER2INTCLRr }, \
    { 0x03232030, "IPROCGENRES_TIM0_TIM_TIMER2RIS", IPROCGENRES_TIM0_TIM_TIMER2RISr }, \
    { 0x03232034, "IPROCGENRES_TIM0_TIM_TIMER2MIS", IPROCGENRES_TIM0_TIM_TIMER2MISr }, \
    { 0x03232038, "IPROCGENRES_TIM0_TIM_TIMER2BGLOAD", IPROCGENRES_TIM0_TIM_TIMER2BGLOADr }, \
    { 0x03232f00, "IPROCGENRES_TIM0_TIM_TIMERITCR", IPROCGENRES_TIM0_TIM_TIMERITCRr }, \
    { 0x03232f04, "IPROCGENRES_TIM0_TIM_TIMERITOP", IPROCGENRES_TIM0_TIM_TIMERITOPr }, \
    { 0x03232fe0, "IPROCGENRES_TIM0_TIM_TIMERPERIPHID0", IPROCGENRES_TIM0_TIM_TIMERPERIPHID0r }, \
    { 0x03232fe4, "IPROCGENRES_TIM0_TIM_TIMERPERIPHID1", IPROCGENRES_TIM0_TIM_TIMERPERIPHID1r }, \
    { 0x03232fe8, "IPROCGENRES_TIM0_TIM_TIMERPERIPHID2", IPROCGENRES_TIM0_TIM_TIMERPERIPHID2r }, \
    { 0x03232fec, "IPROCGENRES_TIM0_TIM_TIMERPERIPHID3", IPROCGENRES_TIM0_TIM_TIMERPERIPHID3r }, \
    { 0x03232ff0, "IPROCGENRES_TIM0_TIM_TIMERPCELLID0", IPROCGENRES_TIM0_TIM_TIMERPCELLID0r }, \
    { 0x03232ff4, "IPROCGENRES_TIM0_TIM_TIMERPCELLID1", IPROCGENRES_TIM0_TIM_TIMERPCELLID1r }, \
    { 0x03232ff8, "IPROCGENRES_TIM0_TIM_TIMERPCELLID2", IPROCGENRES_TIM0_TIM_TIMERPCELLID2r }, \
    { 0x03232ffc, "IPROCGENRES_TIM0_TIM_TIMERPCELLID3", IPROCGENRES_TIM0_TIM_TIMERPCELLID3r }, \
    { 0x03233000, "IPROCGENRES_TIM1_TIM_TIMER1LOAD", IPROCGENRES_TIM1_TIM_TIMER1LOADr }, \
    { 0x03233004, "IPROCGENRES_TIM1_TIM_TIMER1VALUE", IPROCGENRES_TIM1_TIM_TIMER1VALUEr }, \
    { 0x03233008, "IPROCGENRES_TIM1_TIM_TIMER1CONTROL", IPROCGENRES_TIM1_TIM_TIMER1CONTROLr }, \
    { 0x0323300c, "IPROCGENRES_TIM1_TIM_TIMER1INTCLR", IPROCGENRES_TIM1_TIM_TIMER1INTCLRr }, \
    { 0x03233010, "IPROCGENRES_TIM1_TIM_TIMER1RIS", IPROCGENRES_TIM1_TIM_TIMER1RISr }, \
    { 0x03233014, "IPROCGENRES_TIM1_TIM_TIMER1MIS", IPROCGENRES_TIM1_TIM_TIMER1MISr }, \
    { 0x03233018, "IPROCGENRES_TIM1_TIM_TIMER1BGLOAD", IPROCGENRES_TIM1_TIM_TIMER1BGLOADr }, \
    { 0x03233020, "IPROCGENRES_TIM1_TIM_TIMER2LOAD", IPROCGENRES_TIM1_TIM_TIMER2LOADr }, \
    { 0x03233024, "IPROCGENRES_TIM1_TIM_TIMER2VALUE", IPROCGENRES_TIM1_TIM_TIMER2VALUEr }, \
    { 0x03233028, "IPROCGENRES_TIM1_TIM_TIMER2CONTROL", IPROCGENRES_TIM1_TIM_TIMER2CONTROLr }, \
    { 0x0323302c, "IPROCGENRES_TIM1_TIM_TIMER2INTCLR", IPROCGENRES_TIM1_TIM_TIMER2INTCLRr }, \
    { 0x03233030, "IPROCGENRES_TIM1_TIM_TIMER2RIS", IPROCGENRES_TIM1_TIM_TIMER2RISr }, \
    { 0x03233034, "IPROCGENRES_TIM1_TIM_TIMER2MIS", IPROCGENRES_TIM1_TIM_TIMER2MISr }, \
    { 0x03233038, "IPROCGENRES_TIM1_TIM_TIMER2BGLOAD", IPROCGENRES_TIM1_TIM_TIMER2BGLOADr }, \
    { 0x03233f00, "IPROCGENRES_TIM1_TIM_TIMERITCR", IPROCGENRES_TIM1_TIM_TIMERITCRr }, \
    { 0x03233f04, "IPROCGENRES_TIM1_TIM_TIMERITOP", IPROCGENRES_TIM1_TIM_TIMERITOPr }, \
    { 0x03233fe0, "IPROCGENRES_TIM1_TIM_TIMERPERIPHID0", IPROCGENRES_TIM1_TIM_TIMERPERIPHID0r }, \
    { 0x03233fe4, "IPROCGENRES_TIM1_TIM_TIMERPERIPHID1", IPROCGENRES_TIM1_TIM_TIMERPERIPHID1r }, \
    { 0x03233fe8, "IPROCGENRES_TIM1_TIM_TIMERPERIPHID2", IPROCGENRES_TIM1_TIM_TIMERPERIPHID2r }, \
    { 0x03233fec, "IPROCGENRES_TIM1_TIM_TIMERPERIPHID3", IPROCGENRES_TIM1_TIM_TIMERPERIPHID3r }, \
    { 0x03233ff0, "IPROCGENRES_TIM1_TIM_TIMERPCELLID0", IPROCGENRES_TIM1_TIM_TIMERPCELLID0r }, \
    { 0x03233ff4, "IPROCGENRES_TIM1_TIM_TIMERPCELLID1", IPROCGENRES_TIM1_TIM_TIMERPCELLID1r }, \
    { 0x03233ff8, "IPROCGENRES_TIM1_TIM_TIMERPCELLID2", IPROCGENRES_TIM1_TIM_TIMERPCELLID2r }, \
    { 0x03233ffc, "IPROCGENRES_TIM1_TIM_TIMERPCELLID3", IPROCGENRES_TIM1_TIM_TIMERPCELLID3r }, \
    { 0x03234000, "CMIC_BS0_CONFIG", CMIC_BS0_CONFIGr }, \
    { 0x03234004, "CMIC_BS0_CLK_CTRL", CMIC_BS0_CLK_CTRLr }, \
    { 0x03234008, "CMIC_BS0_HEARTBEAT_CTRL", CMIC_BS0_HEARTBEAT_CTRLr }, \
    { 0x0323400c, "CMIC_BS0_HEARTBEAT_UP_DURATION", CMIC_BS0_HEARTBEAT_UP_DURATIONr }, \
    { 0x03234010, "CMIC_BS0_HEARTBEAT_DOWN_DURATION", CMIC_BS0_HEARTBEAT_DOWN_DURATIONr }, \
    { 0x03234014, "CMIC_BS0_OUTPUT_TIME_0", CMIC_BS0_OUTPUT_TIME_0r }, \
    { 0x03234018, "CMIC_BS0_OUTPUT_TIME_1", CMIC_BS0_OUTPUT_TIME_1r }, \
    { 0x0323401c, "CMIC_BS0_OUTPUT_TIME_2", CMIC_BS0_OUTPUT_TIME_2r }, \
    { 0x03234020, "CMIC_BS0_INPUT_TIME_0", CMIC_BS0_INPUT_TIME_0r }, \
    { 0x03234024, "CMIC_BS0_INPUT_TIME_1", CMIC_BS0_INPUT_TIME_1r }, \
    { 0x03234028, "CMIC_BS0_INPUT_TIME_2", CMIC_BS0_INPUT_TIME_2r }, \
    { 0x0323402c, "CMIC_BS0_INITIAL_CRC", CMIC_BS0_INITIAL_CRCr }, \
    { 0x03234200, "CMIC_BS1_CONFIG", CMIC_BS1_CONFIGr }, \
    { 0x03234204, "CMIC_BS1_CLK_CTRL", CMIC_BS1_CLK_CTRLr }, \
    { 0x03234208, "CMIC_BS1_HEARTBEAT_CTRL", CMIC_BS1_HEARTBEAT_CTRLr }, \
    { 0x0323420c, "CMIC_BS1_HEARTBEAT_UP_DURATION", CMIC_BS1_HEARTBEAT_UP_DURATIONr }, \
    { 0x03234210, "CMIC_BS1_HEARTBEAT_DOWN_DURATION", CMIC_BS1_HEARTBEAT_DOWN_DURATIONr }, \
    { 0x03234214, "CMIC_BS1_OUTPUT_TIME_0", CMIC_BS1_OUTPUT_TIME_0r }, \
    { 0x03234218, "CMIC_BS1_OUTPUT_TIME_1", CMIC_BS1_OUTPUT_TIME_1r }, \
    { 0x0323421c, "CMIC_BS1_OUTPUT_TIME_2", CMIC_BS1_OUTPUT_TIME_2r }, \
    { 0x03234220, "CMIC_BS1_INPUT_TIME_0", CMIC_BS1_INPUT_TIME_0r }, \
    { 0x03234224, "CMIC_BS1_INPUT_TIME_1", CMIC_BS1_INPUT_TIME_1r }, \
    { 0x03234228, "CMIC_BS1_INPUT_TIME_2", CMIC_BS1_INPUT_TIME_2r }, \
    { 0x0323422c, "CMIC_BS1_INITIAL_CRC", CMIC_BS1_INITIAL_CRCr }, \
    { 0x03235000, "CMIC_TIMESYNC_COUNTER_CONFIG_SELECT", CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr }, \
    { 0x03235004, "CMIC_TIMESYNC_TS0_COUNTER_ENABLE", CMIC_TIMESYNC_TS0_COUNTER_ENABLEr }, \
    { 0x03235008, "CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC", CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr }, \
    { 0x0323500c, "CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER", CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr }, \
    { 0x03235010, "CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER", CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr }, \
    { 0x03235014, "CMIC_TIMESYNC_TS1_COUNTER_ENABLE", CMIC_TIMESYNC_TS1_COUNTER_ENABLEr }, \
    { 0x03235018, "CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC", CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr }, \
    { 0x0323501c, "CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER", CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr }, \
    { 0x03235020, "CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER", CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr }, \
    { 0x03235024, "CMIC_TIMESYNC_TIME_CAPTURE_MODE", CMIC_TIMESYNC_TIME_CAPTURE_MODEr }, \
    { 0x0323502c, "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER", CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr }, \
    { 0x03235030, "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER", CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr }, \
    { 0x0323503c, "CMIC_TIMESYNC_FIFO_STATUS", CMIC_TIMESYNC_FIFO_STATUSr }, \
    { 0x03235040, "CMIC_TIMESYNC_GPIO_0_CTRL", CMIC_TIMESYNC_GPIO_0_CTRLr }, \
    { 0x03235044, "CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr }, \
    { 0x03235048, "CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr }, \
    { 0x0323504c, "CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr }, \
    { 0x03235050, "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr }, \
    { 0x03235054, "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr }, \
    { 0x03235058, "CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr }, \
    { 0x0323505c, "CMIC_TIMESYNC_GPIO_1_CTRL", CMIC_TIMESYNC_GPIO_1_CTRLr }, \
    { 0x03235060, "CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr }, \
    { 0x03235064, "CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr }, \
    { 0x03235068, "CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr }, \
    { 0x0323506c, "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr }, \
    { 0x03235070, "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr }, \
    { 0x03235074, "CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr }, \
    { 0x03235078, "CMIC_TIMESYNC_GPIO_2_CTRL", CMIC_TIMESYNC_GPIO_2_CTRLr }, \
    { 0x0323507c, "CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr }, \
    { 0x03235080, "CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr }, \
    { 0x03235084, "CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr }, \
    { 0x03235088, "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr }, \
    { 0x0323508c, "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr }, \
    { 0x03235090, "CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr }, \
    { 0x03235094, "CMIC_TIMESYNC_GPIO_3_CTRL", CMIC_TIMESYNC_GPIO_3_CTRLr }, \
    { 0x03235098, "CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr }, \
    { 0x0323509c, "CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr }, \
    { 0x032350a0, "CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr }, \
    { 0x032350a4, "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr }, \
    { 0x032350a8, "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr }, \
    { 0x032350ac, "CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr }, \
    { 0x032350b0, "CMIC_TIMESYNC_GPIO_4_CTRL", CMIC_TIMESYNC_GPIO_4_CTRLr }, \
    { 0x032350b4, "CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr }, \
    { 0x032350b8, "CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr }, \
    { 0x032350bc, "CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr }, \
    { 0x032350c0, "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr }, \
    { 0x032350c4, "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr }, \
    { 0x032350c8, "CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr }, \
    { 0x032350cc, "CMIC_TIMESYNC_GPIO_5_CTRL", CMIC_TIMESYNC_GPIO_5_CTRLr }, \
    { 0x032350d0, "CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE", CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr }, \
    { 0x032350d4, "CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL", CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr }, \
    { 0x032350d8, "CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL", CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr }, \
    { 0x032350dc, "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER", CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr }, \
    { 0x032350e0, "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER", CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr }, \
    { 0x032350e4, "CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR", CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr }, \
    { 0x032350e8, "CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr }, \
    { 0x032350ec, "CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr }, \
    { 0x032350f0, "CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr }, \
    { 0x032350f4, "CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr }, \
    { 0x032350f8, "CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL", CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr }, \
    { 0x032350fc, "CMIC_BROADSYNC_REF_CLK_GEN_CTRL", CMIC_BROADSYNC_REF_CLK_GEN_CTRLr }, \
    { 0x03235100, "CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL", CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr }, \
    { 0x03235104, "CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL", CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr }, \
    { 0x03235108, "CMIC_TIMESYNC_TIME_CAPTURE_CONTROL", CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr }, \
    { 0x0323510c, "CMIC_TIMESYNC_CAPTURE_STATUS_1", CMIC_TIMESYNC_CAPTURE_STATUS_1r }, \
    { 0x03235110, "CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1", CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r }, \
    { 0x03235114, "CMIC_TIMESYNC_INTERRUPT_ENABLE", CMIC_TIMESYNC_INTERRUPT_ENABLEr }, \
    { 0x03235118, "CMIC_TIMESYNC_INTERRUPT_STATUS", CMIC_TIMESYNC_INTERRUPT_STATUSr }, \
    { 0x0323511c, "CMIC_TIMESYNC_INTERRUPT_CLR", CMIC_TIMESYNC_INTERRUPT_CLRr }, \
    { 0x03235120, "CMIC_TIMESYNC_TM", CMIC_TIMESYNC_TMr }, \
    { 0x03235124, "CMIC_TIMESYNC_FIFO_ECC_CONFIG", CMIC_TIMESYNC_FIFO_ECC_CONFIGr }, \
    { 0x03235128, "CMIC_TIMESYNC_FIFO_ECC_STATUS", CMIC_TIMESYNC_FIFO_ECC_STATUSr }, \
    { 0x0323512c, "CMIC_TIMESYNC_DEBUG_CTRL", CMIC_TIMESYNC_DEBUG_CTRLr }, \
    { 0x03236000, "IPROCGENRES_TIM2_TIM_TIMER1LOAD", IPROCGENRES_TIM2_TIM_TIMER1LOADr }, \
    { 0x03236004, "IPROCGENRES_TIM2_TIM_TIMER1VALUE", IPROCGENRES_TIM2_TIM_TIMER1VALUEr }, \
    { 0x03236008, "IPROCGENRES_TIM2_TIM_TIMER1CONTROL", IPROCGENRES_TIM2_TIM_TIMER1CONTROLr }, \
    { 0x0323600c, "IPROCGENRES_TIM2_TIM_TIMER1INTCLR", IPROCGENRES_TIM2_TIM_TIMER1INTCLRr }, \
    { 0x03236010, "IPROCGENRES_TIM2_TIM_TIMER1RIS", IPROCGENRES_TIM2_TIM_TIMER1RISr }, \
    { 0x03236014, "IPROCGENRES_TIM2_TIM_TIMER1MIS", IPROCGENRES_TIM2_TIM_TIMER1MISr }, \
    { 0x03236018, "IPROCGENRES_TIM2_TIM_TIMER1BGLOAD", IPROCGENRES_TIM2_TIM_TIMER1BGLOADr }, \
    { 0x03236020, "IPROCGENRES_TIM2_TIM_TIMER2LOAD", IPROCGENRES_TIM2_TIM_TIMER2LOADr }, \
    { 0x03236024, "IPROCGENRES_TIM2_TIM_TIMER2VALUE", IPROCGENRES_TIM2_TIM_TIMER2VALUEr }, \
    { 0x03236028, "IPROCGENRES_TIM2_TIM_TIMER2CONTROL", IPROCGENRES_TIM2_TIM_TIMER2CONTROLr }, \
    { 0x0323602c, "IPROCGENRES_TIM2_TIM_TIMER2INTCLR", IPROCGENRES_TIM2_TIM_TIMER2INTCLRr }, \
    { 0x03236030, "IPROCGENRES_TIM2_TIM_TIMER2RIS", IPROCGENRES_TIM2_TIM_TIMER2RISr }, \
    { 0x03236034, "IPROCGENRES_TIM2_TIM_TIMER2MIS", IPROCGENRES_TIM2_TIM_TIMER2MISr }, \
    { 0x03236038, "IPROCGENRES_TIM2_TIM_TIMER2BGLOAD", IPROCGENRES_TIM2_TIM_TIMER2BGLOADr }, \
    { 0x03236f00, "IPROCGENRES_TIM2_TIM_TIMERITCR", IPROCGENRES_TIM2_TIM_TIMERITCRr }, \
    { 0x03236f04, "IPROCGENRES_TIM2_TIM_TIMERITOP", IPROCGENRES_TIM2_TIM_TIMERITOPr }, \
    { 0x03236fe0, "IPROCGENRES_TIM2_TIM_TIMERPERIPHID0", IPROCGENRES_TIM2_TIM_TIMERPERIPHID0r }, \
    { 0x03236fe4, "IPROCGENRES_TIM2_TIM_TIMERPERIPHID1", IPROCGENRES_TIM2_TIM_TIMERPERIPHID1r }, \
    { 0x03236fe8, "IPROCGENRES_TIM2_TIM_TIMERPERIPHID2", IPROCGENRES_TIM2_TIM_TIMERPERIPHID2r }, \
    { 0x03236fec, "IPROCGENRES_TIM2_TIM_TIMERPERIPHID3", IPROCGENRES_TIM2_TIM_TIMERPERIPHID3r }, \
    { 0x03236ff0, "IPROCGENRES_TIM2_TIM_TIMERPCELLID0", IPROCGENRES_TIM2_TIM_TIMERPCELLID0r }, \
    { 0x03236ff4, "IPROCGENRES_TIM2_TIM_TIMERPCELLID1", IPROCGENRES_TIM2_TIM_TIMERPCELLID1r }, \
    { 0x03236ff8, "IPROCGENRES_TIM2_TIM_TIMERPCELLID2", IPROCGENRES_TIM2_TIM_TIMERPCELLID2r }, \
    { 0x03236ffc, "IPROCGENRES_TIM2_TIM_TIMERPCELLID3", IPROCGENRES_TIM2_TIM_TIMERPCELLID3r }, \
    { 0x03237000, "IPROCGENRES_TIM3_TIM_TIMER1LOAD", IPROCGENRES_TIM3_TIM_TIMER1LOADr }, \
    { 0x03237004, "IPROCGENRES_TIM3_TIM_TIMER1VALUE", IPROCGENRES_TIM3_TIM_TIMER1VALUEr }, \
    { 0x03237008, "IPROCGENRES_TIM3_TIM_TIMER1CONTROL", IPROCGENRES_TIM3_TIM_TIMER1CONTROLr }, \
    { 0x0323700c, "IPROCGENRES_TIM3_TIM_TIMER1INTCLR", IPROCGENRES_TIM3_TIM_TIMER1INTCLRr }, \
    { 0x03237010, "IPROCGENRES_TIM3_TIM_TIMER1RIS", IPROCGENRES_TIM3_TIM_TIMER1RISr }, \
    { 0x03237014, "IPROCGENRES_TIM3_TIM_TIMER1MIS", IPROCGENRES_TIM3_TIM_TIMER1MISr }, \
    { 0x03237018, "IPROCGENRES_TIM3_TIM_TIMER1BGLOAD", IPROCGENRES_TIM3_TIM_TIMER1BGLOADr }, \
    { 0x03237020, "IPROCGENRES_TIM3_TIM_TIMER2LOAD", IPROCGENRES_TIM3_TIM_TIMER2LOADr }, \
    { 0x03237024, "IPROCGENRES_TIM3_TIM_TIMER2VALUE", IPROCGENRES_TIM3_TIM_TIMER2VALUEr }, \
    { 0x03237028, "IPROCGENRES_TIM3_TIM_TIMER2CONTROL", IPROCGENRES_TIM3_TIM_TIMER2CONTROLr }, \
    { 0x0323702c, "IPROCGENRES_TIM3_TIM_TIMER2INTCLR", IPROCGENRES_TIM3_TIM_TIMER2INTCLRr }, \
    { 0x03237030, "IPROCGENRES_TIM3_TIM_TIMER2RIS", IPROCGENRES_TIM3_TIM_TIMER2RISr }, \
    { 0x03237034, "IPROCGENRES_TIM3_TIM_TIMER2MIS", IPROCGENRES_TIM3_TIM_TIMER2MISr }, \
    { 0x03237038, "IPROCGENRES_TIM3_TIM_TIMER2BGLOAD", IPROCGENRES_TIM3_TIM_TIMER2BGLOADr }, \
    { 0x03237f00, "IPROCGENRES_TIM3_TIM_TIMERITCR", IPROCGENRES_TIM3_TIM_TIMERITCRr }, \
    { 0x03237f04, "IPROCGENRES_TIM3_TIM_TIMERITOP", IPROCGENRES_TIM3_TIM_TIMERITOPr }, \
    { 0x03237fe0, "IPROCGENRES_TIM3_TIM_TIMERPERIPHID0", IPROCGENRES_TIM3_TIM_TIMERPERIPHID0r }, \
    { 0x03237fe4, "IPROCGENRES_TIM3_TIM_TIMERPERIPHID1", IPROCGENRES_TIM3_TIM_TIMERPERIPHID1r }, \
    { 0x03237fe8, "IPROCGENRES_TIM3_TIM_TIMERPERIPHID2", IPROCGENRES_TIM3_TIM_TIMERPERIPHID2r }, \
    { 0x03237fec, "IPROCGENRES_TIM3_TIM_TIMERPERIPHID3", IPROCGENRES_TIM3_TIM_TIMERPERIPHID3r }, \
    { 0x03237ff0, "IPROCGENRES_TIM3_TIM_TIMERPCELLID0", IPROCGENRES_TIM3_TIM_TIMERPCELLID0r }, \
    { 0x03237ff4, "IPROCGENRES_TIM3_TIM_TIMERPCELLID1", IPROCGENRES_TIM3_TIM_TIMERPCELLID1r }, \
    { 0x03237ff8, "IPROCGENRES_TIM3_TIM_TIMERPCELLID2", IPROCGENRES_TIM3_TIM_TIMERPCELLID2r }, \
    { 0x03237ffc, "IPROCGENRES_TIM3_TIM_TIMERPCELLID3", IPROCGENRES_TIM3_TIM_TIMERPCELLID3r }, \
    { 0x03241000, "ICFG_CHIP_ID_REG", ICFG_CHIP_ID_REGr }, \
    { 0x03241004, "ICFG_CHIP_REVISION_ID", ICFG_CHIP_REVISION_IDr }, \
    { 0x03241010, "ICFG_CMICX_BASE_ADDRESS", ICFG_CMICX_BASE_ADDRESSr }, \
    { 0x03241014, "ICFG_IP_DISABLE_STRAP_STATUS_0", ICFG_IP_DISABLE_STRAP_STATUS_0r }, \
    { 0x03241018, "ICFG_MEM_ECC_CTRL", ICFG_MEM_ECC_CTRLr }, \
    { 0x03241050, "ICFG_MHOST0_STRAPS", ICFG_MHOST0_STRAPSr }, \
    { 0x032410a0, "ICFG_MHOST1_STRAPS", ICFG_MHOST1_STRAPSr }, \
    { 0x032410fc, "ICFG_EROM_BASE_ADDRESS", ICFG_EROM_BASE_ADDRESSr }, \
    { 0x03241190, "ICFG_DMAC_CONFIG_0", ICFG_DMAC_CONFIG_0r }, \
    { 0x03241194, "ICFG_DMAC_CONFIG_1", ICFG_DMAC_CONFIG_1r }, \
    { 0x03241198, "ICFG_DMAC_ECC_INTR_EN", ICFG_DMAC_ECC_INTR_ENr }, \
    { 0x0324119c, "ICFG_DMAC_ECC_INTR_CLR", ICFG_DMAC_ECC_INTR_CLRr }, \
    { 0x032411a0, "ICFG_DMAC_ECC_INTR_STATUS", ICFG_DMAC_ECC_INTR_STATUSr }, \
    { 0x032411a4, "ICFG_DMAC_ECC_LOG_1", ICFG_DMAC_ECC_LOG_1r }, \
    { 0x032411a8, "ICFG_DMAC_ECC_LOG_2", ICFG_DMAC_ECC_LOG_2r }, \
    { 0x032411b0, "ICFG_PCIE64B_ACCESS_MSB_31TO24", ICFG_PCIE64B_ACCESS_MSB_31TO24r }, \
    { 0x032411b4, "ICFG_PCIE64B_ACCESS_MSB_63TO32", ICFG_PCIE64B_ACCESS_MSB_63TO32r }, \
    { 0x032411e0, "ICFG_ARMCSSYS_CONFIG_0", ICFG_ARMCSSYS_CONFIG_0r }, \
    { 0x032411e4, "ICFG_ARMCSSYS_ECC_INTR_EN", ICFG_ARMCSSYS_ECC_INTR_ENr }, \
    { 0x032411e8, "ICFG_ARMCSSYS_ECC_INTR_CLR", ICFG_ARMCSSYS_ECC_INTR_CLRr }, \
    { 0x032411ec, "ICFG_ARMCSSYS_ECC_INTR_STATUS", ICFG_ARMCSSYS_ECC_INTR_STATUSr }, \
    { 0x032411f0, "ICFG_ARMCSSYS_ECC_LOG", ICFG_ARMCSSYS_ECC_LOGr }, \
    { 0x03241370, "ICFG_MSIX_TABLE", ICFG_MSIX_TABLEr }, \
    { 0x03241410, "ICFG_ROM_STRAPS", ICFG_ROM_STRAPSr }, \
    { 0x032415f0, "ICFG_IPROC_IOPAD_CTRL_0", ICFG_IPROC_IOPAD_CTRL_0r }, \
    { 0x032415f4, "ICFG_IPROC_IOPAD_CTRL_1", ICFG_IPROC_IOPAD_CTRL_1r }, \
    { 0x032415f8, "ICFG_IPROC_IOPAD_CTRL_2", ICFG_IPROC_IOPAD_CTRL_2r }, \
    { 0x032415fc, "ICFG_IPROC_IOPAD_CTRL_3", ICFG_IPROC_IOPAD_CTRL_3r }, \
    { 0x03241600, "ICFG_IPROC_IOPAD_CTRL_4", ICFG_IPROC_IOPAD_CTRL_4r }, \
    { 0x03241604, "ICFG_IPROC_IOPAD_CTRL_5", ICFG_IPROC_IOPAD_CTRL_5r }, \
    { 0x03241608, "ICFG_IPROC_IOPAD_CTRL_6", ICFG_IPROC_IOPAD_CTRL_6r }, \
    { 0x0324160c, "ICFG_IPROC_IOPAD_CTRL_7", ICFG_IPROC_IOPAD_CTRL_7r }, \
    { 0x03241610, "ICFG_IPROC_IOPAD_CTRL_8", ICFG_IPROC_IOPAD_CTRL_8r }, \
    { 0x03241614, "ICFG_IPROC_IOPAD_CTRL_9", ICFG_IPROC_IOPAD_CTRL_9r }, \
    { 0x03241618, "ICFG_IPROC_IOPAD_CTRL_10", ICFG_IPROC_IOPAD_CTRL_10r }, \
    { 0x0324161c, "ICFG_IPROC_IOPAD_CTRL_11", ICFG_IPROC_IOPAD_CTRL_11r }, \
    { 0x03241620, "ICFG_IPROC_IOPAD_CTRL_12", ICFG_IPROC_IOPAD_CTRL_12r }, \
    { 0x0324162c, "ICFG_IPROC_IOPAD_CTRL_15", ICFG_IPROC_IOPAD_CTRL_15r }, \
    { 0x03241630, "ICFG_IPROC_IOPAD_CTRL_16", ICFG_IPROC_IOPAD_CTRL_16r }, \
    { 0x03241634, "ICFG_IPROC_IOPAD_CTRL_17", ICFG_IPROC_IOPAD_CTRL_17r }, \
    { 0x03241640, "ICFG_IP_REVID_0", ICFG_IP_REVID_0r }, \
    { 0x03241644, "ICFG_IP_REVID_1", ICFG_IP_REVID_1r }, \
    { 0x03241648, "ICFG_IP_REVID_2", ICFG_IP_REVID_2r }, \
    { 0x0324164c, "ICFG_IP_REVID_3", ICFG_IP_REVID_3r }, \
    { 0x03241650, "ICFG_IP_REVID_4", ICFG_IP_REVID_4r }, \
    { 0x03241690, "ICFG_IP_CONTROL_CLK_EN", ICFG_IP_CONTROL_CLK_ENr }, \
    { 0x03241698, "ICFG_IP_CONTROL_SOFT_RESET", ICFG_IP_CONTROL_SOFT_RESETr }, \
    { 0x032416e0, "ICFG_IPROCPERIPH_SPIS0", ICFG_IPROCPERIPH_SPIS0r }, \
    { 0x032416e4, "ICFG_IPROCPERIPH_I2CS0", ICFG_IPROCPERIPH_I2CS0r }, \
    { 0x032416e8, "ICFG_IPROCPERIPH_SW_RST", ICFG_IPROCPERIPH_SW_RSTr }, \
    { 0x032416ec, "ICFG_IPROCPERIPH_COMMON", ICFG_IPROCPERIPH_COMMONr }, \
    { 0x03241730, "ICFG_CHIP_LP_INTR_ENABLE_REG0", ICFG_CHIP_LP_INTR_ENABLE_REG0r }, \
    { 0x03241734, "ICFG_CHIP_LP_INTR_ENABLE_REG1", ICFG_CHIP_LP_INTR_ENABLE_REG1r }, \
    { 0x03241738, "ICFG_CHIP_LP_INTR_ENABLE_REG2", ICFG_CHIP_LP_INTR_ENABLE_REG2r }, \
    { 0x0324173c, "ICFG_CHIP_LP_INTR_ENABLE_REG3", ICFG_CHIP_LP_INTR_ENABLE_REG3r }, \
    { 0x03241740, "ICFG_CHIP_LP_INTR_RAW_STATUS_REG0", ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r }, \
    { 0x03241744, "ICFG_CHIP_LP_INTR_RAW_STATUS_REG1", ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r }, \
    { 0x03241748, "ICFG_CHIP_LP_INTR_RAW_STATUS_REG2", ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r }, \
    { 0x0324174c, "ICFG_CHIP_LP_INTR_RAW_STATUS_REG3", ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r }, \
    { 0x03241750, "ICFG_CHIP_LP_INTR_STATUS_REG0", ICFG_CHIP_LP_INTR_STATUS_REG0r }, \
    { 0x03241754, "ICFG_CHIP_LP_INTR_STATUS_REG1", ICFG_CHIP_LP_INTR_STATUS_REG1r }, \
    { 0x03241758, "ICFG_CHIP_LP_INTR_STATUS_REG2", ICFG_CHIP_LP_INTR_STATUS_REG2r }, \
    { 0x0324175c, "ICFG_CHIP_LP_INTR_STATUS_REG3", ICFG_CHIP_LP_INTR_STATUS_REG3r }, \
    { 0x03241760, "ICFG_IDM_INTR_ENABLE", ICFG_IDM_INTR_ENABLEr }, \
    { 0x03241764, "ICFG_IDM_INTR_RAW_STATUS", ICFG_IDM_INTR_RAW_STATUSr }, \
    { 0x03241768, "ICFG_IDM_INTR_STATUS", ICFG_IDM_INTR_STATUSr }, \
    { 0x0324176c, "ICFG_ECC_ERR_INTR_ENABLE", ICFG_ECC_ERR_INTR_ENABLEr }, \
    { 0x03241770, "ICFG_ECC_ERR_INTR_RAW_STATUS", ICFG_ECC_ERR_INTR_RAW_STATUSr }, \
    { 0x03241774, "ICFG_ECC_ERR_INTR_STATUS", ICFG_ECC_ERR_INTR_STATUSr }, \
    { 0x03241780, "ICFG_IPROC_INT_ENABLE_WR1B_MODE", ICFG_IPROC_INT_ENABLE_WR1B_MODEr }, \
    { 0x03241784, "ICFG_PCIE_SW_PROG_INTR", ICFG_PCIE_SW_PROG_INTRr }, \
    { 0x03241788, "ICFG_MHOST0_SW_PROG_INTR", ICFG_MHOST0_SW_PROG_INTRr }, \
    { 0x0324178c, "ICFG_MHOST1_SW_PROG_INTR", ICFG_MHOST1_SW_PROG_INTRr }, \
    { 0x03241790, "ICFG_CORTEXM0_U0_SW_PROG_INTR", ICFG_CORTEXM0_U0_SW_PROG_INTRr }, \
    { 0x03241794, "ICFG_CORTEXM0_U1_SW_PROG_INTR", ICFG_CORTEXM0_U1_SW_PROG_INTRr }, \
    { 0x03241798, "ICFG_CORTEXM0_U2_SW_PROG_INTR", ICFG_CORTEXM0_U2_SW_PROG_INTRr }, \
    { 0x0324179c, "ICFG_CORTEXM0_U3_SW_PROG_INTR", ICFG_CORTEXM0_U3_SW_PROG_INTRr }, \
    { 0x032417a0, "ICFG_CMIC_RCPU_SW_PROG_INTR", ICFG_CMIC_RCPU_SW_PROG_INTRr }, \
    { 0x032417d0, "ICFG_IPROCGENRES_SW_RST", ICFG_IPROCGENRES_SW_RSTr }, \
    { 0x032417d4, "ICFG_GEN_PURPOSE_REG0", ICFG_GEN_PURPOSE_REG0r }, \
    { 0x032417d8, "ICFG_GEN_PURPOSE_REG1", ICFG_GEN_PURPOSE_REG1r }, \
    { 0x032417dc, "ICFG_GEN_PURPOSE_REG2", ICFG_GEN_PURPOSE_REG2r }, \
    { 0x032417e0, "ICFG_GEN_PURPOSE_REG3", ICFG_GEN_PURPOSE_REG3r }, \
    { 0x032417e4, "ICFG_GEN_PURPOSE_REG4", ICFG_GEN_PURPOSE_REG4r }, \
    { 0x032417e8, "ICFG_GEN_PURPOSE_REG5", ICFG_GEN_PURPOSE_REG5r }, \
    { 0x032417ec, "ICFG_GEN_PURPOSE_REG6", ICFG_GEN_PURPOSE_REG6r }, \
    { 0x032417f0, "ICFG_GEN_PURPOSE_REG7", ICFG_GEN_PURPOSE_REG7r }, \
    { 0x032417f4, "ICFG_GEN_PURPOSE_REG8", ICFG_GEN_PURPOSE_REG8r }, \
    { 0x032417f8, "ICFG_GEN_PURPOSE_REG9", ICFG_GEN_PURPOSE_REG9r }, \
    { 0x032417fc, "ICFG_GEN_PURPOSE_REG10", ICFG_GEN_PURPOSE_REG10r }, \
    { 0x03241800, "ICFG_GEN_PURPOSE_REG11", ICFG_GEN_PURPOSE_REG11r }, \
    { 0x03241804, "ICFG_GEN_PURPOSE_REG12", ICFG_GEN_PURPOSE_REG12r }, \
    { 0x03241808, "ICFG_GEN_PURPOSE_REG13", ICFG_GEN_PURPOSE_REG13r }, \
    { 0x0324180c, "ICFG_GEN_PURPOSE_REG14", ICFG_GEN_PURPOSE_REG14r }, \
    { 0x03241810, "ICFG_GEN_PURPOSE_REG15", ICFG_GEN_PURPOSE_REG15r }, \
    { 0x03241814, "ICFG_INTR_COUNTER_CTRL", ICFG_INTR_COUNTER_CTRLr }, \
    { 0x03241818, "ICFG_INTR_COUNTER_LSB", ICFG_INTR_COUNTER_LSBr }, \
    { 0x0324181c, "ICFG_INTR_COUNTER_MSB", ICFG_INTR_COUNTER_MSBr }, \
    { 0x03241fa0, "ICFG_PAXB_0_WR_DATA_BUF_MEM_CTRL", ICFG_PAXB_0_WR_DATA_BUF_MEM_CTRLr }, \
    { 0x03241fa4, "ICFG_PAXB_0_RD_CMPL_BUF_0_MEM_CTRL", ICFG_PAXB_0_RD_CMPL_BUF_0_MEM_CTRLr }, \
    { 0x03241fa8, "ICFG_PAXB_0_RD_CMPL_BUF_1_MEM_CTRL", ICFG_PAXB_0_RD_CMPL_BUF_1_MEM_CTRLr }, \
    { 0x03241fac, "ICFG_PCIE_0_TL_TO_DL_BUF_MEM_CTRL", ICFG_PCIE_0_TL_TO_DL_BUF_MEM_CTRLr }, \
    { 0x03241fb0, "ICFG_PCIE_0_DL_TO_TL_BUF_MEM_CTRL", ICFG_PCIE_0_DL_TO_TL_BUF_MEM_CTRLr }, \
    { 0x03241fb4, "ICFG_PCIE_0_REPLAY_ADDR_BUF_MEM_CTRL", ICFG_PCIE_0_REPLAY_ADDR_BUF_MEM_CTRLr }, \
    { 0x03241fb8, "ICFG_PCIE_0_REPLAY_DATA_BUF_MEM_CTRL", ICFG_PCIE_0_REPLAY_DATA_BUF_MEM_CTRLr }, \
    { 0x03241fbc, "ICFG_PCIE_0_DEBUG_BUF_MEM_CTRL", ICFG_PCIE_0_DEBUG_BUF_MEM_CTRLr }, \
    { 0x03241fc0, "ICFG_PCIE_0_STRAPS", ICFG_PCIE_0_STRAPSr }, \
    { 0x03241fc4, "ICFG_PAXB_0_RX_WR_DATA_BUF_MEM_CTRL", ICFG_PAXB_0_RX_WR_DATA_BUF_MEM_CTRLr }, \
    { 0x03241fc8, "ICFG_PAXB_0_RX_RD_CPL_BUF_MEM_CTRL", ICFG_PAXB_0_RX_RD_CPL_BUF_MEM_CTRLr }, \
    { 0x18010000, "SRAM_LL_1024K_0_STATUS1", SRAM_LL_1024K_0_STATUS1r }, \
    { 0x18010004, "SRAM_LL_1024K_0_STATUS2", SRAM_LL_1024K_0_STATUS2r }, \
    { 0x18010008, "SRAM_LL_1024K_0_STATUS3", SRAM_LL_1024K_0_STATUS3r }, \
    { 0x1801000c, "SRAM_LL_1024K_0_STATUS4", SRAM_LL_1024K_0_STATUS4r }, \
    { 0x18010010, "SRAM_LL_1024K_0_CONTROL1", SRAM_LL_1024K_0_CONTROL1r }, \
    { 0x18010014, "SRAM_LL_1024K_0_INTERRUPT_ENABLE", SRAM_LL_1024K_0_INTERRUPT_ENABLEr }, \
    { 0x18010018, "SRAM_LL_1024K_0_INTERRUPT_STATUS", SRAM_LL_1024K_0_INTERRUPT_STATUSr }, \
    { 0x18010050, "SRAM_LL_1024K_0_MEMORY_CONTROL", SRAM_LL_1024K_0_MEMORY_CONTROLr }, \
    { 0x18010054, "SRAM_LL_1024K_0_MEMORY_PDA", SRAM_LL_1024K_0_MEMORY_PDAr }, \
    { 0x18010058, "SRAM_LL_1024K_0_MEM_PWR_CONTROL", SRAM_LL_1024K_0_MEM_PWR_CONTROLr }, \
    { 0x1801005c, "SRAM_LL_1024K_0_DYNAMIC_STANDBY_CONTROL1", SRAM_LL_1024K_0_DYNAMIC_STANDBY_CONTROL1r }, \
    { 0x18010060, "SRAM_LL_1024K_0_DYNAMIC_STANDBY_CONTROL2", SRAM_LL_1024K_0_DYNAMIC_STANDBY_CONTROL2r }, \
    { 0x18010064, "SRAM_LL_1024K_0_STATUS5", SRAM_LL_1024K_0_STATUS5r }, \
    { 0x18010068, "SRAM_LL_1024K_0_STATUS6", SRAM_LL_1024K_0_STATUS6r }, \
    { 0x1801006c, "SRAM_LL_1024K_0_STATUS7", SRAM_LL_1024K_0_STATUS7r }, \
    { 0x18010070, "SRAM_LL_1024K_0_STATUS8", SRAM_LL_1024K_0_STATUS8r }, \
    { 0x18010074, "SRAM_LL_1024K_0_STATUS9", SRAM_LL_1024K_0_STATUS9r }, \
    { 0x18010078, "SRAM_LL_1024K_0_STATUS10", SRAM_LL_1024K_0_STATUS10r }, \
    { 0x18012000, "PAXB_0_CLK_CONTROL", PAXB_0_CLK_CONTROLr }, \
    { 0x18012004, "PAXB_0_RC_PM_CONTROL", PAXB_0_RC_PM_CONTROLr }, \
    { 0x18012008, "PAXB_0_RC_PM_STATUS", PAXB_0_RC_PM_STATUSr }, \
    { 0x1801200c, "PAXB_0_EP_PM_CONTROL", PAXB_0_EP_PM_CONTROLr }, \
    { 0x18012010, "PAXB_0_EP_PM_STATUS", PAXB_0_EP_PM_STATUSr }, \
    { 0x18012014, "PAXB_0_EP_LTR_CONTROL", PAXB_0_EP_LTR_CONTROLr }, \
    { 0x18012018, "PAXB_0_EP_LTR_STATUS", PAXB_0_EP_LTR_STATUSr }, \
    { 0x18012020, "PAXB_0_EP_OBFF_STATUS", PAXB_0_EP_OBFF_STATUSr }, \
    { 0x18012024, "PAXB_0_PCIE_ERROR_STATUS", PAXB_0_PCIE_ERROR_STATUSr }, \
    { 0x18012030, "PAXB_0_PAXB_ENDIANNESS", PAXB_0_PAXB_ENDIANNESSr }, \
    { 0x18012034, "PAXB_0_APB_TIMEOUT_COUNT", PAXB_0_APB_TIMEOUT_COUNTr }, \
    { 0x18012038, "PAXB_0_PAXB_TX_ARBITER_PRIORITY", PAXB_0_PAXB_TX_ARBITER_PRIORITYr }, \
    { 0x18012040, "PAXB_0_PAXB_RD_CMPL_BUF_INIT_START", PAXB_0_PAXB_RD_CMPL_BUF_INIT_STARTr }, \
    { 0x18012044, "PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONE", PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONEr }, \
    { 0x18012100, "PAXB_0_PCIE_RC_AXI_CONFIG", PAXB_0_PCIE_RC_AXI_CONFIGr }, \
    { 0x18012104, "PAXB_0_PCIE_EP_AXI_CONFIG", PAXB_0_PCIE_EP_AXI_CONFIGr }, \
    { 0x18012108, "PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0", PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0r }, \
    { 0x1801210c, "PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0", PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0r }, \
    { 0x18012120, "PAXB_0_CONFIG_IND_ADDR", PAXB_0_CONFIG_IND_ADDRr }, \
    { 0x18012124, "PAXB_0_CONFIG_IND_DATA", PAXB_0_CONFIG_IND_DATAr }, \
    { 0x180121f8, "PAXB_0_CFG_ADDR", PAXB_0_CFG_ADDRr }, \
    { 0x180121fc, "PAXB_0_CFG_DATA", PAXB_0_CFG_DATAr }, \
    { 0x18012200, "PAXB_0_PCIE_SYS_EQ_PAGE", PAXB_0_PCIE_SYS_EQ_PAGEr }, \
    { 0x18012210, "PAXB_0_PCIE_SYS_MSI_CTRL_0", PAXB_0_PCIE_SYS_MSI_CTRL_0r }, \
    { 0x18012214, "PAXB_0_PCIE_SYS_MSI_CTRL_1", PAXB_0_PCIE_SYS_MSI_CTRL_1r }, \
    { 0x18012218, "PAXB_0_PCIE_SYS_MSI_CTRL_2", PAXB_0_PCIE_SYS_MSI_CTRL_2r }, \
    { 0x1801221c, "PAXB_0_PCIE_SYS_MSI_CTRL_3", PAXB_0_PCIE_SYS_MSI_CTRL_3r }, \
    { 0x18012220, "PAXB_0_PCIE_SYS_MSI_CTRL_4", PAXB_0_PCIE_SYS_MSI_CTRL_4r }, \
    { 0x18012224, "PAXB_0_PCIE_SYS_MSI_CTRL_5", PAXB_0_PCIE_SYS_MSI_CTRL_5r }, \
    { 0x18012250, "PAXB_0_PCIE_SYS_EQ_HEAD_0", PAXB_0_PCIE_SYS_EQ_HEAD_0r }, \
    { 0x18012254, "PAXB_0_PCIE_SYS_EQ_TAIL_0", PAXB_0_PCIE_SYS_EQ_TAIL_0r }, \
    { 0x18012258, "PAXB_0_PCIE_SYS_EQ_HEAD_1", PAXB_0_PCIE_SYS_EQ_HEAD_1r }, \
    { 0x1801225c, "PAXB_0_PCIE_SYS_EQ_TAIL_1", PAXB_0_PCIE_SYS_EQ_TAIL_1r }, \
    { 0x18012260, "PAXB_0_PCIE_SYS_EQ_HEAD_2", PAXB_0_PCIE_SYS_EQ_HEAD_2r }, \
    { 0x18012264, "PAXB_0_PCIE_SYS_EQ_TAIL_2", PAXB_0_PCIE_SYS_EQ_TAIL_2r }, \
    { 0x18012268, "PAXB_0_PCIE_SYS_EQ_HEAD_3", PAXB_0_PCIE_SYS_EQ_HEAD_3r }, \
    { 0x1801226c, "PAXB_0_PCIE_SYS_EQ_TAIL_3", PAXB_0_PCIE_SYS_EQ_TAIL_3r }, \
    { 0x18012270, "PAXB_0_PCIE_SYS_EQ_HEAD_4", PAXB_0_PCIE_SYS_EQ_HEAD_4r }, \
    { 0x18012274, "PAXB_0_PCIE_SYS_EQ_TAIL_4", PAXB_0_PCIE_SYS_EQ_TAIL_4r }, \
    { 0x18012278, "PAXB_0_PCIE_SYS_EQ_HEAD_5", PAXB_0_PCIE_SYS_EQ_HEAD_5r }, \
    { 0x1801227c, "PAXB_0_PCIE_SYS_EQ_TAIL_5", PAXB_0_PCIE_SYS_EQ_TAIL_5r }, \
    { 0x18012280, "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0", PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0r }, \
    { 0x18012284, "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1", PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1r }, \
    { 0x18012288, "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2", PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2r }, \
    { 0x1801228c, "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3", PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3r }, \
    { 0x18012290, "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4", PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4r }, \
    { 0x18012294, "PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5", PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5r }, \
    { 0x180122a0, "PAXB_0_PCIE_SYS_EQ_0_OVERWRITTEN", PAXB_0_PCIE_SYS_EQ_0_OVERWRITTENr }, \
    { 0x180122a4, "PAXB_0_PCIE_SYS_EQ_1_OVERWRITTEN", PAXB_0_PCIE_SYS_EQ_1_OVERWRITTENr }, \
    { 0x180122a8, "PAXB_0_PCIE_SYS_EQ_2_OVERWRITTEN", PAXB_0_PCIE_SYS_EQ_2_OVERWRITTENr }, \
    { 0x180122ac, "PAXB_0_PCIE_SYS_EQ_3_OVERWRITTEN", PAXB_0_PCIE_SYS_EQ_3_OVERWRITTENr }, \
    { 0x180122b0, "PAXB_0_PCIE_SYS_EQ_4_OVERWRITTEN", PAXB_0_PCIE_SYS_EQ_4_OVERWRITTENr }, \
    { 0x180122b4, "PAXB_0_PCIE_SYS_EQ_5_OVERWRITTEN", PAXB_0_PCIE_SYS_EQ_5_OVERWRITTENr }, \
    { 0x180122c0, "PAXB_0_PCIE_SYS_EQ_PAGE_UPPER", PAXB_0_PCIE_SYS_EQ_PAGE_UPPERr }, \
    { 0x18012330, "PAXB_0_PCIE_SYS_RC_INTX_EN", PAXB_0_PCIE_SYS_RC_INTX_ENr }, \
    { 0x18012334, "PAXB_0_PCIE_SYS_RC_INTX_CSR", PAXB_0_PCIE_SYS_RC_INTX_CSRr }, \
    { 0x18012344, "PAXB_0_PCIE_SYS_HOST_INTR_EN", PAXB_0_PCIE_SYS_HOST_INTR_ENr }, \
    { 0x18012348, "PAXB_0_PCIE_SYS_HOST_INTR_CSR", PAXB_0_PCIE_SYS_HOST_INTR_CSRr }, \
    { 0x18012350, "PAXB_0_PCIE_SYS_HOST_INTR_0", PAXB_0_PCIE_SYS_HOST_INTR_0r }, \
    { 0x18012354, "PAXB_0_PCIE_SYS_HOST_INTR_1", PAXB_0_PCIE_SYS_HOST_INTR_1r }, \
    { 0x18012358, "PAXB_0_PCIE_SYS_HOST_INTR_2", PAXB_0_PCIE_SYS_HOST_INTR_2r }, \
    { 0x1801235c, "PAXB_0_PCIE_SYS_HOST_INTR_3", PAXB_0_PCIE_SYS_HOST_INTR_3r }, \
    { 0x18012360, "PAXB_0_PCIE_SYS_EP_INT_EN0", PAXB_0_PCIE_SYS_EP_INT_EN0r }, \
    { 0x18012364, "PAXB_0_PCIE_SYS_EP_INT_EN1", PAXB_0_PCIE_SYS_EP_INT_EN1r }, \
    { 0x18012380, "PAXB_0_CMICD_TO_PCIE_INTR_EN", PAXB_0_CMICD_TO_PCIE_INTR_ENr }, \
    { 0x18012398, "PAXB_0_PAXB_IC_INTR_PACING_CTRL", PAXB_0_PAXB_IC_INTR_PACING_CTRLr }, \
    { 0x1801239c, "PAXB_0_PAXB_INTRCLR_DELAY_UNIT", PAXB_0_PAXB_INTRCLR_DELAY_UNITr }, \
    { 0x180123a0, "PAXB_0_PAXB_IC_INTRCLR_0", PAXB_0_PAXB_IC_INTRCLR_0r }, \
    { 0x180123a4, "PAXB_0_PAXB_IC_INTRCLR_1", PAXB_0_PAXB_IC_INTRCLR_1r }, \
    { 0x180123a8, "PAXB_0_PAXB_IC_INTRCLR_MODE_0", PAXB_0_PAXB_IC_INTRCLR_MODE_0r }, \
    { 0x180123ac, "PAXB_0_PAXB_IC_INTRCLR_MODE_1", PAXB_0_PAXB_IC_INTRCLR_MODE_1r }, \
    { 0x180123b0, "PAXB_0_PAXB_IC_INTRCLR_DELAY_0", PAXB_0_PAXB_IC_INTRCLR_DELAY_0r }, \
    { 0x180123b4, "PAXB_0_PAXB_IC_INTRCLR_DELAY_1", PAXB_0_PAXB_IC_INTRCLR_DELAY_1r }, \
    { 0x180123b8, "PAXB_0_PAXB_IC_INTRCLR_DELAY_2", PAXB_0_PAXB_IC_INTRCLR_DELAY_2r }, \
    { 0x180123bc, "PAXB_0_PAXB_IC_INTRCLR_DELAY_3", PAXB_0_PAXB_IC_INTRCLR_DELAY_3r }, \
    { 0x180123c0, "PAXB_0_PAXB_IC_INTRCLR_DELAY_4", PAXB_0_PAXB_IC_INTRCLR_DELAY_4r }, \
    { 0x180123c4, "PAXB_0_PAXB_IC_INTRCLR_DELAY_5", PAXB_0_PAXB_IC_INTRCLR_DELAY_5r }, \
    { 0x180123c8, "PAXB_0_PAXB_IC_INTRCLR_DELAY_6", PAXB_0_PAXB_IC_INTRCLR_DELAY_6r }, \
    { 0x180123cc, "PAXB_0_PAXB_IC_INTRCLR_DELAY_7", PAXB_0_PAXB_IC_INTRCLR_DELAY_7r }, \
    { 0x180123d0, "PAXB_0_PAXB_IC_INTRCLR_DELAY_8", PAXB_0_PAXB_IC_INTRCLR_DELAY_8r }, \
    { 0x180123d4, "PAXB_0_PAXB_IC_INTRCLR_DELAY_9", PAXB_0_PAXB_IC_INTRCLR_DELAY_9r }, \
    { 0x180123d8, "PAXB_0_PAXB_IC_INTRCLR_DELAY_10", PAXB_0_PAXB_IC_INTRCLR_DELAY_10r }, \
    { 0x180123dc, "PAXB_0_PAXB_IC_INTRCLR_DELAY_11", PAXB_0_PAXB_IC_INTRCLR_DELAY_11r }, \
    { 0x180123e0, "PAXB_0_PAXB_IC_INTRCLR_DELAY_12", PAXB_0_PAXB_IC_INTRCLR_DELAY_12r }, \
    { 0x180123e4, "PAXB_0_PAXB_IC_INTRCLR_DELAY_13", PAXB_0_PAXB_IC_INTRCLR_DELAY_13r }, \
    { 0x180123e8, "PAXB_0_PAXB_IC_INTRCLR_DELAY_14", PAXB_0_PAXB_IC_INTRCLR_DELAY_14r }, \
    { 0x180123ec, "PAXB_0_PAXB_IC_INTRCLR_DELAY_15", PAXB_0_PAXB_IC_INTRCLR_DELAY_15r }, \
    { 0x18012c00, "PAXB_0_FUNC0_IMAP0_0", PAXB_0_FUNC0_IMAP0_0r }, \
    { 0x18012c04, "PAXB_0_FUNC0_IMAP0_1", PAXB_0_FUNC0_IMAP0_1r }, \
    { 0x18012c08, "PAXB_0_FUNC0_IMAP0_2", PAXB_0_FUNC0_IMAP0_2r }, \
    { 0x18012c0c, "PAXB_0_FUNC0_IMAP0_3", PAXB_0_FUNC0_IMAP0_3r }, \
    { 0x18012c10, "PAXB_0_FUNC0_IMAP0_4", PAXB_0_FUNC0_IMAP0_4r }, \
    { 0x18012c14, "PAXB_0_FUNC0_IMAP0_5", PAXB_0_FUNC0_IMAP0_5r }, \
    { 0x18012c18, "PAXB_0_FUNC0_IMAP0_6", PAXB_0_FUNC0_IMAP0_6r }, \
    { 0x18012c1c, "PAXB_0_FUNC0_IMAP0_7", PAXB_0_FUNC0_IMAP0_7r }, \
    { 0x18012c20, "PAXB_0_FUNC1_IMAP0_0", PAXB_0_FUNC1_IMAP0_0r }, \
    { 0x18012c24, "PAXB_0_FUNC1_IMAP0_1", PAXB_0_FUNC1_IMAP0_1r }, \
    { 0x18012c28, "PAXB_0_FUNC1_IMAP0_2", PAXB_0_FUNC1_IMAP0_2r }, \
    { 0x18012c2c, "PAXB_0_FUNC1_IMAP0_3", PAXB_0_FUNC1_IMAP0_3r }, \
    { 0x18012c30, "PAXB_0_FUNC1_IMAP0_4", PAXB_0_FUNC1_IMAP0_4r }, \
    { 0x18012c34, "PAXB_0_FUNC1_IMAP0_5", PAXB_0_FUNC1_IMAP0_5r }, \
    { 0x18012c38, "PAXB_0_FUNC1_IMAP0_6", PAXB_0_FUNC1_IMAP0_6r }, \
    { 0x18012c3c, "PAXB_0_FUNC1_IMAP0_7", PAXB_0_FUNC1_IMAP0_7r }, \
    { 0x18012c40, "PAXB_0_FUNC0_IMAP0_0_UPPER", PAXB_0_FUNC0_IMAP0_0_UPPERr }, \
    { 0x18012c44, "PAXB_0_FUNC0_IMAP0_1_UPPER", PAXB_0_FUNC0_IMAP0_1_UPPERr }, \
    { 0x18012c48, "PAXB_0_FUNC0_IMAP0_2_UPPER", PAXB_0_FUNC0_IMAP0_2_UPPERr }, \
    { 0x18012c4c, "PAXB_0_FUNC0_IMAP0_3_UPPER", PAXB_0_FUNC0_IMAP0_3_UPPERr }, \
    { 0x18012c50, "PAXB_0_FUNC0_IMAP0_4_UPPER", PAXB_0_FUNC0_IMAP0_4_UPPERr }, \
    { 0x18012c54, "PAXB_0_FUNC0_IMAP0_5_UPPER", PAXB_0_FUNC0_IMAP0_5_UPPERr }, \
    { 0x18012c58, "PAXB_0_FUNC0_IMAP0_6_UPPER", PAXB_0_FUNC0_IMAP0_6_UPPERr }, \
    { 0x18012c5c, "PAXB_0_FUNC0_IMAP0_7_UPPER", PAXB_0_FUNC0_IMAP0_7_UPPERr }, \
    { 0x18012c60, "PAXB_0_FUNC1_IMAP0_0_UPPER", PAXB_0_FUNC1_IMAP0_0_UPPERr }, \
    { 0x18012c64, "PAXB_0_FUNC1_IMAP0_1_UPPER", PAXB_0_FUNC1_IMAP0_1_UPPERr }, \
    { 0x18012c68, "PAXB_0_FUNC1_IMAP0_2_UPPER", PAXB_0_FUNC1_IMAP0_2_UPPERr }, \
    { 0x18012c6c, "PAXB_0_FUNC1_IMAP0_3_UPPER", PAXB_0_FUNC1_IMAP0_3_UPPERr }, \
    { 0x18012c70, "PAXB_0_FUNC1_IMAP0_4_UPPER", PAXB_0_FUNC1_IMAP0_4_UPPERr }, \
    { 0x18012c74, "PAXB_0_FUNC1_IMAP0_5_UPPER", PAXB_0_FUNC1_IMAP0_5_UPPERr }, \
    { 0x18012c78, "PAXB_0_FUNC1_IMAP0_6_UPPER", PAXB_0_FUNC1_IMAP0_6_UPPERr }, \
    { 0x18012c7c, "PAXB_0_FUNC1_IMAP0_7_UPPER", PAXB_0_FUNC1_IMAP0_7_UPPERr }, \
    { 0x18012cc0, "PAXB_0_FUNC0_IMAP2", PAXB_0_FUNC0_IMAP2r }, \
    { 0x18012cc4, "PAXB_0_FUNC0_IMAP2_UPPER", PAXB_0_FUNC0_IMAP2_UPPERr }, \
    { 0x18012cc8, "PAXB_0_FUNC1_IMAP2", PAXB_0_FUNC1_IMAP2r }, \
    { 0x18012ccc, "PAXB_0_FUNC1_IMAP2_UPPER", PAXB_0_FUNC1_IMAP2_UPPERr }, \
    { 0x18012cd0, "PAXB_0_FUNC0_IMAP0_0123_REGS_TYPE", PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr }, \
    { 0x18012d00, "PAXB_0_IARR_0_LOWER", PAXB_0_IARR_0_LOWERr }, \
    { 0x18012d04, "PAXB_0_IARR_0_UPPER", PAXB_0_IARR_0_UPPERr }, \
    { 0x18012d08, "PAXB_0_IARR_1_LOWER", PAXB_0_IARR_1_LOWERr }, \
    { 0x18012d0c, "PAXB_0_IARR_1_UPPER", PAXB_0_IARR_1_UPPERr }, \
    { 0x18012d10, "PAXB_0_IARR_2_LOWER", PAXB_0_IARR_2_LOWERr }, \
    { 0x18012d14, "PAXB_0_IARR_2_UPPER", PAXB_0_IARR_2_UPPERr }, \
    { 0x18012d5c, "PAXB_0_FUNC1_IARR_2_SIZE", PAXB_0_FUNC1_IARR_2_SIZEr }, \
    { 0x18012d70, "PAXB_0_FUNC0_IMAP1_0", PAXB_0_FUNC0_IMAP1_0r }, \
    { 0x18012d74, "PAXB_0_FUNC0_IMAP1_0_UPPER", PAXB_0_FUNC0_IMAP1_0_UPPERr }, \
    { 0x18012d78, "PAXB_0_FUNC0_IMAP1_1", PAXB_0_FUNC0_IMAP1_1r }, \
    { 0x18012d7c, "PAXB_0_FUNC0_IMAP1_1_UPPER", PAXB_0_FUNC0_IMAP1_1_UPPERr }, \
    { 0x18012d80, "PAXB_0_FUNC0_IMAP1_2", PAXB_0_FUNC0_IMAP1_2r }, \
    { 0x18012d84, "PAXB_0_FUNC0_IMAP1_2_UPPER", PAXB_0_FUNC0_IMAP1_2_UPPERr }, \
    { 0x18012d88, "PAXB_0_FUNC0_IMAP1_3", PAXB_0_FUNC0_IMAP1_3r }, \
    { 0x18012d8c, "PAXB_0_FUNC0_IMAP1_3_UPPER", PAXB_0_FUNC0_IMAP1_3_UPPERr }, \
    { 0x18012d90, "PAXB_0_FUNC0_IMAP1_4", PAXB_0_FUNC0_IMAP1_4r }, \
    { 0x18012d94, "PAXB_0_FUNC0_IMAP1_4_UPPER", PAXB_0_FUNC0_IMAP1_4_UPPERr }, \
    { 0x18012d98, "PAXB_0_FUNC0_IMAP1_5", PAXB_0_FUNC0_IMAP1_5r }, \
    { 0x18012d9c, "PAXB_0_FUNC0_IMAP1_5_UPPER", PAXB_0_FUNC0_IMAP1_5_UPPERr }, \
    { 0x18012da0, "PAXB_0_FUNC0_IMAP1_6", PAXB_0_FUNC0_IMAP1_6r }, \
    { 0x18012da4, "PAXB_0_FUNC0_IMAP1_6_UPPER", PAXB_0_FUNC0_IMAP1_6_UPPERr }, \
    { 0x18012da8, "PAXB_0_FUNC0_IMAP1_7", PAXB_0_FUNC0_IMAP1_7r }, \
    { 0x18012dac, "PAXB_0_FUNC0_IMAP1_7_UPPER", PAXB_0_FUNC0_IMAP1_7_UPPERr }, \
    { 0x18012db0, "PAXB_0_FUNC1_IMAP1_0", PAXB_0_FUNC1_IMAP1_0r }, \
    { 0x18012db4, "PAXB_0_FUNC1_IMAP1_0_UPPER", PAXB_0_FUNC1_IMAP1_0_UPPERr }, \
    { 0x18012db8, "PAXB_0_FUNC1_IMAP1_1", PAXB_0_FUNC1_IMAP1_1r }, \
    { 0x18012dbc, "PAXB_0_FUNC1_IMAP1_1_UPPER", PAXB_0_FUNC1_IMAP1_1_UPPERr }, \
    { 0x18012dc0, "PAXB_0_FUNC1_IMAP1_2", PAXB_0_FUNC1_IMAP1_2r }, \
    { 0x18012dc4, "PAXB_0_FUNC1_IMAP1_2_UPPER", PAXB_0_FUNC1_IMAP1_2_UPPERr }, \
    { 0x18012dc8, "PAXB_0_FUNC1_IMAP1_3", PAXB_0_FUNC1_IMAP1_3r }, \
    { 0x18012dcc, "PAXB_0_FUNC1_IMAP1_3_UPPER", PAXB_0_FUNC1_IMAP1_3_UPPERr }, \
    { 0x18012dd0, "PAXB_0_FUNC1_IMAP1_4", PAXB_0_FUNC1_IMAP1_4r }, \
    { 0x18012dd4, "PAXB_0_FUNC1_IMAP1_4_UPPER", PAXB_0_FUNC1_IMAP1_4_UPPERr }, \
    { 0x18012dd8, "PAXB_0_FUNC1_IMAP1_5", PAXB_0_FUNC1_IMAP1_5r }, \
    { 0x18012ddc, "PAXB_0_FUNC1_IMAP1_5_UPPER", PAXB_0_FUNC1_IMAP1_5_UPPERr }, \
    { 0x18012de0, "PAXB_0_FUNC1_IMAP1_6", PAXB_0_FUNC1_IMAP1_6r }, \
    { 0x18012de4, "PAXB_0_FUNC1_IMAP1_6_UPPER", PAXB_0_FUNC1_IMAP1_6_UPPERr }, \
    { 0x18012de8, "PAXB_0_FUNC1_IMAP1_7", PAXB_0_FUNC1_IMAP1_7r }, \
    { 0x18012dec, "PAXB_0_FUNC1_IMAP1_7_UPPER", PAXB_0_FUNC1_IMAP1_7_UPPERr }, \
    { 0x18012df0, "PAXB_0_OMAP_SINGULAR", PAXB_0_OMAP_SINGULARr }, \
    { 0x18012f00, "PAXB_0_MEM_CONTROL", PAXB_0_MEM_CONTROLr }, \
    { 0x18012f04, "PAXB_0_MEM_ECC_ERR_LOG_0", PAXB_0_MEM_ECC_ERR_LOG_0r }, \
    { 0x18012f08, "PAXB_0_MEM_ECC_ERR_LOG_1", PAXB_0_MEM_ECC_ERR_LOG_1r }, \
    { 0x18012f0c, "PAXB_0_PCIE_LINK_STATUS", PAXB_0_PCIE_LINK_STATUSr }, \
    { 0x18012f10, "PAXB_0_STRAP_STATUS", PAXB_0_STRAP_STATUSr }, \
    { 0x18012f14, "PAXB_0_RESET_STATUS", PAXB_0_RESET_STATUSr }, \
    { 0x18012f18, "PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWN", PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr }, \
    { 0x18012f1c, "PAXB_0_MISC_INTR_EN", PAXB_0_MISC_INTR_ENr }, \
    { 0x18012f20, "PAXB_0_PAXB_TX_DEBUG_CFG", PAXB_0_PAXB_TX_DEBUG_CFGr }, \
    { 0x18012f24, "PAXB_0_PAXB_MISC_CONFIG", PAXB_0_PAXB_MISC_CONFIGr }, \
    { 0x18012f28, "PAXB_0_PAXB_MISC_STATUS", PAXB_0_PAXB_MISC_STATUSr }, \
    { 0x18012f30, "PAXB_0_PAXB_INTR_EN", PAXB_0_PAXB_INTR_ENr }, \
    { 0x18012f34, "PAXB_0_PAXB_ECC_ERR_INTR_EN", PAXB_0_PAXB_ECC_ERR_INTR_ENr }, \
    { 0x18012f38, "PAXB_0_PAXB_INTR_STATUS", PAXB_0_PAXB_INTR_STATUSr }, \
    { 0x18012f3c, "PAXB_0_PAXB_ECC_ERR_INTR_STATUS", PAXB_0_PAXB_ECC_ERR_INTR_STATUSr }, \
    { 0x18012f40, "PAXB_0_APB_ERR_EN_FOR_CFG_RD_CMPL", PAXB_0_APB_ERR_EN_FOR_CFG_RD_CMPLr }, \
    { 0x18012f44, "PAXB_0_PCIE_REPLAY_ADDR_BUF_ECC_LOG", PAXB_0_PCIE_REPLAY_ADDR_BUF_ECC_LOGr }, \
    { 0x18012f48, "PAXB_0_PCIE_REPLAY_DATA_BUF_ECC_LOG", PAXB_0_PCIE_REPLAY_DATA_BUF_ECC_LOGr }, \
    { 0x18012f4c, "PAXB_0_PCIE_DL_TO_TL_BUF_ECC_LOG", PAXB_0_PCIE_DL_TO_TL_BUF_ECC_LOGr }, \
    { 0x18012f50, "PAXB_0_PCIE_TL_TO_DL_BUF_ECC_LOG", PAXB_0_PCIE_TL_TO_DL_BUF_ECC_LOGr }, \
    { 0x18012f54, "PAXB_0_PAXB_HOTSWAP_CTRL", PAXB_0_PAXB_HOTSWAP_CTRLr }, \
    { 0x18012f58, "PAXB_0_PAXB_HOTSWAP_STAT", PAXB_0_PAXB_HOTSWAP_STATr }, \
    { 0x18012f5c, "PAXB_0_PAXB_HOTSWAP_DEBUG_CTRL", PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr }, \
    { 0x18012f60, "PAXB_0_PAXB_HOTSWAP_DEBUG_STAT", PAXB_0_PAXB_HOTSWAP_DEBUG_STATr }, \
    { 0x18012f64, "PAXB_0_PAXB_DUMMYSLAVE_DEBUG_CTRL", PAXB_0_PAXB_DUMMYSLAVE_DEBUG_CTRLr }, \
    { 0x18012f68, "PAXB_0_PCIE_DEBUG_BUF0_1_ECC_LOG", PAXB_0_PCIE_DEBUG_BUF0_1_ECC_LOGr }, \
    { 0x18012f6c, "PAXB_0_PCIE_DEBUG_BUF2_3_ECC_LOG", PAXB_0_PCIE_DEBUG_BUF2_3_ECC_LOGr }, \
    { 0x18012f70, "PAXB_0_PCIE_DEBUG_BUF4_ECC_LOG", PAXB_0_PCIE_DEBUG_BUF4_ECC_LOGr }, \
    { 0x18012f74, "PAXB_0_FUNC0_MSIX_ADDR_RAM_ECC_LOG", PAXB_0_FUNC0_MSIX_ADDR_RAM_ECC_LOGr }, \
    { 0x18012f78, "PAXB_0_FUNC0_MSIX_DATA_RAM_ECC_LOG", PAXB_0_FUNC0_MSIX_DATA_RAM_ECC_LOGr }, \
    { 0x18012f7c, "PAXB_0_RX_WR_DATA_BUF_ECC_LOG", PAXB_0_RX_WR_DATA_BUF_ECC_LOGr }, \
    { 0x18012f80, "PAXB_0_RX_RD_CPL_BUF_ECC_LOG", PAXB_0_RX_RD_CPL_BUF_ECC_LOGr }, \
    { 0x18012f84, "PAXB_0_GEN3_UC_LOADER_STATUS", PAXB_0_GEN3_UC_LOADER_STATUSr }, \
    { 0x18012f88, "PAXB_0_IPROC_INTR_CTRL", PAXB_0_IPROC_INTR_CTRLr }, \
    { 0x18013000, "INTC_REMAP_BITPOS_REG0", INTC_REMAP_BITPOS_REG0r }, \
    { 0x18013004, "INTC_REMAP_BITPOS_REG1", INTC_REMAP_BITPOS_REG1r }, \
    { 0x18013008, "INTC_REMAP_BITPOS_REG2", INTC_REMAP_BITPOS_REG2r }, \
    { 0x1801300c, "INTC_REMAP_BITPOS_REG3", INTC_REMAP_BITPOS_REG3r }, \
    { 0x18013010, "INTC_REMAP_BITPOS_REG4", INTC_REMAP_BITPOS_REG4r }, \
    { 0x18013014, "INTC_REMAP_BITPOS_REG5", INTC_REMAP_BITPOS_REG5r }, \
    { 0x18013018, "INTC_REMAP_BITPOS_REG6", INTC_REMAP_BITPOS_REG6r }, \
    { 0x1801301c, "INTC_REMAP_BITPOS_REG7", INTC_REMAP_BITPOS_REG7r }, \
    { 0x18013020, "INTC_REMAP_BITPOS_REG8", INTC_REMAP_BITPOS_REG8r }, \
    { 0x18013024, "INTC_REMAP_BITPOS_REG9", INTC_REMAP_BITPOS_REG9r }, \
    { 0x18013028, "INTC_REMAP_BITPOS_REG10", INTC_REMAP_BITPOS_REG10r }, \
    { 0x1801302c, "INTC_REMAP_BITPOS_REG11", INTC_REMAP_BITPOS_REG11r }, \
    { 0x18013030, "INTC_REMAP_BITPOS_REG12", INTC_REMAP_BITPOS_REG12r }, \
    { 0x18013034, "INTC_REMAP_BITPOS_REG13", INTC_REMAP_BITPOS_REG13r }, \
    { 0x18013038, "INTC_REMAP_BITPOS_REG14", INTC_REMAP_BITPOS_REG14r }, \
    { 0x1801303c, "INTC_REMAP_BITPOS_REG15", INTC_REMAP_BITPOS_REG15r }, \
    { 0x18013040, "INTC_REMAP_BITPOS_REG16", INTC_REMAP_BITPOS_REG16r }, \
    { 0x18013044, "INTC_REMAP_BITPOS_REG17", INTC_REMAP_BITPOS_REG17r }, \
    { 0x18013048, "INTC_REMAP_BITPOS_REG18", INTC_REMAP_BITPOS_REG18r }, \
    { 0x1801304c, "INTC_REMAP_BITPOS_REG19", INTC_REMAP_BITPOS_REG19r }, \
    { 0x18013050, "INTC_REMAP_BITPOS_REG20", INTC_REMAP_BITPOS_REG20r }, \
    { 0x18013054, "INTC_REMAP_BITPOS_REG21", INTC_REMAP_BITPOS_REG21r }, \
    { 0x18013058, "INTC_REMAP_BITPOS_REG22", INTC_REMAP_BITPOS_REG22r }, \
    { 0x1801305c, "INTC_REMAP_BITPOS_REG23", INTC_REMAP_BITPOS_REG23r }, \
    { 0x18013060, "INTC_REMAP_BITPOS_REG24", INTC_REMAP_BITPOS_REG24r }, \
    { 0x18013064, "INTC_REMAP_BITPOS_REG25", INTC_REMAP_BITPOS_REG25r }, \
    { 0x18013068, "INTC_REMAP_BITPOS_REG26", INTC_REMAP_BITPOS_REG26r }, \
    { 0x1801306c, "INTC_REMAP_BITPOS_REG27", INTC_REMAP_BITPOS_REG27r }, \
    { 0x18013070, "INTC_REMAP_BITPOS_REG28", INTC_REMAP_BITPOS_REG28r }, \
    { 0x18013074, "INTC_REMAP_BITPOS_REG29", INTC_REMAP_BITPOS_REG29r }, \
    { 0x18013078, "INTC_REMAP_BITPOS_REG30", INTC_REMAP_BITPOS_REG30r }, \
    { 0x1801307c, "INTC_REMAP_BITPOS_REG31", INTC_REMAP_BITPOS_REG31r }, \
    { 0x18013080, "INTC_REMAP_BITPOS_REG32", INTC_REMAP_BITPOS_REG32r }, \
    { 0x18013084, "INTC_REMAP_BITPOS_REG33", INTC_REMAP_BITPOS_REG33r }, \
    { 0x18013088, "INTC_REMAP_BITPOS_REG34", INTC_REMAP_BITPOS_REG34r }, \
    { 0x1801308c, "INTC_REMAP_BITPOS_REG35", INTC_REMAP_BITPOS_REG35r }, \
    { 0x18013090, "INTC_REMAP_BITPOS_REG36", INTC_REMAP_BITPOS_REG36r }, \
    { 0x18013094, "INTC_REMAP_BITPOS_REG37", INTC_REMAP_BITPOS_REG37r }, \
    { 0x18013098, "INTC_REMAP_BITPOS_REG38", INTC_REMAP_BITPOS_REG38r }, \
    { 0x1801309c, "INTC_REMAP_BITPOS_REG39", INTC_REMAP_BITPOS_REG39r }, \
    { 0x180130a0, "INTC_REMAP_BITPOS_REG40", INTC_REMAP_BITPOS_REG40r }, \
    { 0x180130a4, "INTC_REMAP_BITPOS_REG41", INTC_REMAP_BITPOS_REG41r }, \
    { 0x180130a8, "INTC_REMAP_BITPOS_REG42", INTC_REMAP_BITPOS_REG42r }, \
    { 0x180130ac, "INTC_REMAP_BITPOS_REG43", INTC_REMAP_BITPOS_REG43r }, \
    { 0x180130b0, "INTC_REMAP_BITPOS_REG44", INTC_REMAP_BITPOS_REG44r }, \
    { 0x180130b4, "INTC_REMAP_BITPOS_REG45", INTC_REMAP_BITPOS_REG45r }, \
    { 0x180130b8, "INTC_REMAP_BITPOS_REG46", INTC_REMAP_BITPOS_REG46r }, \
    { 0x180130bc, "INTC_REMAP_BITPOS_REG47", INTC_REMAP_BITPOS_REG47r }, \
    { 0x180130c0, "INTC_REMAP_BITPOS_REG48", INTC_REMAP_BITPOS_REG48r }, \
    { 0x180130c4, "INTC_REMAP_BITPOS_REG49", INTC_REMAP_BITPOS_REG49r }, \
    { 0x180130c8, "INTC_REMAP_BITPOS_REG50", INTC_REMAP_BITPOS_REG50r }, \
    { 0x180130cc, "INTC_REMAP_BITPOS_REG51", INTC_REMAP_BITPOS_REG51r }, \
    { 0x180130f0, "INTC_INTR_ENABLE_REG0", INTC_INTR_ENABLE_REG0r }, \
    { 0x180130f4, "INTC_INTR_ENABLE_REG1", INTC_INTR_ENABLE_REG1r }, \
    { 0x180130f8, "INTC_INTR_ENABLE_REG2", INTC_INTR_ENABLE_REG2r }, \
    { 0x180130fc, "INTC_INTR_ENABLE_REG3", INTC_INTR_ENABLE_REG3r }, \
    { 0x18013100, "INTC_INTR_ENABLE_REG4", INTC_INTR_ENABLE_REG4r }, \
    { 0x18013104, "INTC_INTR_ENABLE_REG5", INTC_INTR_ENABLE_REG5r }, \
    { 0x18013108, "INTC_INTR_ENABLE_REG6", INTC_INTR_ENABLE_REG6r }, \
    { 0x1801310c, "INTC_INTR_ENABLE_REG7", INTC_INTR_ENABLE_REG7r }, \
    { 0x18013140, "INTC_INTR_RAW_STATUS_REG0", INTC_INTR_RAW_STATUS_REG0r }, \
    { 0x18013144, "INTC_INTR_RAW_STATUS_REG1", INTC_INTR_RAW_STATUS_REG1r }, \
    { 0x18013148, "INTC_INTR_RAW_STATUS_REG2", INTC_INTR_RAW_STATUS_REG2r }, \
    { 0x1801314c, "INTC_INTR_RAW_STATUS_REG3", INTC_INTR_RAW_STATUS_REG3r }, \
    { 0x18013150, "INTC_INTR_RAW_STATUS_REG4", INTC_INTR_RAW_STATUS_REG4r }, \
    { 0x18013154, "INTC_INTR_RAW_STATUS_REG5", INTC_INTR_RAW_STATUS_REG5r }, \
    { 0x18013158, "INTC_INTR_RAW_STATUS_REG6", INTC_INTR_RAW_STATUS_REG6r }, \
    { 0x1801315c, "INTC_INTR_RAW_STATUS_REG7", INTC_INTR_RAW_STATUS_REG7r }, \
    { 0x18013190, "INTC_INTR_STATUS_REG0", INTC_INTR_STATUS_REG0r }, \
    { 0x18013194, "INTC_INTR_STATUS_REG1", INTC_INTR_STATUS_REG1r }, \
    { 0x18013198, "INTC_INTR_STATUS_REG2", INTC_INTR_STATUS_REG2r }, \
    { 0x1801319c, "INTC_INTR_STATUS_REG3", INTC_INTR_STATUS_REG3r }, \
    { 0x180131a0, "INTC_INTR_STATUS_REG4", INTC_INTR_STATUS_REG4r }, \
    { 0x180131a4, "INTC_INTR_STATUS_REG5", INTC_INTR_STATUS_REG5r }, \
    { 0x180131a8, "INTC_INTR_STATUS_REG6", INTC_INTR_STATUS_REG6r }, \
    { 0x180131ac, "INTC_INTR_STATUS_REG7", INTC_INTR_STATUS_REG7r }, \
    { 0x1801a000, "PMON_AXI_PERFORMANCE_MONITOR_RESET_CONTROL", PMON_AXI_PERFORMANCE_MONITOR_RESET_CONTROLr }, \
    { 0x1801a004, "PMON_AXI_GLOBAL_TRIGGER_ENABLE", PMON_AXI_GLOBAL_TRIGGER_ENABLEr }, \
    { 0x1801a008, "PMON_AXI_GLOBAL_TRIGGER", PMON_AXI_GLOBAL_TRIGGERr }, \
    { 0x1801a00c, "PMON_AXI_PERFORMANCE_MONITOR_MEMORY_CONTROL", PMON_AXI_PERFORMANCE_MONITOR_MEMORY_CONTROLr }, \
    { 0x1801a100, "PMON_AXI_SET_A_UNIT_0_CTRL", PMON_AXI_SET_A_UNIT_0_CTRLr }, \
    { 0x1801a104, "PMON_AXI_SET_A_UNIT_0_STATUS", PMON_AXI_SET_A_UNIT_0_STATUSr }, \
    { 0x1801a108, "PMON_AXI_SET_A_UNIT_0_MEASUREMENT_INTERVAL", PMON_AXI_SET_A_UNIT_0_MEASUREMENT_INTERVALr }, \
    { 0x1801a10c, "PMON_AXI_SET_A_UNIT_0_LOOP_COUNT", PMON_AXI_SET_A_UNIT_0_LOOP_COUNTr }, \
    { 0x1801a110, "PMON_AXI_SET_A_UNIT_0_IDLE_TIME", PMON_AXI_SET_A_UNIT_0_IDLE_TIMEr }, \
    { 0x1801a114, "PMON_AXI_SET_A_UNIT_0_START_ADDRESS", PMON_AXI_SET_A_UNIT_0_START_ADDRESSr }, \
    { 0x1801a118, "PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASK", PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASKr }, \
    { 0x1801a11c, "PMON_AXI_SET_A_UNIT_0_ID0", PMON_AXI_SET_A_UNIT_0_ID0r }, \
    { 0x1801a120, "PMON_AXI_SET_A_UNIT_0_ID0_MASK", PMON_AXI_SET_A_UNIT_0_ID0_MASKr }, \
    { 0x1801a124, "PMON_AXI_SET_A_UNIT_0_ID1", PMON_AXI_SET_A_UNIT_0_ID1r }, \
    { 0x1801a128, "PMON_AXI_SET_A_UNIT_0_ID1_MASK", PMON_AXI_SET_A_UNIT_0_ID1_MASKr }, \
    { 0x1801a12c, "PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW", PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOWr }, \
    { 0x1801a130, "PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGH", PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGHr }, \
    { 0x1801a134, "PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW", PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOWr }, \
    { 0x1801a138, "PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGH", PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGHr }, \
    { 0x1801a13c, "PMON_AXI_SET_A_UNIT_0_RD_WR_FIFO_CTRL", PMON_AXI_SET_A_UNIT_0_RD_WR_FIFO_CTRLr }, \
    { 0x1801a140, "PMON_AXI_SET_A_UNIT_0_PMON_FORMAT", PMON_AXI_SET_A_UNIT_0_PMON_FORMATr }, \
    { 0x1801a144, "PMON_AXI_SET_A_UNIT_0_WR_CHANNEL_PENDING", PMON_AXI_SET_A_UNIT_0_WR_CHANNEL_PENDINGr }, \
    { 0x1801a148, "PMON_AXI_SET_A_UNIT_0_RD_CHANNEL_PENDING", PMON_AXI_SET_A_UNIT_0_RD_CHANNEL_PENDINGr }, \
    { 0x1801a14c, "PMON_AXI_SET_A_UNIT_0_BRESP_CHANNEL_PENDING", PMON_AXI_SET_A_UNIT_0_BRESP_CHANNEL_PENDINGr }, \
    { 0x1801a150, "PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRL", PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRLr }, \
    { 0x1801a154, "PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUT", PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUTr }, \
    { 0x1801a200, "PMON_AXI_SET_A_UNIT_1_CTRL", PMON_AXI_SET_A_UNIT_1_CTRLr }, \
    { 0x1801a204, "PMON_AXI_SET_A_UNIT_1_STATUS", PMON_AXI_SET_A_UNIT_1_STATUSr }, \
    { 0x1801a208, "PMON_AXI_SET_A_UNIT_1_MEASUREMENT_INTERVAL", PMON_AXI_SET_A_UNIT_1_MEASUREMENT_INTERVALr }, \
    { 0x1801a20c, "PMON_AXI_SET_A_UNIT_1_LOOP_COUNT", PMON_AXI_SET_A_UNIT_1_LOOP_COUNTr }, \
    { 0x1801a210, "PMON_AXI_SET_A_UNIT_1_IDLE_TIME", PMON_AXI_SET_A_UNIT_1_IDLE_TIMEr }, \
    { 0x1801a214, "PMON_AXI_SET_A_UNIT_1_START_ADDRESS", PMON_AXI_SET_A_UNIT_1_START_ADDRESSr }, \
    { 0x1801a218, "PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASK", PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASKr }, \
    { 0x1801a21c, "PMON_AXI_SET_A_UNIT_1_ID0", PMON_AXI_SET_A_UNIT_1_ID0r }, \
    { 0x1801a220, "PMON_AXI_SET_A_UNIT_1_ID0_MASK", PMON_AXI_SET_A_UNIT_1_ID0_MASKr }, \
    { 0x1801a224, "PMON_AXI_SET_A_UNIT_1_ID1", PMON_AXI_SET_A_UNIT_1_ID1r }, \
    { 0x1801a228, "PMON_AXI_SET_A_UNIT_1_ID1_MASK", PMON_AXI_SET_A_UNIT_1_ID1_MASKr }, \
    { 0x1801a22c, "PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW", PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOWr }, \
    { 0x1801a230, "PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGH", PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGHr }, \
    { 0x1801a234, "PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW", PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOWr }, \
    { 0x1801a238, "PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGH", PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGHr }, \
    { 0x1801a23c, "PMON_AXI_SET_A_UNIT_1_RD_WR_FIFO_CTRL", PMON_AXI_SET_A_UNIT_1_RD_WR_FIFO_CTRLr }, \
    { 0x1801a240, "PMON_AXI_SET_A_UNIT_1_PMON_FORMAT", PMON_AXI_SET_A_UNIT_1_PMON_FORMATr }, \
    { 0x1801a244, "PMON_AXI_SET_A_UNIT_1_WR_CHANNEL_PENDING", PMON_AXI_SET_A_UNIT_1_WR_CHANNEL_PENDINGr }, \
    { 0x1801a248, "PMON_AXI_SET_A_UNIT_1_RD_CHANNEL_PENDING", PMON_AXI_SET_A_UNIT_1_RD_CHANNEL_PENDINGr }, \
    { 0x1801a24c, "PMON_AXI_SET_A_UNIT_1_BRESP_CHANNEL_PENDING", PMON_AXI_SET_A_UNIT_1_BRESP_CHANNEL_PENDINGr }, \
    { 0x1801a250, "PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRL", PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRLr }, \
    { 0x1801a254, "PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUT", PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUTr }, \
    { 0x1801a300, "PMON_AXI_SET_B_UNIT_0_CTRL", PMON_AXI_SET_B_UNIT_0_CTRLr }, \
    { 0x1801a304, "PMON_AXI_SET_B_UNIT_0_STATUS", PMON_AXI_SET_B_UNIT_0_STATUSr }, \
    { 0x1801a308, "PMON_AXI_SET_B_UNIT_0_MEASUREMENT_INTERVAL", PMON_AXI_SET_B_UNIT_0_MEASUREMENT_INTERVALr }, \
    { 0x1801a30c, "PMON_AXI_SET_B_UNIT_0_LOOP_COUNT", PMON_AXI_SET_B_UNIT_0_LOOP_COUNTr }, \
    { 0x1801a310, "PMON_AXI_SET_B_UNIT_0_IDLE_TIME", PMON_AXI_SET_B_UNIT_0_IDLE_TIMEr }, \
    { 0x1801a314, "PMON_AXI_SET_B_UNIT_0_START_ADDRESS", PMON_AXI_SET_B_UNIT_0_START_ADDRESSr }, \
    { 0x1801a318, "PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASK", PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASKr }, \
    { 0x1801a31c, "PMON_AXI_SET_B_UNIT_0_ID0", PMON_AXI_SET_B_UNIT_0_ID0r }, \
    { 0x1801a320, "PMON_AXI_SET_B_UNIT_0_ID0_MASK", PMON_AXI_SET_B_UNIT_0_ID0_MASKr }, \
    { 0x1801a324, "PMON_AXI_SET_B_UNIT_0_ID1", PMON_AXI_SET_B_UNIT_0_ID1r }, \
    { 0x1801a328, "PMON_AXI_SET_B_UNIT_0_ID1_MASK", PMON_AXI_SET_B_UNIT_0_ID1_MASKr }, \
    { 0x1801a32c, "PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW", PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOWr }, \
    { 0x1801a330, "PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGH", PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGHr }, \
    { 0x1801a334, "PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW", PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOWr }, \
    { 0x1801a338, "PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGH", PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGHr }, \
    { 0x1801a33c, "PMON_AXI_SET_B_UNIT_0_RD_WR_FIFO_CTRL", PMON_AXI_SET_B_UNIT_0_RD_WR_FIFO_CTRLr }, \
    { 0x1801a340, "PMON_AXI_SET_B_UNIT_0_PMON_FORMAT", PMON_AXI_SET_B_UNIT_0_PMON_FORMATr }, \
    { 0x1801a344, "PMON_AXI_SET_B_UNIT_0_WR_CHANNEL_PENDING", PMON_AXI_SET_B_UNIT_0_WR_CHANNEL_PENDINGr }, \
    { 0x1801a348, "PMON_AXI_SET_B_UNIT_0_RD_CHANNEL_PENDING", PMON_AXI_SET_B_UNIT_0_RD_CHANNEL_PENDINGr }, \
    { 0x1801a34c, "PMON_AXI_SET_B_UNIT_0_BRESP_CHANNEL_PENDING", PMON_AXI_SET_B_UNIT_0_BRESP_CHANNEL_PENDINGr }, \
    { 0x1801a350, "PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRL", PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRLr }, \
    { 0x1801a354, "PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUT", PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUTr }, \
    { 0x1801a400, "PMON_AXI_SET_B_UNIT_1_CTRL", PMON_AXI_SET_B_UNIT_1_CTRLr }, \
    { 0x1801a404, "PMON_AXI_SET_B_UNIT_1_STATUS", PMON_AXI_SET_B_UNIT_1_STATUSr }, \
    { 0x1801a408, "PMON_AXI_SET_B_UNIT_1_MEASUREMENT_INTERVAL", PMON_AXI_SET_B_UNIT_1_MEASUREMENT_INTERVALr }, \
    { 0x1801a40c, "PMON_AXI_SET_B_UNIT_1_LOOP_COUNT", PMON_AXI_SET_B_UNIT_1_LOOP_COUNTr }, \
    { 0x1801a410, "PMON_AXI_SET_B_UNIT_1_IDLE_TIME", PMON_AXI_SET_B_UNIT_1_IDLE_TIMEr }, \
    { 0x1801a414, "PMON_AXI_SET_B_UNIT_1_START_ADDRESS", PMON_AXI_SET_B_UNIT_1_START_ADDRESSr }, \
    { 0x1801a418, "PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASK", PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASKr }, \
    { 0x1801a41c, "PMON_AXI_SET_B_UNIT_1_ID0", PMON_AXI_SET_B_UNIT_1_ID0r }, \
    { 0x1801a420, "PMON_AXI_SET_B_UNIT_1_ID0_MASK", PMON_AXI_SET_B_UNIT_1_ID0_MASKr }, \
    { 0x1801a424, "PMON_AXI_SET_B_UNIT_1_ID1", PMON_AXI_SET_B_UNIT_1_ID1r }, \
    { 0x1801a428, "PMON_AXI_SET_B_UNIT_1_ID1_MASK", PMON_AXI_SET_B_UNIT_1_ID1_MASKr }, \
    { 0x1801a42c, "PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW", PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOWr }, \
    { 0x1801a430, "PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGH", PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGHr }, \
    { 0x1801a434, "PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW", PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOWr }, \
    { 0x1801a438, "PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGH", PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGHr }, \
    { 0x1801a43c, "PMON_AXI_SET_B_UNIT_1_RD_WR_FIFO_CTRL", PMON_AXI_SET_B_UNIT_1_RD_WR_FIFO_CTRLr }, \
    { 0x1801a440, "PMON_AXI_SET_B_UNIT_1_PMON_FORMAT", PMON_AXI_SET_B_UNIT_1_PMON_FORMATr }, \
    { 0x1801a444, "PMON_AXI_SET_B_UNIT_1_WR_CHANNEL_PENDING", PMON_AXI_SET_B_UNIT_1_WR_CHANNEL_PENDINGr }, \
    { 0x1801a448, "PMON_AXI_SET_B_UNIT_1_RD_CHANNEL_PENDING", PMON_AXI_SET_B_UNIT_1_RD_CHANNEL_PENDINGr }, \
    { 0x1801a44c, "PMON_AXI_SET_B_UNIT_1_BRESP_CHANNEL_PENDING", PMON_AXI_SET_B_UNIT_1_BRESP_CHANNEL_PENDINGr }, \
    { 0x1801a450, "PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRL", PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRLr }, \
    { 0x1801a45c, "PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUT", PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUTr }, \
    { 0x1801a460, "PMON_AXI_SET_A_UNIT_0_RDFIFO_ECC_ERR_LOG", PMON_AXI_SET_A_UNIT_0_RDFIFO_ECC_ERR_LOGr }, \
    { 0x1801a464, "PMON_AXI_SET_A_UNIT_0_WRFIFO_ECC_ERR_LOG", PMON_AXI_SET_A_UNIT_0_WRFIFO_ECC_ERR_LOGr }, \
    { 0x1801a468, "PMON_AXI_SET_A_UNIT_1_RDFIFO_ECC_ERR_LOG", PMON_AXI_SET_A_UNIT_1_RDFIFO_ECC_ERR_LOGr }, \
    { 0x1801a46c, "PMON_AXI_SET_A_UNIT_1_WRFIFO_ECC_ERR_LOG", PMON_AXI_SET_A_UNIT_1_WRFIFO_ECC_ERR_LOGr }, \
    { 0x1801a470, "PMON_AXI_SET_B_UNIT_0_RDFIFO_ECC_ERR_LOG", PMON_AXI_SET_B_UNIT_0_RDFIFO_ECC_ERR_LOGr }, \
    { 0x1801a474, "PMON_AXI_SET_B_UNIT_0_WRFIFO_ECC_ERR_LOG", PMON_AXI_SET_B_UNIT_0_WRFIFO_ECC_ERR_LOGr }, \
    { 0x1801a478, "PMON_AXI_SET_B_UNIT_1_RDFIFO_ECC_ERR_LOG", PMON_AXI_SET_B_UNIT_1_RDFIFO_ECC_ERR_LOGr }, \
    { 0x1801a47c, "PMON_AXI_SET_B_UNIT_1_WRFIFO_ECC_ERR_LOG", PMON_AXI_SET_B_UNIT_1_WRFIFO_ECC_ERR_LOGr }, \
    { 0x1801a480, "PMON_AXI_PMON_INTR_EN", PMON_AXI_PMON_INTR_ENr }, \
    { 0x1801a484, "PMON_AXI_PMON_INTR_STATUS", PMON_AXI_PMON_INTR_STATUSr }, \
    { 0x1801a488, "PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER", PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1801a48c, "PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER", PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1801a490, "PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER", PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1801a494, "PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER", PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1801a498, "PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER", PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1801a49c, "PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER", PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1801a4a0, "PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER", PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1801a4a4, "PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER", PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1801a4a8, "PMON_AXI_SET_A_UNIT_0_START_ADDRESS_UPPER", PMON_AXI_SET_A_UNIT_0_START_ADDRESS_UPPERr }, \
    { 0x1801a4ac, "PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASK_UPPER", PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASK_UPPERr }, \
    { 0x1801a4b0, "PMON_AXI_SET_A_UNIT_1_START_ADDRESS_UPPER", PMON_AXI_SET_A_UNIT_1_START_ADDRESS_UPPERr }, \
    { 0x1801a4b4, "PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASK_UPPER", PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASK_UPPERr }, \
    { 0x1801a4b8, "PMON_AXI_SET_B_UNIT_0_START_ADDRESS_UPPER", PMON_AXI_SET_B_UNIT_0_START_ADDRESS_UPPERr }, \
    { 0x1801a4bc, "PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASK_UPPER", PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASK_UPPERr }, \
    { 0x1801a4c0, "PMON_AXI_SET_B_UNIT_1_START_ADDRESS_UPPER", PMON_AXI_SET_B_UNIT_1_START_ADDRESS_UPPERr }, \
    { 0x1801a4c4, "PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASK_UPPER", PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASK_UPPERr }, \
    { 0x1801a4c8, "PMON_AXI_PMON_DEBUG_CONTROL", PMON_AXI_PMON_DEBUG_CONTROLr }, \
    { 0x1801a4cc, "PMON_AXI_PMON_DEBUG_STATUS", PMON_AXI_PMON_DEBUG_STATUSr }, \
    { 0x18020000, "DMAC_PL330_DS", DMAC_PL330_DSr }, \
    { 0x18020004, "DMAC_PL330_DPC", DMAC_PL330_DPCr }, \
    { 0x18020020, "DMAC_PL330_INTEN", DMAC_PL330_INTENr }, \
    { 0x18020024, "DMAC_PL330_INT_EVENT_RIS", DMAC_PL330_INT_EVENT_RISr }, \
    { 0x18020028, "DMAC_PL330_INTSTATUS", DMAC_PL330_INTSTATUSr }, \
    { 0x1802002c, "DMAC_PL330_INTCLR", DMAC_PL330_INTCLRr }, \
    { 0x18020030, "DMAC_PL330_FSM", DMAC_PL330_FSMr }, \
    { 0x18020034, "DMAC_PL330_FSC", DMAC_PL330_FSCr }, \
    { 0x18020038, "DMAC_PL330_FTM", DMAC_PL330_FTMr }, \
    { 0x18020040, "DMAC_PL330_FTC0", DMAC_PL330_FTC0r }, \
    { 0x18020044, "DMAC_PL330_FTC1", DMAC_PL330_FTC1r }, \
    { 0x18020048, "DMAC_PL330_FTC2", DMAC_PL330_FTC2r }, \
    { 0x1802004c, "DMAC_PL330_FTC3", DMAC_PL330_FTC3r }, \
    { 0x18020050, "DMAC_PL330_FTC4", DMAC_PL330_FTC4r }, \
    { 0x18020054, "DMAC_PL330_FTC5", DMAC_PL330_FTC5r }, \
    { 0x18020058, "DMAC_PL330_FTC6", DMAC_PL330_FTC6r }, \
    { 0x1802005c, "DMAC_PL330_FTC7", DMAC_PL330_FTC7r }, \
    { 0x18020100, "DMAC_PL330_CS0", DMAC_PL330_CS0r }, \
    { 0x18020104, "DMAC_PL330_CPC0", DMAC_PL330_CPC0r }, \
    { 0x18020108, "DMAC_PL330_CS1", DMAC_PL330_CS1r }, \
    { 0x1802010c, "DMAC_PL330_CPC1", DMAC_PL330_CPC1r }, \
    { 0x18020110, "DMAC_PL330_CS2", DMAC_PL330_CS2r }, \
    { 0x18020114, "DMAC_PL330_CPC2", DMAC_PL330_CPC2r }, \
    { 0x18020118, "DMAC_PL330_CS3", DMAC_PL330_CS3r }, \
    { 0x1802011c, "DMAC_PL330_CPC3", DMAC_PL330_CPC3r }, \
    { 0x18020120, "DMAC_PL330_CS4", DMAC_PL330_CS4r }, \
    { 0x18020124, "DMAC_PL330_CPC4", DMAC_PL330_CPC4r }, \
    { 0x18020128, "DMAC_PL330_CS5", DMAC_PL330_CS5r }, \
    { 0x1802012c, "DMAC_PL330_CPC5", DMAC_PL330_CPC5r }, \
    { 0x18020130, "DMAC_PL330_CS6", DMAC_PL330_CS6r }, \
    { 0x18020134, "DMAC_PL330_CPC6", DMAC_PL330_CPC6r }, \
    { 0x18020138, "DMAC_PL330_CS7", DMAC_PL330_CS7r }, \
    { 0x1802013c, "DMAC_PL330_CPC7", DMAC_PL330_CPC7r }, \
    { 0x18020400, "DMAC_PL330_SA_0", DMAC_PL330_SA_0r }, \
    { 0x18020404, "DMAC_PL330_DA_0", DMAC_PL330_DA_0r }, \
    { 0x18020408, "DMAC_PL330_CC_0", DMAC_PL330_CC_0r }, \
    { 0x1802040c, "DMAC_PL330_LC0_0", DMAC_PL330_LC0_0r }, \
    { 0x18020410, "DMAC_PL330_LC1_0", DMAC_PL330_LC1_0r }, \
    { 0x18020420, "DMAC_PL330_SA_1", DMAC_PL330_SA_1r }, \
    { 0x18020424, "DMAC_PL330_DA_1", DMAC_PL330_DA_1r }, \
    { 0x18020428, "DMAC_PL330_CC_1", DMAC_PL330_CC_1r }, \
    { 0x1802042c, "DMAC_PL330_LC0_1", DMAC_PL330_LC0_1r }, \
    { 0x18020430, "DMAC_PL330_LC1_1", DMAC_PL330_LC1_1r }, \
    { 0x18020440, "DMAC_PL330_SA_2", DMAC_PL330_SA_2r }, \
    { 0x18020444, "DMAC_PL330_DA_2", DMAC_PL330_DA_2r }, \
    { 0x18020448, "DMAC_PL330_CC_2", DMAC_PL330_CC_2r }, \
    { 0x1802044c, "DMAC_PL330_LC0_2", DMAC_PL330_LC0_2r }, \
    { 0x18020450, "DMAC_PL330_LC1_2", DMAC_PL330_LC1_2r }, \
    { 0x18020460, "DMAC_PL330_SA_3", DMAC_PL330_SA_3r }, \
    { 0x18020464, "DMAC_PL330_DA_3", DMAC_PL330_DA_3r }, \
    { 0x18020468, "DMAC_PL330_CC_3", DMAC_PL330_CC_3r }, \
    { 0x1802046c, "DMAC_PL330_LC0_3", DMAC_PL330_LC0_3r }, \
    { 0x18020470, "DMAC_PL330_LC1_3", DMAC_PL330_LC1_3r }, \
    { 0x18020480, "DMAC_PL330_SA_4", DMAC_PL330_SA_4r }, \
    { 0x18020484, "DMAC_PL330_DA_4", DMAC_PL330_DA_4r }, \
    { 0x18020488, "DMAC_PL330_CC_4", DMAC_PL330_CC_4r }, \
    { 0x1802048c, "DMAC_PL330_LC0_4", DMAC_PL330_LC0_4r }, \
    { 0x18020490, "DMAC_PL330_LC1_4", DMAC_PL330_LC1_4r }, \
    { 0x180204a0, "DMAC_PL330_SA_5", DMAC_PL330_SA_5r }, \
    { 0x180204a4, "DMAC_PL330_DA_5", DMAC_PL330_DA_5r }, \
    { 0x180204a8, "DMAC_PL330_CC_5", DMAC_PL330_CC_5r }, \
    { 0x180204ac, "DMAC_PL330_LC0_5", DMAC_PL330_LC0_5r }, \
    { 0x180204b0, "DMAC_PL330_LC1_5", DMAC_PL330_LC1_5r }, \
    { 0x180204c0, "DMAC_PL330_SA_6", DMAC_PL330_SA_6r }, \
    { 0x180204c4, "DMAC_PL330_DA_6", DMAC_PL330_DA_6r }, \
    { 0x180204c8, "DMAC_PL330_CC_6", DMAC_PL330_CC_6r }, \
    { 0x180204cc, "DMAC_PL330_LC0_6", DMAC_PL330_LC0_6r }, \
    { 0x180204d0, "DMAC_PL330_LC1_6", DMAC_PL330_LC1_6r }, \
    { 0x180204e0, "DMAC_PL330_SA_7", DMAC_PL330_SA_7r }, \
    { 0x180204e4, "DMAC_PL330_DA_7", DMAC_PL330_DA_7r }, \
    { 0x180204e8, "DMAC_PL330_CC_7", DMAC_PL330_CC_7r }, \
    { 0x180204ec, "DMAC_PL330_LC0_7", DMAC_PL330_LC0_7r }, \
    { 0x180204f0, "DMAC_PL330_LC1_7", DMAC_PL330_LC1_7r }, \
    { 0x18020d00, "DMAC_PL330_DBGSTATUS", DMAC_PL330_DBGSTATUSr }, \
    { 0x18020d04, "DMAC_PL330_DBGCMD", DMAC_PL330_DBGCMDr }, \
    { 0x18020d08, "DMAC_PL330_DBGINST0", DMAC_PL330_DBGINST0r }, \
    { 0x18020d0c, "DMAC_PL330_DBGINST1", DMAC_PL330_DBGINST1r }, \
    { 0x18020e00, "DMAC_PL330_CR0", DMAC_PL330_CR0r }, \
    { 0x18020e04, "DMAC_PL330_CR1", DMAC_PL330_CR1r }, \
    { 0x18020e08, "DMAC_PL330_CR2", DMAC_PL330_CR2r }, \
    { 0x18020e0c, "DMAC_PL330_CR3", DMAC_PL330_CR3r }, \
    { 0x18020e10, "DMAC_PL330_CR4", DMAC_PL330_CR4r }, \
    { 0x18020e14, "DMAC_PL330_CRDN", DMAC_PL330_CRDNr }, \
    { 0x18020e80, "DMAC_PL330_WD", DMAC_PL330_WDr }, \
    { 0x18021000, "QSPI_BSPI_REGISTERS_REVISION_ID", QSPI_BSPI_REGISTERS_REVISION_IDr }, \
    { 0x18021004, "QSPI_BSPI_REGISTERS_SCRATCH", QSPI_BSPI_REGISTERS_SCRATCHr }, \
    { 0x18021008, "QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL", QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr }, \
    { 0x1802100c, "QSPI_BSPI_REGISTERS_BUSY_STATUS", QSPI_BSPI_REGISTERS_BUSY_STATUSr }, \
    { 0x18021010, "QSPI_BSPI_REGISTERS_INTR_STATUS", QSPI_BSPI_REGISTERS_INTR_STATUSr }, \
    { 0x18021014, "QSPI_BSPI_REGISTERS_B0_STATUS", QSPI_BSPI_REGISTERS_B0_STATUSr }, \
    { 0x18021018, "QSPI_BSPI_REGISTERS_B0_CTRL", QSPI_BSPI_REGISTERS_B0_CTRLr }, \
    { 0x1802101c, "QSPI_BSPI_REGISTERS_B1_STATUS", QSPI_BSPI_REGISTERS_B1_STATUSr }, \
    { 0x18021020, "QSPI_BSPI_REGISTERS_B1_CTRL", QSPI_BSPI_REGISTERS_B1_CTRLr }, \
    { 0x18021024, "QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL", QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr }, \
    { 0x18021028, "QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE", QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr }, \
    { 0x1802102c, "QSPI_BSPI_REGISTERS_BITS_PER_CYCLE", QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr }, \
    { 0x18021030, "QSPI_BSPI_REGISTERS_BITS_PER_PHASE", QSPI_BSPI_REGISTERS_BITS_PER_PHASEr }, \
    { 0x18021034, "QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE", QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr }, \
    { 0x18021038, "QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE", QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr }, \
    { 0x1802103c, "QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE", QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr }, \
    { 0x18021040, "QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE", QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr }, \
    { 0x18021044, "QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE", QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr }, \
    { 0x18021048, "QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR", QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr }, \
    { 0x1802104c, "QSPI_BSPI_REGISTERS_BSPI_PIO_DATA", QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr }, \
    { 0x18021100, "QSPI_RAF_START_ADDR", QSPI_RAF_START_ADDRr }, \
    { 0x18021104, "QSPI_RAF_NUM_WORDS", QSPI_RAF_NUM_WORDSr }, \
    { 0x18021108, "QSPI_RAF_CTRL", QSPI_RAF_CTRLr }, \
    { 0x1802110c, "QSPI_RAF_FULLNESS", QSPI_RAF_FULLNESSr }, \
    { 0x18021110, "QSPI_RAF_WATERMARK", QSPI_RAF_WATERMARKr }, \
    { 0x18021114, "QSPI_RAF_STATUS", QSPI_RAF_STATUSr }, \
    { 0x18021118, "QSPI_RAF_READ_DATA", QSPI_RAF_READ_DATAr }, \
    { 0x1802111c, "QSPI_RAF_WORD_CNT", QSPI_RAF_WORD_CNTr }, \
    { 0x18021120, "QSPI_RAF_CURR_ADDR", QSPI_RAF_CURR_ADDRr }, \
    { 0x18021124, "QSPI_RAF_ECC_LOG", QSPI_RAF_ECC_LOGr }, \
    { 0x18021200, "QSPI_MSPI_SPCR0_LSB", QSPI_MSPI_SPCR0_LSBr }, \
    { 0x18021204, "QSPI_MSPI_SPCR0_MSB", QSPI_MSPI_SPCR0_MSBr }, \
    { 0x18021208, "QSPI_MSPI_SPCR1_LSB", QSPI_MSPI_SPCR1_LSBr }, \
    { 0x1802120c, "QSPI_MSPI_SPCR1_MSB", QSPI_MSPI_SPCR1_MSBr }, \
    { 0x18021210, "QSPI_MSPI_NEWQP", QSPI_MSPI_NEWQPr }, \
    { 0x18021214, "QSPI_MSPI_ENDQP", QSPI_MSPI_ENDQPr }, \
    { 0x18021218, "QSPI_MSPI_SPCR2", QSPI_MSPI_SPCR2r }, \
    { 0x18021220, "QSPI_MSPI_MSPI_STATUS", QSPI_MSPI_MSPI_STATUSr }, \
    { 0x18021224, "QSPI_MSPI_CPTQP", QSPI_MSPI_CPTQPr }, \
    { 0x18021240, "QSPI_MSPI_TXRAM00", QSPI_MSPI_TXRAM00r }, \
    { 0x18021244, "QSPI_MSPI_TXRAM01", QSPI_MSPI_TXRAM01r }, \
    { 0x18021248, "QSPI_MSPI_TXRAM02", QSPI_MSPI_TXRAM02r }, \
    { 0x1802124c, "QSPI_MSPI_TXRAM03", QSPI_MSPI_TXRAM03r }, \
    { 0x18021250, "QSPI_MSPI_TXRAM04", QSPI_MSPI_TXRAM04r }, \
    { 0x18021254, "QSPI_MSPI_TXRAM05", QSPI_MSPI_TXRAM05r }, \
    { 0x18021258, "QSPI_MSPI_TXRAM06", QSPI_MSPI_TXRAM06r }, \
    { 0x1802125c, "QSPI_MSPI_TXRAM07", QSPI_MSPI_TXRAM07r }, \
    { 0x18021260, "QSPI_MSPI_TXRAM08", QSPI_MSPI_TXRAM08r }, \
    { 0x18021264, "QSPI_MSPI_TXRAM09", QSPI_MSPI_TXRAM09r }, \
    { 0x18021268, "QSPI_MSPI_TXRAM10", QSPI_MSPI_TXRAM10r }, \
    { 0x1802126c, "QSPI_MSPI_TXRAM11", QSPI_MSPI_TXRAM11r }, \
    { 0x18021270, "QSPI_MSPI_TXRAM12", QSPI_MSPI_TXRAM12r }, \
    { 0x18021274, "QSPI_MSPI_TXRAM13", QSPI_MSPI_TXRAM13r }, \
    { 0x18021278, "QSPI_MSPI_TXRAM14", QSPI_MSPI_TXRAM14r }, \
    { 0x1802127c, "QSPI_MSPI_TXRAM15", QSPI_MSPI_TXRAM15r }, \
    { 0x18021280, "QSPI_MSPI_TXRAM16", QSPI_MSPI_TXRAM16r }, \
    { 0x18021284, "QSPI_MSPI_TXRAM17", QSPI_MSPI_TXRAM17r }, \
    { 0x18021288, "QSPI_MSPI_TXRAM18", QSPI_MSPI_TXRAM18r }, \
    { 0x1802128c, "QSPI_MSPI_TXRAM19", QSPI_MSPI_TXRAM19r }, \
    { 0x18021290, "QSPI_MSPI_TXRAM20", QSPI_MSPI_TXRAM20r }, \
    { 0x18021294, "QSPI_MSPI_TXRAM21", QSPI_MSPI_TXRAM21r }, \
    { 0x18021298, "QSPI_MSPI_TXRAM22", QSPI_MSPI_TXRAM22r }, \
    { 0x1802129c, "QSPI_MSPI_TXRAM23", QSPI_MSPI_TXRAM23r }, \
    { 0x180212a0, "QSPI_MSPI_TXRAM24", QSPI_MSPI_TXRAM24r }, \
    { 0x180212a4, "QSPI_MSPI_TXRAM25", QSPI_MSPI_TXRAM25r }, \
    { 0x180212a8, "QSPI_MSPI_TXRAM26", QSPI_MSPI_TXRAM26r }, \
    { 0x180212ac, "QSPI_MSPI_TXRAM27", QSPI_MSPI_TXRAM27r }, \
    { 0x180212b0, "QSPI_MSPI_TXRAM28", QSPI_MSPI_TXRAM28r }, \
    { 0x180212b4, "QSPI_MSPI_TXRAM29", QSPI_MSPI_TXRAM29r }, \
    { 0x180212b8, "QSPI_MSPI_TXRAM30", QSPI_MSPI_TXRAM30r }, \
    { 0x180212bc, "QSPI_MSPI_TXRAM31", QSPI_MSPI_TXRAM31r }, \
    { 0x180212c0, "QSPI_MSPI_RXRAM00", QSPI_MSPI_RXRAM00r }, \
    { 0x180212c4, "QSPI_MSPI_RXRAM01", QSPI_MSPI_RXRAM01r }, \
    { 0x180212c8, "QSPI_MSPI_RXRAM02", QSPI_MSPI_RXRAM02r }, \
    { 0x180212cc, "QSPI_MSPI_RXRAM03", QSPI_MSPI_RXRAM03r }, \
    { 0x180212d0, "QSPI_MSPI_RXRAM04", QSPI_MSPI_RXRAM04r }, \
    { 0x180212d4, "QSPI_MSPI_RXRAM05", QSPI_MSPI_RXRAM05r }, \
    { 0x180212d8, "QSPI_MSPI_RXRAM06", QSPI_MSPI_RXRAM06r }, \
    { 0x180212dc, "QSPI_MSPI_RXRAM07", QSPI_MSPI_RXRAM07r }, \
    { 0x180212e0, "QSPI_MSPI_RXRAM08", QSPI_MSPI_RXRAM08r }, \
    { 0x180212e4, "QSPI_MSPI_RXRAM09", QSPI_MSPI_RXRAM09r }, \
    { 0x180212e8, "QSPI_MSPI_RXRAM10", QSPI_MSPI_RXRAM10r }, \
    { 0x180212ec, "QSPI_MSPI_RXRAM11", QSPI_MSPI_RXRAM11r }, \
    { 0x180212f0, "QSPI_MSPI_RXRAM12", QSPI_MSPI_RXRAM12r }, \
    { 0x180212f4, "QSPI_MSPI_RXRAM13", QSPI_MSPI_RXRAM13r }, \
    { 0x180212f8, "QSPI_MSPI_RXRAM14", QSPI_MSPI_RXRAM14r }, \
    { 0x180212fc, "QSPI_MSPI_RXRAM15", QSPI_MSPI_RXRAM15r }, \
    { 0x18021300, "QSPI_MSPI_RXRAM16", QSPI_MSPI_RXRAM16r }, \
    { 0x18021304, "QSPI_MSPI_RXRAM17", QSPI_MSPI_RXRAM17r }, \
    { 0x18021308, "QSPI_MSPI_RXRAM18", QSPI_MSPI_RXRAM18r }, \
    { 0x1802130c, "QSPI_MSPI_RXRAM19", QSPI_MSPI_RXRAM19r }, \
    { 0x18021310, "QSPI_MSPI_RXRAM20", QSPI_MSPI_RXRAM20r }, \
    { 0x18021314, "QSPI_MSPI_RXRAM21", QSPI_MSPI_RXRAM21r }, \
    { 0x18021318, "QSPI_MSPI_RXRAM22", QSPI_MSPI_RXRAM22r }, \
    { 0x1802131c, "QSPI_MSPI_RXRAM23", QSPI_MSPI_RXRAM23r }, \
    { 0x18021320, "QSPI_MSPI_RXRAM24", QSPI_MSPI_RXRAM24r }, \
    { 0x18021324, "QSPI_MSPI_RXRAM25", QSPI_MSPI_RXRAM25r }, \
    { 0x18021328, "QSPI_MSPI_RXRAM26", QSPI_MSPI_RXRAM26r }, \
    { 0x1802132c, "QSPI_MSPI_RXRAM27", QSPI_MSPI_RXRAM27r }, \
    { 0x18021330, "QSPI_MSPI_RXRAM28", QSPI_MSPI_RXRAM28r }, \
    { 0x18021334, "QSPI_MSPI_RXRAM29", QSPI_MSPI_RXRAM29r }, \
    { 0x18021338, "QSPI_MSPI_RXRAM30", QSPI_MSPI_RXRAM30r }, \
    { 0x1802133c, "QSPI_MSPI_RXRAM31", QSPI_MSPI_RXRAM31r }, \
    { 0x18021340, "QSPI_MSPI_CDRAM00", QSPI_MSPI_CDRAM00r }, \
    { 0x18021344, "QSPI_MSPI_CDRAM01", QSPI_MSPI_CDRAM01r }, \
    { 0x18021348, "QSPI_MSPI_CDRAM02", QSPI_MSPI_CDRAM02r }, \
    { 0x1802134c, "QSPI_MSPI_CDRAM03", QSPI_MSPI_CDRAM03r }, \
    { 0x18021350, "QSPI_MSPI_CDRAM04", QSPI_MSPI_CDRAM04r }, \
    { 0x18021354, "QSPI_MSPI_CDRAM05", QSPI_MSPI_CDRAM05r }, \
    { 0x18021358, "QSPI_MSPI_CDRAM06", QSPI_MSPI_CDRAM06r }, \
    { 0x1802135c, "QSPI_MSPI_CDRAM07", QSPI_MSPI_CDRAM07r }, \
    { 0x18021360, "QSPI_MSPI_CDRAM08", QSPI_MSPI_CDRAM08r }, \
    { 0x18021364, "QSPI_MSPI_CDRAM09", QSPI_MSPI_CDRAM09r }, \
    { 0x18021368, "QSPI_MSPI_CDRAM10", QSPI_MSPI_CDRAM10r }, \
    { 0x1802136c, "QSPI_MSPI_CDRAM11", QSPI_MSPI_CDRAM11r }, \
    { 0x18021370, "QSPI_MSPI_CDRAM12", QSPI_MSPI_CDRAM12r }, \
    { 0x18021374, "QSPI_MSPI_CDRAM13", QSPI_MSPI_CDRAM13r }, \
    { 0x18021378, "QSPI_MSPI_CDRAM14", QSPI_MSPI_CDRAM14r }, \
    { 0x1802137c, "QSPI_MSPI_CDRAM15", QSPI_MSPI_CDRAM15r }, \
    { 0x18021380, "QSPI_MSPI_WRITE_LOCK", QSPI_MSPI_WRITE_LOCKr }, \
    { 0x18021384, "QSPI_MSPI_DISABLE_FLUSH_GEN", QSPI_MSPI_DISABLE_FLUSH_GENr }, \
    { 0x180213a0, "QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED", QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr }, \
    { 0x180213a4, "QSPI_RAF_INTERRUPT_LR_TRUNCATED", QSPI_RAF_INTERRUPT_LR_TRUNCATEDr }, \
    { 0x180213a8, "QSPI_RAF_INTERRUPT_LR_IMPATIENT", QSPI_RAF_INTERRUPT_LR_IMPATIENTr }, \
    { 0x180213ac, "QSPI_RAF_INTERRUPT_LR_SESSION_DONE", QSPI_RAF_INTERRUPT_LR_SESSION_DONEr }, \
    { 0x180213b0, "QSPI_RAF_INTERRUPT_LR_OVERREAD", QSPI_RAF_INTERRUPT_LR_OVERREADr }, \
    { 0x180213b4, "QSPI_MSPI_INTERRUPT_MSPI_DONE", QSPI_MSPI_INTERRUPT_MSPI_DONEr }, \
    { 0x180213b8, "QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE", QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr }, \
    { 0x180213bc, "QSPI_RAF_INTERRUPT_ECC_2B_UNCORRECTABLE_ERR_DETECTED", QSPI_RAF_INTERRUPT_ECC_2B_UNCORRECTABLE_ERR_DETECTEDr }, \
    { 0x18023000, "PMON_AXI1_PERFORMANCE_MONITOR_RESET_CONTROL", PMON_AXI1_PERFORMANCE_MONITOR_RESET_CONTROLr }, \
    { 0x18023004, "PMON_AXI1_GLOBAL_TRIGGER_ENABLE", PMON_AXI1_GLOBAL_TRIGGER_ENABLEr }, \
    { 0x18023008, "PMON_AXI1_GLOBAL_TRIGGER", PMON_AXI1_GLOBAL_TRIGGERr }, \
    { 0x1802300c, "PMON_AXI1_PERFORMANCE_MONITOR_MEMORY_CONTROL", PMON_AXI1_PERFORMANCE_MONITOR_MEMORY_CONTROLr }, \
    { 0x18023100, "PMON_AXI1_SET_A_UNIT_0_CTRL", PMON_AXI1_SET_A_UNIT_0_CTRLr }, \
    { 0x18023104, "PMON_AXI1_SET_A_UNIT_0_STATUS", PMON_AXI1_SET_A_UNIT_0_STATUSr }, \
    { 0x18023108, "PMON_AXI1_SET_A_UNIT_0_MEASUREMENT_INTERVAL", PMON_AXI1_SET_A_UNIT_0_MEASUREMENT_INTERVALr }, \
    { 0x1802310c, "PMON_AXI1_SET_A_UNIT_0_LOOP_COUNT", PMON_AXI1_SET_A_UNIT_0_LOOP_COUNTr }, \
    { 0x18023110, "PMON_AXI1_SET_A_UNIT_0_IDLE_TIME", PMON_AXI1_SET_A_UNIT_0_IDLE_TIMEr }, \
    { 0x18023114, "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS", PMON_AXI1_SET_A_UNIT_0_START_ADDRESSr }, \
    { 0x18023118, "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASK", PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASKr }, \
    { 0x1802311c, "PMON_AXI1_SET_A_UNIT_0_ID0", PMON_AXI1_SET_A_UNIT_0_ID0r }, \
    { 0x18023120, "PMON_AXI1_SET_A_UNIT_0_ID0_MASK", PMON_AXI1_SET_A_UNIT_0_ID0_MASKr }, \
    { 0x18023124, "PMON_AXI1_SET_A_UNIT_0_ID1", PMON_AXI1_SET_A_UNIT_0_ID1r }, \
    { 0x18023128, "PMON_AXI1_SET_A_UNIT_0_ID1_MASK", PMON_AXI1_SET_A_UNIT_0_ID1_MASKr }, \
    { 0x1802312c, "PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW", PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOWr }, \
    { 0x18023130, "PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGH", PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGHr }, \
    { 0x18023134, "PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW", PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOWr }, \
    { 0x18023138, "PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGH", PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGHr }, \
    { 0x1802313c, "PMON_AXI1_SET_A_UNIT_0_RD_WR_FIFO_CTRL", PMON_AXI1_SET_A_UNIT_0_RD_WR_FIFO_CTRLr }, \
    { 0x18023140, "PMON_AXI1_SET_A_UNIT_0_PMON_FORMAT", PMON_AXI1_SET_A_UNIT_0_PMON_FORMATr }, \
    { 0x18023144, "PMON_AXI1_SET_A_UNIT_0_WR_CHANNEL_PENDING", PMON_AXI1_SET_A_UNIT_0_WR_CHANNEL_PENDINGr }, \
    { 0x18023148, "PMON_AXI1_SET_A_UNIT_0_RD_CHANNEL_PENDING", PMON_AXI1_SET_A_UNIT_0_RD_CHANNEL_PENDINGr }, \
    { 0x1802314c, "PMON_AXI1_SET_A_UNIT_0_BRESP_CHANNEL_PENDING", PMON_AXI1_SET_A_UNIT_0_BRESP_CHANNEL_PENDINGr }, \
    { 0x18023150, "PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRL", PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRLr }, \
    { 0x18023154, "PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUT", PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUTr }, \
    { 0x18023200, "PMON_AXI1_SET_A_UNIT_1_CTRL", PMON_AXI1_SET_A_UNIT_1_CTRLr }, \
    { 0x18023204, "PMON_AXI1_SET_A_UNIT_1_STATUS", PMON_AXI1_SET_A_UNIT_1_STATUSr }, \
    { 0x18023208, "PMON_AXI1_SET_A_UNIT_1_MEASUREMENT_INTERVAL", PMON_AXI1_SET_A_UNIT_1_MEASUREMENT_INTERVALr }, \
    { 0x1802320c, "PMON_AXI1_SET_A_UNIT_1_LOOP_COUNT", PMON_AXI1_SET_A_UNIT_1_LOOP_COUNTr }, \
    { 0x18023210, "PMON_AXI1_SET_A_UNIT_1_IDLE_TIME", PMON_AXI1_SET_A_UNIT_1_IDLE_TIMEr }, \
    { 0x18023214, "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS", PMON_AXI1_SET_A_UNIT_1_START_ADDRESSr }, \
    { 0x18023218, "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASK", PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASKr }, \
    { 0x1802321c, "PMON_AXI1_SET_A_UNIT_1_ID0", PMON_AXI1_SET_A_UNIT_1_ID0r }, \
    { 0x18023220, "PMON_AXI1_SET_A_UNIT_1_ID0_MASK", PMON_AXI1_SET_A_UNIT_1_ID0_MASKr }, \
    { 0x18023224, "PMON_AXI1_SET_A_UNIT_1_ID1", PMON_AXI1_SET_A_UNIT_1_ID1r }, \
    { 0x18023228, "PMON_AXI1_SET_A_UNIT_1_ID1_MASK", PMON_AXI1_SET_A_UNIT_1_ID1_MASKr }, \
    { 0x1802322c, "PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW", PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOWr }, \
    { 0x18023230, "PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGH", PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGHr }, \
    { 0x18023234, "PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW", PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOWr }, \
    { 0x18023238, "PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGH", PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGHr }, \
    { 0x1802323c, "PMON_AXI1_SET_A_UNIT_1_RD_WR_FIFO_CTRL", PMON_AXI1_SET_A_UNIT_1_RD_WR_FIFO_CTRLr }, \
    { 0x18023240, "PMON_AXI1_SET_A_UNIT_1_PMON_FORMAT", PMON_AXI1_SET_A_UNIT_1_PMON_FORMATr }, \
    { 0x18023244, "PMON_AXI1_SET_A_UNIT_1_WR_CHANNEL_PENDING", PMON_AXI1_SET_A_UNIT_1_WR_CHANNEL_PENDINGr }, \
    { 0x18023248, "PMON_AXI1_SET_A_UNIT_1_RD_CHANNEL_PENDING", PMON_AXI1_SET_A_UNIT_1_RD_CHANNEL_PENDINGr }, \
    { 0x1802324c, "PMON_AXI1_SET_A_UNIT_1_BRESP_CHANNEL_PENDING", PMON_AXI1_SET_A_UNIT_1_BRESP_CHANNEL_PENDINGr }, \
    { 0x18023250, "PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRL", PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRLr }, \
    { 0x18023254, "PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUT", PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUTr }, \
    { 0x18023300, "PMON_AXI1_SET_B_UNIT_0_CTRL", PMON_AXI1_SET_B_UNIT_0_CTRLr }, \
    { 0x18023304, "PMON_AXI1_SET_B_UNIT_0_STATUS", PMON_AXI1_SET_B_UNIT_0_STATUSr }, \
    { 0x18023308, "PMON_AXI1_SET_B_UNIT_0_MEASUREMENT_INTERVAL", PMON_AXI1_SET_B_UNIT_0_MEASUREMENT_INTERVALr }, \
    { 0x1802330c, "PMON_AXI1_SET_B_UNIT_0_LOOP_COUNT", PMON_AXI1_SET_B_UNIT_0_LOOP_COUNTr }, \
    { 0x18023310, "PMON_AXI1_SET_B_UNIT_0_IDLE_TIME", PMON_AXI1_SET_B_UNIT_0_IDLE_TIMEr }, \
    { 0x18023314, "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS", PMON_AXI1_SET_B_UNIT_0_START_ADDRESSr }, \
    { 0x18023318, "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASK", PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASKr }, \
    { 0x1802331c, "PMON_AXI1_SET_B_UNIT_0_ID0", PMON_AXI1_SET_B_UNIT_0_ID0r }, \
    { 0x18023320, "PMON_AXI1_SET_B_UNIT_0_ID0_MASK", PMON_AXI1_SET_B_UNIT_0_ID0_MASKr }, \
    { 0x18023324, "PMON_AXI1_SET_B_UNIT_0_ID1", PMON_AXI1_SET_B_UNIT_0_ID1r }, \
    { 0x18023328, "PMON_AXI1_SET_B_UNIT_0_ID1_MASK", PMON_AXI1_SET_B_UNIT_0_ID1_MASKr }, \
    { 0x1802332c, "PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW", PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOWr }, \
    { 0x18023330, "PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGH", PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGHr }, \
    { 0x18023334, "PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW", PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOWr }, \
    { 0x18023338, "PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGH", PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGHr }, \
    { 0x1802333c, "PMON_AXI1_SET_B_UNIT_0_RD_WR_FIFO_CTRL", PMON_AXI1_SET_B_UNIT_0_RD_WR_FIFO_CTRLr }, \
    { 0x18023340, "PMON_AXI1_SET_B_UNIT_0_PMON_FORMAT", PMON_AXI1_SET_B_UNIT_0_PMON_FORMATr }, \
    { 0x18023344, "PMON_AXI1_SET_B_UNIT_0_WR_CHANNEL_PENDING", PMON_AXI1_SET_B_UNIT_0_WR_CHANNEL_PENDINGr }, \
    { 0x18023348, "PMON_AXI1_SET_B_UNIT_0_RD_CHANNEL_PENDING", PMON_AXI1_SET_B_UNIT_0_RD_CHANNEL_PENDINGr }, \
    { 0x1802334c, "PMON_AXI1_SET_B_UNIT_0_BRESP_CHANNEL_PENDING", PMON_AXI1_SET_B_UNIT_0_BRESP_CHANNEL_PENDINGr }, \
    { 0x18023350, "PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRL", PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRLr }, \
    { 0x18023354, "PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUT", PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUTr }, \
    { 0x18023400, "PMON_AXI1_SET_B_UNIT_1_CTRL", PMON_AXI1_SET_B_UNIT_1_CTRLr }, \
    { 0x18023404, "PMON_AXI1_SET_B_UNIT_1_STATUS", PMON_AXI1_SET_B_UNIT_1_STATUSr }, \
    { 0x18023408, "PMON_AXI1_SET_B_UNIT_1_MEASUREMENT_INTERVAL", PMON_AXI1_SET_B_UNIT_1_MEASUREMENT_INTERVALr }, \
    { 0x1802340c, "PMON_AXI1_SET_B_UNIT_1_LOOP_COUNT", PMON_AXI1_SET_B_UNIT_1_LOOP_COUNTr }, \
    { 0x18023410, "PMON_AXI1_SET_B_UNIT_1_IDLE_TIME", PMON_AXI1_SET_B_UNIT_1_IDLE_TIMEr }, \
    { 0x18023414, "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS", PMON_AXI1_SET_B_UNIT_1_START_ADDRESSr }, \
    { 0x18023418, "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASK", PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASKr }, \
    { 0x1802341c, "PMON_AXI1_SET_B_UNIT_1_ID0", PMON_AXI1_SET_B_UNIT_1_ID0r }, \
    { 0x18023420, "PMON_AXI1_SET_B_UNIT_1_ID0_MASK", PMON_AXI1_SET_B_UNIT_1_ID0_MASKr }, \
    { 0x18023424, "PMON_AXI1_SET_B_UNIT_1_ID1", PMON_AXI1_SET_B_UNIT_1_ID1r }, \
    { 0x18023428, "PMON_AXI1_SET_B_UNIT_1_ID1_MASK", PMON_AXI1_SET_B_UNIT_1_ID1_MASKr }, \
    { 0x1802342c, "PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW", PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOWr }, \
    { 0x18023430, "PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGH", PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGHr }, \
    { 0x18023434, "PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW", PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOWr }, \
    { 0x18023438, "PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGH", PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGHr }, \
    { 0x1802343c, "PMON_AXI1_SET_B_UNIT_1_RD_WR_FIFO_CTRL", PMON_AXI1_SET_B_UNIT_1_RD_WR_FIFO_CTRLr }, \
    { 0x18023440, "PMON_AXI1_SET_B_UNIT_1_PMON_FORMAT", PMON_AXI1_SET_B_UNIT_1_PMON_FORMATr }, \
    { 0x18023444, "PMON_AXI1_SET_B_UNIT_1_WR_CHANNEL_PENDING", PMON_AXI1_SET_B_UNIT_1_WR_CHANNEL_PENDINGr }, \
    { 0x18023448, "PMON_AXI1_SET_B_UNIT_1_RD_CHANNEL_PENDING", PMON_AXI1_SET_B_UNIT_1_RD_CHANNEL_PENDINGr }, \
    { 0x1802344c, "PMON_AXI1_SET_B_UNIT_1_BRESP_CHANNEL_PENDING", PMON_AXI1_SET_B_UNIT_1_BRESP_CHANNEL_PENDINGr }, \
    { 0x18023450, "PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRL", PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRLr }, \
    { 0x1802345c, "PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUT", PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUTr }, \
    { 0x18023460, "PMON_AXI1_SET_A_UNIT_0_RDFIFO_ECC_ERR_LOG", PMON_AXI1_SET_A_UNIT_0_RDFIFO_ECC_ERR_LOGr }, \
    { 0x18023464, "PMON_AXI1_SET_A_UNIT_0_WRFIFO_ECC_ERR_LOG", PMON_AXI1_SET_A_UNIT_0_WRFIFO_ECC_ERR_LOGr }, \
    { 0x18023468, "PMON_AXI1_SET_A_UNIT_1_RDFIFO_ECC_ERR_LOG", PMON_AXI1_SET_A_UNIT_1_RDFIFO_ECC_ERR_LOGr }, \
    { 0x1802346c, "PMON_AXI1_SET_A_UNIT_1_WRFIFO_ECC_ERR_LOG", PMON_AXI1_SET_A_UNIT_1_WRFIFO_ECC_ERR_LOGr }, \
    { 0x18023470, "PMON_AXI1_SET_B_UNIT_0_RDFIFO_ECC_ERR_LOG", PMON_AXI1_SET_B_UNIT_0_RDFIFO_ECC_ERR_LOGr }, \
    { 0x18023474, "PMON_AXI1_SET_B_UNIT_0_WRFIFO_ECC_ERR_LOG", PMON_AXI1_SET_B_UNIT_0_WRFIFO_ECC_ERR_LOGr }, \
    { 0x18023478, "PMON_AXI1_SET_B_UNIT_1_RDFIFO_ECC_ERR_LOG", PMON_AXI1_SET_B_UNIT_1_RDFIFO_ECC_ERR_LOGr }, \
    { 0x1802347c, "PMON_AXI1_SET_B_UNIT_1_WRFIFO_ECC_ERR_LOG", PMON_AXI1_SET_B_UNIT_1_WRFIFO_ECC_ERR_LOGr }, \
    { 0x18023480, "PMON_AXI1_PMON_INTR_EN", PMON_AXI1_PMON_INTR_ENr }, \
    { 0x18023484, "PMON_AXI1_PMON_INTR_STATUS", PMON_AXI1_PMON_INTR_STATUSr }, \
    { 0x18023488, "PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER", PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1802348c, "PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER", PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x18023490, "PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER", PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x18023494, "PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER", PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x18023498, "PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER", PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x1802349c, "PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER", PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x180234a0, "PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER", PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x180234a4, "PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER", PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPERr }, \
    { 0x180234a8, "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_UPPER", PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_UPPERr }, \
    { 0x180234ac, "PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASK_UPPER", PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASK_UPPERr }, \
    { 0x180234b0, "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_UPPER", PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_UPPERr }, \
    { 0x180234b4, "PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASK_UPPER", PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASK_UPPERr }, \
    { 0x180234b8, "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_UPPER", PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_UPPERr }, \
    { 0x180234bc, "PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASK_UPPER", PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASK_UPPERr }, \
    { 0x180234c0, "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_UPPER", PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_UPPERr }, \
    { 0x180234c4, "PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASK_UPPER", PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASK_UPPERr }, \
    { 0x180234c8, "PMON_AXI1_PMON_DEBUG_CONTROL", PMON_AXI1_PMON_DEBUG_CONTROLr }, \
    { 0x180234cc, "PMON_AXI1_PMON_DEBUG_STATUS", PMON_AXI1_PMON_DEBUG_STATUSr }, \
    { 0x1802e000, "CRU_CONTROL", CRU_CONTROLr }, \
    { 0x1802e004, "CRU_DEBUG", CRU_DEBUGr }, \
    { 0x18100408, "RTS_M0_IDM_IO_CONTROL_DIRECT", RTS_M0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18100800, "RTS_M0_IDM_M_IDM_RESET_CONTROL", RTS_M0_IDM_M_IDM_RESET_CONTROLr }, \
    { 0x18100804, "RTS_M0_IDM_IDM_RESET_STATUS", RTS_M0_IDM_IDM_RESET_STATUSr }, \
    { 0x18100a00, "RTS_M0_IDM_IDM_INTERRUPT_STATUS", RTS_M0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18101800, "M0SSQ_M0_IDM_IDM_RESET_CONTROL", M0SSQ_M0_IDM_IDM_RESET_CONTROLr }, \
    { 0x18101804, "M0SSQ_M0_IDM_IDM_RESET_STATUS", M0SSQ_M0_IDM_IDM_RESET_STATUSr }, \
    { 0x18101a00, "M0SSQ_M0_IDM_IDM_INTERRUPT_STATUS", M0SSQ_M0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18102408, "AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT", AXI_PCIE_M0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18102500, "AXI_PCIE_M0_IDM_IO_STATUS", AXI_PCIE_M0_IDM_IO_STATUSr }, \
    { 0x18102800, "AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROL", AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROLr }, \
    { 0x18102804, "AXI_PCIE_M0_IDM_IDM_RESET_STATUS", AXI_PCIE_M0_IDM_IDM_RESET_STATUSr }, \
    { 0x18102a00, "AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUS", AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18103408, "CMICX_M0_IDM_IO_CONTROL_DIRECT", CMICX_M0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18103500, "CMICX_M0_IDM_IO_STATUS", CMICX_M0_IDM_IO_STATUSr }, \
    { 0x18103800, "CMICX_M0_IDM_IDM_RESET_CONTROL", CMICX_M0_IDM_IDM_RESET_CONTROLr }, \
    { 0x18103804, "CMICX_M0_IDM_IDM_RESET_STATUS", CMICX_M0_IDM_IDM_RESET_STATUSr }, \
    { 0x18103a00, "CMICX_M0_IDM_IDM_INTERRUPT_STATUS", CMICX_M0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18104408, "CMICX_M1_IDM_IO_CONTROL_DIRECT", CMICX_M1_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18104500, "CMICX_M1_IDM_IO_STATUS", CMICX_M1_IDM_IO_STATUSr }, \
    { 0x18104800, "CMICX_M1_IDM_IDM_RESET_CONTROL", CMICX_M1_IDM_IDM_RESET_CONTROLr }, \
    { 0x18104804, "CMICX_M1_IDM_IDM_RESET_STATUS", CMICX_M1_IDM_IDM_RESET_STATUSr }, \
    { 0x18104a00, "CMICX_M1_IDM_IDM_INTERRUPT_STATUS", CMICX_M1_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18105408, "CMICX_M2_IDM_IO_CONTROL_DIRECT", CMICX_M2_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18105500, "CMICX_M2_IDM_IO_STATUS", CMICX_M2_IDM_IO_STATUSr }, \
    { 0x18105800, "CMICX_M2_IDM_IDM_RESET_CONTROL", CMICX_M2_IDM_IDM_RESET_CONTROLr }, \
    { 0x18105804, "CMICX_M2_IDM_IDM_RESET_STATUS", CMICX_M2_IDM_IDM_RESET_STATUSr }, \
    { 0x18105a00, "CMICX_M2_IDM_IDM_INTERRUPT_STATUS", CMICX_M2_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18106408, "PCIE0_GEN3PHY_S0_IDM_IDM_IO_CONTROL_DIRECT", PCIE0_GEN3PHY_S0_IDM_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18106500, "PCIE0_GEN3PHY_S0_IDM_IDM_IO_STATUS", PCIE0_GEN3PHY_S0_IDM_IDM_IO_STATUSr }, \
    { 0x18106800, "PCIE0_GEN3PHY_S0_IDM_IDM_RESET_CONTROL", PCIE0_GEN3PHY_S0_IDM_IDM_RESET_CONTROLr }, \
    { 0x18106804, "PCIE0_GEN3PHY_S0_IDM_IDM_RESET_STATUS", PCIE0_GEN3PHY_S0_IDM_IDM_RESET_STATUSr }, \
    { 0x18106808, "PCIE0_GEN3PHY_S0_IDM_IDM_RESET_READ_ID", PCIE0_GEN3PHY_S0_IDM_IDM_RESET_READ_IDr }, \
    { 0x1810680c, "PCIE0_GEN3PHY_S0_IDM_IDM_RESET_WRITE_ID", PCIE0_GEN3PHY_S0_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x18106900, "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_CONTROL", PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x18106904, "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_COMPLETE", PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x18106908, "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_STATUS", PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1810690c, "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_ADDR_LSB", PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x18106914, "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_ID", PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1810691c, "PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_FLAGS", PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x18106a00, "PCIE0_GEN3PHY_S0_IDM_IDM_INTERRUPT_STATUS", PCIE0_GEN3PHY_S0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18108800, "RTS_S0_IDM_S_IDM_RESET_CONTROL", RTS_S0_IDM_S_IDM_RESET_CONTROLr }, \
    { 0x18108804, "RTS_S0_IDM_IDM_RESET_STATUS", RTS_S0_IDM_IDM_RESET_STATUSr }, \
    { 0x18108808, "RTS_S0_IDM_IDM_RESET_READ_ID", RTS_S0_IDM_IDM_RESET_READ_IDr }, \
    { 0x1810880c, "RTS_S0_IDM_IDM_RESET_WRITE_ID", RTS_S0_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x18108900, "RTS_S0_IDM_IDM_ERROR_LOG_CONTROL", RTS_S0_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x18108904, "RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE", RTS_S0_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x18108908, "RTS_S0_IDM_IDM_ERROR_LOG_STATUS", RTS_S0_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1810890c, "RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSB", RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x18108914, "RTS_S0_IDM_IDM_ERROR_LOG_ID", RTS_S0_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1810891c, "RTS_S0_IDM_IDM_ERROR_LOG_FLAGS", RTS_S0_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x18108a00, "RTS_S0_IDM_IDM_INTERRUPT_STATUS", RTS_S0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18109800, "M0SSQ_S0_IDM_IDM_RESET_CONTROL", M0SSQ_S0_IDM_IDM_RESET_CONTROLr }, \
    { 0x18109804, "M0SSQ_S0_IDM_IDM_RESET_STATUS", M0SSQ_S0_IDM_IDM_RESET_STATUSr }, \
    { 0x18109808, "M0SSQ_S0_IDM_IDM_RESET_READ_ID", M0SSQ_S0_IDM_IDM_RESET_READ_IDr }, \
    { 0x1810980c, "M0SSQ_S0_IDM_IDM_RESET_WRITE_ID", M0SSQ_S0_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x18109900, "M0SSQ_S0_IDM_IDM_ERROR_LOG_CONTROL", M0SSQ_S0_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x18109904, "M0SSQ_S0_IDM_IDM_ERROR_LOG_COMPLETE", M0SSQ_S0_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x18109908, "M0SSQ_S0_IDM_IDM_ERROR_LOG_STATUS", M0SSQ_S0_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1810990c, "M0SSQ_S0_IDM_IDM_ERROR_LOG_ADDR_LSB", M0SSQ_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x18109914, "M0SSQ_S0_IDM_IDM_ERROR_LOG_ID", M0SSQ_S0_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1810991c, "M0SSQ_S0_IDM_IDM_ERROR_LOG_FLAGS", M0SSQ_S0_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x18109a00, "M0SSQ_S0_IDM_IDM_INTERRUPT_STATUS", M0SSQ_S0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x1810a800, "AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROL", AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROLr }, \
    { 0x1810a804, "AXI_PCIE_S0_IDM_IDM_RESET_STATUS", AXI_PCIE_S0_IDM_IDM_RESET_STATUSr }, \
    { 0x1810a808, "AXI_PCIE_S0_IDM_IDM_RESET_READ_ID", AXI_PCIE_S0_IDM_IDM_RESET_READ_IDr }, \
    { 0x1810a80c, "AXI_PCIE_S0_IDM_IDM_RESET_WRITE_ID", AXI_PCIE_S0_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x1810a900, "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROL", AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x1810a904, "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETE", AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x1810a908, "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUS", AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1810a90c, "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSB", AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x1810a914, "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ID", AXI_PCIE_S0_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1810a91c, "AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGS", AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x1810aa00, "AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUS", AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x1810b408, "CMICX_S0_IDM_IDM_IO_CONTROL_DIRECT", CMICX_S0_IDM_IDM_IO_CONTROL_DIRECTr }, \
    { 0x1810b500, "CMICX_S0_IDM_IDM_IO_STATUS", CMICX_S0_IDM_IDM_IO_STATUSr }, \
    { 0x1810b800, "CMICX_S0_IDM_IDM_RESET_CONTROL", CMICX_S0_IDM_IDM_RESET_CONTROLr }, \
    { 0x1810b804, "CMICX_S0_IDM_IDM_RESET_STATUS", CMICX_S0_IDM_IDM_RESET_STATUSr }, \
    { 0x1810b808, "CMICX_S0_IDM_IDM_RESET_READ_ID", CMICX_S0_IDM_IDM_RESET_READ_IDr }, \
    { 0x1810b80c, "CMICX_S0_IDM_IDM_RESET_WRITE_ID", CMICX_S0_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x1810b900, "CMICX_S0_IDM_IDM_ERROR_LOG_CONTROL", CMICX_S0_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x1810b904, "CMICX_S0_IDM_IDM_ERROR_LOG_COMPLETE", CMICX_S0_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x1810b908, "CMICX_S0_IDM_IDM_ERROR_LOG_STATUS", CMICX_S0_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1810b90c, "CMICX_S0_IDM_IDM_ERROR_LOG_ADDR_LSB", CMICX_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x1810b914, "CMICX_S0_IDM_IDM_ERROR_LOG_ID", CMICX_S0_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1810b91c, "CMICX_S0_IDM_IDM_ERROR_LOG_FLAGS", CMICX_S0_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x1810ba00, "CMICX_S0_IDM_IDM_INTERRUPT_STATUS", CMICX_S0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x1810c800, "APBY_S0_IDM_IDM_RESET_CONTROL", APBY_S0_IDM_IDM_RESET_CONTROLr }, \
    { 0x1810c804, "APBY_S0_IDM_IDM_RESET_STATUS", APBY_S0_IDM_IDM_RESET_STATUSr }, \
    { 0x1810c808, "APBY_S0_IDM_IDM_RESET_READ_ID", APBY_S0_IDM_IDM_RESET_READ_IDr }, \
    { 0x1810c80c, "APBY_S0_IDM_IDM_RESET_WRITE_ID", APBY_S0_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x1810c900, "APBY_S0_IDM_IDM_ERROR_LOG_CONTROL", APBY_S0_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x1810c904, "APBY_S0_IDM_IDM_ERROR_LOG_COMPLETE", APBY_S0_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x1810c908, "APBY_S0_IDM_IDM_ERROR_LOG_STATUS", APBY_S0_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1810c90c, "APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSB", APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x1810c914, "APBY_S0_IDM_IDM_ERROR_LOG_ID", APBY_S0_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1810c91c, "APBY_S0_IDM_IDM_ERROR_LOG_FLAGS", APBY_S0_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x1810ca00, "APBY_S0_IDM_IDM_INTERRUPT_STATUS", APBY_S0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x1810e408, "SRAM_IDM_IDM_IO_CONTROL_DIRECT", SRAM_IDM_IDM_IO_CONTROL_DIRECTr }, \
    { 0x1810e500, "SRAM_IDM_IDM_IO_STATUS", SRAM_IDM_IDM_IO_STATUSr }, \
    { 0x1810e800, "SRAM_IDM_IDM_RESET_CONTROL", SRAM_IDM_IDM_RESET_CONTROLr }, \
    { 0x1810e804, "SRAM_IDM_IDM_RESET_STATUS", SRAM_IDM_IDM_RESET_STATUSr }, \
    { 0x1810e808, "SRAM_IDM_IDM_RESET_READ_ID", SRAM_IDM_IDM_RESET_READ_IDr }, \
    { 0x1810e80c, "SRAM_IDM_IDM_RESET_WRITE_ID", SRAM_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x1810e900, "SRAM_IDM_IDM_ERROR_LOG_CONTROL", SRAM_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x1810e904, "SRAM_IDM_IDM_ERROR_LOG_COMPLETE", SRAM_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x1810e908, "SRAM_IDM_IDM_ERROR_LOG_STATUS", SRAM_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1810e90c, "SRAM_IDM_IDM_ERROR_LOG_ADDR_LSB", SRAM_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x1810e914, "SRAM_IDM_IDM_ERROR_LOG_ID", SRAM_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1810e91c, "SRAM_IDM_IDM_ERROR_LOG_FLAGS", SRAM_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x1810ea00, "SRAM_IDM_IDM_INTERRUPT_STATUS", SRAM_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18110408, "DMAC_M0_IDM_IO_CONTROL_DIRECT", DMAC_M0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18110500, "DMAC_M0_IDM_IO_STATUS", DMAC_M0_IDM_IO_STATUSr }, \
    { 0x18110800, "DMAC_M0_IDM_RESET_CONTROL", DMAC_M0_IDM_RESET_CONTROLr }, \
    { 0x18110804, "DMAC_M0_IDM_IDM_RESET_STATUS", DMAC_M0_IDM_IDM_RESET_STATUSr }, \
    { 0x18110a00, "DMAC_M0_IDM_IDM_INTERRUPT_STATUS", DMAC_M0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18111800, "EXT_M0_IDM_IDM_RESET_CONTROL", EXT_M0_IDM_IDM_RESET_CONTROLr }, \
    { 0x18111804, "EXT_M0_IDM_IDM_RESET_STATUS", EXT_M0_IDM_IDM_RESET_STATUSr }, \
    { 0x18111a00, "EXT_M0_IDM_IDM_INTERRUPT_STATUS", EXT_M0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18112408, "ARMCSSYS_M0_IDM_IO_CONTROL_DIRECT", ARMCSSYS_M0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18112500, "ARMCSSYS_M0_IDM_IO_STATUS", ARMCSSYS_M0_IDM_IO_STATUSr }, \
    { 0x18112800, "ARMCSSYS_M0_IDM_RESET_CONTROL", ARMCSSYS_M0_IDM_RESET_CONTROLr }, \
    { 0x18112804, "ARMCSSYS_M0_IDM_IDM_RESET_STATUS", ARMCSSYS_M0_IDM_IDM_RESET_STATUSr }, \
    { 0x18112a00, "ARMCSSYS_M0_IDM_IDM_INTERRUPT_STATUS", ARMCSSYS_M0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18113408, "ROM_S0_IDM_IO_CONTROL_DIRECT", ROM_S0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18113500, "ROM_S0_IDM_IO_STATUS", ROM_S0_IDM_IO_STATUSr }, \
    { 0x18113800, "ROM_S0_IDM_RESET_CONTROL", ROM_S0_IDM_RESET_CONTROLr }, \
    { 0x18113804, "ROM_S0_IDM_RESET_STATUS", ROM_S0_IDM_RESET_STATUSr }, \
    { 0x18113808, "ROM_S0_IDM_RESET_READ_ID", ROM_S0_IDM_RESET_READ_IDr }, \
    { 0x1811380c, "ROM_S0_IDM_RESET_WRITE_ID", ROM_S0_IDM_RESET_WRITE_IDr }, \
    { 0x18113900, "ROM_S0_IDM_ERROR_LOG_CONTROL", ROM_S0_IDM_ERROR_LOG_CONTROLr }, \
    { 0x18113904, "ROM_S0_IDM_ERROR_LOG_COMPLETE", ROM_S0_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x18113908, "ROM_S0_IDM_ERROR_LOG_STATUS", ROM_S0_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811390c, "ROM_S0_IDM_ERROR_LOG_ADDR_LSB", ROM_S0_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x18113914, "ROM_S0_IDM_ERROR_LOG_ID", ROM_S0_IDM_ERROR_LOG_IDr }, \
    { 0x1811391c, "ROM_S0_IDM_ERROR_LOG_FLAGS", ROM_S0_IDM_ERROR_LOG_FLAGSr }, \
    { 0x18113a00, "ROM_S0_IDM_INTERRUPT_STATUS", ROM_S0_IDM_INTERRUPT_STATUSr }, \
    { 0x18114408, "IDM_PERIPH_M0_IDM_IO_CONTROL_DIRECT", IDM_PERIPH_M0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18114800, "IDM_PERIPH_M0_IDM_RESET_CONTROL", IDM_PERIPH_M0_IDM_RESET_CONTROLr }, \
    { 0x18114804, "IDM_PERIPH_M0_IDM_RESET_STATUS", IDM_PERIPH_M0_IDM_RESET_STATUSr }, \
    { 0x18114a00, "IDM_PERIPH_M0_IDM_INTERRUPT_STATUS", IDM_PERIPH_M0_IDM_INTERRUPT_STATUSr }, \
    { 0x18115408, "QSPI_IDM_IDM_IO_CONTROL_DIRECT", QSPI_IDM_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18115500, "QSPI_IDM_IDM_IO_STATUS", QSPI_IDM_IDM_IO_STATUSr }, \
    { 0x18115800, "QSPI_IDM_IDM_RESET_CONTROL", QSPI_IDM_IDM_RESET_CONTROLr }, \
    { 0x18115804, "QSPI_IDM_IDM_RESET_STATUS", QSPI_IDM_IDM_RESET_STATUSr }, \
    { 0x18115808, "QSPI_IDM_IDM_RESET_READ_ID", QSPI_IDM_IDM_RESET_READ_IDr }, \
    { 0x1811580c, "QSPI_IDM_IDM_RESET_WRITE_ID", QSPI_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x18115900, "QSPI_IDM_IDM_ERROR_LOG_CONTROL", QSPI_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x18115904, "QSPI_IDM_IDM_ERROR_LOG_COMPLETE", QSPI_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x18115908, "QSPI_IDM_IDM_ERROR_LOG_STATUS", QSPI_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811590c, "QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB", QSPI_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x18115914, "QSPI_IDM_IDM_ERROR_LOG_ID", QSPI_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1811591c, "QSPI_IDM_IDM_ERROR_LOG_FLAGS", QSPI_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x18115a00, "QSPI_IDM_IDM_INTERRUPT_STATUS", QSPI_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18116800, "EXT_S0_IDM_IDM_RESET_CONTROL", EXT_S0_IDM_IDM_RESET_CONTROLr }, \
    { 0x18116804, "EXT_S0_IDM_IDM_RESET_STATUS", EXT_S0_IDM_IDM_RESET_STATUSr }, \
    { 0x18116808, "EXT_S0_IDM_IDM_RESET_READ_ID", EXT_S0_IDM_IDM_RESET_READ_IDr }, \
    { 0x1811680c, "EXT_S0_IDM_IDM_RESET_WRITE_ID", EXT_S0_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x18116900, "EXT_S0_IDM_IDM_ERROR_LOG_CONTROL", EXT_S0_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x18116904, "EXT_S0_IDM_IDM_ERROR_LOG_COMPLETE", EXT_S0_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x18116908, "EXT_S0_IDM_IDM_ERROR_LOG_STATUS", EXT_S0_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811690c, "EXT_S0_IDM_IDM_ERROR_LOG_ADDR_LSB", EXT_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x18116914, "EXT_S0_IDM_IDM_ERROR_LOG_ID", EXT_S0_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1811691c, "EXT_S0_IDM_IDM_ERROR_LOG_FLAGS", EXT_S0_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x18116a00, "EXT_S0_IDM_IDM_INTERRUPT_STATUS", EXT_S0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18118800, "APBZ_S0_IDM_IDM_RESET_CONTROL", APBZ_S0_IDM_IDM_RESET_CONTROLr }, \
    { 0x18118804, "APBZ_S0_IDM_IDM_RESET_STATUS", APBZ_S0_IDM_IDM_RESET_STATUSr }, \
    { 0x18118808, "APBZ_S0_IDM_IDM_RESET_READ_ID", APBZ_S0_IDM_IDM_RESET_READ_IDr }, \
    { 0x1811880c, "APBZ_S0_IDM_IDM_RESET_WRITE_ID", APBZ_S0_IDM_IDM_RESET_WRITE_IDr }, \
    { 0x18118900, "APBZ_S0_IDM_IDM_ERROR_LOG_CONTROL", APBZ_S0_IDM_IDM_ERROR_LOG_CONTROLr }, \
    { 0x18118904, "APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETE", APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x18118908, "APBZ_S0_IDM_IDM_ERROR_LOG_STATUS", APBZ_S0_IDM_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811890c, "APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSB", APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x18118914, "APBZ_S0_IDM_IDM_ERROR_LOG_ID", APBZ_S0_IDM_IDM_ERROR_LOG_IDr }, \
    { 0x1811891c, "APBZ_S0_IDM_IDM_ERROR_LOG_FLAGS", APBZ_S0_IDM_IDM_ERROR_LOG_FLAGSr }, \
    { 0x18118a00, "APBZ_S0_IDM_IDM_INTERRUPT_STATUS", APBZ_S0_IDM_IDM_INTERRUPT_STATUSr }, \
    { 0x18119408, "IDM_PERIPH_S0_IDM_IO_CONTROL_DIRECT", IDM_PERIPH_S0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x18119800, "IDM_PERIPH_S0_IDM_RESET_CONTROL", IDM_PERIPH_S0_IDM_RESET_CONTROLr }, \
    { 0x18119804, "IDM_PERIPH_S0_IDM_RESET_STATUS", IDM_PERIPH_S0_IDM_RESET_STATUSr }, \
    { 0x18119808, "IDM_PERIPH_S0_IDM_RESET_READ_ID", IDM_PERIPH_S0_IDM_RESET_READ_IDr }, \
    { 0x1811980c, "IDM_PERIPH_S0_IDM_RESET_WRITE_ID", IDM_PERIPH_S0_IDM_RESET_WRITE_IDr }, \
    { 0x18119900, "IDM_PERIPH_S0_IDM_ERROR_LOG_CONTROL", IDM_PERIPH_S0_IDM_ERROR_LOG_CONTROLr }, \
    { 0x18119904, "IDM_PERIPH_S0_IDM_ERROR_LOG_COMPLETE", IDM_PERIPH_S0_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x18119908, "IDM_PERIPH_S0_IDM_ERROR_LOG_STATUS", IDM_PERIPH_S0_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811990c, "IDM_PERIPH_S0_IDM_ERROR_LOG_ADDR_LSB", IDM_PERIPH_S0_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x18119914, "IDM_PERIPH_S0_IDM_ERROR_LOG_ID", IDM_PERIPH_S0_IDM_ERROR_LOG_IDr }, \
    { 0x1811991c, "IDM_PERIPH_S0_IDM_ERROR_LOG_FLAGS", IDM_PERIPH_S0_IDM_ERROR_LOG_FLAGSr }, \
    { 0x18119a00, "IDM_PERIPH_S0_IDM_INTERRUPT_STATUS", IDM_PERIPH_S0_IDM_INTERRUPT_STATUSr }, \
    { 0x1811a408, "IDM_GENRES_S0_IDM_IO_CONTROL_DIRECT", IDM_GENRES_S0_IDM_IO_CONTROL_DIRECTr }, \
    { 0x1811a800, "IDM_GENRES_S0_IDM_RESET_CONTROL", IDM_GENRES_S0_IDM_RESET_CONTROLr }, \
    { 0x1811a804, "IDM_GENRES_S0_IDM_RESET_STATUS", IDM_GENRES_S0_IDM_RESET_STATUSr }, \
    { 0x1811a808, "IDM_GENRES_S0_IDM_RESET_READ_ID", IDM_GENRES_S0_IDM_RESET_READ_IDr }, \
    { 0x1811a80c, "IDM_GENRES_S0_IDM_RESET_WRITE_ID", IDM_GENRES_S0_IDM_RESET_WRITE_IDr }, \
    { 0x1811a900, "IDM_GENRES_S0_IDM_ERROR_LOG_CONTROL", IDM_GENRES_S0_IDM_ERROR_LOG_CONTROLr }, \
    { 0x1811a904, "IDM_GENRES_S0_IDM_ERROR_LOG_COMPLETE", IDM_GENRES_S0_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x1811a908, "IDM_GENRES_S0_IDM_ERROR_LOG_STATUS", IDM_GENRES_S0_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811a90c, "IDM_GENRES_S0_IDM_ERROR_LOG_ADDR_LSB", IDM_GENRES_S0_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x1811a914, "IDM_GENRES_S0_IDM_ERROR_LOG_ID", IDM_GENRES_S0_IDM_ERROR_LOG_IDr }, \
    { 0x1811a91c, "IDM_GENRES_S0_IDM_ERROR_LOG_FLAGS", IDM_GENRES_S0_IDM_ERROR_LOG_FLAGSr }, \
    { 0x1811aa00, "IDM_GENRES_S0_IDM_INTERRUPT_STATUS", IDM_GENRES_S0_IDM_INTERRUPT_STATUSr }, \
    { 0x1811b804, "AXIIC_DS_0_IDM_RESET_STATUS", AXIIC_DS_0_IDM_RESET_STATUSr }, \
    { 0x1811b808, "AXIIC_DS_0_IDM_RESET_READ_ID", AXIIC_DS_0_IDM_RESET_READ_IDr }, \
    { 0x1811b80c, "AXIIC_DS_0_IDM_RESET_WRITE_ID", AXIIC_DS_0_IDM_RESET_WRITE_IDr }, \
    { 0x1811b900, "AXIIC_DS_0_IDM_ERROR_LOG_CONTROL", AXIIC_DS_0_IDM_ERROR_LOG_CONTROLr }, \
    { 0x1811b904, "AXIIC_DS_0_IDM_ERROR_LOG_COMPLETE", AXIIC_DS_0_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x1811b908, "AXIIC_DS_0_IDM_ERROR_LOG_STATUS", AXIIC_DS_0_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811b90c, "AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSB", AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x1811b914, "AXIIC_DS_0_IDM_ERROR_LOG_ID", AXIIC_DS_0_IDM_ERROR_LOG_IDr }, \
    { 0x1811b91c, "AXIIC_DS_0_IDM_ERROR_LOG_FLAGS", AXIIC_DS_0_IDM_ERROR_LOG_FLAGSr }, \
    { 0x1811ba00, "AXIIC_DS_0_IDM_INTERRUPT_STATUS", AXIIC_DS_0_IDM_INTERRUPT_STATUSr }, \
    { 0x1811c804, "AXIIC_DS_1_IDM_RESET_STATUS", AXIIC_DS_1_IDM_RESET_STATUSr }, \
    { 0x1811c808, "AXIIC_DS_1_IDM_RESET_READ_ID", AXIIC_DS_1_IDM_RESET_READ_IDr }, \
    { 0x1811c80c, "AXIIC_DS_1_IDM_RESET_WRITE_ID", AXIIC_DS_1_IDM_RESET_WRITE_IDr }, \
    { 0x1811c900, "AXIIC_DS_1_IDM_ERROR_LOG_CONTROL", AXIIC_DS_1_IDM_ERROR_LOG_CONTROLr }, \
    { 0x1811c904, "AXIIC_DS_1_IDM_ERROR_LOG_COMPLETE", AXIIC_DS_1_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x1811c908, "AXIIC_DS_1_IDM_ERROR_LOG_STATUS", AXIIC_DS_1_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811c90c, "AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSB", AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x1811c914, "AXIIC_DS_1_IDM_ERROR_LOG_ID", AXIIC_DS_1_IDM_ERROR_LOG_IDr }, \
    { 0x1811c91c, "AXIIC_DS_1_IDM_ERROR_LOG_FLAGS", AXIIC_DS_1_IDM_ERROR_LOG_FLAGSr }, \
    { 0x1811ca00, "AXIIC_DS_1_IDM_INTERRUPT_STATUS", AXIIC_DS_1_IDM_INTERRUPT_STATUSr }, \
    { 0x1811d804, "AXIIC_DS_2_IDM_RESET_STATUS", AXIIC_DS_2_IDM_RESET_STATUSr }, \
    { 0x1811d808, "AXIIC_DS_2_IDM_RESET_READ_ID", AXIIC_DS_2_IDM_RESET_READ_IDr }, \
    { 0x1811d80c, "AXIIC_DS_2_IDM_RESET_WRITE_ID", AXIIC_DS_2_IDM_RESET_WRITE_IDr }, \
    { 0x1811d900, "AXIIC_DS_2_IDM_ERROR_LOG_CONTROL", AXIIC_DS_2_IDM_ERROR_LOG_CONTROLr }, \
    { 0x1811d904, "AXIIC_DS_2_IDM_ERROR_LOG_COMPLETE", AXIIC_DS_2_IDM_ERROR_LOG_COMPLETEr }, \
    { 0x1811d908, "AXIIC_DS_2_IDM_ERROR_LOG_STATUS", AXIIC_DS_2_IDM_ERROR_LOG_STATUSr }, \
    { 0x1811d90c, "AXIIC_DS_2_IDM_ERROR_LOG_ADDR_LSB", AXIIC_DS_2_IDM_ERROR_LOG_ADDR_LSBr }, \
    { 0x1811d914, "AXIIC_DS_2_IDM_ERROR_LOG_ID", AXIIC_DS_2_IDM_ERROR_LOG_IDr }, \
    { 0x1811d91c, "AXIIC_DS_2_IDM_ERROR_LOG_FLAGS", AXIIC_DS_2_IDM_ERROR_LOG_FLAGSr }, \
    { 0x1811da00, "AXIIC_DS_2_IDM_INTERRUPT_STATUS", AXIIC_DS_2_IDM_INTERRUPT_STATUSr }, \
    { 0x18320000, "MHOST_0_CR5_RST_CTRL", MHOST_0_CR5_RST_CTRLr }, \
    { 0x18320004, "MHOST_0_CR5_CFG_CTRL", MHOST_0_CR5_CFG_CTRLr }, \
    { 0x18320008, "MHOST_0_CR5_PPH_CFG_CTRL", MHOST_0_CR5_PPH_CFG_CTRLr }, \
    { 0x1832000c, "MHOST_0_CR5_PPX_CFG_CTRL", MHOST_0_CR5_PPX_CFG_CTRLr }, \
    { 0x18320010, "MHOST_0_CR5_PPV_CFG_CTRL", MHOST_0_CR5_PPV_CFG_CTRLr }, \
    { 0x18320014, "MHOST_0_MEM_TM_CTRL_0", MHOST_0_MEM_TM_CTRL_0r }, \
    { 0x18320018, "MHOST_0_MEM_TM_CTRL_1", MHOST_0_MEM_TM_CTRL_1r }, \
    { 0x1832001c, "MHOST_0_MEM_TM_CTRL_2", MHOST_0_MEM_TM_CTRL_2r }, \
    { 0x18320020, "MHOST_0_MEM_TM_CTRL_3", MHOST_0_MEM_TM_CTRL_3r }, \
    { 0x18320024, "MHOST_0_MEM_TM_CTRL_4", MHOST_0_MEM_TM_CTRL_4r }, \
    { 0x18320028, "MHOST_0_MEM_TM_CTRL_5", MHOST_0_MEM_TM_CTRL_5r }, \
    { 0x1832002c, "MHOST_0_MEM_TM_CTRL_6", MHOST_0_MEM_TM_CTRL_6r }, \
    { 0x18320030, "MHOST_0_MEM_TM_CTRL_7", MHOST_0_MEM_TM_CTRL_7r }, \
    { 0x18320034, "MHOST_0_MEM_TM_CTRL_8", MHOST_0_MEM_TM_CTRL_8r }, \
    { 0x18320038, "MHOST_0_MEM_TM_CTRL_9", MHOST_0_MEM_TM_CTRL_9r }, \
    { 0x1832003c, "MHOST_0_MEM_TM_CTRL_10", MHOST_0_MEM_TM_CTRL_10r }, \
    { 0x18320040, "MHOST_0_MEM_TM_CTRL_11", MHOST_0_MEM_TM_CTRL_11r }, \
    { 0x18320044, "MHOST_0_MEM_TM_CTRL_12", MHOST_0_MEM_TM_CTRL_12r }, \
    { 0x18320048, "MHOST_0_MEM_TM_CTRL_13", MHOST_0_MEM_TM_CTRL_13r }, \
    { 0x18320054, "MHOST_0_CR5_STANDBY_STATUS", MHOST_0_CR5_STANDBY_STATUSr }, \
    { 0x18320058, "MHOST_0_CR5_AXI_FATAL_ERR_STATUS", MHOST_0_CR5_AXI_FATAL_ERR_STATUSr }, \
    { 0x1832005c, "MHOST_0_AWCACHE_REMAP", MHOST_0_AWCACHE_REMAPr }, \
    { 0x18320060, "MHOST_0_ARCACHE_REMAP", MHOST_0_ARCACHE_REMAPr }, \
    { 0x18320064, "MHOST_0_AWSHARE_REMAP", MHOST_0_AWSHARE_REMAPr }, \
    { 0x18320068, "MHOST_0_ARSHARE_REMAP", MHOST_0_ARSHARE_REMAPr }, \
    { 0x18320070, "MHOST_0_MHOST_RAW_INTR_STATUS_0", MHOST_0_MHOST_RAW_INTR_STATUS_0r }, \
    { 0x18320074, "MHOST_0_MHOST_RAW_INTR_STATUS_1", MHOST_0_MHOST_RAW_INTR_STATUS_1r }, \
    { 0x18320078, "MHOST_0_MHOST_RAW_INTR_STATUS_2", MHOST_0_MHOST_RAW_INTR_STATUS_2r }, \
    { 0x1832007c, "MHOST_0_MHOST_RAW_INTR_STATUS_3", MHOST_0_MHOST_RAW_INTR_STATUS_3r }, \
    { 0x18320080, "MHOST_0_MHOST_RAW_INTR_STATUS_4", MHOST_0_MHOST_RAW_INTR_STATUS_4r }, \
    { 0x18320084, "MHOST_0_MHOST_RAW_INTR_STATUS_5", MHOST_0_MHOST_RAW_INTR_STATUS_5r }, \
    { 0x18320088, "MHOST_0_MHOST_RAW_INTR_STATUS_6", MHOST_0_MHOST_RAW_INTR_STATUS_6r }, \
    { 0x1832008c, "MHOST_0_MHOST_RAW_INTR_STATUS_7", MHOST_0_MHOST_RAW_INTR_STATUS_7r }, \
    { 0x18320090, "MHOST_0_MHOST_INTR_MASK_0", MHOST_0_MHOST_INTR_MASK_0r }, \
    { 0x18320094, "MHOST_0_MHOST_INTR_MASK_1", MHOST_0_MHOST_INTR_MASK_1r }, \
    { 0x18320098, "MHOST_0_MHOST_INTR_MASK_2", MHOST_0_MHOST_INTR_MASK_2r }, \
    { 0x1832009c, "MHOST_0_MHOST_INTR_MASK_3", MHOST_0_MHOST_INTR_MASK_3r }, \
    { 0x183200a0, "MHOST_0_MHOST_INTR_MASK_4", MHOST_0_MHOST_INTR_MASK_4r }, \
    { 0x183200a4, "MHOST_0_MHOST_INTR_MASK_5", MHOST_0_MHOST_INTR_MASK_5r }, \
    { 0x183200a8, "MHOST_0_MHOST_INTR_MASK_6", MHOST_0_MHOST_INTR_MASK_6r }, \
    { 0x183200ac, "MHOST_0_MHOST_INTR_MASK_7", MHOST_0_MHOST_INTR_MASK_7r }, \
    { 0x183200b0, "MHOST_0_MHOST_INTR_STATUS_0", MHOST_0_MHOST_INTR_STATUS_0r }, \
    { 0x183200b4, "MHOST_0_MHOST_INTR_STATUS_1", MHOST_0_MHOST_INTR_STATUS_1r }, \
    { 0x183200b8, "MHOST_0_MHOST_INTR_STATUS_2", MHOST_0_MHOST_INTR_STATUS_2r }, \
    { 0x183200bc, "MHOST_0_MHOST_INTR_STATUS_3", MHOST_0_MHOST_INTR_STATUS_3r }, \
    { 0x183200c0, "MHOST_0_MHOST_INTR_STATUS_4", MHOST_0_MHOST_INTR_STATUS_4r }, \
    { 0x183200c4, "MHOST_0_MHOST_INTR_STATUS_5", MHOST_0_MHOST_INTR_STATUS_5r }, \
    { 0x183200c8, "MHOST_0_MHOST_INTR_STATUS_6", MHOST_0_MHOST_INTR_STATUS_6r }, \
    { 0x183200cc, "MHOST_0_MHOST_INTR_STATUS_7", MHOST_0_MHOST_INTR_STATUS_7r }, \
    { 0x183200d0, "MHOST_0_CR5_EVENTI_CONTROL", MHOST_0_CR5_EVENTI_CONTROLr }, \
    { 0x183200d4, "MHOST_0_CR5_EVENTO_STATUS", MHOST_0_CR5_EVENTO_STATUSr }, \
    { 0x183200d8, "MHOST_0_TRACE_GLB_REQ_CMD", MHOST_0_TRACE_GLB_REQ_CMDr }, \
    { 0x183200dc, "MHOST_0_TRACE_GLB_ACK", MHOST_0_TRACE_GLB_ACKr }, \
    { 0x183200e0, "MHOST_0_MHOST_STRAP_STATUS", MHOST_0_MHOST_STRAP_STATUSr }, \
    { 0x183200e4, "MHOST_0_MHOST_DEBUG_CTRL", MHOST_0_MHOST_DEBUG_CTRLr }, \
    { 0x18320100, "MHOST_0_EVENTBUS_ECC_ERR_INTR_ENABLE", MHOST_0_EVENTBUS_ECC_ERR_INTR_ENABLEr }, \
    { 0x18320104, "MHOST_0_EVENTBUS_ECC_ERR_INTR_STATUS", MHOST_0_EVENTBUS_ECC_ERR_INTR_STATUSr }, \
    { 0x18320108, "MHOST_0_EVENTBUS_ECC_ERR_PIN22", MHOST_0_EVENTBUS_ECC_ERR_PIN22r }, \
    { 0x1832010c, "MHOST_0_EVENTBUS_ECC_ERR_PIN23", MHOST_0_EVENTBUS_ECC_ERR_PIN23r }, \
    { 0x18320110, "MHOST_0_EVENTBUS_ECC_ERR_PIN24", MHOST_0_EVENTBUS_ECC_ERR_PIN24r }, \
    { 0x18320114, "MHOST_0_EVENTBUS_ECC_ERR_PIN25", MHOST_0_EVENTBUS_ECC_ERR_PIN25r }, \
    { 0x18320118, "MHOST_0_EVENTBUS_ECC_ERR_PIN26", MHOST_0_EVENTBUS_ECC_ERR_PIN26r }, \
    { 0x1832011c, "MHOST_0_EVENTBUS_ECC_ERR_PIN27", MHOST_0_EVENTBUS_ECC_ERR_PIN27r }, \
    { 0x18320120, "MHOST_0_EVENTBUS_ECC_ERR_PIN33", MHOST_0_EVENTBUS_ECC_ERR_PIN33r }, \
    { 0x18320124, "MHOST_0_EVENTBUS_ECC_ERR_PIN34", MHOST_0_EVENTBUS_ECC_ERR_PIN34r }, \
    { 0x18320128, "MHOST_0_EVENTBUS_ECC_ERR_PIN37", MHOST_0_EVENTBUS_ECC_ERR_PIN37r }, \
    { 0x1832012c, "MHOST_0_EVENTBUS_ECC_ERR_PIN38", MHOST_0_EVENTBUS_ECC_ERR_PIN38r }, \
    { 0x18320130, "MHOST_0_EVENTBUS_ECC_ERR_PIN39", MHOST_0_EVENTBUS_ECC_ERR_PIN39r }, \
    { 0x18320134, "MHOST_0_EVENTBUS_ECC_ERR_PIN40", MHOST_0_EVENTBUS_ECC_ERR_PIN40r }, \
    { 0x18320138, "MHOST_0_EVENTBUS_ECC_ERR_PIN41", MHOST_0_EVENTBUS_ECC_ERR_PIN41r }, \
    { 0x1832013c, "MHOST_0_EVENTBUS_ECC_ERR_PIN42", MHOST_0_EVENTBUS_ECC_ERR_PIN42r }, \
    { 0x18320140, "MHOST_0_EVENTBUS_ECC_ERR_PIN43", MHOST_0_EVENTBUS_ECC_ERR_PIN43r }, \
    { 0x18320144, "MHOST_0_EVENTBUS_ECC_ERR_PIN44", MHOST_0_EVENTBUS_ECC_ERR_PIN44r }, \
    { 0x18320148, "MHOST_0_EVENTBUS_ECC_ERR_PIN45", MHOST_0_EVENTBUS_ECC_ERR_PIN45r }, \
    { 0x1832014c, "MHOST_0_EVENTBUS_ECC_ERR_PIN46", MHOST_0_EVENTBUS_ECC_ERR_PIN46r }, \
    { 0x18320150, "MHOST_0_EVENTBUS_ECC_ERR_PIN47", MHOST_0_EVENTBUS_ECC_ERR_PIN47r }, \
    { 0x18320154, "MHOST_0_EVENTBUS_ECC_ERR_PIN48", MHOST_0_EVENTBUS_ECC_ERR_PIN48r }, \
    { 0x18320160, "MHOST_0_PCIE64B_ACCESS_MSB_31TO24", MHOST_0_PCIE64B_ACCESS_MSB_31TO24r }, \
    { 0x18320164, "MHOST_0_PCIE64B_ACCESS_MSB_63TO32", MHOST_0_PCIE64B_ACCESS_MSB_63TO32r }, \
    { 0x18322000, "MHOST_0_AXITP_M0_REGS_ATM_CONFIG", MHOST_0_AXITP_M0_REGS_ATM_CONFIGr }, \
    { 0x18322004, "MHOST_0_AXITP_M0_REGS_ATM_STATUS", MHOST_0_AXITP_M0_REGS_ATM_STATUSr }, \
    { 0x18322008, "MHOST_0_AXITP_M0_REGS_ATM_OUTIDS", MHOST_0_AXITP_M0_REGS_ATM_OUTIDSr }, \
    { 0x1832200c, "MHOST_0_AXITP_M0_REGS_ATM_CMD", MHOST_0_AXITP_M0_REGS_ATM_CMDr }, \
    { 0x18322010, "MHOST_0_AXITP_M0_REGS_ATM_WRCMDS", MHOST_0_AXITP_M0_REGS_ATM_WRCMDSr }, \
    { 0x18322014, "MHOST_0_AXITP_M0_REGS_ATM_RDCMDS", MHOST_0_AXITP_M0_REGS_ATM_RDCMDSr }, \
    { 0x18322018, "MHOST_0_AXITP_M0_REGS_ATM_AWCYCLES", MHOST_0_AXITP_M0_REGS_ATM_AWCYCLESr }, \
    { 0x1832201c, "MHOST_0_AXITP_M0_REGS_ATM_ARCYCLES", MHOST_0_AXITP_M0_REGS_ATM_ARCYCLESr }, \
    { 0x18322020, "MHOST_0_AXITP_M0_REGS_ATM_WCYCLES", MHOST_0_AXITP_M0_REGS_ATM_WCYCLESr }, \
    { 0x18322024, "MHOST_0_AXITP_M0_REGS_ATM_RCYCLES", MHOST_0_AXITP_M0_REGS_ATM_RCYCLESr }, \
    { 0x18322028, "MHOST_0_AXITP_M0_REGS_ATM_BCYCLES", MHOST_0_AXITP_M0_REGS_ATM_BCYCLESr }, \
    { 0x1832202c, "MHOST_0_AXITP_M0_REGS_ATM_AWBUSY", MHOST_0_AXITP_M0_REGS_ATM_AWBUSYr }, \
    { 0x18322030, "MHOST_0_AXITP_M0_REGS_ATM_ARBUSY", MHOST_0_AXITP_M0_REGS_ATM_ARBUSYr }, \
    { 0x18322034, "MHOST_0_AXITP_M0_REGS_ATM_WBUSY", MHOST_0_AXITP_M0_REGS_ATM_WBUSYr }, \
    { 0x18322038, "MHOST_0_AXITP_M0_REGS_ATM_RBUSY", MHOST_0_AXITP_M0_REGS_ATM_RBUSYr }, \
    { 0x1832203c, "MHOST_0_AXITP_M0_REGS_ATM_BBUSY", MHOST_0_AXITP_M0_REGS_ATM_BBUSYr }, \
    { 0x18322040, "MHOST_0_AXITP_M0_REGS_ATM_WRSUM", MHOST_0_AXITP_M0_REGS_ATM_WRSUMr }, \
    { 0x18322044, "MHOST_0_AXITP_M0_REGS_ATM_RDSUM", MHOST_0_AXITP_M0_REGS_ATM_RDSUMr }, \
    { 0x18322048, "MHOST_0_AXITP_M0_REGS_ATM_WRMIN", MHOST_0_AXITP_M0_REGS_ATM_WRMINr }, \
    { 0x1832204c, "MHOST_0_AXITP_M0_REGS_ATM_RDMIN", MHOST_0_AXITP_M0_REGS_ATM_RDMINr }, \
    { 0x18322050, "MHOST_0_AXITP_M0_REGS_ATM_WRMAX", MHOST_0_AXITP_M0_REGS_ATM_WRMAXr }, \
    { 0x18322054, "MHOST_0_AXITP_M0_REGS_ATM_RDMAX", MHOST_0_AXITP_M0_REGS_ATM_RDMAXr }, \
    { 0x18322058, "MHOST_0_AXITP_M0_REGS_ATM_WRBEATS", MHOST_0_AXITP_M0_REGS_ATM_WRBEATSr }, \
    { 0x1832205c, "MHOST_0_AXITP_M0_REGS_ATM_RDBEATS", MHOST_0_AXITP_M0_REGS_ATM_RDBEATSr }, \
    { 0x18322060, "MHOST_0_AXITP_M0_REGS_ATM_WROUTS", MHOST_0_AXITP_M0_REGS_ATM_WROUTSr }, \
    { 0x18322064, "MHOST_0_AXITP_M0_REGS_ATM_RDOUTS", MHOST_0_AXITP_M0_REGS_ATM_RDOUTSr }, \
    { 0x18322080, "MHOST_0_AXITP_M0_REGS_ATM_FILTER_0", MHOST_0_AXITP_M0_REGS_ATM_FILTER_0r }, \
    { 0x18322084, "MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_0", MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_0r }, \
    { 0x18322088, "MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_0", MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_0r }, \
    { 0x18322090, "MHOST_0_AXITP_M0_REGS_ATM_FILTER_1", MHOST_0_AXITP_M0_REGS_ATM_FILTER_1r }, \
    { 0x18322094, "MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_1", MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_1r }, \
    { 0x18322098, "MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_1", MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_1r }, \
    { 0x18325000, "MHOST_0_GICTR_REGS_GIC_CONFIG", MHOST_0_GICTR_REGS_GIC_CONFIGr }, \
    { 0x18325004, "MHOST_0_GICTR_REGS_GIC_STATUS", MHOST_0_GICTR_REGS_GIC_STATUSr }, \
    { 0x18325008, "MHOST_0_GICTR_REGS_GIC_OUTIDS", MHOST_0_GICTR_REGS_GIC_OUTIDSr }, \
    { 0x1832500c, "MHOST_0_GICTR_REGS_GIC_CMD", MHOST_0_GICTR_REGS_GIC_CMDr }, \
    { 0x18325010, "MHOST_0_GICTR_REGS_GIC_FIQ_LAT0", MHOST_0_GICTR_REGS_GIC_FIQ_LAT0r }, \
    { 0x18325014, "MHOST_0_GICTR_REGS_GIC_IRQ_LAT0", MHOST_0_GICTR_REGS_GIC_IRQ_LAT0r }, \
    { 0x18325018, "MHOST_0_GICTR_REGS_GIC_FIQ_LAT1", MHOST_0_GICTR_REGS_GIC_FIQ_LAT1r }, \
    { 0x1832501c, "MHOST_0_GICTR_REGS_GIC_IRQ_LAT1", MHOST_0_GICTR_REGS_GIC_IRQ_LAT1r }, \
    { 0x18326000, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN00", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN00r }, \
    { 0x18326004, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN01", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN01r }, \
    { 0x18326008, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN02", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN02r }, \
    { 0x1832600c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN03", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN03r }, \
    { 0x18326010, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN04", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN04r }, \
    { 0x18326014, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN05", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN05r }, \
    { 0x18326018, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN06", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN06r }, \
    { 0x1832601c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN07", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN07r }, \
    { 0x18326020, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN08", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN08r }, \
    { 0x18326024, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN09", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN09r }, \
    { 0x18326028, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0Ar }, \
    { 0x1832602c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0Br }, \
    { 0x18326030, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0Cr }, \
    { 0x18326034, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0Dr }, \
    { 0x18326038, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0Er }, \
    { 0x1832603c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0Fr }, \
    { 0x18326040, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN10", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN10r }, \
    { 0x18326044, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN11", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN11r }, \
    { 0x18326048, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN12", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN12r }, \
    { 0x1832604c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN13", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN13r }, \
    { 0x18326050, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN14", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN14r }, \
    { 0x18326054, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN15", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN15r }, \
    { 0x18326058, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN16", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN16r }, \
    { 0x1832605c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN17", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN17r }, \
    { 0x18326060, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN18", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN18r }, \
    { 0x18326064, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN19", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN19r }, \
    { 0x18326068, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1Ar }, \
    { 0x1832606c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1Br }, \
    { 0x18326070, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1Cr }, \
    { 0x18326074, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1Dr }, \
    { 0x18326078, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1Er }, \
    { 0x1832607c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1Fr }, \
    { 0x18326080, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN20", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN20r }, \
    { 0x18326084, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN21", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN21r }, \
    { 0x18326088, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN22", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN22r }, \
    { 0x1832608c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN23", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN23r }, \
    { 0x18326090, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN24", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN24r }, \
    { 0x18326094, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN25", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN25r }, \
    { 0x18326098, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN26", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN26r }, \
    { 0x1832609c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN27", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN27r }, \
    { 0x183260a0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN28", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN28r }, \
    { 0x183260a4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN29", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN29r }, \
    { 0x183260a8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2Ar }, \
    { 0x183260ac, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2Br }, \
    { 0x183260b0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2Cr }, \
    { 0x183260b4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2Dr }, \
    { 0x183260b8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2Er }, \
    { 0x183260bc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2Fr }, \
    { 0x183260c0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN30", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN30r }, \
    { 0x183260c4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN31", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN31r }, \
    { 0x183260c8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN32", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN32r }, \
    { 0x183260cc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN33", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN33r }, \
    { 0x183260d0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN34", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN34r }, \
    { 0x183260d4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN35", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN35r }, \
    { 0x183260d8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN36", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN36r }, \
    { 0x183260dc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN37", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN37r }, \
    { 0x183260e0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN38", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN38r }, \
    { 0x183260e4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN39", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN39r }, \
    { 0x183260e8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3Ar }, \
    { 0x183260ec, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3Br }, \
    { 0x183260f0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3Cr }, \
    { 0x183260f4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3Dr }, \
    { 0x183260f8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3Er }, \
    { 0x183260fc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3Fr }, \
    { 0x18326100, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN40", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN40r }, \
    { 0x18326104, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN41", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN41r }, \
    { 0x18326108, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN42", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN42r }, \
    { 0x1832610c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN43", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN43r }, \
    { 0x18326110, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN44", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN44r }, \
    { 0x18326114, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN45", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN45r }, \
    { 0x18326118, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN46", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN46r }, \
    { 0x1832611c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN47", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN47r }, \
    { 0x18326120, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN48", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN48r }, \
    { 0x18326124, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN49", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN49r }, \
    { 0x18326128, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4Ar }, \
    { 0x1832612c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4Br }, \
    { 0x18326130, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4Cr }, \
    { 0x18326134, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4Dr }, \
    { 0x18326138, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4Er }, \
    { 0x1832613c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4Fr }, \
    { 0x18326140, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN50", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN50r }, \
    { 0x18326144, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN51", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN51r }, \
    { 0x18326148, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN52", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN52r }, \
    { 0x1832614c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN53", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN53r }, \
    { 0x18326150, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN54", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN54r }, \
    { 0x18326154, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN55", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN55r }, \
    { 0x18326158, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN56", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN56r }, \
    { 0x1832615c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN57", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN57r }, \
    { 0x18326160, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN58", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN58r }, \
    { 0x18326164, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN59", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN59r }, \
    { 0x18326168, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5Ar }, \
    { 0x1832616c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5Br }, \
    { 0x18326170, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5Cr }, \
    { 0x18326174, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5Dr }, \
    { 0x18326178, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5Er }, \
    { 0x1832617c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5Fr }, \
    { 0x18326180, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN60", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN60r }, \
    { 0x18326184, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN61", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN61r }, \
    { 0x18326188, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN62", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN62r }, \
    { 0x1832618c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN63", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN63r }, \
    { 0x18326190, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN64", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN64r }, \
    { 0x18326194, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN65", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN65r }, \
    { 0x18326198, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN66", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN66r }, \
    { 0x1832619c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN67", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN67r }, \
    { 0x183261a0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN68", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN68r }, \
    { 0x183261a4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN69", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN69r }, \
    { 0x183261a8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6Ar }, \
    { 0x183261ac, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6Br }, \
    { 0x183261b0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6Cr }, \
    { 0x183261b4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6Dr }, \
    { 0x183261b8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6Er }, \
    { 0x183261bc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6Fr }, \
    { 0x183261c0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN70", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN70r }, \
    { 0x183261c4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN71", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN71r }, \
    { 0x183261c8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN72", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN72r }, \
    { 0x183261cc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN73", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN73r }, \
    { 0x183261d0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN74", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN74r }, \
    { 0x183261d4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN75", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN75r }, \
    { 0x183261d8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN76", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN76r }, \
    { 0x183261dc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN77", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN77r }, \
    { 0x183261e0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN78", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN78r }, \
    { 0x183261e4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN79", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN79r }, \
    { 0x183261e8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7Ar }, \
    { 0x183261ec, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7Br }, \
    { 0x183261f0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7Cr }, \
    { 0x183261f4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7Dr }, \
    { 0x183261f8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7Er }, \
    { 0x183261fc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7Fr }, \
    { 0x18326200, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN80", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN80r }, \
    { 0x18326204, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN81", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN81r }, \
    { 0x18326208, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN82", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN82r }, \
    { 0x1832620c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN83", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN83r }, \
    { 0x18326210, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN84", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN84r }, \
    { 0x18326214, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN85", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN85r }, \
    { 0x18326218, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN86", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN86r }, \
    { 0x1832621c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN87", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN87r }, \
    { 0x18326220, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN88", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN88r }, \
    { 0x18326224, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN89", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN89r }, \
    { 0x18326228, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8Ar }, \
    { 0x1832622c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8Br }, \
    { 0x18326230, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8Cr }, \
    { 0x18326234, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8Dr }, \
    { 0x18326238, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8Er }, \
    { 0x1832623c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8Fr }, \
    { 0x18326240, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN90", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN90r }, \
    { 0x18326244, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN91", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN91r }, \
    { 0x18326248, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN92", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN92r }, \
    { 0x1832624c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN93", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN93r }, \
    { 0x18326250, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN94", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN94r }, \
    { 0x18326254, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN95", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN95r }, \
    { 0x18326258, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN96", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN96r }, \
    { 0x1832625c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN97", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN97r }, \
    { 0x18326260, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN98", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN98r }, \
    { 0x18326264, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN99", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN99r }, \
    { 0x18326268, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9A", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9Ar }, \
    { 0x1832626c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9B", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9Br }, \
    { 0x18326270, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9C", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9Cr }, \
    { 0x18326274, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9D", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9Dr }, \
    { 0x18326278, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9E", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9Er }, \
    { 0x1832627c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9F", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9Fr }, \
    { 0x18326280, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA0", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA0r }, \
    { 0x18326284, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA1", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA1r }, \
    { 0x18326288, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA2", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA2r }, \
    { 0x1832628c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA3", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA3r }, \
    { 0x18326290, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA4", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA4r }, \
    { 0x18326294, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA5", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA5r }, \
    { 0x18326298, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA6", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA6r }, \
    { 0x1832629c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA7", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA7r }, \
    { 0x183262a0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA8", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA8r }, \
    { 0x183262a4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA9", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA9r }, \
    { 0x183262a8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAA", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAAr }, \
    { 0x183262ac, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAB", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANABr }, \
    { 0x183262b0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAC", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANACr }, \
    { 0x183262b4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAD", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANADr }, \
    { 0x183262b8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAE", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAEr }, \
    { 0x183262bc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAF", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAFr }, \
    { 0x183262c0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB0", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB0r }, \
    { 0x183262c4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB1", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB1r }, \
    { 0x183262c8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB2", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB2r }, \
    { 0x183262cc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB3", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB3r }, \
    { 0x183262d0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB4", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB4r }, \
    { 0x183262d4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB5", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB5r }, \
    { 0x183262d8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB6", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB6r }, \
    { 0x183262dc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB7", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB7r }, \
    { 0x183262e0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB8", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB8r }, \
    { 0x183262e4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB9", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB9r }, \
    { 0x183262e8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBA", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBAr }, \
    { 0x183262ec, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBB", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBBr }, \
    { 0x183262f0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBC", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBCr }, \
    { 0x183262f4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBD", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBDr }, \
    { 0x183262f8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBE", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBEr }, \
    { 0x183262fc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBF", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBFr }, \
    { 0x18326300, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC0", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC0r }, \
    { 0x18326304, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC1", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC1r }, \
    { 0x18326308, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC2", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC2r }, \
    { 0x1832630c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC3", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC3r }, \
    { 0x18326310, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC4", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC4r }, \
    { 0x18326314, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC5", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC5r }, \
    { 0x18326318, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC6", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC6r }, \
    { 0x1832631c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC7", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC7r }, \
    { 0x18326320, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC8", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC8r }, \
    { 0x18326324, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC9", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC9r }, \
    { 0x18326328, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCA", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCAr }, \
    { 0x1832632c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCB", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCBr }, \
    { 0x18326330, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCC", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCCr }, \
    { 0x18326334, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCD", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCDr }, \
    { 0x18326338, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCE", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCEr }, \
    { 0x1832633c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCF", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCFr }, \
    { 0x18326340, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND0", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND0r }, \
    { 0x18326344, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND1", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND1r }, \
    { 0x18326348, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND2", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND2r }, \
    { 0x1832634c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND3", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND3r }, \
    { 0x18326350, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND4", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND4r }, \
    { 0x18326354, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND5", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND5r }, \
    { 0x18326358, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND6", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND6r }, \
    { 0x1832635c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND7", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND7r }, \
    { 0x18326360, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND8", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND8r }, \
    { 0x18326364, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND9", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND9r }, \
    { 0x18326368, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDA", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDAr }, \
    { 0x1832636c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDB", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDBr }, \
    { 0x18326370, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDC", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDCr }, \
    { 0x18326374, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDD", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDDr }, \
    { 0x18326378, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDE", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDEr }, \
    { 0x1832637c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDF", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDFr }, \
    { 0x18326380, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE0", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE0r }, \
    { 0x18326384, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE1", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE1r }, \
    { 0x18326388, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE2", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE2r }, \
    { 0x1832638c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE3", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE3r }, \
    { 0x18326390, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE4", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE4r }, \
    { 0x18326394, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE5", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE5r }, \
    { 0x18326398, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE6", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE6r }, \
    { 0x1832639c, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE7", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE7r }, \
    { 0x183263a0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE8", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE8r }, \
    { 0x183263a4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE9", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE9r }, \
    { 0x183263a8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEA", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEAr }, \
    { 0x183263ac, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEB", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEBr }, \
    { 0x183263b0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEC", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANECr }, \
    { 0x183263b4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANED", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEDr }, \
    { 0x183263b8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEE", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEEr }, \
    { 0x183263bc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEF", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEFr }, \
    { 0x183263c0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF0", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF0r }, \
    { 0x183263c4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF1", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF1r }, \
    { 0x183263c8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF2", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF2r }, \
    { 0x183263cc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF3", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF3r }, \
    { 0x183263d0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF4", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF4r }, \
    { 0x183263d4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF5", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF5r }, \
    { 0x183263d8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF6", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF6r }, \
    { 0x183263dc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF7", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF7r }, \
    { 0x183263e0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF8", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF8r }, \
    { 0x183263e4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF9", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF9r }, \
    { 0x183263e8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFA", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFAr }, \
    { 0x183263ec, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFB", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFBr }, \
    { 0x183263f0, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFC", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFCr }, \
    { 0x183263f4, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFD", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFDr }, \
    { 0x183263f8, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFE", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFEr }, \
    { 0x183263fc, "MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFF", MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFFr }, \
    { 0x18326400, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN00", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN00r }, \
    { 0x18326404, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN01", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN01r }, \
    { 0x18326408, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN02", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN02r }, \
    { 0x1832640c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN03", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN03r }, \
    { 0x18326410, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN04", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN04r }, \
    { 0x18326414, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN05", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN05r }, \
    { 0x18326418, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN06", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN06r }, \
    { 0x1832641c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN07", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN07r }, \
    { 0x18326420, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN08", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN08r }, \
    { 0x18326424, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN09", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN09r }, \
    { 0x18326428, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0Ar }, \
    { 0x1832642c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0Br }, \
    { 0x18326430, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0Cr }, \
    { 0x18326434, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0Dr }, \
    { 0x18326438, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0Er }, \
    { 0x1832643c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0Fr }, \
    { 0x18326440, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN10", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN10r }, \
    { 0x18326444, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN11", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN11r }, \
    { 0x18326448, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN12", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN12r }, \
    { 0x1832644c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN13", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN13r }, \
    { 0x18326450, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN14", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN14r }, \
    { 0x18326454, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN15", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN15r }, \
    { 0x18326458, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN16", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN16r }, \
    { 0x1832645c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN17", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN17r }, \
    { 0x18326460, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN18", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN18r }, \
    { 0x18326464, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN19", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN19r }, \
    { 0x18326468, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1Ar }, \
    { 0x1832646c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1Br }, \
    { 0x18326470, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1Cr }, \
    { 0x18326474, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1Dr }, \
    { 0x18326478, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1Er }, \
    { 0x1832647c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1Fr }, \
    { 0x18326480, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN20", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN20r }, \
    { 0x18326484, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN21", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN21r }, \
    { 0x18326488, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN22", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN22r }, \
    { 0x1832648c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN23", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN23r }, \
    { 0x18326490, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN24", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN24r }, \
    { 0x18326494, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN25", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN25r }, \
    { 0x18326498, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN26", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN26r }, \
    { 0x1832649c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN27", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN27r }, \
    { 0x183264a0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN28", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN28r }, \
    { 0x183264a4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN29", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN29r }, \
    { 0x183264a8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2Ar }, \
    { 0x183264ac, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2Br }, \
    { 0x183264b0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2Cr }, \
    { 0x183264b4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2Dr }, \
    { 0x183264b8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2Er }, \
    { 0x183264bc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2Fr }, \
    { 0x183264c0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN30", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN30r }, \
    { 0x183264c4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN31", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN31r }, \
    { 0x183264c8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN32", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN32r }, \
    { 0x183264cc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN33", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN33r }, \
    { 0x183264d0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN34", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN34r }, \
    { 0x183264d4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN35", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN35r }, \
    { 0x183264d8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN36", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN36r }, \
    { 0x183264dc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN37", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN37r }, \
    { 0x183264e0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN38", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN38r }, \
    { 0x183264e4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN39", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN39r }, \
    { 0x183264e8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3Ar }, \
    { 0x183264ec, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3Br }, \
    { 0x183264f0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3Cr }, \
    { 0x183264f4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3Dr }, \
    { 0x183264f8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3Er }, \
    { 0x183264fc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3Fr }, \
    { 0x18326500, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN40", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN40r }, \
    { 0x18326504, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN41", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN41r }, \
    { 0x18326508, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN42", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN42r }, \
    { 0x1832650c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN43", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN43r }, \
    { 0x18326510, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN44", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN44r }, \
    { 0x18326514, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN45", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN45r }, \
    { 0x18326518, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN46", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN46r }, \
    { 0x1832651c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN47", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN47r }, \
    { 0x18326520, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN48", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN48r }, \
    { 0x18326524, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN49", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN49r }, \
    { 0x18326528, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4Ar }, \
    { 0x1832652c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4Br }, \
    { 0x18326530, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4Cr }, \
    { 0x18326534, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4Dr }, \
    { 0x18326538, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4Er }, \
    { 0x1832653c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4Fr }, \
    { 0x18326540, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN50", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN50r }, \
    { 0x18326544, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN51", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN51r }, \
    { 0x18326548, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN52", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN52r }, \
    { 0x1832654c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN53", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN53r }, \
    { 0x18326550, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN54", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN54r }, \
    { 0x18326554, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN55", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN55r }, \
    { 0x18326558, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN56", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN56r }, \
    { 0x1832655c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN57", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN57r }, \
    { 0x18326560, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN58", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN58r }, \
    { 0x18326564, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN59", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN59r }, \
    { 0x18326568, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5Ar }, \
    { 0x1832656c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5Br }, \
    { 0x18326570, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5Cr }, \
    { 0x18326574, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5Dr }, \
    { 0x18326578, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5Er }, \
    { 0x1832657c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5Fr }, \
    { 0x18326580, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN60", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN60r }, \
    { 0x18326584, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN61", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN61r }, \
    { 0x18326588, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN62", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN62r }, \
    { 0x1832658c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN63", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN63r }, \
    { 0x18326590, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN64", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN64r }, \
    { 0x18326594, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN65", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN65r }, \
    { 0x18326598, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN66", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN66r }, \
    { 0x1832659c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN67", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN67r }, \
    { 0x183265a0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN68", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN68r }, \
    { 0x183265a4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN69", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN69r }, \
    { 0x183265a8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6Ar }, \
    { 0x183265ac, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6Br }, \
    { 0x183265b0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6Cr }, \
    { 0x183265b4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6Dr }, \
    { 0x183265b8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6Er }, \
    { 0x183265bc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6Fr }, \
    { 0x183265c0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN70", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN70r }, \
    { 0x183265c4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN71", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN71r }, \
    { 0x183265c8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN72", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN72r }, \
    { 0x183265cc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN73", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN73r }, \
    { 0x183265d0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN74", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN74r }, \
    { 0x183265d4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN75", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN75r }, \
    { 0x183265d8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN76", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN76r }, \
    { 0x183265dc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN77", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN77r }, \
    { 0x183265e0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN78", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN78r }, \
    { 0x183265e4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN79", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN79r }, \
    { 0x183265e8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7Ar }, \
    { 0x183265ec, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7Br }, \
    { 0x183265f0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7Cr }, \
    { 0x183265f4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7Dr }, \
    { 0x183265f8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7Er }, \
    { 0x183265fc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7Fr }, \
    { 0x18326600, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN80", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN80r }, \
    { 0x18326604, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN81", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN81r }, \
    { 0x18326608, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN82", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN82r }, \
    { 0x1832660c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN83", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN83r }, \
    { 0x18326610, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN84", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN84r }, \
    { 0x18326614, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN85", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN85r }, \
    { 0x18326618, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN86", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN86r }, \
    { 0x1832661c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN87", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN87r }, \
    { 0x18326620, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN88", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN88r }, \
    { 0x18326624, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN89", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN89r }, \
    { 0x18326628, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8Ar }, \
    { 0x1832662c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8Br }, \
    { 0x18326630, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8Cr }, \
    { 0x18326634, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8Dr }, \
    { 0x18326638, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8Er }, \
    { 0x1832663c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8Fr }, \
    { 0x18326640, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN90", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN90r }, \
    { 0x18326644, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN91", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN91r }, \
    { 0x18326648, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN92", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN92r }, \
    { 0x1832664c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN93", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN93r }, \
    { 0x18326650, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN94", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN94r }, \
    { 0x18326654, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN95", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN95r }, \
    { 0x18326658, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN96", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN96r }, \
    { 0x1832665c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN97", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN97r }, \
    { 0x18326660, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN98", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN98r }, \
    { 0x18326664, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN99", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN99r }, \
    { 0x18326668, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9A", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9Ar }, \
    { 0x1832666c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9B", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9Br }, \
    { 0x18326670, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9C", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9Cr }, \
    { 0x18326674, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9D", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9Dr }, \
    { 0x18326678, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9E", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9Er }, \
    { 0x1832667c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9F", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9Fr }, \
    { 0x18326680, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA0", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA0r }, \
    { 0x18326684, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA1", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA1r }, \
    { 0x18326688, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA2", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA2r }, \
    { 0x1832668c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA3", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA3r }, \
    { 0x18326690, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA4", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA4r }, \
    { 0x18326694, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA5", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA5r }, \
    { 0x18326698, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA6", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA6r }, \
    { 0x1832669c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA7", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA7r }, \
    { 0x183266a0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA8", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA8r }, \
    { 0x183266a4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA9", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA9r }, \
    { 0x183266a8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAA", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAAr }, \
    { 0x183266ac, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAB", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANABr }, \
    { 0x183266b0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAC", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANACr }, \
    { 0x183266b4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAD", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANADr }, \
    { 0x183266b8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAE", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAEr }, \
    { 0x183266bc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAF", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAFr }, \
    { 0x183266c0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB0", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB0r }, \
    { 0x183266c4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB1", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB1r }, \
    { 0x183266c8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB2", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB2r }, \
    { 0x183266cc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB3", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB3r }, \
    { 0x183266d0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB4", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB4r }, \
    { 0x183266d4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB5", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB5r }, \
    { 0x183266d8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB6", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB6r }, \
    { 0x183266dc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB7", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB7r }, \
    { 0x183266e0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB8", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB8r }, \
    { 0x183266e4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB9", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB9r }, \
    { 0x183266e8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBA", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBAr }, \
    { 0x183266ec, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBB", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBBr }, \
    { 0x183266f0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBC", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBCr }, \
    { 0x183266f4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBD", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBDr }, \
    { 0x183266f8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBE", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBEr }, \
    { 0x183266fc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBF", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBFr }, \
    { 0x18326700, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC0", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC0r }, \
    { 0x18326704, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC1", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC1r }, \
    { 0x18326708, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC2", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC2r }, \
    { 0x1832670c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC3", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC3r }, \
    { 0x18326710, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC4", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC4r }, \
    { 0x18326714, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC5", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC5r }, \
    { 0x18326718, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC6", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC6r }, \
    { 0x1832671c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC7", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC7r }, \
    { 0x18326720, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC8", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC8r }, \
    { 0x18326724, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC9", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC9r }, \
    { 0x18326728, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCA", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCAr }, \
    { 0x1832672c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCB", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCBr }, \
    { 0x18326730, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCC", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCCr }, \
    { 0x18326734, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCD", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCDr }, \
    { 0x18326738, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCE", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCEr }, \
    { 0x1832673c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCF", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCFr }, \
    { 0x18326740, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND0", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND0r }, \
    { 0x18326744, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND1", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND1r }, \
    { 0x18326748, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND2", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND2r }, \
    { 0x1832674c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND3", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND3r }, \
    { 0x18326750, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND4", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND4r }, \
    { 0x18326754, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND5", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND5r }, \
    { 0x18326758, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND6", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND6r }, \
    { 0x1832675c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND7", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND7r }, \
    { 0x18326760, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND8", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND8r }, \
    { 0x18326764, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND9", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND9r }, \
    { 0x18326768, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDA", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDAr }, \
    { 0x1832676c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDB", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDBr }, \
    { 0x18326770, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDC", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDCr }, \
    { 0x18326774, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDD", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDDr }, \
    { 0x18326778, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDE", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDEr }, \
    { 0x1832677c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDF", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDFr }, \
    { 0x18326780, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE0", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE0r }, \
    { 0x18326784, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE1", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE1r }, \
    { 0x18326788, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE2", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE2r }, \
    { 0x1832678c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE3", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE3r }, \
    { 0x18326790, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE4", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE4r }, \
    { 0x18326794, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE5", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE5r }, \
    { 0x18326798, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE6", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE6r }, \
    { 0x1832679c, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE7", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE7r }, \
    { 0x183267a0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE8", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE8r }, \
    { 0x183267a4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE9", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE9r }, \
    { 0x183267a8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEA", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEAr }, \
    { 0x183267ac, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEB", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEBr }, \
    { 0x183267b0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEC", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANECr }, \
    { 0x183267b4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANED", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEDr }, \
    { 0x183267b8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEE", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEEr }, \
    { 0x183267bc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEF", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEFr }, \
    { 0x183267c0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF0", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF0r }, \
    { 0x183267c4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF1", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF1r }, \
    { 0x183267c8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF2", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF2r }, \
    { 0x183267cc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF3", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF3r }, \
    { 0x183267d0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF4", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF4r }, \
    { 0x183267d4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF5", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF5r }, \
    { 0x183267d8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF6", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF6r }, \
    { 0x183267dc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF7", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF7r }, \
    { 0x183267e0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF8", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF8r }, \
    { 0x183267e4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF9", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF9r }, \
    { 0x183267e8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFA", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFAr }, \
    { 0x183267ec, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFB", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFBr }, \
    { 0x183267f0, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFC", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFCr }, \
    { 0x183267f4, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFD", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFDr }, \
    { 0x183267f8, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFE", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFEr }, \
    { 0x183267fc, "MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFF", MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFFr }, \
    { 0x18326800, "MHOST_0_SW_STM_REGS_R_CONFIG", MHOST_0_SW_STM_REGS_R_CONFIGr }, \
    { 0x18326c00, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN00", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN00r }, \
    { 0x18326c04, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN01", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN01r }, \
    { 0x18326c08, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN02", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN02r }, \
    { 0x18326c0c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN03", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN03r }, \
    { 0x18326c10, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN04", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN04r }, \
    { 0x18326c14, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN05", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN05r }, \
    { 0x18326c18, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN06", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN06r }, \
    { 0x18326c1c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN07", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN07r }, \
    { 0x18326c20, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN08", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN08r }, \
    { 0x18326c24, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN09", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN09r }, \
    { 0x18326c28, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0Ar }, \
    { 0x18326c2c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0Br }, \
    { 0x18326c30, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0Cr }, \
    { 0x18326c34, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0Dr }, \
    { 0x18326c38, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0Er }, \
    { 0x18326c3c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0Fr }, \
    { 0x18326c40, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN10", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN10r }, \
    { 0x18326c44, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN11", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN11r }, \
    { 0x18326c48, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN12", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN12r }, \
    { 0x18326c4c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN13", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN13r }, \
    { 0x18326c50, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN14", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN14r }, \
    { 0x18326c54, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN15", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN15r }, \
    { 0x18326c58, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN16", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN16r }, \
    { 0x18326c5c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN17", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN17r }, \
    { 0x18326c60, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN18", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN18r }, \
    { 0x18326c64, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN19", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN19r }, \
    { 0x18326c68, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1Ar }, \
    { 0x18326c6c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1Br }, \
    { 0x18326c70, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1Cr }, \
    { 0x18326c74, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1Dr }, \
    { 0x18326c78, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1Er }, \
    { 0x18326c7c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1Fr }, \
    { 0x18326c80, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN20", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN20r }, \
    { 0x18326c84, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN21", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN21r }, \
    { 0x18326c88, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN22", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN22r }, \
    { 0x18326c8c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN23", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN23r }, \
    { 0x18326c90, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN24", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN24r }, \
    { 0x18326c94, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN25", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN25r }, \
    { 0x18326c98, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN26", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN26r }, \
    { 0x18326c9c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN27", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN27r }, \
    { 0x18326ca0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN28", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN28r }, \
    { 0x18326ca4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN29", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN29r }, \
    { 0x18326ca8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2Ar }, \
    { 0x18326cac, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2Br }, \
    { 0x18326cb0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2Cr }, \
    { 0x18326cb4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2Dr }, \
    { 0x18326cb8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2Er }, \
    { 0x18326cbc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2Fr }, \
    { 0x18326cc0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN30", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN30r }, \
    { 0x18326cc4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN31", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN31r }, \
    { 0x18326cc8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN32", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN32r }, \
    { 0x18326ccc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN33", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN33r }, \
    { 0x18326cd0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN34", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN34r }, \
    { 0x18326cd4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN35", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN35r }, \
    { 0x18326cd8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN36", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN36r }, \
    { 0x18326cdc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN37", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN37r }, \
    { 0x18326ce0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN38", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN38r }, \
    { 0x18326ce4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN39", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN39r }, \
    { 0x18326ce8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3Ar }, \
    { 0x18326cec, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3Br }, \
    { 0x18326cf0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3Cr }, \
    { 0x18326cf4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3Dr }, \
    { 0x18326cf8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3Er }, \
    { 0x18326cfc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3Fr }, \
    { 0x18326d00, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN40", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN40r }, \
    { 0x18326d04, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN41", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN41r }, \
    { 0x18326d08, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN42", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN42r }, \
    { 0x18326d0c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN43", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN43r }, \
    { 0x18326d10, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN44", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN44r }, \
    { 0x18326d14, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN45", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN45r }, \
    { 0x18326d18, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN46", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN46r }, \
    { 0x18326d1c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN47", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN47r }, \
    { 0x18326d20, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN48", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN48r }, \
    { 0x18326d24, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN49", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN49r }, \
    { 0x18326d28, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4Ar }, \
    { 0x18326d2c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4Br }, \
    { 0x18326d30, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4Cr }, \
    { 0x18326d34, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4Dr }, \
    { 0x18326d38, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4Er }, \
    { 0x18326d3c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4Fr }, \
    { 0x18326d40, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN50", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN50r }, \
    { 0x18326d44, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN51", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN51r }, \
    { 0x18326d48, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN52", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN52r }, \
    { 0x18326d4c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN53", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN53r }, \
    { 0x18326d50, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN54", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN54r }, \
    { 0x18326d54, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN55", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN55r }, \
    { 0x18326d58, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN56", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN56r }, \
    { 0x18326d5c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN57", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN57r }, \
    { 0x18326d60, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN58", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN58r }, \
    { 0x18326d64, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN59", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN59r }, \
    { 0x18326d68, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5Ar }, \
    { 0x18326d6c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5Br }, \
    { 0x18326d70, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5Cr }, \
    { 0x18326d74, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5Dr }, \
    { 0x18326d78, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5Er }, \
    { 0x18326d7c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5Fr }, \
    { 0x18326d80, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN60", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN60r }, \
    { 0x18326d84, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN61", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN61r }, \
    { 0x18326d88, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN62", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN62r }, \
    { 0x18326d8c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN63", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN63r }, \
    { 0x18326d90, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN64", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN64r }, \
    { 0x18326d94, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN65", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN65r }, \
    { 0x18326d98, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN66", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN66r }, \
    { 0x18326d9c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN67", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN67r }, \
    { 0x18326da0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN68", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN68r }, \
    { 0x18326da4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN69", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN69r }, \
    { 0x18326da8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6Ar }, \
    { 0x18326dac, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6Br }, \
    { 0x18326db0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6Cr }, \
    { 0x18326db4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6Dr }, \
    { 0x18326db8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6Er }, \
    { 0x18326dbc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6Fr }, \
    { 0x18326dc0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN70", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN70r }, \
    { 0x18326dc4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN71", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN71r }, \
    { 0x18326dc8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN72", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN72r }, \
    { 0x18326dcc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN73", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN73r }, \
    { 0x18326dd0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN74", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN74r }, \
    { 0x18326dd4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN75", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN75r }, \
    { 0x18326dd8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN76", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN76r }, \
    { 0x18326ddc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN77", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN77r }, \
    { 0x18326de0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN78", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN78r }, \
    { 0x18326de4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN79", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN79r }, \
    { 0x18326de8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7Ar }, \
    { 0x18326dec, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7Br }, \
    { 0x18326df0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7Cr }, \
    { 0x18326df4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7Dr }, \
    { 0x18326df8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7Er }, \
    { 0x18326dfc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7Fr }, \
    { 0x18326e00, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN80", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN80r }, \
    { 0x18326e04, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN81", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN81r }, \
    { 0x18326e08, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN82", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN82r }, \
    { 0x18326e0c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN83", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN83r }, \
    { 0x18326e10, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN84", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN84r }, \
    { 0x18326e14, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN85", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN85r }, \
    { 0x18326e18, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN86", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN86r }, \
    { 0x18326e1c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN87", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN87r }, \
    { 0x18326e20, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN88", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN88r }, \
    { 0x18326e24, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN89", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN89r }, \
    { 0x18326e28, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8Ar }, \
    { 0x18326e2c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8Br }, \
    { 0x18326e30, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8Cr }, \
    { 0x18326e34, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8Dr }, \
    { 0x18326e38, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8Er }, \
    { 0x18326e3c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8Fr }, \
    { 0x18326e40, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN90", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN90r }, \
    { 0x18326e44, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN91", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN91r }, \
    { 0x18326e48, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN92", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN92r }, \
    { 0x18326e4c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN93", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN93r }, \
    { 0x18326e50, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN94", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN94r }, \
    { 0x18326e54, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN95", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN95r }, \
    { 0x18326e58, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN96", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN96r }, \
    { 0x18326e5c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN97", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN97r }, \
    { 0x18326e60, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN98", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN98r }, \
    { 0x18326e64, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN99", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN99r }, \
    { 0x18326e68, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9A", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9Ar }, \
    { 0x18326e6c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9B", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9Br }, \
    { 0x18326e70, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9C", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9Cr }, \
    { 0x18326e74, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9D", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9Dr }, \
    { 0x18326e78, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9E", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9Er }, \
    { 0x18326e7c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9F", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9Fr }, \
    { 0x18326e80, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA0", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA0r }, \
    { 0x18326e84, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA1", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA1r }, \
    { 0x18326e88, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA2", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA2r }, \
    { 0x18326e8c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA3", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA3r }, \
    { 0x18326e90, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA4", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA4r }, \
    { 0x18326e94, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA5", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA5r }, \
    { 0x18326e98, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA6", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA6r }, \
    { 0x18326e9c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA7", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA7r }, \
    { 0x18326ea0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA8", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA8r }, \
    { 0x18326ea4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA9", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA9r }, \
    { 0x18326ea8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAA", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAAr }, \
    { 0x18326eac, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAB", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANABr }, \
    { 0x18326eb0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAC", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANACr }, \
    { 0x18326eb4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAD", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANADr }, \
    { 0x18326eb8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAE", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAEr }, \
    { 0x18326ebc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAF", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAFr }, \
    { 0x18326ec0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB0", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB0r }, \
    { 0x18326ec4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB1", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB1r }, \
    { 0x18326ec8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB2", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB2r }, \
    { 0x18326ecc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB3", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB3r }, \
    { 0x18326ed0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB4", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB4r }, \
    { 0x18326ed4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB5", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB5r }, \
    { 0x18326ed8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB6", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB6r }, \
    { 0x18326edc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB7", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB7r }, \
    { 0x18326ee0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB8", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB8r }, \
    { 0x18326ee4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB9", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB9r }, \
    { 0x18326ee8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBA", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBAr }, \
    { 0x18326eec, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBB", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBBr }, \
    { 0x18326ef0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBC", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBCr }, \
    { 0x18326ef4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBD", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBDr }, \
    { 0x18326ef8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBE", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBEr }, \
    { 0x18326efc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBF", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBFr }, \
    { 0x18326f00, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC0", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC0r }, \
    { 0x18326f04, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC1", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC1r }, \
    { 0x18326f08, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC2", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC2r }, \
    { 0x18326f0c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC3", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC3r }, \
    { 0x18326f10, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC4", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC4r }, \
    { 0x18326f14, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC5", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC5r }, \
    { 0x18326f18, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC6", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC6r }, \
    { 0x18326f1c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC7", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC7r }, \
    { 0x18326f20, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC8", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC8r }, \
    { 0x18326f24, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC9", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC9r }, \
    { 0x18326f28, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCA", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCAr }, \
    { 0x18326f2c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCB", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCBr }, \
    { 0x18326f30, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCC", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCCr }, \
    { 0x18326f34, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCD", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCDr }, \
    { 0x18326f38, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCE", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCEr }, \
    { 0x18326f3c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCF", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCFr }, \
    { 0x18326f40, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND0", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND0r }, \
    { 0x18326f44, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND1", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND1r }, \
    { 0x18326f48, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND2", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND2r }, \
    { 0x18326f4c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND3", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND3r }, \
    { 0x18326f50, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND4", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND4r }, \
    { 0x18326f54, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND5", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND5r }, \
    { 0x18326f58, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND6", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND6r }, \
    { 0x18326f5c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND7", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND7r }, \
    { 0x18326f60, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND8", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND8r }, \
    { 0x18326f64, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND9", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND9r }, \
    { 0x18326f68, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDA", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDAr }, \
    { 0x18326f6c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDB", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDBr }, \
    { 0x18326f70, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDC", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDCr }, \
    { 0x18326f74, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDD", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDDr }, \
    { 0x18326f78, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDE", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDEr }, \
    { 0x18326f7c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDF", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDFr }, \
    { 0x18326f80, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE0", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE0r }, \
    { 0x18326f84, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE1", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE1r }, \
    { 0x18326f88, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE2", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE2r }, \
    { 0x18326f8c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE3", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE3r }, \
    { 0x18326f90, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE4", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE4r }, \
    { 0x18326f94, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE5", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE5r }, \
    { 0x18326f98, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE6", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE6r }, \
    { 0x18326f9c, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE7", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE7r }, \
    { 0x18326fa0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE8", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE8r }, \
    { 0x18326fa4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE9", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE9r }, \
    { 0x18326fa8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEA", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEAr }, \
    { 0x18326fac, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEB", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEBr }, \
    { 0x18326fb0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEC", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANECr }, \
    { 0x18326fb4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANED", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEDr }, \
    { 0x18326fb8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEE", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEEr }, \
    { 0x18326fbc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEF", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEFr }, \
    { 0x18326fc0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF0", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF0r }, \
    { 0x18326fc4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF1", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF1r }, \
    { 0x18326fc8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF2", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF2r }, \
    { 0x18326fcc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF3", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF3r }, \
    { 0x18326fd0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF4", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF4r }, \
    { 0x18326fd4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF5", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF5r }, \
    { 0x18326fd8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF6", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF6r }, \
    { 0x18326fdc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF7", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF7r }, \
    { 0x18326fe0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF8", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF8r }, \
    { 0x18326fe4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF9", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF9r }, \
    { 0x18326fe8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFA", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFAr }, \
    { 0x18326fec, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFB", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFBr }, \
    { 0x18326ff0, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFC", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFCr }, \
    { 0x18326ff4, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFD", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFDr }, \
    { 0x18326ff8, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFE", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFEr }, \
    { 0x18326ffc, "MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFF", MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFFr }, \
    { 0x18328000, "MHOST_0_CSATBFUNNEL_CTRL_REG", MHOST_0_CSATBFUNNEL_CTRL_REGr }, \
    { 0x18328004, "MHOST_0_CSATBFUNNEL_PRIORITY_CTRL_REG", MHOST_0_CSATBFUNNEL_PRIORITY_CTRL_REGr }, \
    { 0x18328eec, "MHOST_0_CSATBFUNNEL_ITATBDATA0", MHOST_0_CSATBFUNNEL_ITATBDATA0r }, \
    { 0x18328ef0, "MHOST_0_CSATBFUNNEL_ITATBCTR2", MHOST_0_CSATBFUNNEL_ITATBCTR2r }, \
    { 0x18328ef4, "MHOST_0_CSATBFUNNEL_ITATBCTR1", MHOST_0_CSATBFUNNEL_ITATBCTR1r }, \
    { 0x18328ef8, "MHOST_0_CSATBFUNNEL_ITATBCTR0", MHOST_0_CSATBFUNNEL_ITATBCTR0r }, \
    { 0x18328f00, "MHOST_0_CSATBFUNNEL_ITCTRL", MHOST_0_CSATBFUNNEL_ITCTRLr }, \
    { 0x18328fa0, "MHOST_0_CSATBFUNNEL_CLAIMSET", MHOST_0_CSATBFUNNEL_CLAIMSETr }, \
    { 0x18328fa4, "MHOST_0_CSATBFUNNEL_CLAIMCLR", MHOST_0_CSATBFUNNEL_CLAIMCLRr }, \
    { 0x18328fb0, "MHOST_0_CSATBFUNNEL_LOCKACCESS", MHOST_0_CSATBFUNNEL_LOCKACCESSr }, \
    { 0x18328fb4, "MHOST_0_CSATBFUNNEL_LOCKSTATUS", MHOST_0_CSATBFUNNEL_LOCKSTATUSr }, \
    { 0x18328fb8, "MHOST_0_CSATBFUNNEL_AUTHSTATUS", MHOST_0_CSATBFUNNEL_AUTHSTATUSr }, \
    { 0x18328fc8, "MHOST_0_CSATBFUNNEL_DEVID", MHOST_0_CSATBFUNNEL_DEVIDr }, \
    { 0x18328fcc, "MHOST_0_CSATBFUNNEL_DEVTYPE", MHOST_0_CSATBFUNNEL_DEVTYPEr }, \
    { 0x18328fd0, "MHOST_0_CSATBFUNNEL_PERIPHID4", MHOST_0_CSATBFUNNEL_PERIPHID4r }, \
    { 0x18328fe0, "MHOST_0_CSATBFUNNEL_PERIPHID0", MHOST_0_CSATBFUNNEL_PERIPHID0r }, \
    { 0x18328fe4, "MHOST_0_CSATBFUNNEL_PERIPHID1", MHOST_0_CSATBFUNNEL_PERIPHID1r }, \
    { 0x18328fe8, "MHOST_0_CSATBFUNNEL_PERIPHID2", MHOST_0_CSATBFUNNEL_PERIPHID2r }, \
    { 0x18328fec, "MHOST_0_CSATBFUNNEL_PERIPHID3", MHOST_0_CSATBFUNNEL_PERIPHID3r }, \
    { 0x18328ff0, "MHOST_0_CSATBFUNNEL_COMPID0", MHOST_0_CSATBFUNNEL_COMPID0r }, \
    { 0x18328ff4, "MHOST_0_CSATBFUNNEL_COMPID1", MHOST_0_CSATBFUNNEL_COMPID1r }, \
    { 0x18328ff8, "MHOST_0_CSATBFUNNEL_COMPID2", MHOST_0_CSATBFUNNEL_COMPID2r }, \
    { 0x18328ffc, "MHOST_0_CSATBFUNNEL_COMPID3", MHOST_0_CSATBFUNNEL_COMPID3r }, \
    { 0x18329000, "MHOST_0_CSCTI_CTICONTROL", MHOST_0_CSCTI_CTICONTROLr }, \
    { 0x18329010, "MHOST_0_CSCTI_CTIINTACK", MHOST_0_CSCTI_CTIINTACKr }, \
    { 0x18329014, "MHOST_0_CSCTI_CTIAPPSET", MHOST_0_CSCTI_CTIAPPSETr }, \
    { 0x18329018, "MHOST_0_CSCTI_CTIAPPCLEAR", MHOST_0_CSCTI_CTIAPPCLEARr }, \
    { 0x1832901c, "MHOST_0_CSCTI_CTIAPPPULSE", MHOST_0_CSCTI_CTIAPPPULSEr }, \
    { 0x18329020, "MHOST_0_CSCTI_CTIINEN0", MHOST_0_CSCTI_CTIINEN0r }, \
    { 0x18329024, "MHOST_0_CSCTI_CTIINEN1", MHOST_0_CSCTI_CTIINEN1r }, \
    { 0x18329028, "MHOST_0_CSCTI_CTIINEN2", MHOST_0_CSCTI_CTIINEN2r }, \
    { 0x1832902c, "MHOST_0_CSCTI_CTIINEN3", MHOST_0_CSCTI_CTIINEN3r }, \
    { 0x18329030, "MHOST_0_CSCTI_CTIINEN4", MHOST_0_CSCTI_CTIINEN4r }, \
    { 0x18329034, "MHOST_0_CSCTI_CTIINEN5", MHOST_0_CSCTI_CTIINEN5r }, \
    { 0x18329038, "MHOST_0_CSCTI_CTIINEN6", MHOST_0_CSCTI_CTIINEN6r }, \
    { 0x1832903c, "MHOST_0_CSCTI_CTIINEN7", MHOST_0_CSCTI_CTIINEN7r }, \
    { 0x183290a0, "MHOST_0_CSCTI_CTIOUTEN0", MHOST_0_CSCTI_CTIOUTEN0r }, \
    { 0x183290a4, "MHOST_0_CSCTI_CTIOUTEN1", MHOST_0_CSCTI_CTIOUTEN1r }, \
    { 0x183290a8, "MHOST_0_CSCTI_CTIOUTEN2", MHOST_0_CSCTI_CTIOUTEN2r }, \
    { 0x183290ac, "MHOST_0_CSCTI_CTIOUTEN3", MHOST_0_CSCTI_CTIOUTEN3r }, \
    { 0x183290b0, "MHOST_0_CSCTI_CTIOUTEN4", MHOST_0_CSCTI_CTIOUTEN4r }, \
    { 0x183290b4, "MHOST_0_CSCTI_CTIOUTEN5", MHOST_0_CSCTI_CTIOUTEN5r }, \
    { 0x183290b8, "MHOST_0_CSCTI_CTIOUTEN6", MHOST_0_CSCTI_CTIOUTEN6r }, \
    { 0x183290bc, "MHOST_0_CSCTI_CTIOUTEN7", MHOST_0_CSCTI_CTIOUTEN7r }, \
    { 0x18329130, "MHOST_0_CSCTI_CTITRIGINSTATUS", MHOST_0_CSCTI_CTITRIGINSTATUSr }, \
    { 0x18329134, "MHOST_0_CSCTI_CTITRIGOUTSTATUS", MHOST_0_CSCTI_CTITRIGOUTSTATUSr }, \
    { 0x18329138, "MHOST_0_CSCTI_CTICHINSTATUS", MHOST_0_CSCTI_CTICHINSTATUSr }, \
    { 0x1832913c, "MHOST_0_CSCTI_CTICHOUTSTATUS", MHOST_0_CSCTI_CTICHOUTSTATUSr }, \
    { 0x18329140, "MHOST_0_CSCTI_CTIGATE", MHOST_0_CSCTI_CTIGATEr }, \
    { 0x18329144, "MHOST_0_CSCTI_ASICCTL", MHOST_0_CSCTI_ASICCTLr }, \
    { 0x18329edc, "MHOST_0_CSCTI_ITCHINACK", MHOST_0_CSCTI_ITCHINACKr }, \
    { 0x18329ee0, "MHOST_0_CSCTI_ITTRIGINACK", MHOST_0_CSCTI_ITTRIGINACKr }, \
    { 0x18329ee4, "MHOST_0_CSCTI_ITCHOUT", MHOST_0_CSCTI_ITCHOUTr }, \
    { 0x18329ee8, "MHOST_0_CSCTI_ITTRIGOUT", MHOST_0_CSCTI_ITTRIGOUTr }, \
    { 0x18329eec, "MHOST_0_CSCTI_ITCHOUTACK", MHOST_0_CSCTI_ITCHOUTACKr }, \
    { 0x18329ef0, "MHOST_0_CSCTI_ITTRIGOUTACK", MHOST_0_CSCTI_ITTRIGOUTACKr }, \
    { 0x18329ef4, "MHOST_0_CSCTI_ITCHIN", MHOST_0_CSCTI_ITCHINr }, \
    { 0x18329ef8, "MHOST_0_CSCTI_ITTRIGIN", MHOST_0_CSCTI_ITTRIGINr }, \
    { 0x18329f00, "MHOST_0_CSCTI_ITCTRL", MHOST_0_CSCTI_ITCTRLr }, \
    { 0x18329fa0, "MHOST_0_CSCTI_CLAIMSET", MHOST_0_CSCTI_CLAIMSETr }, \
    { 0x18329fa4, "MHOST_0_CSCTI_CLAIMCLR", MHOST_0_CSCTI_CLAIMCLRr }, \
    { 0x18329fb0, "MHOST_0_CSCTI_LAR", MHOST_0_CSCTI_LARr }, \
    { 0x18329fb4, "MHOST_0_CSCTI_LSR", MHOST_0_CSCTI_LSRr }, \
    { 0x18329fb8, "MHOST_0_CSCTI_AUTHSTATUS", MHOST_0_CSCTI_AUTHSTATUSr }, \
    { 0x18329fc8, "MHOST_0_CSCTI_DEVID", MHOST_0_CSCTI_DEVIDr }, \
    { 0x18329fcc, "MHOST_0_CSCTI_DEVTYPE", MHOST_0_CSCTI_DEVTYPEr }, \
    { 0x18329fd0, "MHOST_0_CSCTI_PERIPHID4", MHOST_0_CSCTI_PERIPHID4r }, \
    { 0x18329fe0, "MHOST_0_CSCTI_PERIPHID0", MHOST_0_CSCTI_PERIPHID0r }, \
    { 0x18329fe4, "MHOST_0_CSCTI_PERIPHID1", MHOST_0_CSCTI_PERIPHID1r }, \
    { 0x18329fe8, "MHOST_0_CSCTI_PERIPHID2", MHOST_0_CSCTI_PERIPHID2r }, \
    { 0x18329fec, "MHOST_0_CSCTI_PERIPHID3", MHOST_0_CSCTI_PERIPHID3r }, \
    { 0x18329ff0, "MHOST_0_CSCTI_COMPID0", MHOST_0_CSCTI_COMPID0r }, \
    { 0x18329ff4, "MHOST_0_CSCTI_COMPID1", MHOST_0_CSCTI_COMPID1r }, \
    { 0x18329ff8, "MHOST_0_CSCTI_COMPID2", MHOST_0_CSCTI_COMPID2r }, \
    { 0x18329ffc, "MHOST_0_CSCTI_COMPID3", MHOST_0_CSCTI_COMPID3r }, \
    { 0x18330000, "MHOST_1_CR5_RST_CTRL", MHOST_1_CR5_RST_CTRLr }, \
    { 0x18330004, "MHOST_1_CR5_CFG_CTRL", MHOST_1_CR5_CFG_CTRLr }, \
    { 0x18330008, "MHOST_1_CR5_PPH_CFG_CTRL", MHOST_1_CR5_PPH_CFG_CTRLr }, \
    { 0x1833000c, "MHOST_1_CR5_PPX_CFG_CTRL", MHOST_1_CR5_PPX_CFG_CTRLr }, \
    { 0x18330010, "MHOST_1_CR5_PPV_CFG_CTRL", MHOST_1_CR5_PPV_CFG_CTRLr }, \
    { 0x18330014, "MHOST_1_MEM_TM_CTRL_0", MHOST_1_MEM_TM_CTRL_0r }, \
    { 0x18330018, "MHOST_1_MEM_TM_CTRL_1", MHOST_1_MEM_TM_CTRL_1r }, \
    { 0x1833001c, "MHOST_1_MEM_TM_CTRL_2", MHOST_1_MEM_TM_CTRL_2r }, \
    { 0x18330020, "MHOST_1_MEM_TM_CTRL_3", MHOST_1_MEM_TM_CTRL_3r }, \
    { 0x18330024, "MHOST_1_MEM_TM_CTRL_4", MHOST_1_MEM_TM_CTRL_4r }, \
    { 0x18330028, "MHOST_1_MEM_TM_CTRL_5", MHOST_1_MEM_TM_CTRL_5r }, \
    { 0x1833002c, "MHOST_1_MEM_TM_CTRL_6", MHOST_1_MEM_TM_CTRL_6r }, \
    { 0x18330030, "MHOST_1_MEM_TM_CTRL_7", MHOST_1_MEM_TM_CTRL_7r }, \
    { 0x18330034, "MHOST_1_MEM_TM_CTRL_8", MHOST_1_MEM_TM_CTRL_8r }, \
    { 0x18330038, "MHOST_1_MEM_TM_CTRL_9", MHOST_1_MEM_TM_CTRL_9r }, \
    { 0x1833003c, "MHOST_1_MEM_TM_CTRL_10", MHOST_1_MEM_TM_CTRL_10r }, \
    { 0x18330040, "MHOST_1_MEM_TM_CTRL_11", MHOST_1_MEM_TM_CTRL_11r }, \
    { 0x18330044, "MHOST_1_MEM_TM_CTRL_12", MHOST_1_MEM_TM_CTRL_12r }, \
    { 0x18330048, "MHOST_1_MEM_TM_CTRL_13", MHOST_1_MEM_TM_CTRL_13r }, \
    { 0x18330054, "MHOST_1_CR5_STANDBY_STATUS", MHOST_1_CR5_STANDBY_STATUSr }, \
    { 0x18330058, "MHOST_1_CR5_AXI_FATAL_ERR_STATUS", MHOST_1_CR5_AXI_FATAL_ERR_STATUSr }, \
    { 0x1833005c, "MHOST_1_AWCACHE_REMAP", MHOST_1_AWCACHE_REMAPr }, \
    { 0x18330060, "MHOST_1_ARCACHE_REMAP", MHOST_1_ARCACHE_REMAPr }, \
    { 0x18330064, "MHOST_1_AWSHARE_REMAP", MHOST_1_AWSHARE_REMAPr }, \
    { 0x18330068, "MHOST_1_ARSHARE_REMAP", MHOST_1_ARSHARE_REMAPr }, \
    { 0x18330070, "MHOST_1_MHOST_RAW_INTR_STATUS_0", MHOST_1_MHOST_RAW_INTR_STATUS_0r }, \
    { 0x18330074, "MHOST_1_MHOST_RAW_INTR_STATUS_1", MHOST_1_MHOST_RAW_INTR_STATUS_1r }, \
    { 0x18330078, "MHOST_1_MHOST_RAW_INTR_STATUS_2", MHOST_1_MHOST_RAW_INTR_STATUS_2r }, \
    { 0x1833007c, "MHOST_1_MHOST_RAW_INTR_STATUS_3", MHOST_1_MHOST_RAW_INTR_STATUS_3r }, \
    { 0x18330080, "MHOST_1_MHOST_RAW_INTR_STATUS_4", MHOST_1_MHOST_RAW_INTR_STATUS_4r }, \
    { 0x18330084, "MHOST_1_MHOST_RAW_INTR_STATUS_5", MHOST_1_MHOST_RAW_INTR_STATUS_5r }, \
    { 0x18330088, "MHOST_1_MHOST_RAW_INTR_STATUS_6", MHOST_1_MHOST_RAW_INTR_STATUS_6r }, \
    { 0x1833008c, "MHOST_1_MHOST_RAW_INTR_STATUS_7", MHOST_1_MHOST_RAW_INTR_STATUS_7r }, \
    { 0x18330090, "MHOST_1_MHOST_INTR_MASK_0", MHOST_1_MHOST_INTR_MASK_0r }, \
    { 0x18330094, "MHOST_1_MHOST_INTR_MASK_1", MHOST_1_MHOST_INTR_MASK_1r }, \
    { 0x18330098, "MHOST_1_MHOST_INTR_MASK_2", MHOST_1_MHOST_INTR_MASK_2r }, \
    { 0x1833009c, "MHOST_1_MHOST_INTR_MASK_3", MHOST_1_MHOST_INTR_MASK_3r }, \
    { 0x183300a0, "MHOST_1_MHOST_INTR_MASK_4", MHOST_1_MHOST_INTR_MASK_4r }, \
    { 0x183300a4, "MHOST_1_MHOST_INTR_MASK_5", MHOST_1_MHOST_INTR_MASK_5r }, \
    { 0x183300a8, "MHOST_1_MHOST_INTR_MASK_6", MHOST_1_MHOST_INTR_MASK_6r }, \
    { 0x183300ac, "MHOST_1_MHOST_INTR_MASK_7", MHOST_1_MHOST_INTR_MASK_7r }, \
    { 0x183300b0, "MHOST_1_MHOST_INTR_STATUS_0", MHOST_1_MHOST_INTR_STATUS_0r }, \
    { 0x183300b4, "MHOST_1_MHOST_INTR_STATUS_1", MHOST_1_MHOST_INTR_STATUS_1r }, \
    { 0x183300b8, "MHOST_1_MHOST_INTR_STATUS_2", MHOST_1_MHOST_INTR_STATUS_2r }, \
    { 0x183300bc, "MHOST_1_MHOST_INTR_STATUS_3", MHOST_1_MHOST_INTR_STATUS_3r }, \
    { 0x183300c0, "MHOST_1_MHOST_INTR_STATUS_4", MHOST_1_MHOST_INTR_STATUS_4r }, \
    { 0x183300c4, "MHOST_1_MHOST_INTR_STATUS_5", MHOST_1_MHOST_INTR_STATUS_5r }, \
    { 0x183300c8, "MHOST_1_MHOST_INTR_STATUS_6", MHOST_1_MHOST_INTR_STATUS_6r }, \
    { 0x183300cc, "MHOST_1_MHOST_INTR_STATUS_7", MHOST_1_MHOST_INTR_STATUS_7r }, \
    { 0x183300d0, "MHOST_1_CR5_EVENTI_CONTROL", MHOST_1_CR5_EVENTI_CONTROLr }, \
    { 0x183300d4, "MHOST_1_CR5_EVENTO_STATUS", MHOST_1_CR5_EVENTO_STATUSr }, \
    { 0x183300d8, "MHOST_1_TRACE_GLB_REQ_CMD", MHOST_1_TRACE_GLB_REQ_CMDr }, \
    { 0x183300dc, "MHOST_1_TRACE_GLB_ACK", MHOST_1_TRACE_GLB_ACKr }, \
    { 0x183300e0, "MHOST_1_MHOST_STRAP_STATUS", MHOST_1_MHOST_STRAP_STATUSr }, \
    { 0x183300e4, "MHOST_1_MHOST_DEBUG_CTRL", MHOST_1_MHOST_DEBUG_CTRLr }, \
    { 0x18330100, "MHOST_1_EVENTBUS_ECC_ERR_INTR_ENABLE", MHOST_1_EVENTBUS_ECC_ERR_INTR_ENABLEr }, \
    { 0x18330104, "MHOST_1_EVENTBUS_ECC_ERR_INTR_STATUS", MHOST_1_EVENTBUS_ECC_ERR_INTR_STATUSr }, \
    { 0x18330108, "MHOST_1_EVENTBUS_ECC_ERR_PIN22", MHOST_1_EVENTBUS_ECC_ERR_PIN22r }, \
    { 0x1833010c, "MHOST_1_EVENTBUS_ECC_ERR_PIN23", MHOST_1_EVENTBUS_ECC_ERR_PIN23r }, \
    { 0x18330110, "MHOST_1_EVENTBUS_ECC_ERR_PIN24", MHOST_1_EVENTBUS_ECC_ERR_PIN24r }, \
    { 0x18330114, "MHOST_1_EVENTBUS_ECC_ERR_PIN25", MHOST_1_EVENTBUS_ECC_ERR_PIN25r }, \
    { 0x18330118, "MHOST_1_EVENTBUS_ECC_ERR_PIN26", MHOST_1_EVENTBUS_ECC_ERR_PIN26r }, \
    { 0x1833011c, "MHOST_1_EVENTBUS_ECC_ERR_PIN27", MHOST_1_EVENTBUS_ECC_ERR_PIN27r }, \
    { 0x18330120, "MHOST_1_EVENTBUS_ECC_ERR_PIN33", MHOST_1_EVENTBUS_ECC_ERR_PIN33r }, \
    { 0x18330124, "MHOST_1_EVENTBUS_ECC_ERR_PIN34", MHOST_1_EVENTBUS_ECC_ERR_PIN34r }, \
    { 0x18330128, "MHOST_1_EVENTBUS_ECC_ERR_PIN37", MHOST_1_EVENTBUS_ECC_ERR_PIN37r }, \
    { 0x1833012c, "MHOST_1_EVENTBUS_ECC_ERR_PIN38", MHOST_1_EVENTBUS_ECC_ERR_PIN38r }, \
    { 0x18330130, "MHOST_1_EVENTBUS_ECC_ERR_PIN39", MHOST_1_EVENTBUS_ECC_ERR_PIN39r }, \
    { 0x18330134, "MHOST_1_EVENTBUS_ECC_ERR_PIN40", MHOST_1_EVENTBUS_ECC_ERR_PIN40r }, \
    { 0x18330138, "MHOST_1_EVENTBUS_ECC_ERR_PIN41", MHOST_1_EVENTBUS_ECC_ERR_PIN41r }, \
    { 0x1833013c, "MHOST_1_EVENTBUS_ECC_ERR_PIN42", MHOST_1_EVENTBUS_ECC_ERR_PIN42r }, \
    { 0x18330140, "MHOST_1_EVENTBUS_ECC_ERR_PIN43", MHOST_1_EVENTBUS_ECC_ERR_PIN43r }, \
    { 0x18330144, "MHOST_1_EVENTBUS_ECC_ERR_PIN44", MHOST_1_EVENTBUS_ECC_ERR_PIN44r }, \
    { 0x18330148, "MHOST_1_EVENTBUS_ECC_ERR_PIN45", MHOST_1_EVENTBUS_ECC_ERR_PIN45r }, \
    { 0x1833014c, "MHOST_1_EVENTBUS_ECC_ERR_PIN46", MHOST_1_EVENTBUS_ECC_ERR_PIN46r }, \
    { 0x18330150, "MHOST_1_EVENTBUS_ECC_ERR_PIN47", MHOST_1_EVENTBUS_ECC_ERR_PIN47r }, \
    { 0x18330154, "MHOST_1_EVENTBUS_ECC_ERR_PIN48", MHOST_1_EVENTBUS_ECC_ERR_PIN48r }, \
    { 0x18330160, "MHOST_1_PCIE64B_ACCESS_MSB_31TO24", MHOST_1_PCIE64B_ACCESS_MSB_31TO24r }, \
    { 0x18330164, "MHOST_1_PCIE64B_ACCESS_MSB_63TO32", MHOST_1_PCIE64B_ACCESS_MSB_63TO32r }, \
    { 0x18332000, "MHOST_1_AXITP_M0_REGS_ATM_CONFIG", MHOST_1_AXITP_M0_REGS_ATM_CONFIGr }, \
    { 0x18332004, "MHOST_1_AXITP_M0_REGS_ATM_STATUS", MHOST_1_AXITP_M0_REGS_ATM_STATUSr }, \
    { 0x18332008, "MHOST_1_AXITP_M0_REGS_ATM_OUTIDS", MHOST_1_AXITP_M0_REGS_ATM_OUTIDSr }, \
    { 0x1833200c, "MHOST_1_AXITP_M0_REGS_ATM_CMD", MHOST_1_AXITP_M0_REGS_ATM_CMDr }, \
    { 0x18332010, "MHOST_1_AXITP_M0_REGS_ATM_WRCMDS", MHOST_1_AXITP_M0_REGS_ATM_WRCMDSr }, \
    { 0x18332014, "MHOST_1_AXITP_M0_REGS_ATM_RDCMDS", MHOST_1_AXITP_M0_REGS_ATM_RDCMDSr }, \
    { 0x18332018, "MHOST_1_AXITP_M0_REGS_ATM_AWCYCLES", MHOST_1_AXITP_M0_REGS_ATM_AWCYCLESr }, \
    { 0x1833201c, "MHOST_1_AXITP_M0_REGS_ATM_ARCYCLES", MHOST_1_AXITP_M0_REGS_ATM_ARCYCLESr }, \
    { 0x18332020, "MHOST_1_AXITP_M0_REGS_ATM_WCYCLES", MHOST_1_AXITP_M0_REGS_ATM_WCYCLESr }, \
    { 0x18332024, "MHOST_1_AXITP_M0_REGS_ATM_RCYCLES", MHOST_1_AXITP_M0_REGS_ATM_RCYCLESr }, \
    { 0x18332028, "MHOST_1_AXITP_M0_REGS_ATM_BCYCLES", MHOST_1_AXITP_M0_REGS_ATM_BCYCLESr }, \
    { 0x1833202c, "MHOST_1_AXITP_M0_REGS_ATM_AWBUSY", MHOST_1_AXITP_M0_REGS_ATM_AWBUSYr }, \
    { 0x18332030, "MHOST_1_AXITP_M0_REGS_ATM_ARBUSY", MHOST_1_AXITP_M0_REGS_ATM_ARBUSYr }, \
    { 0x18332034, "MHOST_1_AXITP_M0_REGS_ATM_WBUSY", MHOST_1_AXITP_M0_REGS_ATM_WBUSYr }, \
    { 0x18332038, "MHOST_1_AXITP_M0_REGS_ATM_RBUSY", MHOST_1_AXITP_M0_REGS_ATM_RBUSYr }, \
    { 0x1833203c, "MHOST_1_AXITP_M0_REGS_ATM_BBUSY", MHOST_1_AXITP_M0_REGS_ATM_BBUSYr }, \
    { 0x18332040, "MHOST_1_AXITP_M0_REGS_ATM_WRSUM", MHOST_1_AXITP_M0_REGS_ATM_WRSUMr }, \
    { 0x18332044, "MHOST_1_AXITP_M0_REGS_ATM_RDSUM", MHOST_1_AXITP_M0_REGS_ATM_RDSUMr }, \
    { 0x18332048, "MHOST_1_AXITP_M0_REGS_ATM_WRMIN", MHOST_1_AXITP_M0_REGS_ATM_WRMINr }, \
    { 0x1833204c, "MHOST_1_AXITP_M0_REGS_ATM_RDMIN", MHOST_1_AXITP_M0_REGS_ATM_RDMINr }, \
    { 0x18332050, "MHOST_1_AXITP_M0_REGS_ATM_WRMAX", MHOST_1_AXITP_M0_REGS_ATM_WRMAXr }, \
    { 0x18332054, "MHOST_1_AXITP_M0_REGS_ATM_RDMAX", MHOST_1_AXITP_M0_REGS_ATM_RDMAXr }, \
    { 0x18332058, "MHOST_1_AXITP_M0_REGS_ATM_WRBEATS", MHOST_1_AXITP_M0_REGS_ATM_WRBEATSr }, \
    { 0x1833205c, "MHOST_1_AXITP_M0_REGS_ATM_RDBEATS", MHOST_1_AXITP_M0_REGS_ATM_RDBEATSr }, \
    { 0x18332060, "MHOST_1_AXITP_M0_REGS_ATM_WROUTS", MHOST_1_AXITP_M0_REGS_ATM_WROUTSr }, \
    { 0x18332064, "MHOST_1_AXITP_M0_REGS_ATM_RDOUTS", MHOST_1_AXITP_M0_REGS_ATM_RDOUTSr }, \
    { 0x18332080, "MHOST_1_AXITP_M0_REGS_ATM_FILTER_0", MHOST_1_AXITP_M0_REGS_ATM_FILTER_0r }, \
    { 0x18332084, "MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_0", MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_0r }, \
    { 0x18332088, "MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_0", MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_0r }, \
    { 0x18332090, "MHOST_1_AXITP_M0_REGS_ATM_FILTER_1", MHOST_1_AXITP_M0_REGS_ATM_FILTER_1r }, \
    { 0x18332094, "MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_1", MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_1r }, \
    { 0x18332098, "MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_1", MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_1r }, \
    { 0x18335000, "MHOST_1_GICTR_REGS_GIC_CONFIG", MHOST_1_GICTR_REGS_GIC_CONFIGr }, \
    { 0x18335004, "MHOST_1_GICTR_REGS_GIC_STATUS", MHOST_1_GICTR_REGS_GIC_STATUSr }, \
    { 0x18335008, "MHOST_1_GICTR_REGS_GIC_OUTIDS", MHOST_1_GICTR_REGS_GIC_OUTIDSr }, \
    { 0x1833500c, "MHOST_1_GICTR_REGS_GIC_CMD", MHOST_1_GICTR_REGS_GIC_CMDr }, \
    { 0x18335010, "MHOST_1_GICTR_REGS_GIC_FIQ_LAT0", MHOST_1_GICTR_REGS_GIC_FIQ_LAT0r }, \
    { 0x18335014, "MHOST_1_GICTR_REGS_GIC_IRQ_LAT0", MHOST_1_GICTR_REGS_GIC_IRQ_LAT0r }, \
    { 0x18335018, "MHOST_1_GICTR_REGS_GIC_FIQ_LAT1", MHOST_1_GICTR_REGS_GIC_FIQ_LAT1r }, \
    { 0x1833501c, "MHOST_1_GICTR_REGS_GIC_IRQ_LAT1", MHOST_1_GICTR_REGS_GIC_IRQ_LAT1r }, \
    { 0x18336000, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN00", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN00r }, \
    { 0x18336004, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN01", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN01r }, \
    { 0x18336008, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN02", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN02r }, \
    { 0x1833600c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN03", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN03r }, \
    { 0x18336010, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN04", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN04r }, \
    { 0x18336014, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN05", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN05r }, \
    { 0x18336018, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN06", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN06r }, \
    { 0x1833601c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN07", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN07r }, \
    { 0x18336020, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN08", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN08r }, \
    { 0x18336024, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN09", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN09r }, \
    { 0x18336028, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0Ar }, \
    { 0x1833602c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0Br }, \
    { 0x18336030, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0Cr }, \
    { 0x18336034, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0Dr }, \
    { 0x18336038, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0Er }, \
    { 0x1833603c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0Fr }, \
    { 0x18336040, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN10", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN10r }, \
    { 0x18336044, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN11", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN11r }, \
    { 0x18336048, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN12", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN12r }, \
    { 0x1833604c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN13", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN13r }, \
    { 0x18336050, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN14", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN14r }, \
    { 0x18336054, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN15", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN15r }, \
    { 0x18336058, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN16", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN16r }, \
    { 0x1833605c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN17", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN17r }, \
    { 0x18336060, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN18", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN18r }, \
    { 0x18336064, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN19", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN19r }, \
    { 0x18336068, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1Ar }, \
    { 0x1833606c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1Br }, \
    { 0x18336070, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1Cr }, \
    { 0x18336074, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1Dr }, \
    { 0x18336078, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1Er }, \
    { 0x1833607c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1Fr }, \
    { 0x18336080, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN20", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN20r }, \
    { 0x18336084, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN21", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN21r }, \
    { 0x18336088, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN22", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN22r }, \
    { 0x1833608c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN23", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN23r }, \
    { 0x18336090, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN24", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN24r }, \
    { 0x18336094, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN25", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN25r }, \
    { 0x18336098, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN26", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN26r }, \
    { 0x1833609c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN27", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN27r }, \
    { 0x183360a0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN28", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN28r }, \
    { 0x183360a4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN29", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN29r }, \
    { 0x183360a8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2Ar }, \
    { 0x183360ac, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2Br }, \
    { 0x183360b0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2Cr }, \
    { 0x183360b4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2Dr }, \
    { 0x183360b8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2Er }, \
    { 0x183360bc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2Fr }, \
    { 0x183360c0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN30", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN30r }, \
    { 0x183360c4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN31", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN31r }, \
    { 0x183360c8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN32", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN32r }, \
    { 0x183360cc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN33", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN33r }, \
    { 0x183360d0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN34", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN34r }, \
    { 0x183360d4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN35", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN35r }, \
    { 0x183360d8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN36", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN36r }, \
    { 0x183360dc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN37", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN37r }, \
    { 0x183360e0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN38", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN38r }, \
    { 0x183360e4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN39", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN39r }, \
    { 0x183360e8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3Ar }, \
    { 0x183360ec, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3Br }, \
    { 0x183360f0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3Cr }, \
    { 0x183360f4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3Dr }, \
    { 0x183360f8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3Er }, \
    { 0x183360fc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3Fr }, \
    { 0x18336100, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN40", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN40r }, \
    { 0x18336104, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN41", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN41r }, \
    { 0x18336108, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN42", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN42r }, \
    { 0x1833610c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN43", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN43r }, \
    { 0x18336110, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN44", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN44r }, \
    { 0x18336114, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN45", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN45r }, \
    { 0x18336118, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN46", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN46r }, \
    { 0x1833611c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN47", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN47r }, \
    { 0x18336120, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN48", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN48r }, \
    { 0x18336124, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN49", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN49r }, \
    { 0x18336128, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4Ar }, \
    { 0x1833612c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4Br }, \
    { 0x18336130, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4Cr }, \
    { 0x18336134, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4Dr }, \
    { 0x18336138, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4Er }, \
    { 0x1833613c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4Fr }, \
    { 0x18336140, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN50", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN50r }, \
    { 0x18336144, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN51", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN51r }, \
    { 0x18336148, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN52", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN52r }, \
    { 0x1833614c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN53", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN53r }, \
    { 0x18336150, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN54", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN54r }, \
    { 0x18336154, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN55", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN55r }, \
    { 0x18336158, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN56", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN56r }, \
    { 0x1833615c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN57", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN57r }, \
    { 0x18336160, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN58", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN58r }, \
    { 0x18336164, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN59", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN59r }, \
    { 0x18336168, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5Ar }, \
    { 0x1833616c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5Br }, \
    { 0x18336170, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5Cr }, \
    { 0x18336174, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5Dr }, \
    { 0x18336178, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5Er }, \
    { 0x1833617c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5Fr }, \
    { 0x18336180, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN60", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN60r }, \
    { 0x18336184, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN61", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN61r }, \
    { 0x18336188, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN62", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN62r }, \
    { 0x1833618c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN63", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN63r }, \
    { 0x18336190, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN64", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN64r }, \
    { 0x18336194, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN65", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN65r }, \
    { 0x18336198, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN66", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN66r }, \
    { 0x1833619c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN67", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN67r }, \
    { 0x183361a0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN68", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN68r }, \
    { 0x183361a4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN69", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN69r }, \
    { 0x183361a8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6Ar }, \
    { 0x183361ac, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6Br }, \
    { 0x183361b0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6Cr }, \
    { 0x183361b4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6Dr }, \
    { 0x183361b8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6Er }, \
    { 0x183361bc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6Fr }, \
    { 0x183361c0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN70", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN70r }, \
    { 0x183361c4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN71", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN71r }, \
    { 0x183361c8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN72", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN72r }, \
    { 0x183361cc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN73", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN73r }, \
    { 0x183361d0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN74", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN74r }, \
    { 0x183361d4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN75", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN75r }, \
    { 0x183361d8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN76", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN76r }, \
    { 0x183361dc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN77", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN77r }, \
    { 0x183361e0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN78", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN78r }, \
    { 0x183361e4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN79", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN79r }, \
    { 0x183361e8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7Ar }, \
    { 0x183361ec, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7Br }, \
    { 0x183361f0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7Cr }, \
    { 0x183361f4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7Dr }, \
    { 0x183361f8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7Er }, \
    { 0x183361fc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7Fr }, \
    { 0x18336200, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN80", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN80r }, \
    { 0x18336204, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN81", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN81r }, \
    { 0x18336208, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN82", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN82r }, \
    { 0x1833620c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN83", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN83r }, \
    { 0x18336210, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN84", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN84r }, \
    { 0x18336214, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN85", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN85r }, \
    { 0x18336218, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN86", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN86r }, \
    { 0x1833621c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN87", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN87r }, \
    { 0x18336220, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN88", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN88r }, \
    { 0x18336224, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN89", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN89r }, \
    { 0x18336228, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8Ar }, \
    { 0x1833622c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8Br }, \
    { 0x18336230, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8Cr }, \
    { 0x18336234, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8Dr }, \
    { 0x18336238, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8Er }, \
    { 0x1833623c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8Fr }, \
    { 0x18336240, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN90", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN90r }, \
    { 0x18336244, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN91", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN91r }, \
    { 0x18336248, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN92", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN92r }, \
    { 0x1833624c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN93", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN93r }, \
    { 0x18336250, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN94", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN94r }, \
    { 0x18336254, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN95", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN95r }, \
    { 0x18336258, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN96", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN96r }, \
    { 0x1833625c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN97", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN97r }, \
    { 0x18336260, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN98", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN98r }, \
    { 0x18336264, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN99", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN99r }, \
    { 0x18336268, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9A", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9Ar }, \
    { 0x1833626c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9B", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9Br }, \
    { 0x18336270, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9C", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9Cr }, \
    { 0x18336274, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9D", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9Dr }, \
    { 0x18336278, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9E", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9Er }, \
    { 0x1833627c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9F", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9Fr }, \
    { 0x18336280, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA0", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA0r }, \
    { 0x18336284, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA1", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA1r }, \
    { 0x18336288, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA2", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA2r }, \
    { 0x1833628c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA3", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA3r }, \
    { 0x18336290, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA4", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA4r }, \
    { 0x18336294, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA5", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA5r }, \
    { 0x18336298, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA6", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA6r }, \
    { 0x1833629c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA7", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA7r }, \
    { 0x183362a0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA8", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA8r }, \
    { 0x183362a4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA9", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA9r }, \
    { 0x183362a8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAA", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAAr }, \
    { 0x183362ac, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAB", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANABr }, \
    { 0x183362b0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAC", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANACr }, \
    { 0x183362b4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAD", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANADr }, \
    { 0x183362b8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAE", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAEr }, \
    { 0x183362bc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAF", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAFr }, \
    { 0x183362c0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB0", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB0r }, \
    { 0x183362c4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB1", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB1r }, \
    { 0x183362c8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB2", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB2r }, \
    { 0x183362cc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB3", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB3r }, \
    { 0x183362d0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB4", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB4r }, \
    { 0x183362d4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB5", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB5r }, \
    { 0x183362d8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB6", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB6r }, \
    { 0x183362dc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB7", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB7r }, \
    { 0x183362e0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB8", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB8r }, \
    { 0x183362e4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB9", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB9r }, \
    { 0x183362e8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBA", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBAr }, \
    { 0x183362ec, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBB", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBBr }, \
    { 0x183362f0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBC", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBCr }, \
    { 0x183362f4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBD", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBDr }, \
    { 0x183362f8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBE", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBEr }, \
    { 0x183362fc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBF", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBFr }, \
    { 0x18336300, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC0", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC0r }, \
    { 0x18336304, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC1", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC1r }, \
    { 0x18336308, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC2", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC2r }, \
    { 0x1833630c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC3", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC3r }, \
    { 0x18336310, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC4", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC4r }, \
    { 0x18336314, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC5", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC5r }, \
    { 0x18336318, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC6", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC6r }, \
    { 0x1833631c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC7", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC7r }, \
    { 0x18336320, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC8", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC8r }, \
    { 0x18336324, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC9", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC9r }, \
    { 0x18336328, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCA", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCAr }, \
    { 0x1833632c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCB", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCBr }, \
    { 0x18336330, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCC", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCCr }, \
    { 0x18336334, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCD", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCDr }, \
    { 0x18336338, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCE", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCEr }, \
    { 0x1833633c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCF", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCFr }, \
    { 0x18336340, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND0", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND0r }, \
    { 0x18336344, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND1", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND1r }, \
    { 0x18336348, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND2", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND2r }, \
    { 0x1833634c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND3", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND3r }, \
    { 0x18336350, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND4", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND4r }, \
    { 0x18336354, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND5", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND5r }, \
    { 0x18336358, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND6", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND6r }, \
    { 0x1833635c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND7", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND7r }, \
    { 0x18336360, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND8", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND8r }, \
    { 0x18336364, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND9", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND9r }, \
    { 0x18336368, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDA", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDAr }, \
    { 0x1833636c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDB", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDBr }, \
    { 0x18336370, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDC", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDCr }, \
    { 0x18336374, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDD", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDDr }, \
    { 0x18336378, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDE", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDEr }, \
    { 0x1833637c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDF", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDFr }, \
    { 0x18336380, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE0", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE0r }, \
    { 0x18336384, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE1", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE1r }, \
    { 0x18336388, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE2", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE2r }, \
    { 0x1833638c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE3", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE3r }, \
    { 0x18336390, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE4", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE4r }, \
    { 0x18336394, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE5", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE5r }, \
    { 0x18336398, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE6", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE6r }, \
    { 0x1833639c, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE7", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE7r }, \
    { 0x183363a0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE8", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE8r }, \
    { 0x183363a4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE9", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE9r }, \
    { 0x183363a8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEA", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEAr }, \
    { 0x183363ac, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEB", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEBr }, \
    { 0x183363b0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEC", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANECr }, \
    { 0x183363b4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANED", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEDr }, \
    { 0x183363b8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEE", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEEr }, \
    { 0x183363bc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEF", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEFr }, \
    { 0x183363c0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF0", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF0r }, \
    { 0x183363c4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF1", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF1r }, \
    { 0x183363c8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF2", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF2r }, \
    { 0x183363cc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF3", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF3r }, \
    { 0x183363d0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF4", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF4r }, \
    { 0x183363d4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF5", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF5r }, \
    { 0x183363d8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF6", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF6r }, \
    { 0x183363dc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF7", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF7r }, \
    { 0x183363e0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF8", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF8r }, \
    { 0x183363e4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF9", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF9r }, \
    { 0x183363e8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFA", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFAr }, \
    { 0x183363ec, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFB", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFBr }, \
    { 0x183363f0, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFC", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFCr }, \
    { 0x183363f4, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFD", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFDr }, \
    { 0x183363f8, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFE", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFEr }, \
    { 0x183363fc, "MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFF", MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFFr }, \
    { 0x18336400, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN00", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN00r }, \
    { 0x18336404, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN01", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN01r }, \
    { 0x18336408, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN02", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN02r }, \
    { 0x1833640c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN03", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN03r }, \
    { 0x18336410, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN04", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN04r }, \
    { 0x18336414, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN05", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN05r }, \
    { 0x18336418, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN06", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN06r }, \
    { 0x1833641c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN07", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN07r }, \
    { 0x18336420, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN08", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN08r }, \
    { 0x18336424, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN09", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN09r }, \
    { 0x18336428, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0Ar }, \
    { 0x1833642c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0Br }, \
    { 0x18336430, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0Cr }, \
    { 0x18336434, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0Dr }, \
    { 0x18336438, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0Er }, \
    { 0x1833643c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0Fr }, \
    { 0x18336440, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN10", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN10r }, \
    { 0x18336444, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN11", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN11r }, \
    { 0x18336448, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN12", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN12r }, \
    { 0x1833644c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN13", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN13r }, \
    { 0x18336450, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN14", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN14r }, \
    { 0x18336454, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN15", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN15r }, \
    { 0x18336458, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN16", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN16r }, \
    { 0x1833645c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN17", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN17r }, \
    { 0x18336460, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN18", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN18r }, \
    { 0x18336464, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN19", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN19r }, \
    { 0x18336468, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1Ar }, \
    { 0x1833646c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1Br }, \
    { 0x18336470, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1Cr }, \
    { 0x18336474, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1Dr }, \
    { 0x18336478, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1Er }, \
    { 0x1833647c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1Fr }, \
    { 0x18336480, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN20", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN20r }, \
    { 0x18336484, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN21", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN21r }, \
    { 0x18336488, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN22", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN22r }, \
    { 0x1833648c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN23", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN23r }, \
    { 0x18336490, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN24", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN24r }, \
    { 0x18336494, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN25", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN25r }, \
    { 0x18336498, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN26", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN26r }, \
    { 0x1833649c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN27", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN27r }, \
    { 0x183364a0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN28", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN28r }, \
    { 0x183364a4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN29", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN29r }, \
    { 0x183364a8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2Ar }, \
    { 0x183364ac, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2Br }, \
    { 0x183364b0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2Cr }, \
    { 0x183364b4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2Dr }, \
    { 0x183364b8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2Er }, \
    { 0x183364bc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2Fr }, \
    { 0x183364c0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN30", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN30r }, \
    { 0x183364c4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN31", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN31r }, \
    { 0x183364c8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN32", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN32r }, \
    { 0x183364cc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN33", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN33r }, \
    { 0x183364d0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN34", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN34r }, \
    { 0x183364d4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN35", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN35r }, \
    { 0x183364d8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN36", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN36r }, \
    { 0x183364dc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN37", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN37r }, \
    { 0x183364e0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN38", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN38r }, \
    { 0x183364e4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN39", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN39r }, \
    { 0x183364e8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3Ar }, \
    { 0x183364ec, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3Br }, \
    { 0x183364f0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3Cr }, \
    { 0x183364f4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3Dr }, \
    { 0x183364f8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3Er }, \
    { 0x183364fc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3Fr }, \
    { 0x18336500, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN40", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN40r }, \
    { 0x18336504, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN41", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN41r }, \
    { 0x18336508, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN42", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN42r }, \
    { 0x1833650c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN43", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN43r }, \
    { 0x18336510, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN44", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN44r }, \
    { 0x18336514, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN45", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN45r }, \
    { 0x18336518, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN46", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN46r }, \
    { 0x1833651c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN47", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN47r }, \
    { 0x18336520, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN48", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN48r }, \
    { 0x18336524, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN49", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN49r }, \
    { 0x18336528, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4Ar }, \
    { 0x1833652c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4Br }, \
    { 0x18336530, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4Cr }, \
    { 0x18336534, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4Dr }, \
    { 0x18336538, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4Er }, \
    { 0x1833653c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4Fr }, \
    { 0x18336540, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN50", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN50r }, \
    { 0x18336544, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN51", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN51r }, \
    { 0x18336548, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN52", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN52r }, \
    { 0x1833654c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN53", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN53r }, \
    { 0x18336550, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN54", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN54r }, \
    { 0x18336554, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN55", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN55r }, \
    { 0x18336558, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN56", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN56r }, \
    { 0x1833655c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN57", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN57r }, \
    { 0x18336560, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN58", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN58r }, \
    { 0x18336564, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN59", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN59r }, \
    { 0x18336568, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5Ar }, \
    { 0x1833656c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5Br }, \
    { 0x18336570, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5Cr }, \
    { 0x18336574, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5Dr }, \
    { 0x18336578, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5Er }, \
    { 0x1833657c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5Fr }, \
    { 0x18336580, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN60", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN60r }, \
    { 0x18336584, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN61", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN61r }, \
    { 0x18336588, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN62", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN62r }, \
    { 0x1833658c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN63", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN63r }, \
    { 0x18336590, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN64", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN64r }, \
    { 0x18336594, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN65", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN65r }, \
    { 0x18336598, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN66", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN66r }, \
    { 0x1833659c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN67", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN67r }, \
    { 0x183365a0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN68", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN68r }, \
    { 0x183365a4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN69", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN69r }, \
    { 0x183365a8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6Ar }, \
    { 0x183365ac, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6Br }, \
    { 0x183365b0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6Cr }, \
    { 0x183365b4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6Dr }, \
    { 0x183365b8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6Er }, \
    { 0x183365bc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6Fr }, \
    { 0x183365c0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN70", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN70r }, \
    { 0x183365c4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN71", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN71r }, \
    { 0x183365c8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN72", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN72r }, \
    { 0x183365cc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN73", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN73r }, \
    { 0x183365d0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN74", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN74r }, \
    { 0x183365d4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN75", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN75r }, \
    { 0x183365d8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN76", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN76r }, \
    { 0x183365dc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN77", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN77r }, \
    { 0x183365e0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN78", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN78r }, \
    { 0x183365e4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN79", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN79r }, \
    { 0x183365e8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7Ar }, \
    { 0x183365ec, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7Br }, \
    { 0x183365f0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7Cr }, \
    { 0x183365f4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7Dr }, \
    { 0x183365f8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7Er }, \
    { 0x183365fc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7Fr }, \
    { 0x18336600, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN80", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN80r }, \
    { 0x18336604, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN81", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN81r }, \
    { 0x18336608, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN82", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN82r }, \
    { 0x1833660c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN83", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN83r }, \
    { 0x18336610, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN84", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN84r }, \
    { 0x18336614, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN85", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN85r }, \
    { 0x18336618, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN86", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN86r }, \
    { 0x1833661c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN87", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN87r }, \
    { 0x18336620, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN88", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN88r }, \
    { 0x18336624, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN89", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN89r }, \
    { 0x18336628, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8Ar }, \
    { 0x1833662c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8Br }, \
    { 0x18336630, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8Cr }, \
    { 0x18336634, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8Dr }, \
    { 0x18336638, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8Er }, \
    { 0x1833663c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8Fr }, \
    { 0x18336640, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN90", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN90r }, \
    { 0x18336644, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN91", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN91r }, \
    { 0x18336648, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN92", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN92r }, \
    { 0x1833664c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN93", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN93r }, \
    { 0x18336650, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN94", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN94r }, \
    { 0x18336654, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN95", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN95r }, \
    { 0x18336658, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN96", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN96r }, \
    { 0x1833665c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN97", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN97r }, \
    { 0x18336660, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN98", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN98r }, \
    { 0x18336664, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN99", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN99r }, \
    { 0x18336668, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9A", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9Ar }, \
    { 0x1833666c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9B", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9Br }, \
    { 0x18336670, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9C", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9Cr }, \
    { 0x18336674, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9D", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9Dr }, \
    { 0x18336678, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9E", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9Er }, \
    { 0x1833667c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9F", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9Fr }, \
    { 0x18336680, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA0", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA0r }, \
    { 0x18336684, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA1", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA1r }, \
    { 0x18336688, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA2", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA2r }, \
    { 0x1833668c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA3", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA3r }, \
    { 0x18336690, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA4", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA4r }, \
    { 0x18336694, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA5", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA5r }, \
    { 0x18336698, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA6", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA6r }, \
    { 0x1833669c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA7", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA7r }, \
    { 0x183366a0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA8", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA8r }, \
    { 0x183366a4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA9", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA9r }, \
    { 0x183366a8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAA", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAAr }, \
    { 0x183366ac, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAB", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANABr }, \
    { 0x183366b0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAC", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANACr }, \
    { 0x183366b4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAD", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANADr }, \
    { 0x183366b8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAE", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAEr }, \
    { 0x183366bc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAF", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAFr }, \
    { 0x183366c0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB0", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB0r }, \
    { 0x183366c4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB1", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB1r }, \
    { 0x183366c8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB2", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB2r }, \
    { 0x183366cc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB3", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB3r }, \
    { 0x183366d0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB4", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB4r }, \
    { 0x183366d4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB5", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB5r }, \
    { 0x183366d8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB6", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB6r }, \
    { 0x183366dc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB7", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB7r }, \
    { 0x183366e0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB8", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB8r }, \
    { 0x183366e4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB9", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB9r }, \
    { 0x183366e8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBA", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBAr }, \
    { 0x183366ec, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBB", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBBr }, \
    { 0x183366f0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBC", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBCr }, \
    { 0x183366f4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBD", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBDr }, \
    { 0x183366f8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBE", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBEr }, \
    { 0x183366fc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBF", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBFr }, \
    { 0x18336700, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC0", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC0r }, \
    { 0x18336704, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC1", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC1r }, \
    { 0x18336708, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC2", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC2r }, \
    { 0x1833670c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC3", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC3r }, \
    { 0x18336710, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC4", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC4r }, \
    { 0x18336714, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC5", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC5r }, \
    { 0x18336718, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC6", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC6r }, \
    { 0x1833671c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC7", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC7r }, \
    { 0x18336720, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC8", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC8r }, \
    { 0x18336724, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC9", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC9r }, \
    { 0x18336728, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCA", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCAr }, \
    { 0x1833672c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCB", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCBr }, \
    { 0x18336730, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCC", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCCr }, \
    { 0x18336734, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCD", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCDr }, \
    { 0x18336738, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCE", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCEr }, \
    { 0x1833673c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCF", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCFr }, \
    { 0x18336740, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND0", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND0r }, \
    { 0x18336744, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND1", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND1r }, \
    { 0x18336748, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND2", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND2r }, \
    { 0x1833674c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND3", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND3r }, \
    { 0x18336750, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND4", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND4r }, \
    { 0x18336754, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND5", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND5r }, \
    { 0x18336758, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND6", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND6r }, \
    { 0x1833675c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND7", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND7r }, \
    { 0x18336760, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND8", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND8r }, \
    { 0x18336764, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND9", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND9r }, \
    { 0x18336768, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDA", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDAr }, \
    { 0x1833676c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDB", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDBr }, \
    { 0x18336770, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDC", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDCr }, \
    { 0x18336774, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDD", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDDr }, \
    { 0x18336778, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDE", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDEr }, \
    { 0x1833677c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDF", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDFr }, \
    { 0x18336780, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE0", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE0r }, \
    { 0x18336784, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE1", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE1r }, \
    { 0x18336788, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE2", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE2r }, \
    { 0x1833678c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE3", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE3r }, \
    { 0x18336790, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE4", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE4r }, \
    { 0x18336794, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE5", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE5r }, \
    { 0x18336798, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE6", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE6r }, \
    { 0x1833679c, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE7", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE7r }, \
    { 0x183367a0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE8", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE8r }, \
    { 0x183367a4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE9", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE9r }, \
    { 0x183367a8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEA", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEAr }, \
    { 0x183367ac, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEB", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEBr }, \
    { 0x183367b0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEC", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANECr }, \
    { 0x183367b4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANED", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEDr }, \
    { 0x183367b8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEE", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEEr }, \
    { 0x183367bc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEF", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEFr }, \
    { 0x183367c0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF0", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF0r }, \
    { 0x183367c4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF1", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF1r }, \
    { 0x183367c8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF2", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF2r }, \
    { 0x183367cc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF3", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF3r }, \
    { 0x183367d0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF4", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF4r }, \
    { 0x183367d4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF5", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF5r }, \
    { 0x183367d8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF6", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF6r }, \
    { 0x183367dc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF7", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF7r }, \
    { 0x183367e0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF8", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF8r }, \
    { 0x183367e4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF9", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF9r }, \
    { 0x183367e8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFA", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFAr }, \
    { 0x183367ec, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFB", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFBr }, \
    { 0x183367f0, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFC", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFCr }, \
    { 0x183367f4, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFD", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFDr }, \
    { 0x183367f8, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFE", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFEr }, \
    { 0x183367fc, "MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFF", MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFFr }, \
    { 0x18336800, "MHOST_1_SW_STM_REGS_R_CONFIG", MHOST_1_SW_STM_REGS_R_CONFIGr }, \
    { 0x18336c00, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN00", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN00r }, \
    { 0x18336c04, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN01", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN01r }, \
    { 0x18336c08, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN02", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN02r }, \
    { 0x18336c0c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN03", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN03r }, \
    { 0x18336c10, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN04", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN04r }, \
    { 0x18336c14, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN05", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN05r }, \
    { 0x18336c18, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN06", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN06r }, \
    { 0x18336c1c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN07", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN07r }, \
    { 0x18336c20, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN08", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN08r }, \
    { 0x18336c24, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN09", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN09r }, \
    { 0x18336c28, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0Ar }, \
    { 0x18336c2c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0Br }, \
    { 0x18336c30, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0Cr }, \
    { 0x18336c34, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0Dr }, \
    { 0x18336c38, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0Er }, \
    { 0x18336c3c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0Fr }, \
    { 0x18336c40, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN10", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN10r }, \
    { 0x18336c44, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN11", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN11r }, \
    { 0x18336c48, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN12", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN12r }, \
    { 0x18336c4c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN13", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN13r }, \
    { 0x18336c50, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN14", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN14r }, \
    { 0x18336c54, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN15", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN15r }, \
    { 0x18336c58, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN16", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN16r }, \
    { 0x18336c5c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN17", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN17r }, \
    { 0x18336c60, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN18", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN18r }, \
    { 0x18336c64, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN19", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN19r }, \
    { 0x18336c68, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1Ar }, \
    { 0x18336c6c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1Br }, \
    { 0x18336c70, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1Cr }, \
    { 0x18336c74, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1Dr }, \
    { 0x18336c78, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1Er }, \
    { 0x18336c7c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1Fr }, \
    { 0x18336c80, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN20", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN20r }, \
    { 0x18336c84, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN21", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN21r }, \
    { 0x18336c88, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN22", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN22r }, \
    { 0x18336c8c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN23", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN23r }, \
    { 0x18336c90, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN24", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN24r }, \
    { 0x18336c94, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN25", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN25r }, \
    { 0x18336c98, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN26", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN26r }, \
    { 0x18336c9c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN27", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN27r }, \
    { 0x18336ca0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN28", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN28r }, \
    { 0x18336ca4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN29", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN29r }, \
    { 0x18336ca8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2Ar }, \
    { 0x18336cac, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2Br }, \
    { 0x18336cb0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2Cr }, \
    { 0x18336cb4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2Dr }, \
    { 0x18336cb8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2Er }, \
    { 0x18336cbc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2Fr }, \
    { 0x18336cc0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN30", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN30r }, \
    { 0x18336cc4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN31", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN31r }, \
    { 0x18336cc8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN32", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN32r }, \
    { 0x18336ccc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN33", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN33r }, \
    { 0x18336cd0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN34", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN34r }, \
    { 0x18336cd4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN35", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN35r }, \
    { 0x18336cd8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN36", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN36r }, \
    { 0x18336cdc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN37", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN37r }, \
    { 0x18336ce0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN38", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN38r }, \
    { 0x18336ce4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN39", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN39r }, \
    { 0x18336ce8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3Ar }, \
    { 0x18336cec, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3Br }, \
    { 0x18336cf0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3Cr }, \
    { 0x18336cf4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3Dr }, \
    { 0x18336cf8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3Er }, \
    { 0x18336cfc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3Fr }, \
    { 0x18336d00, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN40", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN40r }, \
    { 0x18336d04, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN41", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN41r }, \
    { 0x18336d08, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN42", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN42r }, \
    { 0x18336d0c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN43", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN43r }, \
    { 0x18336d10, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN44", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN44r }, \
    { 0x18336d14, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN45", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN45r }, \
    { 0x18336d18, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN46", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN46r }, \
    { 0x18336d1c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN47", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN47r }, \
    { 0x18336d20, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN48", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN48r }, \
    { 0x18336d24, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN49", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN49r }, \
    { 0x18336d28, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4Ar }, \
    { 0x18336d2c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4Br }, \
    { 0x18336d30, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4Cr }, \
    { 0x18336d34, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4Dr }, \
    { 0x18336d38, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4Er }, \
    { 0x18336d3c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4Fr }, \
    { 0x18336d40, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN50", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN50r }, \
    { 0x18336d44, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN51", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN51r }, \
    { 0x18336d48, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN52", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN52r }, \
    { 0x18336d4c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN53", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN53r }, \
    { 0x18336d50, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN54", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN54r }, \
    { 0x18336d54, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN55", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN55r }, \
    { 0x18336d58, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN56", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN56r }, \
    { 0x18336d5c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN57", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN57r }, \
    { 0x18336d60, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN58", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN58r }, \
    { 0x18336d64, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN59", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN59r }, \
    { 0x18336d68, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5Ar }, \
    { 0x18336d6c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5Br }, \
    { 0x18336d70, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5Cr }, \
    { 0x18336d74, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5Dr }, \
    { 0x18336d78, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5Er }, \
    { 0x18336d7c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5Fr }, \
    { 0x18336d80, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN60", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN60r }, \
    { 0x18336d84, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN61", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN61r }, \
    { 0x18336d88, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN62", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN62r }, \
    { 0x18336d8c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN63", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN63r }, \
    { 0x18336d90, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN64", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN64r }, \
    { 0x18336d94, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN65", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN65r }, \
    { 0x18336d98, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN66", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN66r }, \
    { 0x18336d9c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN67", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN67r }, \
    { 0x18336da0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN68", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN68r }, \
    { 0x18336da4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN69", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN69r }, \
    { 0x18336da8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6Ar }, \
    { 0x18336dac, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6Br }, \
    { 0x18336db0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6Cr }, \
    { 0x18336db4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6Dr }, \
    { 0x18336db8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6Er }, \
    { 0x18336dbc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6Fr }, \
    { 0x18336dc0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN70", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN70r }, \
    { 0x18336dc4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN71", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN71r }, \
    { 0x18336dc8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN72", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN72r }, \
    { 0x18336dcc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN73", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN73r }, \
    { 0x18336dd0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN74", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN74r }, \
    { 0x18336dd4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN75", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN75r }, \
    { 0x18336dd8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN76", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN76r }, \
    { 0x18336ddc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN77", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN77r }, \
    { 0x18336de0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN78", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN78r }, \
    { 0x18336de4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN79", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN79r }, \
    { 0x18336de8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7Ar }, \
    { 0x18336dec, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7Br }, \
    { 0x18336df0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7Cr }, \
    { 0x18336df4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7Dr }, \
    { 0x18336df8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7Er }, \
    { 0x18336dfc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7Fr }, \
    { 0x18336e00, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN80", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN80r }, \
    { 0x18336e04, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN81", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN81r }, \
    { 0x18336e08, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN82", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN82r }, \
    { 0x18336e0c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN83", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN83r }, \
    { 0x18336e10, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN84", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN84r }, \
    { 0x18336e14, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN85", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN85r }, \
    { 0x18336e18, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN86", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN86r }, \
    { 0x18336e1c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN87", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN87r }, \
    { 0x18336e20, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN88", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN88r }, \
    { 0x18336e24, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN89", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN89r }, \
    { 0x18336e28, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8Ar }, \
    { 0x18336e2c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8Br }, \
    { 0x18336e30, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8Cr }, \
    { 0x18336e34, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8Dr }, \
    { 0x18336e38, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8Er }, \
    { 0x18336e3c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8Fr }, \
    { 0x18336e40, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN90", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN90r }, \
    { 0x18336e44, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN91", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN91r }, \
    { 0x18336e48, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN92", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN92r }, \
    { 0x18336e4c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN93", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN93r }, \
    { 0x18336e50, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN94", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN94r }, \
    { 0x18336e54, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN95", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN95r }, \
    { 0x18336e58, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN96", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN96r }, \
    { 0x18336e5c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN97", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN97r }, \
    { 0x18336e60, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN98", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN98r }, \
    { 0x18336e64, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN99", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN99r }, \
    { 0x18336e68, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9A", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9Ar }, \
    { 0x18336e6c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9B", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9Br }, \
    { 0x18336e70, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9C", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9Cr }, \
    { 0x18336e74, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9D", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9Dr }, \
    { 0x18336e78, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9E", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9Er }, \
    { 0x18336e7c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9F", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9Fr }, \
    { 0x18336e80, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA0", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA0r }, \
    { 0x18336e84, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA1", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA1r }, \
    { 0x18336e88, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA2", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA2r }, \
    { 0x18336e8c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA3", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA3r }, \
    { 0x18336e90, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA4", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA4r }, \
    { 0x18336e94, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA5", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA5r }, \
    { 0x18336e98, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA6", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA6r }, \
    { 0x18336e9c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA7", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA7r }, \
    { 0x18336ea0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA8", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA8r }, \
    { 0x18336ea4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA9", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA9r }, \
    { 0x18336ea8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAA", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAAr }, \
    { 0x18336eac, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAB", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANABr }, \
    { 0x18336eb0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAC", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANACr }, \
    { 0x18336eb4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAD", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANADr }, \
    { 0x18336eb8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAE", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAEr }, \
    { 0x18336ebc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAF", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAFr }, \
    { 0x18336ec0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB0", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB0r }, \
    { 0x18336ec4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB1", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB1r }, \
    { 0x18336ec8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB2", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB2r }, \
    { 0x18336ecc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB3", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB3r }, \
    { 0x18336ed0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB4", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB4r }, \
    { 0x18336ed4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB5", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB5r }, \
    { 0x18336ed8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB6", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB6r }, \
    { 0x18336edc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB7", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB7r }, \
    { 0x18336ee0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB8", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB8r }, \
    { 0x18336ee4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB9", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB9r }, \
    { 0x18336ee8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBA", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBAr }, \
    { 0x18336eec, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBB", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBBr }, \
    { 0x18336ef0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBC", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBCr }, \
    { 0x18336ef4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBD", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBDr }, \
    { 0x18336ef8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBE", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBEr }, \
    { 0x18336efc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBF", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBFr }, \
    { 0x18336f00, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC0", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC0r }, \
    { 0x18336f04, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC1", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC1r }, \
    { 0x18336f08, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC2", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC2r }, \
    { 0x18336f0c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC3", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC3r }, \
    { 0x18336f10, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC4", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC4r }, \
    { 0x18336f14, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC5", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC5r }, \
    { 0x18336f18, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC6", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC6r }, \
    { 0x18336f1c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC7", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC7r }, \
    { 0x18336f20, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC8", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC8r }, \
    { 0x18336f24, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC9", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC9r }, \
    { 0x18336f28, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCA", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCAr }, \
    { 0x18336f2c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCB", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCBr }, \
    { 0x18336f30, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCC", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCCr }, \
    { 0x18336f34, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCD", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCDr }, \
    { 0x18336f38, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCE", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCEr }, \
    { 0x18336f3c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCF", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCFr }, \
    { 0x18336f40, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND0", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND0r }, \
    { 0x18336f44, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND1", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND1r }, \
    { 0x18336f48, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND2", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND2r }, \
    { 0x18336f4c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND3", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND3r }, \
    { 0x18336f50, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND4", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND4r }, \
    { 0x18336f54, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND5", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND5r }, \
    { 0x18336f58, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND6", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND6r }, \
    { 0x18336f5c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND7", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND7r }, \
    { 0x18336f60, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND8", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND8r }, \
    { 0x18336f64, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND9", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND9r }, \
    { 0x18336f68, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDA", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDAr }, \
    { 0x18336f6c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDB", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDBr }, \
    { 0x18336f70, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDC", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDCr }, \
    { 0x18336f74, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDD", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDDr }, \
    { 0x18336f78, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDE", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDEr }, \
    { 0x18336f7c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDF", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDFr }, \
    { 0x18336f80, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE0", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE0r }, \
    { 0x18336f84, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE1", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE1r }, \
    { 0x18336f88, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE2", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE2r }, \
    { 0x18336f8c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE3", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE3r }, \
    { 0x18336f90, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE4", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE4r }, \
    { 0x18336f94, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE5", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE5r }, \
    { 0x18336f98, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE6", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE6r }, \
    { 0x18336f9c, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE7", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE7r }, \
    { 0x18336fa0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE8", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE8r }, \
    { 0x18336fa4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE9", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE9r }, \
    { 0x18336fa8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEA", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEAr }, \
    { 0x18336fac, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEB", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEBr }, \
    { 0x18336fb0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEC", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANECr }, \
    { 0x18336fb4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANED", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEDr }, \
    { 0x18336fb8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEE", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEEr }, \
    { 0x18336fbc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEF", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEFr }, \
    { 0x18336fc0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF0", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF0r }, \
    { 0x18336fc4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF1", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF1r }, \
    { 0x18336fc8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF2", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF2r }, \
    { 0x18336fcc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF3", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF3r }, \
    { 0x18336fd0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF4", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF4r }, \
    { 0x18336fd4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF5", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF5r }, \
    { 0x18336fd8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF6", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF6r }, \
    { 0x18336fdc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF7", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF7r }, \
    { 0x18336fe0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF8", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF8r }, \
    { 0x18336fe4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF9", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF9r }, \
    { 0x18336fe8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFA", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFAr }, \
    { 0x18336fec, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFB", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFBr }, \
    { 0x18336ff0, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFC", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFCr }, \
    { 0x18336ff4, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFD", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFDr }, \
    { 0x18336ff8, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFE", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFEr }, \
    { 0x18336ffc, "MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFF", MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFFr }, \
    { 0x18338000, "MHOST_1_CSATBFUNNEL_CTRL_REG", MHOST_1_CSATBFUNNEL_CTRL_REGr }, \
    { 0x18338004, "MHOST_1_CSATBFUNNEL_PRIORITY_CTRL_REG", MHOST_1_CSATBFUNNEL_PRIORITY_CTRL_REGr }, \
    { 0x18338eec, "MHOST_1_CSATBFUNNEL_ITATBDATA0", MHOST_1_CSATBFUNNEL_ITATBDATA0r }, \
    { 0x18338ef0, "MHOST_1_CSATBFUNNEL_ITATBCTR2", MHOST_1_CSATBFUNNEL_ITATBCTR2r }, \
    { 0x18338ef4, "MHOST_1_CSATBFUNNEL_ITATBCTR1", MHOST_1_CSATBFUNNEL_ITATBCTR1r }, \
    { 0x18338ef8, "MHOST_1_CSATBFUNNEL_ITATBCTR0", MHOST_1_CSATBFUNNEL_ITATBCTR0r }, \
    { 0x18338f00, "MHOST_1_CSATBFUNNEL_ITCTRL", MHOST_1_CSATBFUNNEL_ITCTRLr }, \
    { 0x18338fa0, "MHOST_1_CSATBFUNNEL_CLAIMSET", MHOST_1_CSATBFUNNEL_CLAIMSETr }, \
    { 0x18338fa4, "MHOST_1_CSATBFUNNEL_CLAIMCLR", MHOST_1_CSATBFUNNEL_CLAIMCLRr }, \
    { 0x18338fb0, "MHOST_1_CSATBFUNNEL_LOCKACCESS", MHOST_1_CSATBFUNNEL_LOCKACCESSr }, \
    { 0x18338fb4, "MHOST_1_CSATBFUNNEL_LOCKSTATUS", MHOST_1_CSATBFUNNEL_LOCKSTATUSr }, \
    { 0x18338fb8, "MHOST_1_CSATBFUNNEL_AUTHSTATUS", MHOST_1_CSATBFUNNEL_AUTHSTATUSr }, \
    { 0x18338fc8, "MHOST_1_CSATBFUNNEL_DEVID", MHOST_1_CSATBFUNNEL_DEVIDr }, \
    { 0x18338fcc, "MHOST_1_CSATBFUNNEL_DEVTYPE", MHOST_1_CSATBFUNNEL_DEVTYPEr }, \
    { 0x18338fd0, "MHOST_1_CSATBFUNNEL_PERIPHID4", MHOST_1_CSATBFUNNEL_PERIPHID4r }, \
    { 0x18338fe0, "MHOST_1_CSATBFUNNEL_PERIPHID0", MHOST_1_CSATBFUNNEL_PERIPHID0r }, \
    { 0x18338fe4, "MHOST_1_CSATBFUNNEL_PERIPHID1", MHOST_1_CSATBFUNNEL_PERIPHID1r }, \
    { 0x18338fe8, "MHOST_1_CSATBFUNNEL_PERIPHID2", MHOST_1_CSATBFUNNEL_PERIPHID2r }, \
    { 0x18338fec, "MHOST_1_CSATBFUNNEL_PERIPHID3", MHOST_1_CSATBFUNNEL_PERIPHID3r }, \
    { 0x18338ff0, "MHOST_1_CSATBFUNNEL_COMPID0", MHOST_1_CSATBFUNNEL_COMPID0r }, \
    { 0x18338ff4, "MHOST_1_CSATBFUNNEL_COMPID1", MHOST_1_CSATBFUNNEL_COMPID1r }, \
    { 0x18338ff8, "MHOST_1_CSATBFUNNEL_COMPID2", MHOST_1_CSATBFUNNEL_COMPID2r }, \
    { 0x18338ffc, "MHOST_1_CSATBFUNNEL_COMPID3", MHOST_1_CSATBFUNNEL_COMPID3r }, \
    { 0x18339000, "MHOST_1_CSCTI_CTICONTROL", MHOST_1_CSCTI_CTICONTROLr }, \
    { 0x18339010, "MHOST_1_CSCTI_CTIINTACK", MHOST_1_CSCTI_CTIINTACKr }, \
    { 0x18339014, "MHOST_1_CSCTI_CTIAPPSET", MHOST_1_CSCTI_CTIAPPSETr }, \
    { 0x18339018, "MHOST_1_CSCTI_CTIAPPCLEAR", MHOST_1_CSCTI_CTIAPPCLEARr }, \
    { 0x1833901c, "MHOST_1_CSCTI_CTIAPPPULSE", MHOST_1_CSCTI_CTIAPPPULSEr }, \
    { 0x18339020, "MHOST_1_CSCTI_CTIINEN0", MHOST_1_CSCTI_CTIINEN0r }, \
    { 0x18339024, "MHOST_1_CSCTI_CTIINEN1", MHOST_1_CSCTI_CTIINEN1r }, \
    { 0x18339028, "MHOST_1_CSCTI_CTIINEN2", MHOST_1_CSCTI_CTIINEN2r }, \
    { 0x1833902c, "MHOST_1_CSCTI_CTIINEN3", MHOST_1_CSCTI_CTIINEN3r }, \
    { 0x18339030, "MHOST_1_CSCTI_CTIINEN4", MHOST_1_CSCTI_CTIINEN4r }, \
    { 0x18339034, "MHOST_1_CSCTI_CTIINEN5", MHOST_1_CSCTI_CTIINEN5r }, \
    { 0x18339038, "MHOST_1_CSCTI_CTIINEN6", MHOST_1_CSCTI_CTIINEN6r }, \
    { 0x1833903c, "MHOST_1_CSCTI_CTIINEN7", MHOST_1_CSCTI_CTIINEN7r }, \
    { 0x183390a0, "MHOST_1_CSCTI_CTIOUTEN0", MHOST_1_CSCTI_CTIOUTEN0r }, \
    { 0x183390a4, "MHOST_1_CSCTI_CTIOUTEN1", MHOST_1_CSCTI_CTIOUTEN1r }, \
    { 0x183390a8, "MHOST_1_CSCTI_CTIOUTEN2", MHOST_1_CSCTI_CTIOUTEN2r }, \
    { 0x183390ac, "MHOST_1_CSCTI_CTIOUTEN3", MHOST_1_CSCTI_CTIOUTEN3r }, \
    { 0x183390b0, "MHOST_1_CSCTI_CTIOUTEN4", MHOST_1_CSCTI_CTIOUTEN4r }, \
    { 0x183390b4, "MHOST_1_CSCTI_CTIOUTEN5", MHOST_1_CSCTI_CTIOUTEN5r }, \
    { 0x183390b8, "MHOST_1_CSCTI_CTIOUTEN6", MHOST_1_CSCTI_CTIOUTEN6r }, \
    { 0x183390bc, "MHOST_1_CSCTI_CTIOUTEN7", MHOST_1_CSCTI_CTIOUTEN7r }, \
    { 0x18339130, "MHOST_1_CSCTI_CTITRIGINSTATUS", MHOST_1_CSCTI_CTITRIGINSTATUSr }, \
    { 0x18339134, "MHOST_1_CSCTI_CTITRIGOUTSTATUS", MHOST_1_CSCTI_CTITRIGOUTSTATUSr }, \
    { 0x18339138, "MHOST_1_CSCTI_CTICHINSTATUS", MHOST_1_CSCTI_CTICHINSTATUSr }, \
    { 0x1833913c, "MHOST_1_CSCTI_CTICHOUTSTATUS", MHOST_1_CSCTI_CTICHOUTSTATUSr }, \
    { 0x18339140, "MHOST_1_CSCTI_CTIGATE", MHOST_1_CSCTI_CTIGATEr }, \
    { 0x18339144, "MHOST_1_CSCTI_ASICCTL", MHOST_1_CSCTI_ASICCTLr }, \
    { 0x18339edc, "MHOST_1_CSCTI_ITCHINACK", MHOST_1_CSCTI_ITCHINACKr }, \
    { 0x18339ee0, "MHOST_1_CSCTI_ITTRIGINACK", MHOST_1_CSCTI_ITTRIGINACKr }, \
    { 0x18339ee4, "MHOST_1_CSCTI_ITCHOUT", MHOST_1_CSCTI_ITCHOUTr }, \
    { 0x18339ee8, "MHOST_1_CSCTI_ITTRIGOUT", MHOST_1_CSCTI_ITTRIGOUTr }, \
    { 0x18339eec, "MHOST_1_CSCTI_ITCHOUTACK", MHOST_1_CSCTI_ITCHOUTACKr }, \
    { 0x18339ef0, "MHOST_1_CSCTI_ITTRIGOUTACK", MHOST_1_CSCTI_ITTRIGOUTACKr }, \
    { 0x18339ef4, "MHOST_1_CSCTI_ITCHIN", MHOST_1_CSCTI_ITCHINr }, \
    { 0x18339ef8, "MHOST_1_CSCTI_ITTRIGIN", MHOST_1_CSCTI_ITTRIGINr }, \
    { 0x18339f00, "MHOST_1_CSCTI_ITCTRL", MHOST_1_CSCTI_ITCTRLr }, \
    { 0x18339fa0, "MHOST_1_CSCTI_CLAIMSET", MHOST_1_CSCTI_CLAIMSETr }, \
    { 0x18339fa4, "MHOST_1_CSCTI_CLAIMCLR", MHOST_1_CSCTI_CLAIMCLRr }, \
    { 0x18339fb0, "MHOST_1_CSCTI_LAR", MHOST_1_CSCTI_LARr }, \
    { 0x18339fb4, "MHOST_1_CSCTI_LSR", MHOST_1_CSCTI_LSRr }, \
    { 0x18339fb8, "MHOST_1_CSCTI_AUTHSTATUS", MHOST_1_CSCTI_AUTHSTATUSr }, \
    { 0x18339fc8, "MHOST_1_CSCTI_DEVID", MHOST_1_CSCTI_DEVIDr }, \
    { 0x18339fcc, "MHOST_1_CSCTI_DEVTYPE", MHOST_1_CSCTI_DEVTYPEr }, \
    { 0x18339fd0, "MHOST_1_CSCTI_PERIPHID4", MHOST_1_CSCTI_PERIPHID4r }, \
    { 0x18339fe0, "MHOST_1_CSCTI_PERIPHID0", MHOST_1_CSCTI_PERIPHID0r }, \
    { 0x18339fe4, "MHOST_1_CSCTI_PERIPHID1", MHOST_1_CSCTI_PERIPHID1r }, \
    { 0x18339fe8, "MHOST_1_CSCTI_PERIPHID2", MHOST_1_CSCTI_PERIPHID2r }, \
    { 0x18339fec, "MHOST_1_CSCTI_PERIPHID3", MHOST_1_CSCTI_PERIPHID3r }, \
    { 0x18339ff0, "MHOST_1_CSCTI_COMPID0", MHOST_1_CSCTI_COMPID0r }, \
    { 0x18339ff4, "MHOST_1_CSCTI_COMPID1", MHOST_1_CSCTI_COMPID1r }, \
    { 0x18339ff8, "MHOST_1_CSCTI_COMPID2", MHOST_1_CSCTI_COMPID2r }, \
    { 0x18339ffc, "MHOST_1_CSCTI_COMPID3", MHOST_1_CSCTI_COMPID3r }, \
    { 0x1a001fd0, "AXIIC_PERIPHERAL_ID4", AXIIC_PERIPHERAL_ID4r }, \
    { 0x1a001fd4, "AXIIC_PERIPHERAL_ID5", AXIIC_PERIPHERAL_ID5r }, \
    { 0x1a001fd8, "AXIIC_PERIPHERAL_ID6", AXIIC_PERIPHERAL_ID6r }, \
    { 0x1a001fdc, "AXIIC_PERIPHERAL_ID7", AXIIC_PERIPHERAL_ID7r }, \
    { 0x1a001fe0, "AXIIC_PERIPHERAL_ID0", AXIIC_PERIPHERAL_ID0r }, \
    { 0x1a001fe4, "AXIIC_PERIPHERAL_ID1", AXIIC_PERIPHERAL_ID1r }, \
    { 0x1a001fe8, "AXIIC_PERIPHERAL_ID2", AXIIC_PERIPHERAL_ID2r }, \
    { 0x1a001fec, "AXIIC_PERIPHERAL_ID3", AXIIC_PERIPHERAL_ID3r }, \
    { 0x1a001ff0, "AXIIC_COMPONENT_ID0", AXIIC_COMPONENT_ID0r }, \
    { 0x1a001ff4, "AXIIC_COMPONENT_ID1", AXIIC_COMPONENT_ID1r }, \
    { 0x1a001ff8, "AXIIC_COMPONENT_ID2", AXIIC_COMPONENT_ID2r }, \
    { 0x1a001ffc, "AXIIC_COMPONENT_ID3", AXIIC_COMPONENT_ID3r }, \
    { 0x1a004008, "AXIIC_PCIE0_S0_FN_MOD_BM_ISS", AXIIC_PCIE0_S0_FN_MOD_BM_ISSr }, \
    { 0x1a01d008, "AXIIC_CMICD_S0_FN_MOD_BM_ISS", AXIIC_CMICD_S0_FN_MOD_BM_ISSr }, \
    { 0x1a01e008, "AXIIC_RTS_S0_FN_MOD_BM_ISS", AXIIC_RTS_S0_FN_MOD_BM_ISSr }, \
    { 0x1a022008, "AXIIC_EXT_S0_FN_MOD_BM_ISS", AXIIC_EXT_S0_FN_MOD_BM_ISSr }, \
    { 0x1a043100, "AXIIC_PCIE0_M0_READ_QOS", AXIIC_PCIE0_M0_READ_QOSr }, \
    { 0x1a043104, "AXIIC_PCIE0_M0_WRITE_QOS", AXIIC_PCIE0_M0_WRITE_QOSr }, \
    { 0x1a043108, "AXIIC_PCIE0_M0_FN_MOD", AXIIC_PCIE0_M0_FN_MODr }, \
    { 0x1a04310c, "AXIIC_PCIE0_M0_QOS_CNTL", AXIIC_PCIE0_M0_QOS_CNTLr }, \
    { 0x1a043110, "AXIIC_PCIE0_M0_MAX_OT", AXIIC_PCIE0_M0_MAX_OTr }, \
    { 0x1a043114, "AXIIC_PCIE0_M0_MAX_COMB_OT", AXIIC_PCIE0_M0_MAX_COMB_OTr }, \
    { 0x1a043118, "AXIIC_PCIE0_M0_AW_P", AXIIC_PCIE0_M0_AW_Pr }, \
    { 0x1a04311c, "AXIIC_PCIE0_M0_AW_B", AXIIC_PCIE0_M0_AW_Br }, \
    { 0x1a043120, "AXIIC_PCIE0_M0_AW_R", AXIIC_PCIE0_M0_AW_Rr }, \
    { 0x1a043124, "AXIIC_PCIE0_M0_AR_P", AXIIC_PCIE0_M0_AR_Pr }, \
    { 0x1a043128, "AXIIC_PCIE0_M0_AR_B", AXIIC_PCIE0_M0_AR_Br }, \
    { 0x1a04312c, "AXIIC_PCIE0_M0_AR_R", AXIIC_PCIE0_M0_AR_Rr }, \
    { 0x1a043130, "AXIIC_PCIE0_M0_TGT_LATENCY", AXIIC_PCIE0_M0_TGT_LATENCYr }, \
    { 0x1a043134, "AXIIC_PCIE0_M0_KI", AXIIC_PCIE0_M0_KIr }, \
    { 0x1a043138, "AXIIC_PCIE0_M0_QOS_RANGE", AXIIC_PCIE0_M0_QOS_RANGEr }, \
    { 0x1a04a100, "AXIIC_DMA_M0_READ_QOS", AXIIC_DMA_M0_READ_QOSr }, \
    { 0x1a04a104, "AXIIC_DMA_M0_WRITE_QOS", AXIIC_DMA_M0_WRITE_QOSr }, \
    { 0x1a04a108, "AXIIC_DMA_M0_FN_MOD", AXIIC_DMA_M0_FN_MODr }, \
    { 0x1a04a10c, "AXIIC_DMA_M0_QOS_CNTL", AXIIC_DMA_M0_QOS_CNTLr }, \
    { 0x1a04a110, "AXIIC_DMA_M0_MAX_OT", AXIIC_DMA_M0_MAX_OTr }, \
    { 0x1a04a114, "AXIIC_DMA_M0_MAX_COMB_OT", AXIIC_DMA_M0_MAX_COMB_OTr }, \
    { 0x1a04a118, "AXIIC_DMA_M0_AW_P", AXIIC_DMA_M0_AW_Pr }, \
    { 0x1a04a11c, "AXIIC_DMA_M0_AW_B", AXIIC_DMA_M0_AW_Br }, \
    { 0x1a04a120, "AXIIC_DMA_M0_AW_R", AXIIC_DMA_M0_AW_Rr }, \
    { 0x1a04a124, "AXIIC_DMA_M0_AR_P", AXIIC_DMA_M0_AR_Pr }, \
    { 0x1a04a128, "AXIIC_DMA_M0_AR_B", AXIIC_DMA_M0_AR_Br }, \
    { 0x1a04a12c, "AXIIC_DMA_M0_AR_R", AXIIC_DMA_M0_AR_Rr }, \
    { 0x1a04a130, "AXIIC_DMA_M0_TGT_LATENCY", AXIIC_DMA_M0_TGT_LATENCYr }, \
    { 0x1a04a134, "AXIIC_DMA_M0_KI", AXIIC_DMA_M0_KIr }, \
    { 0x1a04a138, "AXIIC_DMA_M0_QOS_RANGE", AXIIC_DMA_M0_QOS_RANGEr }, \
    { 0x1a054100, "AXIIC_RTS_M0_READ_QOS", AXIIC_RTS_M0_READ_QOSr }, \
    { 0x1a054104, "AXIIC_RTS_M0_WRITE_QOS", AXIIC_RTS_M0_WRITE_QOSr }, \
    { 0x1a054108, "AXIIC_RTS_M0_FN_MOD", AXIIC_RTS_M0_FN_MODr }, \
    { 0x1a05410c, "AXIIC_RTS_M0_QOS_CNTL", AXIIC_RTS_M0_QOS_CNTLr }, \
    { 0x1a054110, "AXIIC_RTS_M0_MAX_OT", AXIIC_RTS_M0_MAX_OTr }, \
    { 0x1a054114, "AXIIC_RTS_M0_MAX_COMB_OT", AXIIC_RTS_M0_MAX_COMB_OTr }, \
    { 0x1a054118, "AXIIC_RTS_M0_AW_P", AXIIC_RTS_M0_AW_Pr }, \
    { 0x1a05411c, "AXIIC_RTS_M0_AW_B", AXIIC_RTS_M0_AW_Br }, \
    { 0x1a054120, "AXIIC_RTS_M0_AW_R", AXIIC_RTS_M0_AW_Rr }, \
    { 0x1a054124, "AXIIC_RTS_M0_AR_P", AXIIC_RTS_M0_AR_Pr }, \
    { 0x1a054128, "AXIIC_RTS_M0_AR_B", AXIIC_RTS_M0_AR_Br }, \
    { 0x1a05412c, "AXIIC_RTS_M0_AR_R", AXIIC_RTS_M0_AR_Rr }, \
    { 0x1a054130, "AXIIC_RTS_M0_TGT_LATENCY", AXIIC_RTS_M0_TGT_LATENCYr }, \
    { 0x1a054134, "AXIIC_RTS_M0_KI", AXIIC_RTS_M0_KIr }, \
    { 0x1a054138, "AXIIC_RTS_M0_QOS_RANGE", AXIIC_RTS_M0_QOS_RANGEr }, \
    { 0x1a056100, "AXIIC_CMCID_M0_READ_QOS", AXIIC_CMCID_M0_READ_QOSr }, \
    { 0x1a056104, "AXIIC_CMCID_M0_WRITE_QOS", AXIIC_CMCID_M0_WRITE_QOSr }, \
    { 0x1a056108, "AXIIC_CMCID_M0_FN_MOD", AXIIC_CMCID_M0_FN_MODr }, \
    { 0x1a05610c, "AXIIC_CMCID_M0_QOS_CNTL", AXIIC_CMCID_M0_QOS_CNTLr }, \
    { 0x1a056110, "AXIIC_CMCID_M0_MAX_OT", AXIIC_CMCID_M0_MAX_OTr }, \
    { 0x1a056114, "AXIIC_CMCID_M0_MAX_COMB_OT", AXIIC_CMCID_M0_MAX_COMB_OTr }, \
    { 0x1a056118, "AXIIC_CMCID_M0_AW_P", AXIIC_CMCID_M0_AW_Pr }, \
    { 0x1a05611c, "AXIIC_CMCID_M0_AW_B", AXIIC_CMCID_M0_AW_Br }, \
    { 0x1a056120, "AXIIC_CMCID_M0_AW_R", AXIIC_CMCID_M0_AW_Rr }, \
    { 0x1a056124, "AXIIC_CMCID_M0_AR_P", AXIIC_CMCID_M0_AR_Pr }, \
    { 0x1a056128, "AXIIC_CMCID_M0_AR_B", AXIIC_CMCID_M0_AR_Br }, \
    { 0x1a05612c, "AXIIC_CMCID_M0_AR_R", AXIIC_CMCID_M0_AR_Rr }, \
    { 0x1a056130, "AXIIC_CMCID_M0_TGT_LATENCY", AXIIC_CMCID_M0_TGT_LATENCYr }, \
    { 0x1a056134, "AXIIC_CMCID_M0_KI", AXIIC_CMCID_M0_KIr }, \
    { 0x1a056138, "AXIIC_CMCID_M0_QOS_RANGE", AXIIC_CMCID_M0_QOS_RANGEr }, \
    { 0x1a057100, "AXIIC_EXT_M0_READ_QOS", AXIIC_EXT_M0_READ_QOSr }, \
    { 0x1a057104, "AXIIC_EXT_M0_WRITE_QOS", AXIIC_EXT_M0_WRITE_QOSr }, \
    { 0x1a057108, "AXIIC_EXT_M0_FN_MOD", AXIIC_EXT_M0_FN_MODr }, \
    { 0x1a05710c, "AXIIC_EXT_M0_QOS_CNTL", AXIIC_EXT_M0_QOS_CNTLr }, \
    { 0x1a057110, "AXIIC_EXT_M0_MAX_OT", AXIIC_EXT_M0_MAX_OTr }, \
    { 0x1a057114, "AXIIC_EXT_M0_MAX_COMB_OT", AXIIC_EXT_M0_MAX_COMB_OTr }, \
    { 0x1a057118, "AXIIC_EXT_M0_AW_P", AXIIC_EXT_M0_AW_Pr }, \
    { 0x1a05711c, "AXIIC_EXT_M0_AW_B", AXIIC_EXT_M0_AW_Br }, \
    { 0x1a057120, "AXIIC_EXT_M0_AW_R", AXIIC_EXT_M0_AW_Rr }, \
    { 0x1a057124, "AXIIC_EXT_M0_AR_P", AXIIC_EXT_M0_AR_Pr }, \
    { 0x1a057128, "AXIIC_EXT_M0_AR_B", AXIIC_EXT_M0_AR_Br }, \
    { 0x1a05712c, "AXIIC_EXT_M0_AR_R", AXIIC_EXT_M0_AR_Rr }, \
    { 0x1a057130, "AXIIC_EXT_M0_TGT_LATENCY", AXIIC_EXT_M0_TGT_LATENCYr }, \
    { 0x1a057134, "AXIIC_EXT_M0_KI", AXIIC_EXT_M0_KIr }, \
    { 0x1a057138, "AXIIC_EXT_M0_QOS_RANGE", AXIIC_EXT_M0_QOS_RANGEr }, \
    { 0x1a05b100, "AXIIC_CR5JTAG_M0_READ_QOS", AXIIC_CR5JTAG_M0_READ_QOSr }, \
    { 0x1a05b104, "AXIIC_CR5JTAG_M0_WRITE_QOS", AXIIC_CR5JTAG_M0_WRITE_QOSr }, \
    { 0x40000000, "PAXB_0_MSIX_TABLE_LADDR_VECT0", PAXB_0_MSIX_TABLE_LADDR_VECT0r }, \
    { 0x40000004, "PAXB_0_MSIX_TABLE_UADDR_VECT0", PAXB_0_MSIX_TABLE_UADDR_VECT0r }, \
    { 0x40000008, "PAXB_0_MSIX_TABLE_DATA_VECT0", PAXB_0_MSIX_TABLE_DATA_VECT0r }, \
    { 0x4000000c, "PAXB_0_MSIX_TABLE_VC_VECT0", PAXB_0_MSIX_TABLE_VC_VECT0r }, \
    { 0x40000010, "PAXB_0_MSIX_TABLE_LADDR_VECT1", PAXB_0_MSIX_TABLE_LADDR_VECT1r }, \
    { 0x40000014, "PAXB_0_MSIX_TABLE_UADDR_VECT1", PAXB_0_MSIX_TABLE_UADDR_VECT1r }, \
    { 0x40000018, "PAXB_0_MSIX_TABLE_DATA_VECT1", PAXB_0_MSIX_TABLE_DATA_VECT1r }, \
    { 0x4000001c, "PAXB_0_MSIX_TABLE_VC_VECT1", PAXB_0_MSIX_TABLE_VC_VECT1r }, \
    { 0x40000020, "PAXB_0_MSIX_TABLE_LADDR_VECT2", PAXB_0_MSIX_TABLE_LADDR_VECT2r }, \
    { 0x40000024, "PAXB_0_MSIX_TABLE_UADDR_VECT2", PAXB_0_MSIX_TABLE_UADDR_VECT2r }, \
    { 0x40000028, "PAXB_0_MSIX_TABLE_DATA_VECT2", PAXB_0_MSIX_TABLE_DATA_VECT2r }, \
    { 0x4000002c, "PAXB_0_MSIX_TABLE_VC_VECT2", PAXB_0_MSIX_TABLE_VC_VECT2r }, \
    { 0x40000030, "PAXB_0_MSIX_TABLE_LADDR_VECT3", PAXB_0_MSIX_TABLE_LADDR_VECT3r }, \
    { 0x40000034, "PAXB_0_MSIX_TABLE_UADDR_VECT3", PAXB_0_MSIX_TABLE_UADDR_VECT3r }, \
    { 0x40000038, "PAXB_0_MSIX_TABLE_DATA_VECT3", PAXB_0_MSIX_TABLE_DATA_VECT3r }, \
    { 0x4000003c, "PAXB_0_MSIX_TABLE_VC_VECT3", PAXB_0_MSIX_TABLE_VC_VECT3r }, \
    { 0x40000040, "PAXB_0_MSIX_TABLE_LADDR_VECT4", PAXB_0_MSIX_TABLE_LADDR_VECT4r }, \
    { 0x40000044, "PAXB_0_MSIX_TABLE_UADDR_VECT4", PAXB_0_MSIX_TABLE_UADDR_VECT4r }, \
    { 0x40000048, "PAXB_0_MSIX_TABLE_DATA_VECT4", PAXB_0_MSIX_TABLE_DATA_VECT4r }, \
    { 0x4000004c, "PAXB_0_MSIX_TABLE_VC_VECT4", PAXB_0_MSIX_TABLE_VC_VECT4r }, \
    { 0x40000050, "PAXB_0_MSIX_TABLE_LADDR_VECT5", PAXB_0_MSIX_TABLE_LADDR_VECT5r }, \
    { 0x40000054, "PAXB_0_MSIX_TABLE_UADDR_VECT5", PAXB_0_MSIX_TABLE_UADDR_VECT5r }, \
    { 0x40000058, "PAXB_0_MSIX_TABLE_DATA_VECT5", PAXB_0_MSIX_TABLE_DATA_VECT5r }, \
    { 0x4000005c, "PAXB_0_MSIX_TABLE_VC_VECT5", PAXB_0_MSIX_TABLE_VC_VECT5r }, \
    { 0x40000060, "PAXB_0_MSIX_TABLE_LADDR_VECT6", PAXB_0_MSIX_TABLE_LADDR_VECT6r }, \
    { 0x40000064, "PAXB_0_MSIX_TABLE_UADDR_VECT6", PAXB_0_MSIX_TABLE_UADDR_VECT6r }, \
    { 0x40000068, "PAXB_0_MSIX_TABLE_DATA_VECT6", PAXB_0_MSIX_TABLE_DATA_VECT6r }, \
    { 0x4000006c, "PAXB_0_MSIX_TABLE_VC_VECT6", PAXB_0_MSIX_TABLE_VC_VECT6r }, \
    { 0x40000070, "PAXB_0_MSIX_TABLE_LADDR_VECT7", PAXB_0_MSIX_TABLE_LADDR_VECT7r }, \
    { 0x40000074, "PAXB_0_MSIX_TABLE_UADDR_VECT7", PAXB_0_MSIX_TABLE_UADDR_VECT7r }, \
    { 0x40000078, "PAXB_0_MSIX_TABLE_DATA_VECT7", PAXB_0_MSIX_TABLE_DATA_VECT7r }, \
    { 0x4000007c, "PAXB_0_MSIX_TABLE_VC_VECT7", PAXB_0_MSIX_TABLE_VC_VECT7r }, \
    { 0x40000080, "PAXB_0_MSIX_TABLE_LADDR_VECT8", PAXB_0_MSIX_TABLE_LADDR_VECT8r }, \
    { 0x40000084, "PAXB_0_MSIX_TABLE_UADDR_VECT8", PAXB_0_MSIX_TABLE_UADDR_VECT8r }, \
    { 0x40000088, "PAXB_0_MSIX_TABLE_DATA_VECT8", PAXB_0_MSIX_TABLE_DATA_VECT8r }, \
    { 0x4000008c, "PAXB_0_MSIX_TABLE_VC_VECT8", PAXB_0_MSIX_TABLE_VC_VECT8r }, \
    { 0x40000090, "PAXB_0_MSIX_TABLE_LADDR_VECT9", PAXB_0_MSIX_TABLE_LADDR_VECT9r }, \
    { 0x40000094, "PAXB_0_MSIX_TABLE_UADDR_VECT9", PAXB_0_MSIX_TABLE_UADDR_VECT9r }, \
    { 0x40000098, "PAXB_0_MSIX_TABLE_DATA_VECT9", PAXB_0_MSIX_TABLE_DATA_VECT9r }, \
    { 0x4000009c, "PAXB_0_MSIX_TABLE_VC_VECT9", PAXB_0_MSIX_TABLE_VC_VECT9r }, \
    { 0x400000a0, "PAXB_0_MSIX_TABLE_LADDR_VECT10", PAXB_0_MSIX_TABLE_LADDR_VECT10r }, \
    { 0x400000a4, "PAXB_0_MSIX_TABLE_UADDR_VECT10", PAXB_0_MSIX_TABLE_UADDR_VECT10r }, \
    { 0x400000a8, "PAXB_0_MSIX_TABLE_DATA_VECT10", PAXB_0_MSIX_TABLE_DATA_VECT10r }, \
    { 0x400000ac, "PAXB_0_MSIX_TABLE_VC_VECT10", PAXB_0_MSIX_TABLE_VC_VECT10r }, \
    { 0x400000b0, "PAXB_0_MSIX_TABLE_LADDR_VECT11", PAXB_0_MSIX_TABLE_LADDR_VECT11r }, \
    { 0x400000b4, "PAXB_0_MSIX_TABLE_UADDR_VECT11", PAXB_0_MSIX_TABLE_UADDR_VECT11r }, \
    { 0x400000b8, "PAXB_0_MSIX_TABLE_DATA_VECT11", PAXB_0_MSIX_TABLE_DATA_VECT11r }, \
    { 0x400000bc, "PAXB_0_MSIX_TABLE_VC_VECT11", PAXB_0_MSIX_TABLE_VC_VECT11r }, \
    { 0x400000c0, "PAXB_0_MSIX_TABLE_LADDR_VECT12", PAXB_0_MSIX_TABLE_LADDR_VECT12r }, \
    { 0x400000c4, "PAXB_0_MSIX_TABLE_UADDR_VECT12", PAXB_0_MSIX_TABLE_UADDR_VECT12r }, \
    { 0x400000c8, "PAXB_0_MSIX_TABLE_DATA_VECT12", PAXB_0_MSIX_TABLE_DATA_VECT12r }, \
    { 0x400000cc, "PAXB_0_MSIX_TABLE_VC_VECT12", PAXB_0_MSIX_TABLE_VC_VECT12r }, \
    { 0x400000d0, "PAXB_0_MSIX_TABLE_LADDR_VECT13", PAXB_0_MSIX_TABLE_LADDR_VECT13r }, \
    { 0x400000d4, "PAXB_0_MSIX_TABLE_UADDR_VECT13", PAXB_0_MSIX_TABLE_UADDR_VECT13r }, \
    { 0x400000d8, "PAXB_0_MSIX_TABLE_DATA_VECT13", PAXB_0_MSIX_TABLE_DATA_VECT13r }, \
    { 0x400000dc, "PAXB_0_MSIX_TABLE_VC_VECT13", PAXB_0_MSIX_TABLE_VC_VECT13r }, \
    { 0x400000e0, "PAXB_0_MSIX_TABLE_LADDR_VECT14", PAXB_0_MSIX_TABLE_LADDR_VECT14r }, \
    { 0x400000e4, "PAXB_0_MSIX_TABLE_UADDR_VECT14", PAXB_0_MSIX_TABLE_UADDR_VECT14r }, \
    { 0x400000e8, "PAXB_0_MSIX_TABLE_DATA_VECT14", PAXB_0_MSIX_TABLE_DATA_VECT14r }, \
    { 0x400000ec, "PAXB_0_MSIX_TABLE_VC_VECT14", PAXB_0_MSIX_TABLE_VC_VECT14r }, \
    { 0x400000f0, "PAXB_0_MSIX_TABLE_LADDR_VECT15", PAXB_0_MSIX_TABLE_LADDR_VECT15r }, \
    { 0x400000f4, "PAXB_0_MSIX_TABLE_UADDR_VECT15", PAXB_0_MSIX_TABLE_UADDR_VECT15r }, \
    { 0x400000f8, "PAXB_0_MSIX_TABLE_DATA_VECT15", PAXB_0_MSIX_TABLE_DATA_VECT15r }, \
    { 0x400000fc, "PAXB_0_MSIX_TABLE_VC_VECT15", PAXB_0_MSIX_TABLE_VC_VECT15r }, \
    { 0x40000100, "PAXB_0_MSIX_TABLE_LADDR_VECT16", PAXB_0_MSIX_TABLE_LADDR_VECT16r }, \
    { 0x40000104, "PAXB_0_MSIX_TABLE_UADDR_VECT16", PAXB_0_MSIX_TABLE_UADDR_VECT16r }, \
    { 0x40000108, "PAXB_0_MSIX_TABLE_DATA_VECT16", PAXB_0_MSIX_TABLE_DATA_VECT16r }, \
    { 0x4000010c, "PAXB_0_MSIX_TABLE_VC_VECT16", PAXB_0_MSIX_TABLE_VC_VECT16r }, \
    { 0x40000110, "PAXB_0_MSIX_TABLE_LADDR_VECT17", PAXB_0_MSIX_TABLE_LADDR_VECT17r }, \
    { 0x40000114, "PAXB_0_MSIX_TABLE_UADDR_VECT17", PAXB_0_MSIX_TABLE_UADDR_VECT17r }, \
    { 0x40000118, "PAXB_0_MSIX_TABLE_DATA_VECT17", PAXB_0_MSIX_TABLE_DATA_VECT17r }, \
    { 0x4000011c, "PAXB_0_MSIX_TABLE_VC_VECT17", PAXB_0_MSIX_TABLE_VC_VECT17r }, \
    { 0x40000120, "PAXB_0_MSIX_TABLE_LADDR_VECT18", PAXB_0_MSIX_TABLE_LADDR_VECT18r }, \
    { 0x40000124, "PAXB_0_MSIX_TABLE_UADDR_VECT18", PAXB_0_MSIX_TABLE_UADDR_VECT18r }, \
    { 0x40000128, "PAXB_0_MSIX_TABLE_DATA_VECT18", PAXB_0_MSIX_TABLE_DATA_VECT18r }, \
    { 0x4000012c, "PAXB_0_MSIX_TABLE_VC_VECT18", PAXB_0_MSIX_TABLE_VC_VECT18r }, \
    { 0x40000130, "PAXB_0_MSIX_TABLE_LADDR_VECT19", PAXB_0_MSIX_TABLE_LADDR_VECT19r }, \
    { 0x40000134, "PAXB_0_MSIX_TABLE_UADDR_VECT19", PAXB_0_MSIX_TABLE_UADDR_VECT19r }, \
    { 0x40000138, "PAXB_0_MSIX_TABLE_DATA_VECT19", PAXB_0_MSIX_TABLE_DATA_VECT19r }, \
    { 0x4000013c, "PAXB_0_MSIX_TABLE_VC_VECT19", PAXB_0_MSIX_TABLE_VC_VECT19r }, \
    { 0x40000140, "PAXB_0_MSIX_TABLE_LADDR_VECT20", PAXB_0_MSIX_TABLE_LADDR_VECT20r }, \
    { 0x40000144, "PAXB_0_MSIX_TABLE_UADDR_VECT20", PAXB_0_MSIX_TABLE_UADDR_VECT20r }, \
    { 0x40000148, "PAXB_0_MSIX_TABLE_DATA_VECT20", PAXB_0_MSIX_TABLE_DATA_VECT20r }, \
    { 0x4000014c, "PAXB_0_MSIX_TABLE_VC_VECT20", PAXB_0_MSIX_TABLE_VC_VECT20r }, \
    { 0x40000150, "PAXB_0_MSIX_TABLE_LADDR_VECT21", PAXB_0_MSIX_TABLE_LADDR_VECT21r }, \
    { 0x40000154, "PAXB_0_MSIX_TABLE_UADDR_VECT21", PAXB_0_MSIX_TABLE_UADDR_VECT21r }, \
    { 0x40000158, "PAXB_0_MSIX_TABLE_DATA_VECT21", PAXB_0_MSIX_TABLE_DATA_VECT21r }, \
    { 0x4000015c, "PAXB_0_MSIX_TABLE_VC_VECT21", PAXB_0_MSIX_TABLE_VC_VECT21r }, \
    { 0x40000160, "PAXB_0_MSIX_TABLE_LADDR_VECT22", PAXB_0_MSIX_TABLE_LADDR_VECT22r }, \
    { 0x40000164, "PAXB_0_MSIX_TABLE_UADDR_VECT22", PAXB_0_MSIX_TABLE_UADDR_VECT22r }, \
    { 0x40000168, "PAXB_0_MSIX_TABLE_DATA_VECT22", PAXB_0_MSIX_TABLE_DATA_VECT22r }, \
    { 0x4000016c, "PAXB_0_MSIX_TABLE_VC_VECT22", PAXB_0_MSIX_TABLE_VC_VECT22r }, \
    { 0x40000170, "PAXB_0_MSIX_TABLE_LADDR_VECT23", PAXB_0_MSIX_TABLE_LADDR_VECT23r }, \
    { 0x40000174, "PAXB_0_MSIX_TABLE_UADDR_VECT23", PAXB_0_MSIX_TABLE_UADDR_VECT23r }, \
    { 0x40000178, "PAXB_0_MSIX_TABLE_DATA_VECT23", PAXB_0_MSIX_TABLE_DATA_VECT23r }, \
    { 0x4000017c, "PAXB_0_MSIX_TABLE_VC_VECT23", PAXB_0_MSIX_TABLE_VC_VECT23r }, \
    { 0x40000180, "PAXB_0_MSIX_TABLE_LADDR_VECT24", PAXB_0_MSIX_TABLE_LADDR_VECT24r }, \
    { 0x40000184, "PAXB_0_MSIX_TABLE_UADDR_VECT24", PAXB_0_MSIX_TABLE_UADDR_VECT24r }, \
    { 0x40000188, "PAXB_0_MSIX_TABLE_DATA_VECT24", PAXB_0_MSIX_TABLE_DATA_VECT24r }, \
    { 0x4000018c, "PAXB_0_MSIX_TABLE_VC_VECT24", PAXB_0_MSIX_TABLE_VC_VECT24r }, \
    { 0x40000190, "PAXB_0_MSIX_TABLE_LADDR_VECT25", PAXB_0_MSIX_TABLE_LADDR_VECT25r }, \
    { 0x40000194, "PAXB_0_MSIX_TABLE_UADDR_VECT25", PAXB_0_MSIX_TABLE_UADDR_VECT25r }, \
    { 0x40000198, "PAXB_0_MSIX_TABLE_DATA_VECT25", PAXB_0_MSIX_TABLE_DATA_VECT25r }, \
    { 0x4000019c, "PAXB_0_MSIX_TABLE_VC_VECT25", PAXB_0_MSIX_TABLE_VC_VECT25r }, \
    { 0x400001a0, "PAXB_0_MSIX_TABLE_LADDR_VECT26", PAXB_0_MSIX_TABLE_LADDR_VECT26r }, \
    { 0x400001a4, "PAXB_0_MSIX_TABLE_UADDR_VECT26", PAXB_0_MSIX_TABLE_UADDR_VECT26r }, \
    { 0x400001a8, "PAXB_0_MSIX_TABLE_DATA_VECT26", PAXB_0_MSIX_TABLE_DATA_VECT26r }, \
    { 0x400001ac, "PAXB_0_MSIX_TABLE_VC_VECT26", PAXB_0_MSIX_TABLE_VC_VECT26r }, \
    { 0x400001b0, "PAXB_0_MSIX_TABLE_LADDR_VECT27", PAXB_0_MSIX_TABLE_LADDR_VECT27r }, \
    { 0x400001b4, "PAXB_0_MSIX_TABLE_UADDR_VECT27", PAXB_0_MSIX_TABLE_UADDR_VECT27r }, \
    { 0x400001b8, "PAXB_0_MSIX_TABLE_DATA_VECT27", PAXB_0_MSIX_TABLE_DATA_VECT27r }, \
    { 0x400001bc, "PAXB_0_MSIX_TABLE_VC_VECT27", PAXB_0_MSIX_TABLE_VC_VECT27r }, \
    { 0x400001c0, "PAXB_0_MSIX_TABLE_LADDR_VECT28", PAXB_0_MSIX_TABLE_LADDR_VECT28r }, \
    { 0x400001c4, "PAXB_0_MSIX_TABLE_UADDR_VECT28", PAXB_0_MSIX_TABLE_UADDR_VECT28r }, \
    { 0x400001c8, "PAXB_0_MSIX_TABLE_DATA_VECT28", PAXB_0_MSIX_TABLE_DATA_VECT28r }, \
    { 0x400001cc, "PAXB_0_MSIX_TABLE_VC_VECT28", PAXB_0_MSIX_TABLE_VC_VECT28r }, \
    { 0x400001d0, "PAXB_0_MSIX_TABLE_LADDR_VECT29", PAXB_0_MSIX_TABLE_LADDR_VECT29r }, \
    { 0x400001d4, "PAXB_0_MSIX_TABLE_UADDR_VECT29", PAXB_0_MSIX_TABLE_UADDR_VECT29r }, \
    { 0x400001d8, "PAXB_0_MSIX_TABLE_DATA_VECT29", PAXB_0_MSIX_TABLE_DATA_VECT29r }, \
    { 0x400001dc, "PAXB_0_MSIX_TABLE_VC_VECT29", PAXB_0_MSIX_TABLE_VC_VECT29r }, \
    { 0x400001e0, "PAXB_0_MSIX_TABLE_LADDR_VECT30", PAXB_0_MSIX_TABLE_LADDR_VECT30r }, \
    { 0x400001e4, "PAXB_0_MSIX_TABLE_UADDR_VECT30", PAXB_0_MSIX_TABLE_UADDR_VECT30r }, \
    { 0x400001e8, "PAXB_0_MSIX_TABLE_DATA_VECT30", PAXB_0_MSIX_TABLE_DATA_VECT30r }, \
    { 0x400001ec, "PAXB_0_MSIX_TABLE_VC_VECT30", PAXB_0_MSIX_TABLE_VC_VECT30r }, \
    { 0x400001f0, "PAXB_0_MSIX_TABLE_LADDR_VECT31", PAXB_0_MSIX_TABLE_LADDR_VECT31r }, \
    { 0x400001f4, "PAXB_0_MSIX_TABLE_UADDR_VECT31", PAXB_0_MSIX_TABLE_UADDR_VECT31r }, \
    { 0x400001f8, "PAXB_0_MSIX_TABLE_DATA_VECT31", PAXB_0_MSIX_TABLE_DATA_VECT31r }, \
    { 0x400001fc, "PAXB_0_MSIX_TABLE_VC_VECT31", PAXB_0_MSIX_TABLE_VC_VECT31r }, \
    { 0x40000200, "PAXB_0_MSIX_TABLE_LADDR_VECT32", PAXB_0_MSIX_TABLE_LADDR_VECT32r }, \
    { 0x40000204, "PAXB_0_MSIX_TABLE_UADDR_VECT32", PAXB_0_MSIX_TABLE_UADDR_VECT32r }, \
    { 0x40000208, "PAXB_0_MSIX_TABLE_DATA_VECT32", PAXB_0_MSIX_TABLE_DATA_VECT32r }, \
    { 0x4000020c, "PAXB_0_MSIX_TABLE_VC_VECT32", PAXB_0_MSIX_TABLE_VC_VECT32r }, \
    { 0x40000210, "PAXB_0_MSIX_TABLE_LADDR_VECT33", PAXB_0_MSIX_TABLE_LADDR_VECT33r }, \
    { 0x40000214, "PAXB_0_MSIX_TABLE_UADDR_VECT33", PAXB_0_MSIX_TABLE_UADDR_VECT33r }, \
    { 0x40000218, "PAXB_0_MSIX_TABLE_DATA_VECT33", PAXB_0_MSIX_TABLE_DATA_VECT33r }, \
    { 0x4000021c, "PAXB_0_MSIX_TABLE_VC_VECT33", PAXB_0_MSIX_TABLE_VC_VECT33r }, \
    { 0x40000220, "PAXB_0_MSIX_TABLE_LADDR_VECT34", PAXB_0_MSIX_TABLE_LADDR_VECT34r }, \
    { 0x40000224, "PAXB_0_MSIX_TABLE_UADDR_VECT34", PAXB_0_MSIX_TABLE_UADDR_VECT34r }, \
    { 0x40000228, "PAXB_0_MSIX_TABLE_DATA_VECT34", PAXB_0_MSIX_TABLE_DATA_VECT34r }, \
    { 0x4000022c, "PAXB_0_MSIX_TABLE_VC_VECT34", PAXB_0_MSIX_TABLE_VC_VECT34r }, \
    { 0x40000230, "PAXB_0_MSIX_TABLE_LADDR_VECT35", PAXB_0_MSIX_TABLE_LADDR_VECT35r }, \
    { 0x40000234, "PAXB_0_MSIX_TABLE_UADDR_VECT35", PAXB_0_MSIX_TABLE_UADDR_VECT35r }, \
    { 0x40000238, "PAXB_0_MSIX_TABLE_DATA_VECT35", PAXB_0_MSIX_TABLE_DATA_VECT35r }, \
    { 0x4000023c, "PAXB_0_MSIX_TABLE_VC_VECT35", PAXB_0_MSIX_TABLE_VC_VECT35r }, \
    { 0x40000240, "PAXB_0_MSIX_TABLE_LADDR_VECT36", PAXB_0_MSIX_TABLE_LADDR_VECT36r }, \
    { 0x40000244, "PAXB_0_MSIX_TABLE_UADDR_VECT36", PAXB_0_MSIX_TABLE_UADDR_VECT36r }, \
    { 0x40000248, "PAXB_0_MSIX_TABLE_DATA_VECT36", PAXB_0_MSIX_TABLE_DATA_VECT36r }, \
    { 0x4000024c, "PAXB_0_MSIX_TABLE_VC_VECT36", PAXB_0_MSIX_TABLE_VC_VECT36r }, \
    { 0x40000250, "PAXB_0_MSIX_TABLE_LADDR_VECT37", PAXB_0_MSIX_TABLE_LADDR_VECT37r }, \
    { 0x40000254, "PAXB_0_MSIX_TABLE_UADDR_VECT37", PAXB_0_MSIX_TABLE_UADDR_VECT37r }, \
    { 0x40000258, "PAXB_0_MSIX_TABLE_DATA_VECT37", PAXB_0_MSIX_TABLE_DATA_VECT37r }, \
    { 0x4000025c, "PAXB_0_MSIX_TABLE_VC_VECT37", PAXB_0_MSIX_TABLE_VC_VECT37r }, \
    { 0x40000260, "PAXB_0_MSIX_TABLE_LADDR_VECT38", PAXB_0_MSIX_TABLE_LADDR_VECT38r }, \
    { 0x40000264, "PAXB_0_MSIX_TABLE_UADDR_VECT38", PAXB_0_MSIX_TABLE_UADDR_VECT38r }, \
    { 0x40000268, "PAXB_0_MSIX_TABLE_DATA_VECT38", PAXB_0_MSIX_TABLE_DATA_VECT38r }, \
    { 0x4000026c, "PAXB_0_MSIX_TABLE_VC_VECT38", PAXB_0_MSIX_TABLE_VC_VECT38r }, \
    { 0x40000270, "PAXB_0_MSIX_TABLE_LADDR_VECT39", PAXB_0_MSIX_TABLE_LADDR_VECT39r }, \
    { 0x40000274, "PAXB_0_MSIX_TABLE_UADDR_VECT39", PAXB_0_MSIX_TABLE_UADDR_VECT39r }, \
    { 0x40000278, "PAXB_0_MSIX_TABLE_DATA_VECT39", PAXB_0_MSIX_TABLE_DATA_VECT39r }, \
    { 0x4000027c, "PAXB_0_MSIX_TABLE_VC_VECT39", PAXB_0_MSIX_TABLE_VC_VECT39r }, \
    { 0x40000280, "PAXB_0_MSIX_TABLE_LADDR_VECT40", PAXB_0_MSIX_TABLE_LADDR_VECT40r }, \
    { 0x40000284, "PAXB_0_MSIX_TABLE_UADDR_VECT40", PAXB_0_MSIX_TABLE_UADDR_VECT40r }, \
    { 0x40000288, "PAXB_0_MSIX_TABLE_DATA_VECT40", PAXB_0_MSIX_TABLE_DATA_VECT40r }, \
    { 0x4000028c, "PAXB_0_MSIX_TABLE_VC_VECT40", PAXB_0_MSIX_TABLE_VC_VECT40r }, \
    { 0x40000290, "PAXB_0_MSIX_TABLE_LADDR_VECT41", PAXB_0_MSIX_TABLE_LADDR_VECT41r }, \
    { 0x40000294, "PAXB_0_MSIX_TABLE_UADDR_VECT41", PAXB_0_MSIX_TABLE_UADDR_VECT41r }, \
    { 0x40000298, "PAXB_0_MSIX_TABLE_DATA_VECT41", PAXB_0_MSIX_TABLE_DATA_VECT41r }, \
    { 0x4000029c, "PAXB_0_MSIX_TABLE_VC_VECT41", PAXB_0_MSIX_TABLE_VC_VECT41r }, \
    { 0x400002a0, "PAXB_0_MSIX_TABLE_LADDR_VECT42", PAXB_0_MSIX_TABLE_LADDR_VECT42r }, \
    { 0x400002a4, "PAXB_0_MSIX_TABLE_UADDR_VECT42", PAXB_0_MSIX_TABLE_UADDR_VECT42r }, \
    { 0x400002a8, "PAXB_0_MSIX_TABLE_DATA_VECT42", PAXB_0_MSIX_TABLE_DATA_VECT42r }, \
    { 0x400002ac, "PAXB_0_MSIX_TABLE_VC_VECT42", PAXB_0_MSIX_TABLE_VC_VECT42r }, \
    { 0x400002b0, "PAXB_0_MSIX_TABLE_LADDR_VECT43", PAXB_0_MSIX_TABLE_LADDR_VECT43r }, \
    { 0x400002b4, "PAXB_0_MSIX_TABLE_UADDR_VECT43", PAXB_0_MSIX_TABLE_UADDR_VECT43r }, \
    { 0x400002b8, "PAXB_0_MSIX_TABLE_DATA_VECT43", PAXB_0_MSIX_TABLE_DATA_VECT43r }, \
    { 0x400002bc, "PAXB_0_MSIX_TABLE_VC_VECT43", PAXB_0_MSIX_TABLE_VC_VECT43r }, \
    { 0x400002c0, "PAXB_0_MSIX_TABLE_LADDR_VECT44", PAXB_0_MSIX_TABLE_LADDR_VECT44r }, \
    { 0x400002c4, "PAXB_0_MSIX_TABLE_UADDR_VECT44", PAXB_0_MSIX_TABLE_UADDR_VECT44r }, \
    { 0x400002c8, "PAXB_0_MSIX_TABLE_DATA_VECT44", PAXB_0_MSIX_TABLE_DATA_VECT44r }, \
    { 0x400002cc, "PAXB_0_MSIX_TABLE_VC_VECT44", PAXB_0_MSIX_TABLE_VC_VECT44r }, \
    { 0x400002d0, "PAXB_0_MSIX_TABLE_LADDR_VECT45", PAXB_0_MSIX_TABLE_LADDR_VECT45r }, \
    { 0x400002d4, "PAXB_0_MSIX_TABLE_UADDR_VECT45", PAXB_0_MSIX_TABLE_UADDR_VECT45r }, \
    { 0x400002d8, "PAXB_0_MSIX_TABLE_DATA_VECT45", PAXB_0_MSIX_TABLE_DATA_VECT45r }, \
    { 0x400002dc, "PAXB_0_MSIX_TABLE_VC_VECT45", PAXB_0_MSIX_TABLE_VC_VECT45r }, \
    { 0x400002e0, "PAXB_0_MSIX_TABLE_LADDR_VECT46", PAXB_0_MSIX_TABLE_LADDR_VECT46r }, \
    { 0x400002e4, "PAXB_0_MSIX_TABLE_UADDR_VECT46", PAXB_0_MSIX_TABLE_UADDR_VECT46r }, \
    { 0x400002e8, "PAXB_0_MSIX_TABLE_DATA_VECT46", PAXB_0_MSIX_TABLE_DATA_VECT46r }, \
    { 0x400002ec, "PAXB_0_MSIX_TABLE_VC_VECT46", PAXB_0_MSIX_TABLE_VC_VECT46r }, \
    { 0x400002f0, "PAXB_0_MSIX_TABLE_LADDR_VECT47", PAXB_0_MSIX_TABLE_LADDR_VECT47r }, \
    { 0x400002f4, "PAXB_0_MSIX_TABLE_UADDR_VECT47", PAXB_0_MSIX_TABLE_UADDR_VECT47r }, \
    { 0x400002f8, "PAXB_0_MSIX_TABLE_DATA_VECT47", PAXB_0_MSIX_TABLE_DATA_VECT47r }, \
    { 0x400002fc, "PAXB_0_MSIX_TABLE_VC_VECT47", PAXB_0_MSIX_TABLE_VC_VECT47r }, \
    { 0x40000300, "PAXB_0_MSIX_TABLE_LADDR_VECT48", PAXB_0_MSIX_TABLE_LADDR_VECT48r }, \
    { 0x40000304, "PAXB_0_MSIX_TABLE_UADDR_VECT48", PAXB_0_MSIX_TABLE_UADDR_VECT48r }, \
    { 0x40000308, "PAXB_0_MSIX_TABLE_DATA_VECT48", PAXB_0_MSIX_TABLE_DATA_VECT48r }, \
    { 0x4000030c, "PAXB_0_MSIX_TABLE_VC_VECT48", PAXB_0_MSIX_TABLE_VC_VECT48r }, \
    { 0x40000310, "PAXB_0_MSIX_TABLE_LADDR_VECT49", PAXB_0_MSIX_TABLE_LADDR_VECT49r }, \
    { 0x40000314, "PAXB_0_MSIX_TABLE_UADDR_VECT49", PAXB_0_MSIX_TABLE_UADDR_VECT49r }, \
    { 0x40000318, "PAXB_0_MSIX_TABLE_DATA_VECT49", PAXB_0_MSIX_TABLE_DATA_VECT49r }, \
    { 0x4000031c, "PAXB_0_MSIX_TABLE_VC_VECT49", PAXB_0_MSIX_TABLE_VC_VECT49r }, \
    { 0x40000320, "PAXB_0_MSIX_TABLE_LADDR_VECT50", PAXB_0_MSIX_TABLE_LADDR_VECT50r }, \
    { 0x40000324, "PAXB_0_MSIX_TABLE_UADDR_VECT50", PAXB_0_MSIX_TABLE_UADDR_VECT50r }, \
    { 0x40000328, "PAXB_0_MSIX_TABLE_DATA_VECT50", PAXB_0_MSIX_TABLE_DATA_VECT50r }, \
    { 0x4000032c, "PAXB_0_MSIX_TABLE_VC_VECT50", PAXB_0_MSIX_TABLE_VC_VECT50r }, \
    { 0x40000330, "PAXB_0_MSIX_TABLE_LADDR_VECT51", PAXB_0_MSIX_TABLE_LADDR_VECT51r }, \
    { 0x40000334, "PAXB_0_MSIX_TABLE_UADDR_VECT51", PAXB_0_MSIX_TABLE_UADDR_VECT51r }, \
    { 0x40000338, "PAXB_0_MSIX_TABLE_DATA_VECT51", PAXB_0_MSIX_TABLE_DATA_VECT51r }, \
    { 0x4000033c, "PAXB_0_MSIX_TABLE_VC_VECT51", PAXB_0_MSIX_TABLE_VC_VECT51r }, \
    { 0x40000340, "PAXB_0_MSIX_TABLE_LADDR_VECT52", PAXB_0_MSIX_TABLE_LADDR_VECT52r }, \
    { 0x40000344, "PAXB_0_MSIX_TABLE_UADDR_VECT52", PAXB_0_MSIX_TABLE_UADDR_VECT52r }, \
    { 0x40000348, "PAXB_0_MSIX_TABLE_DATA_VECT52", PAXB_0_MSIX_TABLE_DATA_VECT52r }, \
    { 0x4000034c, "PAXB_0_MSIX_TABLE_VC_VECT52", PAXB_0_MSIX_TABLE_VC_VECT52r }, \
    { 0x40000350, "PAXB_0_MSIX_TABLE_LADDR_VECT53", PAXB_0_MSIX_TABLE_LADDR_VECT53r }, \
    { 0x40000354, "PAXB_0_MSIX_TABLE_UADDR_VECT53", PAXB_0_MSIX_TABLE_UADDR_VECT53r }, \
    { 0x40000358, "PAXB_0_MSIX_TABLE_DATA_VECT53", PAXB_0_MSIX_TABLE_DATA_VECT53r }, \
    { 0x4000035c, "PAXB_0_MSIX_TABLE_VC_VECT53", PAXB_0_MSIX_TABLE_VC_VECT53r }, \
    { 0x40000360, "PAXB_0_MSIX_TABLE_LADDR_VECT54", PAXB_0_MSIX_TABLE_LADDR_VECT54r }, \
    { 0x40000364, "PAXB_0_MSIX_TABLE_UADDR_VECT54", PAXB_0_MSIX_TABLE_UADDR_VECT54r }, \
    { 0x40000368, "PAXB_0_MSIX_TABLE_DATA_VECT54", PAXB_0_MSIX_TABLE_DATA_VECT54r }, \
    { 0x4000036c, "PAXB_0_MSIX_TABLE_VC_VECT54", PAXB_0_MSIX_TABLE_VC_VECT54r }, \
    { 0x40000370, "PAXB_0_MSIX_TABLE_LADDR_VECT55", PAXB_0_MSIX_TABLE_LADDR_VECT55r }, \
    { 0x40000374, "PAXB_0_MSIX_TABLE_UADDR_VECT55", PAXB_0_MSIX_TABLE_UADDR_VECT55r }, \
    { 0x40000378, "PAXB_0_MSIX_TABLE_DATA_VECT55", PAXB_0_MSIX_TABLE_DATA_VECT55r }, \
    { 0x4000037c, "PAXB_0_MSIX_TABLE_VC_VECT55", PAXB_0_MSIX_TABLE_VC_VECT55r }, \
    { 0x40000380, "PAXB_0_MSIX_TABLE_LADDR_VECT56", PAXB_0_MSIX_TABLE_LADDR_VECT56r }, \
    { 0x40000384, "PAXB_0_MSIX_TABLE_UADDR_VECT56", PAXB_0_MSIX_TABLE_UADDR_VECT56r }, \
    { 0x40000388, "PAXB_0_MSIX_TABLE_DATA_VECT56", PAXB_0_MSIX_TABLE_DATA_VECT56r }, \
    { 0x4000038c, "PAXB_0_MSIX_TABLE_VC_VECT56", PAXB_0_MSIX_TABLE_VC_VECT56r }, \
    { 0x40000390, "PAXB_0_MSIX_TABLE_LADDR_VECT57", PAXB_0_MSIX_TABLE_LADDR_VECT57r }, \
    { 0x40000394, "PAXB_0_MSIX_TABLE_UADDR_VECT57", PAXB_0_MSIX_TABLE_UADDR_VECT57r }, \
    { 0x40000398, "PAXB_0_MSIX_TABLE_DATA_VECT57", PAXB_0_MSIX_TABLE_DATA_VECT57r }, \
    { 0x4000039c, "PAXB_0_MSIX_TABLE_VC_VECT57", PAXB_0_MSIX_TABLE_VC_VECT57r }, \
    { 0x400003a0, "PAXB_0_MSIX_TABLE_LADDR_VECT58", PAXB_0_MSIX_TABLE_LADDR_VECT58r }, \
    { 0x400003a4, "PAXB_0_MSIX_TABLE_UADDR_VECT58", PAXB_0_MSIX_TABLE_UADDR_VECT58r }, \
    { 0x400003a8, "PAXB_0_MSIX_TABLE_DATA_VECT58", PAXB_0_MSIX_TABLE_DATA_VECT58r }, \
    { 0x400003ac, "PAXB_0_MSIX_TABLE_VC_VECT58", PAXB_0_MSIX_TABLE_VC_VECT58r }, \
    { 0x400003b0, "PAXB_0_MSIX_TABLE_LADDR_VECT59", PAXB_0_MSIX_TABLE_LADDR_VECT59r }, \
    { 0x400003b4, "PAXB_0_MSIX_TABLE_UADDR_VECT59", PAXB_0_MSIX_TABLE_UADDR_VECT59r }, \
    { 0x400003b8, "PAXB_0_MSIX_TABLE_DATA_VECT59", PAXB_0_MSIX_TABLE_DATA_VECT59r }, \
    { 0x400003bc, "PAXB_0_MSIX_TABLE_VC_VECT59", PAXB_0_MSIX_TABLE_VC_VECT59r }, \
    { 0x400003c0, "PAXB_0_MSIX_TABLE_LADDR_VECT60", PAXB_0_MSIX_TABLE_LADDR_VECT60r }, \
    { 0x400003c4, "PAXB_0_MSIX_TABLE_UADDR_VECT60", PAXB_0_MSIX_TABLE_UADDR_VECT60r }, \
    { 0x400003c8, "PAXB_0_MSIX_TABLE_DATA_VECT60", PAXB_0_MSIX_TABLE_DATA_VECT60r }, \
    { 0x400003cc, "PAXB_0_MSIX_TABLE_VC_VECT60", PAXB_0_MSIX_TABLE_VC_VECT60r }, \
    { 0x400003d0, "PAXB_0_MSIX_TABLE_LADDR_VECT61", PAXB_0_MSIX_TABLE_LADDR_VECT61r }, \
    { 0x400003d4, "PAXB_0_MSIX_TABLE_UADDR_VECT61", PAXB_0_MSIX_TABLE_UADDR_VECT61r }, \
    { 0x400003d8, "PAXB_0_MSIX_TABLE_DATA_VECT61", PAXB_0_MSIX_TABLE_DATA_VECT61r }, \
    { 0x400003dc, "PAXB_0_MSIX_TABLE_VC_VECT61", PAXB_0_MSIX_TABLE_VC_VECT61r }, \
    { 0x400003e0, "PAXB_0_MSIX_TABLE_LADDR_VECT62", PAXB_0_MSIX_TABLE_LADDR_VECT62r }, \
    { 0x400003e4, "PAXB_0_MSIX_TABLE_UADDR_VECT62", PAXB_0_MSIX_TABLE_UADDR_VECT62r }, \
    { 0x400003e8, "PAXB_0_MSIX_TABLE_DATA_VECT62", PAXB_0_MSIX_TABLE_DATA_VECT62r }, \
    { 0x400003ec, "PAXB_0_MSIX_TABLE_VC_VECT62", PAXB_0_MSIX_TABLE_VC_VECT62r }, \
    { 0x400003f0, "PAXB_0_MSIX_TABLE_LADDR_VECT63", PAXB_0_MSIX_TABLE_LADDR_VECT63r }, \
    { 0x400003f4, "PAXB_0_MSIX_TABLE_UADDR_VECT63", PAXB_0_MSIX_TABLE_UADDR_VECT63r }, \
    { 0x400003f8, "PAXB_0_MSIX_TABLE_DATA_VECT63", PAXB_0_MSIX_TABLE_DATA_VECT63r }, \
    { 0x400003fc, "PAXB_0_MSIX_TABLE_VC_VECT63", PAXB_0_MSIX_TABLE_VC_VECT63r }, \
    { 0x40001000, "PAXB_0_MSIX_PBA_VECT_31_0", PAXB_0_MSIX_PBA_VECT_31_0r }, \
    { 0x40001004, "PAXB_0_MSIX_PBA_VECT_63_32", PAXB_0_MSIX_PBA_VECT_63_32r }, \
}

#define CMICX_OFFSET_MIN (0)
#define CMICX_OFFSET_MAX (0x40001004)
#define NUM_CMICX_REGS (6866)

#define APBY_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET     (0x1810c90c)
#define APBY_S0_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET     (0x1810c904)
#define APBY_S0_IDM_IDM_ERROR_LOG_CONTROL_OFFSET      (0x1810c900)
#define APBY_S0_IDM_IDM_ERROR_LOG_FLAGS_OFFSET        (0x1810c91c)
#define APBY_S0_IDM_IDM_ERROR_LOG_ID_OFFSET           (0x1810c914)
#define APBY_S0_IDM_IDM_ERROR_LOG_STATUS_OFFSET       (0x1810c908)
#define APBY_S0_IDM_IDM_INTERRUPT_STATUS_OFFSET       (0x1810ca00)
#define APBY_S0_IDM_IDM_RESET_CONTROL_OFFSET          (0x1810c800)
#define APBY_S0_IDM_IDM_RESET_READ_ID_OFFSET          (0x1810c808)
#define APBY_S0_IDM_IDM_RESET_STATUS_OFFSET           (0x1810c804)
#define APBY_S0_IDM_IDM_RESET_WRITE_ID_OFFSET         (0x1810c80c)
#define APBZ_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET     (0x1811890c)
#define APBZ_S0_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET     (0x18118904)
#define APBZ_S0_IDM_IDM_ERROR_LOG_CONTROL_OFFSET      (0x18118900)
#define APBZ_S0_IDM_IDM_ERROR_LOG_FLAGS_OFFSET        (0x1811891c)
#define APBZ_S0_IDM_IDM_ERROR_LOG_ID_OFFSET           (0x18118914)
#define APBZ_S0_IDM_IDM_ERROR_LOG_STATUS_OFFSET       (0x18118908)
#define APBZ_S0_IDM_IDM_INTERRUPT_STATUS_OFFSET       (0x18118a00)
#define APBZ_S0_IDM_IDM_RESET_CONTROL_OFFSET          (0x18118800)
#define APBZ_S0_IDM_IDM_RESET_READ_ID_OFFSET          (0x18118808)
#define APBZ_S0_IDM_IDM_RESET_STATUS_OFFSET           (0x18118804)
#define APBZ_S0_IDM_IDM_RESET_WRITE_ID_OFFSET         (0x1811880c)
#define ARMCSSYS_M0_IDM_IDM_INTERRUPT_STATUS_OFFSET   (0x18112a00)
#define ARMCSSYS_M0_IDM_IDM_RESET_STATUS_OFFSET       (0x18112804)
#define ARMCSSYS_M0_IDM_IO_CONTROL_DIRECT_OFFSET      (0x18112408)
#define ARMCSSYS_M0_IDM_IO_STATUS_OFFSET              (0x18112500)
#define ARMCSSYS_M0_IDM_RESET_CONTROL_OFFSET          (0x18112800)
#define AXIIC_CMCID_M0_AR_B_OFFSET                    (0x1a056128)
#define AXIIC_CMCID_M0_AR_P_OFFSET                    (0x1a056124)
#define AXIIC_CMCID_M0_AR_R_OFFSET                    (0x1a05612c)
#define AXIIC_CMCID_M0_AW_B_OFFSET                    (0x1a05611c)
#define AXIIC_CMCID_M0_AW_P_OFFSET                    (0x1a056118)
#define AXIIC_CMCID_M0_AW_R_OFFSET                    (0x1a056120)
#define AXIIC_CMCID_M0_FN_MOD_OFFSET                  (0x1a056108)
#define AXIIC_CMCID_M0_KI_OFFSET                      (0x1a056134)
#define AXIIC_CMCID_M0_MAX_COMB_OT_OFFSET             (0x1a056114)
#define AXIIC_CMCID_M0_MAX_OT_OFFSET                  (0x1a056110)
#define AXIIC_CMCID_M0_QOS_CNTL_OFFSET                (0x1a05610c)
#define AXIIC_CMCID_M0_QOS_RANGE_OFFSET               (0x1a056138)
#define AXIIC_CMCID_M0_READ_QOS_OFFSET                (0x1a056100)
#define AXIIC_CMCID_M0_TGT_LATENCY_OFFSET             (0x1a056130)
#define AXIIC_CMCID_M0_WRITE_QOS_OFFSET               (0x1a056104)
#define AXIIC_CMICD_S0_FN_MOD_BM_ISS_OFFSET           (0x1a01d008)
#define AXIIC_COMPONENT_ID0_OFFSET                    (0x1a001ff0)
#define AXIIC_COMPONENT_ID1_OFFSET                    (0x1a001ff4)
#define AXIIC_COMPONENT_ID2_OFFSET                    (0x1a001ff8)
#define AXIIC_COMPONENT_ID3_OFFSET                    (0x1a001ffc)
#define AXIIC_CR5JTAG_M0_READ_QOS_OFFSET              (0x1a05b100)
#define AXIIC_CR5JTAG_M0_WRITE_QOS_OFFSET             (0x1a05b104)
#define AXIIC_DMA_M0_AR_B_OFFSET                      (0x1a04a128)
#define AXIIC_DMA_M0_AR_P_OFFSET                      (0x1a04a124)
#define AXIIC_DMA_M0_AR_R_OFFSET                      (0x1a04a12c)
#define AXIIC_DMA_M0_AW_B_OFFSET                      (0x1a04a11c)
#define AXIIC_DMA_M0_AW_P_OFFSET                      (0x1a04a118)
#define AXIIC_DMA_M0_AW_R_OFFSET                      (0x1a04a120)
#define AXIIC_DMA_M0_FN_MOD_OFFSET                    (0x1a04a108)
#define AXIIC_DMA_M0_KI_OFFSET                        (0x1a04a134)
#define AXIIC_DMA_M0_MAX_COMB_OT_OFFSET               (0x1a04a114)
#define AXIIC_DMA_M0_MAX_OT_OFFSET                    (0x1a04a110)
#define AXIIC_DMA_M0_QOS_CNTL_OFFSET                  (0x1a04a10c)
#define AXIIC_DMA_M0_QOS_RANGE_OFFSET                 (0x1a04a138)
#define AXIIC_DMA_M0_READ_QOS_OFFSET                  (0x1a04a100)
#define AXIIC_DMA_M0_TGT_LATENCY_OFFSET               (0x1a04a130)
#define AXIIC_DMA_M0_WRITE_QOS_OFFSET                 (0x1a04a104)
#define AXIIC_DS_0_IDM_ERROR_LOG_ADDR_LSB_OFFSET      (0x1811b90c)
#define AXIIC_DS_0_IDM_ERROR_LOG_COMPLETE_OFFSET      (0x1811b904)
#define AXIIC_DS_0_IDM_ERROR_LOG_CONTROL_OFFSET       (0x1811b900)
#define AXIIC_DS_0_IDM_ERROR_LOG_FLAGS_OFFSET         (0x1811b91c)
#define AXIIC_DS_0_IDM_ERROR_LOG_ID_OFFSET            (0x1811b914)
#define AXIIC_DS_0_IDM_ERROR_LOG_STATUS_OFFSET        (0x1811b908)
#define AXIIC_DS_0_IDM_INTERRUPT_STATUS_OFFSET        (0x1811ba00)
#define AXIIC_DS_0_IDM_RESET_READ_ID_OFFSET           (0x1811b808)
#define AXIIC_DS_0_IDM_RESET_STATUS_OFFSET            (0x1811b804)
#define AXIIC_DS_0_IDM_RESET_WRITE_ID_OFFSET          (0x1811b80c)
#define AXIIC_DS_1_IDM_ERROR_LOG_ADDR_LSB_OFFSET      (0x1811c90c)
#define AXIIC_DS_1_IDM_ERROR_LOG_COMPLETE_OFFSET      (0x1811c904)
#define AXIIC_DS_1_IDM_ERROR_LOG_CONTROL_OFFSET       (0x1811c900)
#define AXIIC_DS_1_IDM_ERROR_LOG_FLAGS_OFFSET         (0x1811c91c)
#define AXIIC_DS_1_IDM_ERROR_LOG_ID_OFFSET            (0x1811c914)
#define AXIIC_DS_1_IDM_ERROR_LOG_STATUS_OFFSET        (0x1811c908)
#define AXIIC_DS_1_IDM_INTERRUPT_STATUS_OFFSET        (0x1811ca00)
#define AXIIC_DS_1_IDM_RESET_READ_ID_OFFSET           (0x1811c808)
#define AXIIC_DS_1_IDM_RESET_STATUS_OFFSET            (0x1811c804)
#define AXIIC_DS_1_IDM_RESET_WRITE_ID_OFFSET          (0x1811c80c)
#define AXIIC_DS_2_IDM_ERROR_LOG_ADDR_LSB_OFFSET      (0x1811d90c)
#define AXIIC_DS_2_IDM_ERROR_LOG_COMPLETE_OFFSET      (0x1811d904)
#define AXIIC_DS_2_IDM_ERROR_LOG_CONTROL_OFFSET       (0x1811d900)
#define AXIIC_DS_2_IDM_ERROR_LOG_FLAGS_OFFSET         (0x1811d91c)
#define AXIIC_DS_2_IDM_ERROR_LOG_ID_OFFSET            (0x1811d914)
#define AXIIC_DS_2_IDM_ERROR_LOG_STATUS_OFFSET        (0x1811d908)
#define AXIIC_DS_2_IDM_INTERRUPT_STATUS_OFFSET        (0x1811da00)
#define AXIIC_DS_2_IDM_RESET_READ_ID_OFFSET           (0x1811d808)
#define AXIIC_DS_2_IDM_RESET_STATUS_OFFSET            (0x1811d804)
#define AXIIC_DS_2_IDM_RESET_WRITE_ID_OFFSET          (0x1811d80c)
#define AXIIC_EXT_M0_AR_B_OFFSET                      (0x1a057128)
#define AXIIC_EXT_M0_AR_P_OFFSET                      (0x1a057124)
#define AXIIC_EXT_M0_AR_R_OFFSET                      (0x1a05712c)
#define AXIIC_EXT_M0_AW_B_OFFSET                      (0x1a05711c)
#define AXIIC_EXT_M0_AW_P_OFFSET                      (0x1a057118)
#define AXIIC_EXT_M0_AW_R_OFFSET                      (0x1a057120)
#define AXIIC_EXT_M0_FN_MOD_OFFSET                    (0x1a057108)
#define AXIIC_EXT_M0_KI_OFFSET                        (0x1a057134)
#define AXIIC_EXT_M0_MAX_COMB_OT_OFFSET               (0x1a057114)
#define AXIIC_EXT_M0_MAX_OT_OFFSET                    (0x1a057110)
#define AXIIC_EXT_M0_QOS_CNTL_OFFSET                  (0x1a05710c)
#define AXIIC_EXT_M0_QOS_RANGE_OFFSET                 (0x1a057138)
#define AXIIC_EXT_M0_READ_QOS_OFFSET                  (0x1a057100)
#define AXIIC_EXT_M0_TGT_LATENCY_OFFSET               (0x1a057130)
#define AXIIC_EXT_M0_WRITE_QOS_OFFSET                 (0x1a057104)
#define AXIIC_EXT_S0_FN_MOD_BM_ISS_OFFSET             (0x1a022008)
#define AXIIC_PCIE0_M0_AR_B_OFFSET                    (0x1a043128)
#define AXIIC_PCIE0_M0_AR_P_OFFSET                    (0x1a043124)
#define AXIIC_PCIE0_M0_AR_R_OFFSET                    (0x1a04312c)
#define AXIIC_PCIE0_M0_AW_B_OFFSET                    (0x1a04311c)
#define AXIIC_PCIE0_M0_AW_P_OFFSET                    (0x1a043118)
#define AXIIC_PCIE0_M0_AW_R_OFFSET                    (0x1a043120)
#define AXIIC_PCIE0_M0_FN_MOD_OFFSET                  (0x1a043108)
#define AXIIC_PCIE0_M0_KI_OFFSET                      (0x1a043134)
#define AXIIC_PCIE0_M0_MAX_COMB_OT_OFFSET             (0x1a043114)
#define AXIIC_PCIE0_M0_MAX_OT_OFFSET                  (0x1a043110)
#define AXIIC_PCIE0_M0_QOS_CNTL_OFFSET                (0x1a04310c)
#define AXIIC_PCIE0_M0_QOS_RANGE_OFFSET               (0x1a043138)
#define AXIIC_PCIE0_M0_READ_QOS_OFFSET                (0x1a043100)
#define AXIIC_PCIE0_M0_TGT_LATENCY_OFFSET             (0x1a043130)
#define AXIIC_PCIE0_M0_WRITE_QOS_OFFSET               (0x1a043104)
#define AXIIC_PCIE0_S0_FN_MOD_BM_ISS_OFFSET           (0x1a004008)
#define AXIIC_PERIPHERAL_ID0_OFFSET                   (0x1a001fe0)
#define AXIIC_PERIPHERAL_ID1_OFFSET                   (0x1a001fe4)
#define AXIIC_PERIPHERAL_ID2_OFFSET                   (0x1a001fe8)
#define AXIIC_PERIPHERAL_ID3_OFFSET                   (0x1a001fec)
#define AXIIC_PERIPHERAL_ID4_OFFSET                   (0x1a001fd0)
#define AXIIC_PERIPHERAL_ID5_OFFSET                   (0x1a001fd4)
#define AXIIC_PERIPHERAL_ID6_OFFSET                   (0x1a001fd8)
#define AXIIC_PERIPHERAL_ID7_OFFSET                   (0x1a001fdc)
#define AXIIC_RTS_M0_AR_B_OFFSET                      (0x1a054128)
#define AXIIC_RTS_M0_AR_P_OFFSET                      (0x1a054124)
#define AXIIC_RTS_M0_AR_R_OFFSET                      (0x1a05412c)
#define AXIIC_RTS_M0_AW_B_OFFSET                      (0x1a05411c)
#define AXIIC_RTS_M0_AW_P_OFFSET                      (0x1a054118)
#define AXIIC_RTS_M0_AW_R_OFFSET                      (0x1a054120)
#define AXIIC_RTS_M0_FN_MOD_OFFSET                    (0x1a054108)
#define AXIIC_RTS_M0_KI_OFFSET                        (0x1a054134)
#define AXIIC_RTS_M0_MAX_COMB_OT_OFFSET               (0x1a054114)
#define AXIIC_RTS_M0_MAX_OT_OFFSET                    (0x1a054110)
#define AXIIC_RTS_M0_QOS_CNTL_OFFSET                  (0x1a05410c)
#define AXIIC_RTS_M0_QOS_RANGE_OFFSET                 (0x1a054138)
#define AXIIC_RTS_M0_READ_QOS_OFFSET                  (0x1a054100)
#define AXIIC_RTS_M0_TGT_LATENCY_OFFSET               (0x1a054130)
#define AXIIC_RTS_M0_WRITE_QOS_OFFSET                 (0x1a054104)
#define AXIIC_RTS_S0_FN_MOD_BM_ISS_OFFSET             (0x1a01e008)
#define AXI_PCIE_M0_IDM_IDM_INTERRUPT_STATUS_OFFSET   (0x18102a00)
#define AXI_PCIE_M0_IDM_IDM_RESET_STATUS_OFFSET       (0x18102804)
#define AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_OFFSET      (0x18102408)
#define AXI_PCIE_M0_IDM_IO_STATUS_OFFSET              (0x18102500)
#define AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROL_OFFSET    (0x18102800)
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET (0x1810a90c)
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET (0x1810a904)
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_CONTROL_OFFSET  (0x1810a900)
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_FLAGS_OFFSET    (0x1810a91c)
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_ID_OFFSET       (0x1810a914)
#define AXI_PCIE_S0_IDM_IDM_ERROR_LOG_STATUS_OFFSET   (0x1810a908)
#define AXI_PCIE_S0_IDM_IDM_INTERRUPT_STATUS_OFFSET   (0x1810aa00)
#define AXI_PCIE_S0_IDM_IDM_RESET_READ_ID_OFFSET      (0x1810a808)
#define AXI_PCIE_S0_IDM_IDM_RESET_STATUS_OFFSET       (0x1810a804)
#define AXI_PCIE_S0_IDM_IDM_RESET_WRITE_ID_OFFSET     (0x1810a80c)
#define AXI_PCIE_S0_IDM_S_IDM_RESET_CONTROL_OFFSET    (0x1810a800)
#define CMICX_M0_IDM_IDM_INTERRUPT_STATUS_OFFSET      (0x18103a00)
#define CMICX_M0_IDM_IDM_RESET_CONTROL_OFFSET         (0x18103800)
#define CMICX_M0_IDM_IDM_RESET_STATUS_OFFSET          (0x18103804)
#define CMICX_M0_IDM_IO_CONTROL_DIRECT_OFFSET         (0x18103408)
#define CMICX_M0_IDM_IO_STATUS_OFFSET                 (0x18103500)
#define CMICX_M1_IDM_IDM_INTERRUPT_STATUS_OFFSET      (0x18104a00)
#define CMICX_M1_IDM_IDM_RESET_CONTROL_OFFSET         (0x18104800)
#define CMICX_M1_IDM_IDM_RESET_STATUS_OFFSET          (0x18104804)
#define CMICX_M1_IDM_IO_CONTROL_DIRECT_OFFSET         (0x18104408)
#define CMICX_M1_IDM_IO_STATUS_OFFSET                 (0x18104500)
#define CMICX_M2_IDM_IDM_INTERRUPT_STATUS_OFFSET      (0x18105a00)
#define CMICX_M2_IDM_IDM_RESET_CONTROL_OFFSET         (0x18105800)
#define CMICX_M2_IDM_IDM_RESET_STATUS_OFFSET          (0x18105804)
#define CMICX_M2_IDM_IO_CONTROL_DIRECT_OFFSET         (0x18105408)
#define CMICX_M2_IDM_IO_STATUS_OFFSET                 (0x18105500)
#define CMICX_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET    (0x1810b90c)
#define CMICX_S0_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET    (0x1810b904)
#define CMICX_S0_IDM_IDM_ERROR_LOG_CONTROL_OFFSET     (0x1810b900)
#define CMICX_S0_IDM_IDM_ERROR_LOG_FLAGS_OFFSET       (0x1810b91c)
#define CMICX_S0_IDM_IDM_ERROR_LOG_ID_OFFSET          (0x1810b914)
#define CMICX_S0_IDM_IDM_ERROR_LOG_STATUS_OFFSET      (0x1810b908)
#define CMICX_S0_IDM_IDM_INTERRUPT_STATUS_OFFSET      (0x1810ba00)
#define CMICX_S0_IDM_IDM_IO_CONTROL_DIRECT_OFFSET     (0x1810b408)
#define CMICX_S0_IDM_IDM_IO_STATUS_OFFSET             (0x1810b500)
#define CMICX_S0_IDM_IDM_RESET_CONTROL_OFFSET         (0x1810b800)
#define CMICX_S0_IDM_IDM_RESET_READ_ID_OFFSET         (0x1810b808)
#define CMICX_S0_IDM_IDM_RESET_STATUS_OFFSET          (0x1810b804)
#define CMICX_S0_IDM_IDM_RESET_WRITE_ID_OFFSET        (0x1810b80c)
#define CMIC_BROADSYNC_REF_CLK_GEN_CTRL_OFFSET        (0x32350fc)
#define CMIC_BS0_CLK_CTRL_OFFSET                      (0x3234004)
#define CMIC_BS0_CONFIG_OFFSET                        (0x3234000)
#define CMIC_BS0_HEARTBEAT_CTRL_OFFSET                (0x3234008)
#define CMIC_BS0_HEARTBEAT_DOWN_DURATION_OFFSET       (0x3234010)
#define CMIC_BS0_HEARTBEAT_UP_DURATION_OFFSET         (0x323400c)
#define CMIC_BS0_INITIAL_CRC_OFFSET                   (0x323402c)
#define CMIC_BS0_INPUT_TIME_0_OFFSET                  (0x3234020)
#define CMIC_BS0_INPUT_TIME_1_OFFSET                  (0x3234024)
#define CMIC_BS0_INPUT_TIME_2_OFFSET                  (0x3234028)
#define CMIC_BS0_OUTPUT_TIME_0_OFFSET                 (0x3234014)
#define CMIC_BS0_OUTPUT_TIME_1_OFFSET                 (0x3234018)
#define CMIC_BS0_OUTPUT_TIME_2_OFFSET                 (0x323401c)
#define CMIC_BS1_CLK_CTRL_OFFSET                      (0x3234204)
#define CMIC_BS1_CONFIG_OFFSET                        (0x3234200)
#define CMIC_BS1_HEARTBEAT_CTRL_OFFSET                (0x3234208)
#define CMIC_BS1_HEARTBEAT_DOWN_DURATION_OFFSET       (0x3234210)
#define CMIC_BS1_HEARTBEAT_UP_DURATION_OFFSET         (0x323420c)
#define CMIC_BS1_INITIAL_CRC_OFFSET                   (0x323422c)
#define CMIC_BS1_INPUT_TIME_0_OFFSET                  (0x3234220)
#define CMIC_BS1_INPUT_TIME_1_OFFSET                  (0x3234224)
#define CMIC_BS1_INPUT_TIME_2_OFFSET                  (0x3234228)
#define CMIC_BS1_OUTPUT_TIME_0_OFFSET                 (0x3234214)
#define CMIC_BS1_OUTPUT_TIME_1_OFFSET                 (0x3234218)
#define CMIC_BS1_OUTPUT_TIME_2_OFFSET                 (0x323421c)
#define CMIC_CMC0_CCMDMA_CH0_CFG_OFFSET               (0x3418)
#define CMIC_CMC1_CCMDMA_CH0_CFG_OFFSET               (0x6418)
#define CMIC_CMCx_CCMDMA_CH0_CFG_OFFSET(x)            (0x3418 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HI_OFFSET (0x3424)
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HI_OFFSET (0x6424)
#define CMIC_CMCx_CCMDMA_CH0_CUR_HOST0_ADDR_HI_OFFSET(x) (0x3424 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LO_OFFSET (0x3420)
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LO_OFFSET (0x6420)
#define CMIC_CMCx_CCMDMA_CH0_CUR_HOST0_ADDR_LO_OFFSET(x) (0x3420 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HI_OFFSET (0x342c)
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HI_OFFSET (0x642c)
#define CMIC_CMCx_CCMDMA_CH0_CUR_HOST1_ADDR_HI_OFFSET(x) (0x342c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LO_OFFSET (0x3428)
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LO_OFFSET (0x6428)
#define CMIC_CMCx_CCMDMA_CH0_CUR_HOST1_ADDR_LO_OFFSET(x) (0x3428 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROL_OFFSET       (0x3430)
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROL_OFFSET       (0x6430)
#define CMIC_CMCx_CCMDMA_CH0_ECC_CONTROL_OFFSET(x)    (0x3430 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_OFFSET        (0x3434)
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_OFFSET        (0x6434)
#define CMIC_CMCx_CCMDMA_CH0_ECC_STATUS_OFFSET(x)     (0x3434 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLR_OFFSET    (0x3438)
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLR_OFFSET    (0x6438)
#define CMIC_CMCx_CCMDMA_CH0_ECC_STATUS_CLR_OFFSET(x) (0x3438 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNT_OFFSET       (0x3414)
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNT_OFFSET       (0x6414)
#define CMIC_CMCx_CCMDMA_CH0_ENTRY_COUNT_OFFSET(x)    (0x3414 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI_OFFSET (0x3408)
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI_OFFSET (0x6408)
#define CMIC_CMCx_CCMDMA_CH0_HOST0_MEM_START_ADDR_HI_OFFSET(x) (0x3408 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO_OFFSET (0x3404)
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO_OFFSET (0x6404)
#define CMIC_CMCx_CCMDMA_CH0_HOST0_MEM_START_ADDR_LO_OFFSET(x) (0x3404 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI_OFFSET (0x3410)
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI_OFFSET (0x6410)
#define CMIC_CMCx_CCMDMA_CH0_HOST1_MEM_START_ADDR_HI_OFFSET(x) (0x3410 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO_OFFSET (0x340c)
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO_OFFSET (0x640c)
#define CMIC_CMCx_CCMDMA_CH0_HOST1_MEM_START_ADDR_LO_OFFSET(x) (0x340c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_STAT_OFFSET              (0x341c)
#define CMIC_CMC1_CCMDMA_CH0_STAT_OFFSET              (0x641c)
#define CMIC_CMCx_CCMDMA_CH0_STAT_OFFSET(x)           (0x341c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROL_OFFSET        (0x343c)
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROL_OFFSET        (0x643c)
#define CMIC_CMCx_CCMDMA_CH0_TM_CONTROL_OFFSET(x)     (0x343c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CFG_OFFSET               (0x3498)
#define CMIC_CMC1_CCMDMA_CH1_CFG_OFFSET               (0x6498)
#define CMIC_CMCx_CCMDMA_CH1_CFG_OFFSET(x)            (0x3498 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HI_OFFSET (0x34a4)
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HI_OFFSET (0x64a4)
#define CMIC_CMCx_CCMDMA_CH1_CUR_HOST0_ADDR_HI_OFFSET(x) (0x34a4 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LO_OFFSET (0x34a0)
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LO_OFFSET (0x64a0)
#define CMIC_CMCx_CCMDMA_CH1_CUR_HOST0_ADDR_LO_OFFSET(x) (0x34a0 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HI_OFFSET (0x34ac)
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HI_OFFSET (0x64ac)
#define CMIC_CMCx_CCMDMA_CH1_CUR_HOST1_ADDR_HI_OFFSET(x) (0x34ac + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LO_OFFSET (0x34a8)
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LO_OFFSET (0x64a8)
#define CMIC_CMCx_CCMDMA_CH1_CUR_HOST1_ADDR_LO_OFFSET(x) (0x34a8 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROL_OFFSET       (0x34b0)
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROL_OFFSET       (0x64b0)
#define CMIC_CMCx_CCMDMA_CH1_ECC_CONTROL_OFFSET(x)    (0x34b0 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_OFFSET        (0x34b4)
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_OFFSET        (0x64b4)
#define CMIC_CMCx_CCMDMA_CH1_ECC_STATUS_OFFSET(x)     (0x34b4 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLR_OFFSET    (0x34b8)
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLR_OFFSET    (0x64b8)
#define CMIC_CMCx_CCMDMA_CH1_ECC_STATUS_CLR_OFFSET(x) (0x34b8 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNT_OFFSET       (0x3494)
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNT_OFFSET       (0x6494)
#define CMIC_CMCx_CCMDMA_CH1_ENTRY_COUNT_OFFSET(x)    (0x3494 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI_OFFSET (0x3488)
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI_OFFSET (0x6488)
#define CMIC_CMCx_CCMDMA_CH1_HOST0_MEM_START_ADDR_HI_OFFSET(x) (0x3488 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO_OFFSET (0x3484)
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO_OFFSET (0x6484)
#define CMIC_CMCx_CCMDMA_CH1_HOST0_MEM_START_ADDR_LO_OFFSET(x) (0x3484 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI_OFFSET (0x3490)
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI_OFFSET (0x6490)
#define CMIC_CMCx_CCMDMA_CH1_HOST1_MEM_START_ADDR_HI_OFFSET(x) (0x3490 + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO_OFFSET (0x348c)
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO_OFFSET (0x648c)
#define CMIC_CMCx_CCMDMA_CH1_HOST1_MEM_START_ADDR_LO_OFFSET(x) (0x348c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_STAT_OFFSET              (0x349c)
#define CMIC_CMC1_CCMDMA_CH1_STAT_OFFSET              (0x649c)
#define CMIC_CMCx_CCMDMA_CH1_STAT_OFFSET(x)           (0x349c + (0x3000 * x))
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROL_OFFSET        (0x34bc)
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROL_OFFSET        (0x64bc)
#define CMIC_CMCx_CCMDMA_CH1_TM_CONTROL_OFFSET(x)     (0x34bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0_OFFSET     (0x2118)
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0_OFFSET     (0x5118)
#define CMIC_CMCx_PKTDMA_CH0_COS_CTRL_RX_0_OFFSET(x)  (0x2118 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1_OFFSET     (0x211c)
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1_OFFSET     (0x511c)
#define CMIC_CMCx_PKTDMA_CH0_COS_CTRL_RX_1_OFFSET(x)  (0x211c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_CTRL_OFFSET              (0x2100)
#define CMIC_CMC1_PKTDMA_CH0_CTRL_OFFSET              (0x5100)
#define CMIC_CMCx_PKTDMA_CH0_CTRL_OFFSET(x)           (0x2100 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HI_OFFSET      (0x2128)
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HI_OFFSET      (0x5128)
#define CMIC_CMCx_PKTDMA_CH0_CURR_DESC_HI_OFFSET(x)   (0x2128 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LO_OFFSET      (0x2124)
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LO_OFFSET      (0x5124)
#define CMIC_CMCx_PKTDMA_CH0_CURR_DESC_LO_OFFSET(x)   (0x2124 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROL_OFFSET     (0x2130)
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROL_OFFSET     (0x5130)
#define CMIC_CMCx_PKTDMA_CH0_DEBUG_CONTROL_OFFSET(x)  (0x2130 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUS_OFFSET   (0x2134)
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUS_OFFSET   (0x5134)
#define CMIC_CMCx_PKTDMA_CH0_DEBUG_SM_STATUS_OFFSET(x) (0x2134 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUS_OFFSET      (0x2138)
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUS_OFFSET      (0x5138)
#define CMIC_CMCx_PKTDMA_CH0_DEBUG_STATUS_OFFSET(x)   (0x2138 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HI_OFFSET      (0x2108)
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HI_OFFSET      (0x5108)
#define CMIC_CMCx_PKTDMA_CH0_DESC_ADDR_HI_OFFSET(x)   (0x2108 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LO_OFFSET      (0x2104)
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LO_OFFSET      (0x5104)
#define CMIC_CMCx_PKTDMA_CH0_DESC_ADDR_LO_OFFSET(x)   (0x2104 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQ_OFFSET    (0x2148)
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQ_OFFSET    (0x5148)
#define CMIC_CMCx_PKTDMA_CH0_DESC_COUNT_REQ_OFFSET(x) (0x2148 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RX_OFFSET     (0x214c)
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RX_OFFSET     (0x514c)
#define CMIC_CMCx_PKTDMA_CH0_DESC_COUNT_RX_OFFSET(x)  (0x214c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WR_OFFSET (0x2150)
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WR_OFFSET (0x5150)
#define CMIC_CMCx_PKTDMA_CH0_DESC_COUNT_STATUS_WR_OFFSET(x) (0x2150 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HI_OFFSET (0x2110)
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HI_OFFSET (0x5110)
#define CMIC_CMCx_PKTDMA_CH0_DESC_HALT_ADDR_HI_OFFSET(x) (0x2110 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LO_OFFSET (0x210c)
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LO_OFFSET (0x510c)
#define CMIC_CMCx_PKTDMA_CH0_DESC_HALT_ADDR_LO_OFFSET(x) (0x210c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_OFFSET (0x2158)
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_OFFSET (0x5158)
#define CMIC_CMCx_PKTDMA_CH0_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x2158 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUS_OFFSET (0x2154)
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUS_OFFSET (0x5154)
#define CMIC_CMCx_PKTDMA_CH0_DESC_MEM_ECC_STATUS_OFFSET(x) (0x2154 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROL_OFFSET (0x215c)
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROL_OFFSET (0x515c)
#define CMIC_CMCx_PKTDMA_CH0_DESC_MEM_TM_CONTROL_OFFSET(x) (0x215c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_INTR_COAL_OFFSET         (0x2120)
#define CMIC_CMC1_PKTDMA_CH0_INTR_COAL_OFFSET         (0x5120)
#define CMIC_CMCx_PKTDMA_CH0_INTR_COAL_OFFSET(x)      (0x2120 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_OFFSET   (0x213c)
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_OFFSET   (0x513c)
#define CMIC_CMCx_PKTDMA_CH0_PKT_COUNT_RXPKT_OFFSET(x) (0x213c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP_OFFSET (0x2144)
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP_OFFSET (0x5144)
#define CMIC_CMCx_PKTDMA_CH0_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x2144 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKT_OFFSET   (0x2140)
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKT_OFFSET   (0x5140)
#define CMIC_CMCx_PKTDMA_CH0_PKT_COUNT_TXPKT_OFFSET(x) (0x2140 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET (0x212c)
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET (0x512c)
#define CMIC_CMCx_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x212c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH0_STAT_OFFSET              (0x2114)
#define CMIC_CMC1_PKTDMA_CH0_STAT_OFFSET              (0x5114)
#define CMIC_CMCx_PKTDMA_CH0_STAT_OFFSET(x)           (0x2114 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0_OFFSET     (0x2198)
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0_OFFSET     (0x5198)
#define CMIC_CMCx_PKTDMA_CH1_COS_CTRL_RX_0_OFFSET(x)  (0x2198 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1_OFFSET     (0x219c)
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1_OFFSET     (0x519c)
#define CMIC_CMCx_PKTDMA_CH1_COS_CTRL_RX_1_OFFSET(x)  (0x219c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_CTRL_OFFSET              (0x2180)
#define CMIC_CMC1_PKTDMA_CH1_CTRL_OFFSET              (0x5180)
#define CMIC_CMCx_PKTDMA_CH1_CTRL_OFFSET(x)           (0x2180 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HI_OFFSET      (0x21a8)
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HI_OFFSET      (0x51a8)
#define CMIC_CMCx_PKTDMA_CH1_CURR_DESC_HI_OFFSET(x)   (0x21a8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LO_OFFSET      (0x21a4)
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LO_OFFSET      (0x51a4)
#define CMIC_CMCx_PKTDMA_CH1_CURR_DESC_LO_OFFSET(x)   (0x21a4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROL_OFFSET     (0x21b0)
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROL_OFFSET     (0x51b0)
#define CMIC_CMCx_PKTDMA_CH1_DEBUG_CONTROL_OFFSET(x)  (0x21b0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUS_OFFSET   (0x21b4)
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUS_OFFSET   (0x51b4)
#define CMIC_CMCx_PKTDMA_CH1_DEBUG_SM_STATUS_OFFSET(x) (0x21b4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUS_OFFSET      (0x21b8)
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUS_OFFSET      (0x51b8)
#define CMIC_CMCx_PKTDMA_CH1_DEBUG_STATUS_OFFSET(x)   (0x21b8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HI_OFFSET      (0x2188)
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HI_OFFSET      (0x5188)
#define CMIC_CMCx_PKTDMA_CH1_DESC_ADDR_HI_OFFSET(x)   (0x2188 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LO_OFFSET      (0x2184)
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LO_OFFSET      (0x5184)
#define CMIC_CMCx_PKTDMA_CH1_DESC_ADDR_LO_OFFSET(x)   (0x2184 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQ_OFFSET    (0x21c8)
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQ_OFFSET    (0x51c8)
#define CMIC_CMCx_PKTDMA_CH1_DESC_COUNT_REQ_OFFSET(x) (0x21c8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RX_OFFSET     (0x21cc)
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RX_OFFSET     (0x51cc)
#define CMIC_CMCx_PKTDMA_CH1_DESC_COUNT_RX_OFFSET(x)  (0x21cc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WR_OFFSET (0x21d0)
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WR_OFFSET (0x51d0)
#define CMIC_CMCx_PKTDMA_CH1_DESC_COUNT_STATUS_WR_OFFSET(x) (0x21d0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HI_OFFSET (0x2190)
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HI_OFFSET (0x5190)
#define CMIC_CMCx_PKTDMA_CH1_DESC_HALT_ADDR_HI_OFFSET(x) (0x2190 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LO_OFFSET (0x218c)
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LO_OFFSET (0x518c)
#define CMIC_CMCx_PKTDMA_CH1_DESC_HALT_ADDR_LO_OFFSET(x) (0x218c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROL_OFFSET (0x21d8)
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROL_OFFSET (0x51d8)
#define CMIC_CMCx_PKTDMA_CH1_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x21d8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUS_OFFSET (0x21d4)
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUS_OFFSET (0x51d4)
#define CMIC_CMCx_PKTDMA_CH1_DESC_MEM_ECC_STATUS_OFFSET(x) (0x21d4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROL_OFFSET (0x21dc)
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROL_OFFSET (0x51dc)
#define CMIC_CMCx_PKTDMA_CH1_DESC_MEM_TM_CONTROL_OFFSET(x) (0x21dc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_INTR_COAL_OFFSET         (0x21a0)
#define CMIC_CMC1_PKTDMA_CH1_INTR_COAL_OFFSET         (0x51a0)
#define CMIC_CMCx_PKTDMA_CH1_INTR_COAL_OFFSET(x)      (0x21a0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_OFFSET   (0x21bc)
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_OFFSET   (0x51bc)
#define CMIC_CMCx_PKTDMA_CH1_PKT_COUNT_RXPKT_OFFSET(x) (0x21bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP_OFFSET (0x21c4)
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP_OFFSET (0x51c4)
#define CMIC_CMCx_PKTDMA_CH1_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x21c4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKT_OFFSET   (0x21c0)
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKT_OFFSET   (0x51c0)
#define CMIC_CMCx_PKTDMA_CH1_PKT_COUNT_TXPKT_OFFSET(x) (0x21c0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET (0x21ac)
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET (0x51ac)
#define CMIC_CMCx_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x21ac + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH1_STAT_OFFSET              (0x2194)
#define CMIC_CMC1_PKTDMA_CH1_STAT_OFFSET              (0x5194)
#define CMIC_CMCx_PKTDMA_CH1_STAT_OFFSET(x)           (0x2194 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0_OFFSET     (0x2218)
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0_OFFSET     (0x5218)
#define CMIC_CMCx_PKTDMA_CH2_COS_CTRL_RX_0_OFFSET(x)  (0x2218 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1_OFFSET     (0x221c)
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1_OFFSET     (0x521c)
#define CMIC_CMCx_PKTDMA_CH2_COS_CTRL_RX_1_OFFSET(x)  (0x221c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_CTRL_OFFSET              (0x2200)
#define CMIC_CMC1_PKTDMA_CH2_CTRL_OFFSET              (0x5200)
#define CMIC_CMCx_PKTDMA_CH2_CTRL_OFFSET(x)           (0x2200 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HI_OFFSET      (0x2228)
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HI_OFFSET      (0x5228)
#define CMIC_CMCx_PKTDMA_CH2_CURR_DESC_HI_OFFSET(x)   (0x2228 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LO_OFFSET      (0x2224)
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LO_OFFSET      (0x5224)
#define CMIC_CMCx_PKTDMA_CH2_CURR_DESC_LO_OFFSET(x)   (0x2224 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROL_OFFSET     (0x2230)
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROL_OFFSET     (0x5230)
#define CMIC_CMCx_PKTDMA_CH2_DEBUG_CONTROL_OFFSET(x)  (0x2230 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUS_OFFSET   (0x2234)
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUS_OFFSET   (0x5234)
#define CMIC_CMCx_PKTDMA_CH2_DEBUG_SM_STATUS_OFFSET(x) (0x2234 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUS_OFFSET      (0x2238)
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUS_OFFSET      (0x5238)
#define CMIC_CMCx_PKTDMA_CH2_DEBUG_STATUS_OFFSET(x)   (0x2238 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HI_OFFSET      (0x2208)
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HI_OFFSET      (0x5208)
#define CMIC_CMCx_PKTDMA_CH2_DESC_ADDR_HI_OFFSET(x)   (0x2208 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LO_OFFSET      (0x2204)
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LO_OFFSET      (0x5204)
#define CMIC_CMCx_PKTDMA_CH2_DESC_ADDR_LO_OFFSET(x)   (0x2204 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQ_OFFSET    (0x2248)
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQ_OFFSET    (0x5248)
#define CMIC_CMCx_PKTDMA_CH2_DESC_COUNT_REQ_OFFSET(x) (0x2248 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RX_OFFSET     (0x224c)
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RX_OFFSET     (0x524c)
#define CMIC_CMCx_PKTDMA_CH2_DESC_COUNT_RX_OFFSET(x)  (0x224c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WR_OFFSET (0x2250)
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WR_OFFSET (0x5250)
#define CMIC_CMCx_PKTDMA_CH2_DESC_COUNT_STATUS_WR_OFFSET(x) (0x2250 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HI_OFFSET (0x2210)
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HI_OFFSET (0x5210)
#define CMIC_CMCx_PKTDMA_CH2_DESC_HALT_ADDR_HI_OFFSET(x) (0x2210 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LO_OFFSET (0x220c)
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LO_OFFSET (0x520c)
#define CMIC_CMCx_PKTDMA_CH2_DESC_HALT_ADDR_LO_OFFSET(x) (0x220c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROL_OFFSET (0x2258)
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROL_OFFSET (0x5258)
#define CMIC_CMCx_PKTDMA_CH2_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x2258 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUS_OFFSET (0x2254)
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUS_OFFSET (0x5254)
#define CMIC_CMCx_PKTDMA_CH2_DESC_MEM_ECC_STATUS_OFFSET(x) (0x2254 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROL_OFFSET (0x225c)
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROL_OFFSET (0x525c)
#define CMIC_CMCx_PKTDMA_CH2_DESC_MEM_TM_CONTROL_OFFSET(x) (0x225c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_INTR_COAL_OFFSET         (0x2220)
#define CMIC_CMC1_PKTDMA_CH2_INTR_COAL_OFFSET         (0x5220)
#define CMIC_CMCx_PKTDMA_CH2_INTR_COAL_OFFSET(x)      (0x2220 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_OFFSET   (0x223c)
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_OFFSET   (0x523c)
#define CMIC_CMCx_PKTDMA_CH2_PKT_COUNT_RXPKT_OFFSET(x) (0x223c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP_OFFSET (0x2244)
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP_OFFSET (0x5244)
#define CMIC_CMCx_PKTDMA_CH2_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x2244 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKT_OFFSET   (0x2240)
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKT_OFFSET   (0x5240)
#define CMIC_CMCx_PKTDMA_CH2_PKT_COUNT_TXPKT_OFFSET(x) (0x2240 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET (0x222c)
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET (0x522c)
#define CMIC_CMCx_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x222c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH2_STAT_OFFSET              (0x2214)
#define CMIC_CMC1_PKTDMA_CH2_STAT_OFFSET              (0x5214)
#define CMIC_CMCx_PKTDMA_CH2_STAT_OFFSET(x)           (0x2214 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0_OFFSET     (0x2298)
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0_OFFSET     (0x5298)
#define CMIC_CMCx_PKTDMA_CH3_COS_CTRL_RX_0_OFFSET(x)  (0x2298 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1_OFFSET     (0x229c)
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1_OFFSET     (0x529c)
#define CMIC_CMCx_PKTDMA_CH3_COS_CTRL_RX_1_OFFSET(x)  (0x229c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_CTRL_OFFSET              (0x2280)
#define CMIC_CMC1_PKTDMA_CH3_CTRL_OFFSET              (0x5280)
#define CMIC_CMCx_PKTDMA_CH3_CTRL_OFFSET(x)           (0x2280 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HI_OFFSET      (0x22a8)
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HI_OFFSET      (0x52a8)
#define CMIC_CMCx_PKTDMA_CH3_CURR_DESC_HI_OFFSET(x)   (0x22a8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LO_OFFSET      (0x22a4)
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LO_OFFSET      (0x52a4)
#define CMIC_CMCx_PKTDMA_CH3_CURR_DESC_LO_OFFSET(x)   (0x22a4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROL_OFFSET     (0x22b0)
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROL_OFFSET     (0x52b0)
#define CMIC_CMCx_PKTDMA_CH3_DEBUG_CONTROL_OFFSET(x)  (0x22b0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUS_OFFSET   (0x22b4)
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUS_OFFSET   (0x52b4)
#define CMIC_CMCx_PKTDMA_CH3_DEBUG_SM_STATUS_OFFSET(x) (0x22b4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUS_OFFSET      (0x22b8)
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUS_OFFSET      (0x52b8)
#define CMIC_CMCx_PKTDMA_CH3_DEBUG_STATUS_OFFSET(x)   (0x22b8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HI_OFFSET      (0x2288)
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HI_OFFSET      (0x5288)
#define CMIC_CMCx_PKTDMA_CH3_DESC_ADDR_HI_OFFSET(x)   (0x2288 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LO_OFFSET      (0x2284)
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LO_OFFSET      (0x5284)
#define CMIC_CMCx_PKTDMA_CH3_DESC_ADDR_LO_OFFSET(x)   (0x2284 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQ_OFFSET    (0x22c8)
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQ_OFFSET    (0x52c8)
#define CMIC_CMCx_PKTDMA_CH3_DESC_COUNT_REQ_OFFSET(x) (0x22c8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RX_OFFSET     (0x22cc)
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RX_OFFSET     (0x52cc)
#define CMIC_CMCx_PKTDMA_CH3_DESC_COUNT_RX_OFFSET(x)  (0x22cc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WR_OFFSET (0x22d0)
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WR_OFFSET (0x52d0)
#define CMIC_CMCx_PKTDMA_CH3_DESC_COUNT_STATUS_WR_OFFSET(x) (0x22d0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HI_OFFSET (0x2290)
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HI_OFFSET (0x5290)
#define CMIC_CMCx_PKTDMA_CH3_DESC_HALT_ADDR_HI_OFFSET(x) (0x2290 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LO_OFFSET (0x228c)
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LO_OFFSET (0x528c)
#define CMIC_CMCx_PKTDMA_CH3_DESC_HALT_ADDR_LO_OFFSET(x) (0x228c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROL_OFFSET (0x22d8)
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROL_OFFSET (0x52d8)
#define CMIC_CMCx_PKTDMA_CH3_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x22d8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUS_OFFSET (0x22d4)
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUS_OFFSET (0x52d4)
#define CMIC_CMCx_PKTDMA_CH3_DESC_MEM_ECC_STATUS_OFFSET(x) (0x22d4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROL_OFFSET (0x22dc)
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROL_OFFSET (0x52dc)
#define CMIC_CMCx_PKTDMA_CH3_DESC_MEM_TM_CONTROL_OFFSET(x) (0x22dc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_INTR_COAL_OFFSET         (0x22a0)
#define CMIC_CMC1_PKTDMA_CH3_INTR_COAL_OFFSET         (0x52a0)
#define CMIC_CMCx_PKTDMA_CH3_INTR_COAL_OFFSET(x)      (0x22a0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_OFFSET   (0x22bc)
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_OFFSET   (0x52bc)
#define CMIC_CMCx_PKTDMA_CH3_PKT_COUNT_RXPKT_OFFSET(x) (0x22bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP_OFFSET (0x22c4)
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP_OFFSET (0x52c4)
#define CMIC_CMCx_PKTDMA_CH3_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x22c4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKT_OFFSET   (0x22c0)
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKT_OFFSET   (0x52c0)
#define CMIC_CMCx_PKTDMA_CH3_PKT_COUNT_TXPKT_OFFSET(x) (0x22c0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET (0x22ac)
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET (0x52ac)
#define CMIC_CMCx_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x22ac + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH3_STAT_OFFSET              (0x2294)
#define CMIC_CMC1_PKTDMA_CH3_STAT_OFFSET              (0x5294)
#define CMIC_CMCx_PKTDMA_CH3_STAT_OFFSET(x)           (0x2294 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0_OFFSET     (0x2318)
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0_OFFSET     (0x5318)
#define CMIC_CMCx_PKTDMA_CH4_COS_CTRL_RX_0_OFFSET(x)  (0x2318 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1_OFFSET     (0x231c)
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1_OFFSET     (0x531c)
#define CMIC_CMCx_PKTDMA_CH4_COS_CTRL_RX_1_OFFSET(x)  (0x231c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_CTRL_OFFSET              (0x2300)
#define CMIC_CMC1_PKTDMA_CH4_CTRL_OFFSET              (0x5300)
#define CMIC_CMCx_PKTDMA_CH4_CTRL_OFFSET(x)           (0x2300 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HI_OFFSET      (0x2328)
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HI_OFFSET      (0x5328)
#define CMIC_CMCx_PKTDMA_CH4_CURR_DESC_HI_OFFSET(x)   (0x2328 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LO_OFFSET      (0x2324)
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LO_OFFSET      (0x5324)
#define CMIC_CMCx_PKTDMA_CH4_CURR_DESC_LO_OFFSET(x)   (0x2324 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROL_OFFSET     (0x2330)
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROL_OFFSET     (0x5330)
#define CMIC_CMCx_PKTDMA_CH4_DEBUG_CONTROL_OFFSET(x)  (0x2330 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUS_OFFSET   (0x2334)
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUS_OFFSET   (0x5334)
#define CMIC_CMCx_PKTDMA_CH4_DEBUG_SM_STATUS_OFFSET(x) (0x2334 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUS_OFFSET      (0x2338)
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUS_OFFSET      (0x5338)
#define CMIC_CMCx_PKTDMA_CH4_DEBUG_STATUS_OFFSET(x)   (0x2338 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HI_OFFSET      (0x2308)
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HI_OFFSET      (0x5308)
#define CMIC_CMCx_PKTDMA_CH4_DESC_ADDR_HI_OFFSET(x)   (0x2308 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LO_OFFSET      (0x2304)
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LO_OFFSET      (0x5304)
#define CMIC_CMCx_PKTDMA_CH4_DESC_ADDR_LO_OFFSET(x)   (0x2304 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQ_OFFSET    (0x2348)
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQ_OFFSET    (0x5348)
#define CMIC_CMCx_PKTDMA_CH4_DESC_COUNT_REQ_OFFSET(x) (0x2348 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RX_OFFSET     (0x234c)
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RX_OFFSET     (0x534c)
#define CMIC_CMCx_PKTDMA_CH4_DESC_COUNT_RX_OFFSET(x)  (0x234c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WR_OFFSET (0x2350)
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WR_OFFSET (0x5350)
#define CMIC_CMCx_PKTDMA_CH4_DESC_COUNT_STATUS_WR_OFFSET(x) (0x2350 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HI_OFFSET (0x2310)
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HI_OFFSET (0x5310)
#define CMIC_CMCx_PKTDMA_CH4_DESC_HALT_ADDR_HI_OFFSET(x) (0x2310 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LO_OFFSET (0x230c)
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LO_OFFSET (0x530c)
#define CMIC_CMCx_PKTDMA_CH4_DESC_HALT_ADDR_LO_OFFSET(x) (0x230c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROL_OFFSET (0x2358)
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROL_OFFSET (0x5358)
#define CMIC_CMCx_PKTDMA_CH4_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x2358 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUS_OFFSET (0x2354)
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUS_OFFSET (0x5354)
#define CMIC_CMCx_PKTDMA_CH4_DESC_MEM_ECC_STATUS_OFFSET(x) (0x2354 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROL_OFFSET (0x235c)
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROL_OFFSET (0x535c)
#define CMIC_CMCx_PKTDMA_CH4_DESC_MEM_TM_CONTROL_OFFSET(x) (0x235c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_INTR_COAL_OFFSET         (0x2320)
#define CMIC_CMC1_PKTDMA_CH4_INTR_COAL_OFFSET         (0x5320)
#define CMIC_CMCx_PKTDMA_CH4_INTR_COAL_OFFSET(x)      (0x2320 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_OFFSET   (0x233c)
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_OFFSET   (0x533c)
#define CMIC_CMCx_PKTDMA_CH4_PKT_COUNT_RXPKT_OFFSET(x) (0x233c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP_OFFSET (0x2344)
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP_OFFSET (0x5344)
#define CMIC_CMCx_PKTDMA_CH4_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x2344 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKT_OFFSET   (0x2340)
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKT_OFFSET   (0x5340)
#define CMIC_CMCx_PKTDMA_CH4_PKT_COUNT_TXPKT_OFFSET(x) (0x2340 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG_OFFSET (0x232c)
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG_OFFSET (0x532c)
#define CMIC_CMCx_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x232c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH4_STAT_OFFSET              (0x2314)
#define CMIC_CMC1_PKTDMA_CH4_STAT_OFFSET              (0x5314)
#define CMIC_CMCx_PKTDMA_CH4_STAT_OFFSET(x)           (0x2314 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0_OFFSET     (0x2398)
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0_OFFSET     (0x5398)
#define CMIC_CMCx_PKTDMA_CH5_COS_CTRL_RX_0_OFFSET(x)  (0x2398 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1_OFFSET     (0x239c)
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1_OFFSET     (0x539c)
#define CMIC_CMCx_PKTDMA_CH5_COS_CTRL_RX_1_OFFSET(x)  (0x239c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_CTRL_OFFSET              (0x2380)
#define CMIC_CMC1_PKTDMA_CH5_CTRL_OFFSET              (0x5380)
#define CMIC_CMCx_PKTDMA_CH5_CTRL_OFFSET(x)           (0x2380 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HI_OFFSET      (0x23a8)
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HI_OFFSET      (0x53a8)
#define CMIC_CMCx_PKTDMA_CH5_CURR_DESC_HI_OFFSET(x)   (0x23a8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LO_OFFSET      (0x23a4)
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LO_OFFSET      (0x53a4)
#define CMIC_CMCx_PKTDMA_CH5_CURR_DESC_LO_OFFSET(x)   (0x23a4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROL_OFFSET     (0x23b0)
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROL_OFFSET     (0x53b0)
#define CMIC_CMCx_PKTDMA_CH5_DEBUG_CONTROL_OFFSET(x)  (0x23b0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUS_OFFSET   (0x23b4)
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUS_OFFSET   (0x53b4)
#define CMIC_CMCx_PKTDMA_CH5_DEBUG_SM_STATUS_OFFSET(x) (0x23b4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUS_OFFSET      (0x23b8)
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUS_OFFSET      (0x53b8)
#define CMIC_CMCx_PKTDMA_CH5_DEBUG_STATUS_OFFSET(x)   (0x23b8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HI_OFFSET      (0x2388)
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HI_OFFSET      (0x5388)
#define CMIC_CMCx_PKTDMA_CH5_DESC_ADDR_HI_OFFSET(x)   (0x2388 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LO_OFFSET      (0x2384)
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LO_OFFSET      (0x5384)
#define CMIC_CMCx_PKTDMA_CH5_DESC_ADDR_LO_OFFSET(x)   (0x2384 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQ_OFFSET    (0x23c8)
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQ_OFFSET    (0x53c8)
#define CMIC_CMCx_PKTDMA_CH5_DESC_COUNT_REQ_OFFSET(x) (0x23c8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RX_OFFSET     (0x23cc)
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RX_OFFSET     (0x53cc)
#define CMIC_CMCx_PKTDMA_CH5_DESC_COUNT_RX_OFFSET(x)  (0x23cc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WR_OFFSET (0x23d0)
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WR_OFFSET (0x53d0)
#define CMIC_CMCx_PKTDMA_CH5_DESC_COUNT_STATUS_WR_OFFSET(x) (0x23d0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HI_OFFSET (0x2390)
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HI_OFFSET (0x5390)
#define CMIC_CMCx_PKTDMA_CH5_DESC_HALT_ADDR_HI_OFFSET(x) (0x2390 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LO_OFFSET (0x238c)
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LO_OFFSET (0x538c)
#define CMIC_CMCx_PKTDMA_CH5_DESC_HALT_ADDR_LO_OFFSET(x) (0x238c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROL_OFFSET (0x23d8)
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROL_OFFSET (0x53d8)
#define CMIC_CMCx_PKTDMA_CH5_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x23d8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUS_OFFSET (0x23d4)
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUS_OFFSET (0x53d4)
#define CMIC_CMCx_PKTDMA_CH5_DESC_MEM_ECC_STATUS_OFFSET(x) (0x23d4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROL_OFFSET (0x23dc)
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROL_OFFSET (0x53dc)
#define CMIC_CMCx_PKTDMA_CH5_DESC_MEM_TM_CONTROL_OFFSET(x) (0x23dc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_INTR_COAL_OFFSET         (0x23a0)
#define CMIC_CMC1_PKTDMA_CH5_INTR_COAL_OFFSET         (0x53a0)
#define CMIC_CMCx_PKTDMA_CH5_INTR_COAL_OFFSET(x)      (0x23a0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_OFFSET   (0x23bc)
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_OFFSET   (0x53bc)
#define CMIC_CMCx_PKTDMA_CH5_PKT_COUNT_RXPKT_OFFSET(x) (0x23bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP_OFFSET (0x23c4)
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP_OFFSET (0x53c4)
#define CMIC_CMCx_PKTDMA_CH5_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x23c4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKT_OFFSET   (0x23c0)
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKT_OFFSET   (0x53c0)
#define CMIC_CMCx_PKTDMA_CH5_PKT_COUNT_TXPKT_OFFSET(x) (0x23c0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG_OFFSET (0x23ac)
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG_OFFSET (0x53ac)
#define CMIC_CMCx_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x23ac + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH5_STAT_OFFSET              (0x2394)
#define CMIC_CMC1_PKTDMA_CH5_STAT_OFFSET              (0x5394)
#define CMIC_CMCx_PKTDMA_CH5_STAT_OFFSET(x)           (0x2394 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0_OFFSET     (0x2418)
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0_OFFSET     (0x5418)
#define CMIC_CMCx_PKTDMA_CH6_COS_CTRL_RX_0_OFFSET(x)  (0x2418 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1_OFFSET     (0x241c)
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1_OFFSET     (0x541c)
#define CMIC_CMCx_PKTDMA_CH6_COS_CTRL_RX_1_OFFSET(x)  (0x241c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_CTRL_OFFSET              (0x2400)
#define CMIC_CMC1_PKTDMA_CH6_CTRL_OFFSET              (0x5400)
#define CMIC_CMCx_PKTDMA_CH6_CTRL_OFFSET(x)           (0x2400 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HI_OFFSET      (0x2428)
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HI_OFFSET      (0x5428)
#define CMIC_CMCx_PKTDMA_CH6_CURR_DESC_HI_OFFSET(x)   (0x2428 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LO_OFFSET      (0x2424)
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LO_OFFSET      (0x5424)
#define CMIC_CMCx_PKTDMA_CH6_CURR_DESC_LO_OFFSET(x)   (0x2424 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROL_OFFSET     (0x2430)
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROL_OFFSET     (0x5430)
#define CMIC_CMCx_PKTDMA_CH6_DEBUG_CONTROL_OFFSET(x)  (0x2430 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUS_OFFSET   (0x2434)
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUS_OFFSET   (0x5434)
#define CMIC_CMCx_PKTDMA_CH6_DEBUG_SM_STATUS_OFFSET(x) (0x2434 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUS_OFFSET      (0x2438)
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUS_OFFSET      (0x5438)
#define CMIC_CMCx_PKTDMA_CH6_DEBUG_STATUS_OFFSET(x)   (0x2438 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HI_OFFSET      (0x2408)
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HI_OFFSET      (0x5408)
#define CMIC_CMCx_PKTDMA_CH6_DESC_ADDR_HI_OFFSET(x)   (0x2408 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LO_OFFSET      (0x2404)
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LO_OFFSET      (0x5404)
#define CMIC_CMCx_PKTDMA_CH6_DESC_ADDR_LO_OFFSET(x)   (0x2404 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQ_OFFSET    (0x2448)
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQ_OFFSET    (0x5448)
#define CMIC_CMCx_PKTDMA_CH6_DESC_COUNT_REQ_OFFSET(x) (0x2448 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RX_OFFSET     (0x244c)
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RX_OFFSET     (0x544c)
#define CMIC_CMCx_PKTDMA_CH6_DESC_COUNT_RX_OFFSET(x)  (0x244c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WR_OFFSET (0x2450)
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WR_OFFSET (0x5450)
#define CMIC_CMCx_PKTDMA_CH6_DESC_COUNT_STATUS_WR_OFFSET(x) (0x2450 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HI_OFFSET (0x2410)
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HI_OFFSET (0x5410)
#define CMIC_CMCx_PKTDMA_CH6_DESC_HALT_ADDR_HI_OFFSET(x) (0x2410 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LO_OFFSET (0x240c)
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LO_OFFSET (0x540c)
#define CMIC_CMCx_PKTDMA_CH6_DESC_HALT_ADDR_LO_OFFSET(x) (0x240c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROL_OFFSET (0x2458)
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROL_OFFSET (0x5458)
#define CMIC_CMCx_PKTDMA_CH6_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x2458 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUS_OFFSET (0x2454)
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUS_OFFSET (0x5454)
#define CMIC_CMCx_PKTDMA_CH6_DESC_MEM_ECC_STATUS_OFFSET(x) (0x2454 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROL_OFFSET (0x245c)
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROL_OFFSET (0x545c)
#define CMIC_CMCx_PKTDMA_CH6_DESC_MEM_TM_CONTROL_OFFSET(x) (0x245c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_INTR_COAL_OFFSET         (0x2420)
#define CMIC_CMC1_PKTDMA_CH6_INTR_COAL_OFFSET         (0x5420)
#define CMIC_CMCx_PKTDMA_CH6_INTR_COAL_OFFSET(x)      (0x2420 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_OFFSET   (0x243c)
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_OFFSET   (0x543c)
#define CMIC_CMCx_PKTDMA_CH6_PKT_COUNT_RXPKT_OFFSET(x) (0x243c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP_OFFSET (0x2444)
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP_OFFSET (0x5444)
#define CMIC_CMCx_PKTDMA_CH6_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x2444 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKT_OFFSET   (0x2440)
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKT_OFFSET   (0x5440)
#define CMIC_CMCx_PKTDMA_CH6_PKT_COUNT_TXPKT_OFFSET(x) (0x2440 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG_OFFSET (0x242c)
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG_OFFSET (0x542c)
#define CMIC_CMCx_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x242c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH6_STAT_OFFSET              (0x2414)
#define CMIC_CMC1_PKTDMA_CH6_STAT_OFFSET              (0x5414)
#define CMIC_CMCx_PKTDMA_CH6_STAT_OFFSET(x)           (0x2414 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0_OFFSET     (0x2498)
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0_OFFSET     (0x5498)
#define CMIC_CMCx_PKTDMA_CH7_COS_CTRL_RX_0_OFFSET(x)  (0x2498 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1_OFFSET     (0x249c)
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1_OFFSET     (0x549c)
#define CMIC_CMCx_PKTDMA_CH7_COS_CTRL_RX_1_OFFSET(x)  (0x249c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_CTRL_OFFSET              (0x2480)
#define CMIC_CMC1_PKTDMA_CH7_CTRL_OFFSET              (0x5480)
#define CMIC_CMCx_PKTDMA_CH7_CTRL_OFFSET(x)           (0x2480 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HI_OFFSET      (0x24a8)
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HI_OFFSET      (0x54a8)
#define CMIC_CMCx_PKTDMA_CH7_CURR_DESC_HI_OFFSET(x)   (0x24a8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LO_OFFSET      (0x24a4)
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LO_OFFSET      (0x54a4)
#define CMIC_CMCx_PKTDMA_CH7_CURR_DESC_LO_OFFSET(x)   (0x24a4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROL_OFFSET     (0x24b0)
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROL_OFFSET     (0x54b0)
#define CMIC_CMCx_PKTDMA_CH7_DEBUG_CONTROL_OFFSET(x)  (0x24b0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUS_OFFSET   (0x24b4)
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUS_OFFSET   (0x54b4)
#define CMIC_CMCx_PKTDMA_CH7_DEBUG_SM_STATUS_OFFSET(x) (0x24b4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUS_OFFSET      (0x24b8)
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUS_OFFSET      (0x54b8)
#define CMIC_CMCx_PKTDMA_CH7_DEBUG_STATUS_OFFSET(x)   (0x24b8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HI_OFFSET      (0x2488)
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HI_OFFSET      (0x5488)
#define CMIC_CMCx_PKTDMA_CH7_DESC_ADDR_HI_OFFSET(x)   (0x2488 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LO_OFFSET      (0x2484)
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LO_OFFSET      (0x5484)
#define CMIC_CMCx_PKTDMA_CH7_DESC_ADDR_LO_OFFSET(x)   (0x2484 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQ_OFFSET    (0x24c8)
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQ_OFFSET    (0x54c8)
#define CMIC_CMCx_PKTDMA_CH7_DESC_COUNT_REQ_OFFSET(x) (0x24c8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RX_OFFSET     (0x24cc)
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RX_OFFSET     (0x54cc)
#define CMIC_CMCx_PKTDMA_CH7_DESC_COUNT_RX_OFFSET(x)  (0x24cc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WR_OFFSET (0x24d0)
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WR_OFFSET (0x54d0)
#define CMIC_CMCx_PKTDMA_CH7_DESC_COUNT_STATUS_WR_OFFSET(x) (0x24d0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HI_OFFSET (0x2490)
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HI_OFFSET (0x5490)
#define CMIC_CMCx_PKTDMA_CH7_DESC_HALT_ADDR_HI_OFFSET(x) (0x2490 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LO_OFFSET (0x248c)
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LO_OFFSET (0x548c)
#define CMIC_CMCx_PKTDMA_CH7_DESC_HALT_ADDR_LO_OFFSET(x) (0x248c + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROL_OFFSET (0x24d8)
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROL_OFFSET (0x54d8)
#define CMIC_CMCx_PKTDMA_CH7_DESC_MEM_ECC_CONTROL_OFFSET(x) (0x24d8 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUS_OFFSET (0x24d4)
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUS_OFFSET (0x54d4)
#define CMIC_CMCx_PKTDMA_CH7_DESC_MEM_ECC_STATUS_OFFSET(x) (0x24d4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROL_OFFSET (0x24dc)
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROL_OFFSET (0x54dc)
#define CMIC_CMCx_PKTDMA_CH7_DESC_MEM_TM_CONTROL_OFFSET(x) (0x24dc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_INTR_COAL_OFFSET         (0x24a0)
#define CMIC_CMC1_PKTDMA_CH7_INTR_COAL_OFFSET         (0x54a0)
#define CMIC_CMCx_PKTDMA_CH7_INTR_COAL_OFFSET(x)      (0x24a0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_OFFSET   (0x24bc)
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_OFFSET   (0x54bc)
#define CMIC_CMCx_PKTDMA_CH7_PKT_COUNT_RXPKT_OFFSET(x) (0x24bc + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP_OFFSET (0x24c4)
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP_OFFSET (0x54c4)
#define CMIC_CMCx_PKTDMA_CH7_PKT_COUNT_RXPKT_DROP_OFFSET(x) (0x24c4 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKT_OFFSET   (0x24c0)
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKT_OFFSET   (0x54c0)
#define CMIC_CMCx_PKTDMA_CH7_PKT_COUNT_TXPKT_OFFSET(x) (0x24c0 + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG_OFFSET (0x24ac)
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG_OFFSET (0x54ac)
#define CMIC_CMCx_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x24ac + (0x3000 * x))
#define CMIC_CMC0_PKTDMA_CH7_STAT_OFFSET              (0x2494)
#define CMIC_CMC1_PKTDMA_CH7_STAT_OFFSET              (0x5494)
#define CMIC_CMCx_PKTDMA_CH7_STAT_OFFSET(x)           (0x2494 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CONTROL_OFFSET          (0x3000)
#define CMIC_CMC1_SBUSDMA_CH0_CONTROL_OFFSET          (0x6000)
#define CMIC_CMCx_SBUSDMA_CH0_CONTROL_OFFSET(x)       (0x3000 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_COUNT_OFFSET            (0x3008)
#define CMIC_CMC1_SBUSDMA_CH0_COUNT_OFFSET            (0x6008)
#define CMIC_CMCx_SBUSDMA_CH0_COUNT_OFFSET(x)         (0x3008 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI_OFFSET (0x3038)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI_OFFSET (0x6038)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_DESC_ADDRESS_HI_OFFSET(x) (0x3038 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO_OFFSET (0x3034)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO_OFFSET (0x6034)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_DESC_ADDRESS_LO_OFFSET(x) (0x3034 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x302c)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x602c)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HI_OFFSET(x) (0x302c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x3028)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x6028)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LO_OFFSET(x) (0x3028 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x3050)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x6050)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x) (0x3050 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x304c)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x604c)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x304c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3048)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6048)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3048 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x3040)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x6040)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x) (0x3040 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x303c)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x603c)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x) (0x303c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x3044)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x6044)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x) (0x3044 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET (0x3030)
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET (0x6030)
#define CMIC_CMCx_SBUSDMA_CH0_CUR_SBUS_ADDRESS_OFFSET(x) (0x3030 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HI_OFFSET (0x3020)
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HI_OFFSET (0x6020)
#define CMIC_CMCx_SBUSDMA_CH0_DESC_START_ADDRESS_HI_OFFSET(x) (0x3020 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LO_OFFSET (0x301c)
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LO_OFFSET (0x601c)
#define CMIC_CMCx_SBUSDMA_CH0_DESC_START_ADDRESS_LO_OFFSET(x) (0x301c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROL_OFFSET      (0x3064)
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROL_OFFSET      (0x6064)
#define CMIC_CMCx_SBUSDMA_CH0_ECC_CONTROL_OFFSET(x)   (0x3064 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_OFFSET       (0x3068)
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_OFFSET       (0x6068)
#define CMIC_CMCx_SBUSDMA_CH0_ECC_STATUS_OFFSET(x)    (0x3068 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLR_OFFSET   (0x306c)
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLR_OFFSET   (0x606c)
#define CMIC_CMCx_SBUSDMA_CH0_ECC_STATUS_CLR_OFFSET(x) (0x306c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI_OFFSET (0x3018)
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI_OFFSET (0x6018)
#define CMIC_CMCx_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x3018 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3014)
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6014)
#define CMIC_CMCx_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3014 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNT_OFFSET       (0x3074)
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNT_OFFSET       (0x6074)
#define CMIC_CMCx_SBUSDMA_CH0_ITER_COUNT_OFFSET(x)    (0x3074 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_OPCODE_OFFSET           (0x300c)
#define CMIC_CMC1_SBUSDMA_CH0_OPCODE_OFFSET           (0x600c)
#define CMIC_CMCx_SBUSDMA_CH0_OPCODE_OFFSET(x)        (0x300c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_OFFSET          (0x3004)
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_OFFSET          (0x6004)
#define CMIC_CMCx_SBUSDMA_CH0_REQUEST_OFFSET(x)       (0x3004 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET    (0x3054)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET    (0x6054)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_DEBUG_OFFSET(x) (0x3054 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET (0x3058)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET (0x6058)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_OFFSET(x) (0x3058 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x3060)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x6060)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET(x) (0x3060 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x305c)
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x605c)
#define CMIC_CMCx_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET(x) (0x305c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET (0x3010)
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET (0x6010)
#define CMIC_CMCx_SBUSDMA_CH0_SBUS_START_ADDRESS_OFFSET(x) (0x3010 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_STATUS_OFFSET           (0x3024)
#define CMIC_CMC1_SBUSDMA_CH0_STATUS_OFFSET           (0x6024)
#define CMIC_CMCx_SBUSDMA_CH0_STATUS_OFFSET(x)        (0x3024 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_TIMER_OFFSET            (0x3070)
#define CMIC_CMC1_SBUSDMA_CH0_TIMER_OFFSET            (0x6070)
#define CMIC_CMCx_SBUSDMA_CH0_TIMER_OFFSET(x)         (0x3070 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_OFFSET       (0x3078)
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_OFFSET       (0x6078)
#define CMIC_CMCx_SBUSDMA_CH0_TM_CONTROL_OFFSET(x)    (0x3078 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CONTROL_OFFSET          (0x3100)
#define CMIC_CMC1_SBUSDMA_CH1_CONTROL_OFFSET          (0x6100)
#define CMIC_CMCx_SBUSDMA_CH1_CONTROL_OFFSET(x)       (0x3100 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_COUNT_OFFSET            (0x3108)
#define CMIC_CMC1_SBUSDMA_CH1_COUNT_OFFSET            (0x6108)
#define CMIC_CMCx_SBUSDMA_CH1_COUNT_OFFSET(x)         (0x3108 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI_OFFSET (0x3138)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI_OFFSET (0x6138)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_DESC_ADDRESS_HI_OFFSET(x) (0x3138 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO_OFFSET (0x3134)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO_OFFSET (0x6134)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_DESC_ADDRESS_LO_OFFSET(x) (0x3134 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x312c)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x612c)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HI_OFFSET(x) (0x312c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x3128)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x6128)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LO_OFFSET(x) (0x3128 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x3150)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x6150)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x) (0x3150 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x314c)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x614c)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x314c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3148)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6148)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3148 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x3140)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x6140)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x) (0x3140 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x313c)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x613c)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x) (0x313c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x3144)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x6144)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x) (0x3144 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET (0x3130)
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET (0x6130)
#define CMIC_CMCx_SBUSDMA_CH1_CUR_SBUS_ADDRESS_OFFSET(x) (0x3130 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HI_OFFSET (0x3120)
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HI_OFFSET (0x6120)
#define CMIC_CMCx_SBUSDMA_CH1_DESC_START_ADDRESS_HI_OFFSET(x) (0x3120 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LO_OFFSET (0x311c)
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LO_OFFSET (0x611c)
#define CMIC_CMCx_SBUSDMA_CH1_DESC_START_ADDRESS_LO_OFFSET(x) (0x311c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROL_OFFSET      (0x3164)
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROL_OFFSET      (0x6164)
#define CMIC_CMCx_SBUSDMA_CH1_ECC_CONTROL_OFFSET(x)   (0x3164 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_OFFSET       (0x3168)
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_OFFSET       (0x6168)
#define CMIC_CMCx_SBUSDMA_CH1_ECC_STATUS_OFFSET(x)    (0x3168 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLR_OFFSET   (0x316c)
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLR_OFFSET   (0x616c)
#define CMIC_CMCx_SBUSDMA_CH1_ECC_STATUS_CLR_OFFSET(x) (0x316c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI_OFFSET (0x3118)
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI_OFFSET (0x6118)
#define CMIC_CMCx_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x3118 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3114)
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6114)
#define CMIC_CMCx_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3114 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNT_OFFSET       (0x3174)
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNT_OFFSET       (0x6174)
#define CMIC_CMCx_SBUSDMA_CH1_ITER_COUNT_OFFSET(x)    (0x3174 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_OPCODE_OFFSET           (0x310c)
#define CMIC_CMC1_SBUSDMA_CH1_OPCODE_OFFSET           (0x610c)
#define CMIC_CMCx_SBUSDMA_CH1_OPCODE_OFFSET(x)        (0x310c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_OFFSET          (0x3104)
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_OFFSET          (0x6104)
#define CMIC_CMCx_SBUSDMA_CH1_REQUEST_OFFSET(x)       (0x3104 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET    (0x3154)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET    (0x6154)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_DEBUG_OFFSET(x) (0x3154 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET (0x3158)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET (0x6158)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_DEBUG_CLR_OFFSET(x) (0x3158 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x3160)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x6160)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET(x) (0x3160 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x315c)
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x615c)
#define CMIC_CMCx_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET(x) (0x315c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET (0x3110)
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET (0x6110)
#define CMIC_CMCx_SBUSDMA_CH1_SBUS_START_ADDRESS_OFFSET(x) (0x3110 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_STATUS_OFFSET           (0x3124)
#define CMIC_CMC1_SBUSDMA_CH1_STATUS_OFFSET           (0x6124)
#define CMIC_CMCx_SBUSDMA_CH1_STATUS_OFFSET(x)        (0x3124 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_TIMER_OFFSET            (0x3170)
#define CMIC_CMC1_SBUSDMA_CH1_TIMER_OFFSET            (0x6170)
#define CMIC_CMCx_SBUSDMA_CH1_TIMER_OFFSET(x)         (0x3170 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_OFFSET       (0x3178)
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_OFFSET       (0x6178)
#define CMIC_CMCx_SBUSDMA_CH1_TM_CONTROL_OFFSET(x)    (0x3178 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CONTROL_OFFSET          (0x3200)
#define CMIC_CMC1_SBUSDMA_CH2_CONTROL_OFFSET          (0x6200)
#define CMIC_CMCx_SBUSDMA_CH2_CONTROL_OFFSET(x)       (0x3200 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_COUNT_OFFSET            (0x3208)
#define CMIC_CMC1_SBUSDMA_CH2_COUNT_OFFSET            (0x6208)
#define CMIC_CMCx_SBUSDMA_CH2_COUNT_OFFSET(x)         (0x3208 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI_OFFSET (0x3238)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI_OFFSET (0x6238)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_DESC_ADDRESS_HI_OFFSET(x) (0x3238 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO_OFFSET (0x3234)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO_OFFSET (0x6234)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_DESC_ADDRESS_LO_OFFSET(x) (0x3234 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x322c)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x622c)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HI_OFFSET(x) (0x322c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x3228)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x6228)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LO_OFFSET(x) (0x3228 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x3250)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x6250)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x) (0x3250 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x324c)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x624c)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x324c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3248)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6248)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3248 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x3240)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x6240)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x) (0x3240 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x323c)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x623c)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x) (0x323c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x3244)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x6244)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x) (0x3244 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET (0x3230)
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET (0x6230)
#define CMIC_CMCx_SBUSDMA_CH2_CUR_SBUS_ADDRESS_OFFSET(x) (0x3230 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HI_OFFSET (0x3220)
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HI_OFFSET (0x6220)
#define CMIC_CMCx_SBUSDMA_CH2_DESC_START_ADDRESS_HI_OFFSET(x) (0x3220 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LO_OFFSET (0x321c)
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LO_OFFSET (0x621c)
#define CMIC_CMCx_SBUSDMA_CH2_DESC_START_ADDRESS_LO_OFFSET(x) (0x321c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROL_OFFSET      (0x3264)
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROL_OFFSET      (0x6264)
#define CMIC_CMCx_SBUSDMA_CH2_ECC_CONTROL_OFFSET(x)   (0x3264 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_OFFSET       (0x3268)
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_OFFSET       (0x6268)
#define CMIC_CMCx_SBUSDMA_CH2_ECC_STATUS_OFFSET(x)    (0x3268 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLR_OFFSET   (0x326c)
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLR_OFFSET   (0x626c)
#define CMIC_CMCx_SBUSDMA_CH2_ECC_STATUS_CLR_OFFSET(x) (0x326c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI_OFFSET (0x3218)
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI_OFFSET (0x6218)
#define CMIC_CMCx_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x3218 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3214)
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6214)
#define CMIC_CMCx_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3214 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNT_OFFSET       (0x3274)
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNT_OFFSET       (0x6274)
#define CMIC_CMCx_SBUSDMA_CH2_ITER_COUNT_OFFSET(x)    (0x3274 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_OPCODE_OFFSET           (0x320c)
#define CMIC_CMC1_SBUSDMA_CH2_OPCODE_OFFSET           (0x620c)
#define CMIC_CMCx_SBUSDMA_CH2_OPCODE_OFFSET(x)        (0x320c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_OFFSET          (0x3204)
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_OFFSET          (0x6204)
#define CMIC_CMCx_SBUSDMA_CH2_REQUEST_OFFSET(x)       (0x3204 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET    (0x3254)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET    (0x6254)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_DEBUG_OFFSET(x) (0x3254 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET (0x3258)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET (0x6258)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_DEBUG_CLR_OFFSET(x) (0x3258 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x3260)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x6260)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET(x) (0x3260 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x325c)
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x625c)
#define CMIC_CMCx_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET(x) (0x325c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET (0x3210)
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET (0x6210)
#define CMIC_CMCx_SBUSDMA_CH2_SBUS_START_ADDRESS_OFFSET(x) (0x3210 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_STATUS_OFFSET           (0x3224)
#define CMIC_CMC1_SBUSDMA_CH2_STATUS_OFFSET           (0x6224)
#define CMIC_CMCx_SBUSDMA_CH2_STATUS_OFFSET(x)        (0x3224 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_TIMER_OFFSET            (0x3270)
#define CMIC_CMC1_SBUSDMA_CH2_TIMER_OFFSET            (0x6270)
#define CMIC_CMCx_SBUSDMA_CH2_TIMER_OFFSET(x)         (0x3270 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_OFFSET       (0x3278)
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_OFFSET       (0x6278)
#define CMIC_CMCx_SBUSDMA_CH2_TM_CONTROL_OFFSET(x)    (0x3278 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CONTROL_OFFSET          (0x3300)
#define CMIC_CMC1_SBUSDMA_CH3_CONTROL_OFFSET          (0x6300)
#define CMIC_CMCx_SBUSDMA_CH3_CONTROL_OFFSET(x)       (0x3300 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_COUNT_OFFSET            (0x3308)
#define CMIC_CMC1_SBUSDMA_CH3_COUNT_OFFSET            (0x6308)
#define CMIC_CMCx_SBUSDMA_CH3_COUNT_OFFSET(x)         (0x3308 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI_OFFSET (0x3338)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI_OFFSET (0x6338)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_DESC_ADDRESS_HI_OFFSET(x) (0x3338 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO_OFFSET (0x3334)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO_OFFSET (0x6334)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_DESC_ADDRESS_LO_OFFSET(x) (0x3334 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x332c)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI_OFFSET (0x632c)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HI_OFFSET(x) (0x332c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x3328)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO_OFFSET (0x6328)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LO_OFFSET(x) (0x3328 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x3350)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT_OFFSET (0x6350)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNT_OFFSET(x) (0x3350 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x334c)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET (0x634c)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x334c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3348)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6348)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3348 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x3340)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET (0x6340)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODE_OFFSET(x) (0x3340 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x333c)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET (0x633c)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUEST_OFFSET(x) (0x333c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x3344)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET (0x6344)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESS_OFFSET(x) (0x3344 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESS_OFFSET (0x3330)
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESS_OFFSET (0x6330)
#define CMIC_CMCx_SBUSDMA_CH3_CUR_SBUS_ADDRESS_OFFSET(x) (0x3330 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HI_OFFSET (0x3320)
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HI_OFFSET (0x6320)
#define CMIC_CMCx_SBUSDMA_CH3_DESC_START_ADDRESS_HI_OFFSET(x) (0x3320 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LO_OFFSET (0x331c)
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LO_OFFSET (0x631c)
#define CMIC_CMCx_SBUSDMA_CH3_DESC_START_ADDRESS_LO_OFFSET(x) (0x331c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROL_OFFSET      (0x3364)
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROL_OFFSET      (0x6364)
#define CMIC_CMCx_SBUSDMA_CH3_ECC_CONTROL_OFFSET(x)   (0x3364 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_OFFSET       (0x3368)
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_OFFSET       (0x6368)
#define CMIC_CMCx_SBUSDMA_CH3_ECC_STATUS_OFFSET(x)    (0x3368 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLR_OFFSET   (0x336c)
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLR_OFFSET   (0x636c)
#define CMIC_CMCx_SBUSDMA_CH3_ECC_STATUS_CLR_OFFSET(x) (0x336c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI_OFFSET (0x3318)
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI_OFFSET (0x6318)
#define CMIC_CMCx_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HI_OFFSET(x) (0x3318 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO_OFFSET (0x3314)
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO_OFFSET (0x6314)
#define CMIC_CMCx_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LO_OFFSET(x) (0x3314 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNT_OFFSET       (0x3374)
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNT_OFFSET       (0x6374)
#define CMIC_CMCx_SBUSDMA_CH3_ITER_COUNT_OFFSET(x)    (0x3374 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_OPCODE_OFFSET           (0x330c)
#define CMIC_CMC1_SBUSDMA_CH3_OPCODE_OFFSET           (0x630c)
#define CMIC_CMCx_SBUSDMA_CH3_OPCODE_OFFSET(x)        (0x330c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_OFFSET          (0x3304)
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_OFFSET          (0x6304)
#define CMIC_CMCx_SBUSDMA_CH3_REQUEST_OFFSET(x)       (0x3304 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_OFFSET    (0x3354)
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_OFFSET    (0x6354)
#define CMIC_CMCx_SBUSDMA_CH3_SBUSDMA_DEBUG_OFFSET(x) (0x3354 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR_OFFSET (0x3358)
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR_OFFSET (0x6358)
#define CMIC_CMCx_SBUSDMA_CH3_SBUSDMA_DEBUG_CLR_OFFSET(x) (0x3358 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x3360)
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET (0x6360)
#define CMIC_CMCx_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HI_OFFSET(x) (0x3360 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x335c)
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET (0x635c)
#define CMIC_CMCx_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LO_OFFSET(x) (0x335c + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESS_OFFSET (0x3310)
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESS_OFFSET (0x6310)
#define CMIC_CMCx_SBUSDMA_CH3_SBUS_START_ADDRESS_OFFSET(x) (0x3310 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_STATUS_OFFSET           (0x3324)
#define CMIC_CMC1_SBUSDMA_CH3_STATUS_OFFSET           (0x6324)
#define CMIC_CMCx_SBUSDMA_CH3_STATUS_OFFSET(x)        (0x3324 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_TIMER_OFFSET            (0x3370)
#define CMIC_CMC1_SBUSDMA_CH3_TIMER_OFFSET            (0x6370)
#define CMIC_CMCx_SBUSDMA_CH3_TIMER_OFFSET(x)         (0x3370 + (0x3000 * x))
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROL_OFFSET       (0x3378)
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROL_OFFSET       (0x6378)
#define CMIC_CMCx_SBUSDMA_CH3_TM_CONTROL_OFFSET(x)    (0x3378 + (0x3000 * x))
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_OFFSET (0x1064)
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_OFFSET (0x4064)
#define CMIC_CMCx_SHARED_1BIT_ECC_ERROR_STATUS_OFFSET(x) (0x1064 + (0x3000 * x))
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0x1068)
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0x4068)
#define CMIC_CMCx_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET(x) (0x1068 + (0x3000 * x))
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_OFFSET (0x105c)
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_OFFSET (0x405c)
#define CMIC_CMCx_SHARED_2BIT_ECC_ERROR_STATUS_OFFSET(x) (0x105c + (0x3000 * x))
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0x1060)
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0x4060)
#define CMIC_CMCx_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET(x) (0x1060 + (0x3000 * x))
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TX_OFFSET (0x1098)
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TX_OFFSET (0x4098)
#define CMIC_CMCx_SHARED_AXI_AR_COUNT_SPLIT_TX_OFFSET(x) (0x1098 + (0x3000 * x))
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TX_OFFSET       (0x1094)
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TX_OFFSET       (0x4094)
#define CMIC_CMCx_SHARED_AXI_AR_COUNT_TX_OFFSET(x)    (0x1094 + (0x3000 * x))
#define CMIC_CMC0_SHARED_AXI_PER_ID_STAT_OFFSET       (0x1080)
#define CMIC_CMC1_SHARED_AXI_PER_ID_STAT_OFFSET       (0x4080)
#define CMIC_CMCx_SHARED_AXI_PER_ID_STAT_OFFSET(x)    (0x1080 + (0x3000 * x))
#define CMIC_CMC0_SHARED_AXI_STAT_OFFSET              (0x107c)
#define CMIC_CMC1_SHARED_AXI_STAT_OFFSET              (0x407c)
#define CMIC_CMCx_SHARED_AXI_STAT_OFFSET(x)           (0x107c + (0x3000 * x))
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRL_OFFSET  (0x1034)
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRL_OFFSET  (0x4034)
#define CMIC_CMCx_SHARED_CCMDMA_READ_ARB_CTRL_OFFSET(x) (0x1034 + (0x3000 * x))
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRL_OFFSET (0x102c)
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRL_OFFSET (0x402c)
#define CMIC_CMCx_SHARED_CCMDMA_READ_AXI_MAP_CTRL_OFFSET(x) (0x102c + (0x3000 * x))
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRL_OFFSET (0x1038)
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRL_OFFSET (0x4038)
#define CMIC_CMCx_SHARED_CCMDMA_WRITE_ARB_CTRL_OFFSET(x) (0x1038 + (0x3000 * x))
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL_OFFSET (0x1030)
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL_OFFSET (0x4030)
#define CMIC_CMCx_SHARED_CCMDMA_WRITE_AXI_MAP_CTRL_OFFSET(x) (0x1030 + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROL_OFFSET (0x1048)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROL_OFFSET (0x4048)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_ECC_CONTROL_OFFSET(x) (0x1048 + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUS_OFFSET (0x1044)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUS_OFFSET (0x4044)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_ECC_STATUS_OFFSET(x) (0x1044 + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES_OFFSET (0x103c)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES_OFFSET (0x403c)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIES_OFFSET(x) (0x103c + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES_OFFSET (0x1040)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES_OFFSET (0x4040)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES_OFFSET(x) (0x1040 + (0x3000 * x))
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROL_OFFSET (0x104c)
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROL_OFFSET (0x404c)
#define CMIC_CMCx_SHARED_COMPLETION_BUF_TM_CONTROL_OFFSET(x) (0x104c + (0x3000 * x))
#define CMIC_CMC0_SHARED_CONFIG_OFFSET                (0x1078)
#define CMIC_CMC1_SHARED_CONFIG_OFFSET                (0x4078)
#define CMIC_CMCx_SHARED_CONFIG_OFFSET(x)             (0x1078 + (0x3000 * x))
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT_OFFSET (0x1004)
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT_OFFSET (0x4004)
#define CMIC_CMCx_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMIT_OFFSET(x) (0x1004 + (0x3000 * x))
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT_OFFSET (0x1000)
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT_OFFSET (0x4000)
#define CMIC_CMCx_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT_OFFSET(x) (0x1000 + (0x3000 * x))
#define CMIC_CMC0_SHARED_IRQ_STAT0_OFFSET             (0x106c)
#define CMIC_CMC1_SHARED_IRQ_STAT0_OFFSET             (0x406c)
#define CMIC_CMCx_SHARED_IRQ_STAT0_OFFSET(x)          (0x106c + (0x3000 * x))
#define CMIC_CMC0_SHARED_IRQ_STAT1_OFFSET             (0x1070)
#define CMIC_CMC1_SHARED_IRQ_STAT1_OFFSET             (0x4070)
#define CMIC_CMCx_SHARED_IRQ_STAT1_OFFSET(x)          (0x1070 + (0x3000 * x))
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0_OFFSET         (0x1074)
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0_OFFSET         (0x4074)
#define CMIC_CMCx_SHARED_IRQ_STAT_CLR0_OFFSET(x)      (0x1074 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRL_OFFSET (0x1014)
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRL_OFFSET (0x4014)
#define CMIC_CMCx_SHARED_PACKET_DMA_READ_ARB_CTRL_OFFSET(x) (0x1014 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL_OFFSET (0x1008)
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL_OFFSET (0x4008)
#define CMIC_CMCx_SHARED_PACKET_DMA_READ_AXI_MAP_CTRL_OFFSET(x) (0x1008 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRL_OFFSET (0x1018)
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRL_OFFSET (0x4018)
#define CMIC_CMCx_SHARED_PACKET_DMA_WRITE_ARB_CTRL_OFFSET(x) (0x1018 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0_OFFSET (0x100c)
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0_OFFSET (0x400c)
#define CMIC_CMCx_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0_OFFSET(x) (0x100c + (0x3000 * x))
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1_OFFSET (0x1010)
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1_OFFSET (0x4010)
#define CMIC_CMCx_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1_OFFSET(x) (0x1010 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_OFFSET       (0x1084)
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_OFFSET       (0x4084)
#define CMIC_CMCx_SHARED_PKT_COUNT_RXPKT_OFFSET(x)    (0x1084 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERR_OFFSET   (0x1088)
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERR_OFFSET   (0x4088)
#define CMIC_CMCx_SHARED_PKT_COUNT_RXPKT_ERR_OFFSET(x) (0x1088 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_OFFSET       (0x108c)
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_OFFSET       (0x408c)
#define CMIC_CMCx_SHARED_PKT_COUNT_TXPKT_OFFSET(x)    (0x108c + (0x3000 * x))
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERR_OFFSET   (0x1090)
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERR_OFFSET   (0x4090)
#define CMIC_CMCx_SHARED_PKT_COUNT_TXPKT_ERR_OFFSET(x) (0x1090 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0_OFFSET (0x1050)
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0_OFFSET (0x4050)
#define CMIC_CMCx_SHARED_PROGRAMMABLE_COS_MASK0_OFFSET(x) (0x1050 + (0x3000 * x))
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1_OFFSET (0x1054)
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1_OFFSET (0x4054)
#define CMIC_CMCx_SHARED_PROGRAMMABLE_COS_MASK1_OFFSET(x) (0x1054 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET (0x2088)
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET (0x5088)
#define CMIC_CMCx_SHARED_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET(x) (0x2088 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_CONFIG_OFFSET          (0x208c)
#define CMIC_CMC1_SHARED_RXBUF_CONFIG_OFFSET          (0x508c)
#define CMIC_CMCx_SHARED_RXBUF_CONFIG_OFFSET(x)       (0x208c + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x2080)
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x5080)
#define CMIC_CMCx_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET(x) (0x2080 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x2084)
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x5084)
#define CMIC_CMCx_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET(x) (0x2084 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROL_OFFSET     (0x2090)
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROL_OFFSET     (0x5090)
#define CMIC_CMCx_SHARED_RXBUF_ECC_CONTROL_OFFSET(x)  (0x2090 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_OFFSET      (0x2098)
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_OFFSET      (0x5098)
#define CMIC_CMCx_SHARED_RXBUF_ECC_STATUS_OFFSET(x)   (0x2098 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLR_OFFSET  (0x209c)
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLR_OFFSET  (0x509c)
#define CMIC_CMCx_SHARED_RXBUF_ECC_STATUS_CLR_OFFSET(x) (0x209c + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIG_OFFSET (0x1058)
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIG_OFFSET (0x4058)
#define CMIC_CMCx_SHARED_RXBUF_THRESHOLD_CONFIG_OFFSET(x) (0x1058 + (0x3000 * x))
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROL_OFFSET      (0x2094)
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROL_OFFSET      (0x5094)
#define CMIC_CMCx_SHARED_RXBUF_TM_CONTROL_OFFSET(x)   (0x2094 + (0x3000 * x))
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRL_OFFSET (0x1024)
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRL_OFFSET (0x4024)
#define CMIC_CMCx_SHARED_SBUS_DMA_READ_ARB_CTRL_OFFSET(x) (0x1024 + (0x3000 * x))
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL_OFFSET (0x101c)
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL_OFFSET (0x401c)
#define CMIC_CMCx_SHARED_SBUS_DMA_READ_AXI_MAP_CTRL_OFFSET(x) (0x101c + (0x3000 * x))
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRL_OFFSET (0x1028)
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRL_OFFSET (0x4028)
#define CMIC_CMCx_SHARED_SBUS_DMA_WRITE_ARB_CTRL_OFFSET(x) (0x1028 + (0x3000 * x))
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL_OFFSET (0x1020)
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL_OFFSET (0x4020)
#define CMIC_CMCx_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRL_OFFSET(x) (0x1020 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x2028)
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x5028)
#define CMIC_CMCx_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET(x) (0x2028 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x2024)
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x5024)
#define CMIC_CMCx_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET(x) (0x2024 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_DEBUG_OFFSET           (0x2020)
#define CMIC_CMC1_SHARED_TXBUF_DEBUG_OFFSET           (0x5020)
#define CMIC_CMCx_SHARED_TXBUF_DEBUG_OFFSET(x)        (0x2020 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROL_OFFSET     (0x2034)
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROL_OFFSET     (0x5034)
#define CMIC_CMCx_SHARED_TXBUF_ECC_CONTROL_OFFSET(x)  (0x2034 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_OFFSET      (0x202c)
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_OFFSET      (0x502c)
#define CMIC_CMCx_SHARED_TXBUF_ECC_STATUS_OFFSET(x)   (0x202c + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLR_OFFSET  (0x2030)
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLR_OFFSET  (0x5030)
#define CMIC_CMCx_SHARED_TXBUF_ECC_STATUS_CLR_OFFSET(x) (0x2030 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITS_OFFSET  (0x2000)
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITS_OFFSET  (0x5000)
#define CMIC_CMCx_SHARED_TXBUF_MAX_BUF_LIMITS_OFFSET(x) (0x2000 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITS_OFFSET  (0x2004)
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITS_OFFSET  (0x5004)
#define CMIC_CMCx_SHARED_TXBUF_MIN_BUF_LIMITS_OFFSET(x) (0x2004 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIG_OFFSET (0x2008)
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIG_OFFSET (0x5008)
#define CMIC_CMCx_SHARED_TXBUF_RD_THRESHOLD_CONFIG_OFFSET(x) (0x2008 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRL_OFFSET (0x200c)
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRL_OFFSET (0x500c)
#define CMIC_CMCx_SHARED_TXBUF_RD_WRR_ARB_CTRL_OFFSET(x) (0x200c + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNT_OFFSET  (0x201c)
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNT_OFFSET  (0x501c)
#define CMIC_CMCx_SHARED_TXBUF_SLICE0_PKT_CNT_OFFSET(x) (0x201c + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNT_OFFSET  (0x2018)
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNT_OFFSET  (0x5018)
#define CMIC_CMCx_SHARED_TXBUF_SLICE1_PKT_CNT_OFFSET(x) (0x2018 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNT_OFFSET  (0x2014)
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNT_OFFSET  (0x5014)
#define CMIC_CMCx_SHARED_TXBUF_SLICE2_PKT_CNT_OFFSET(x) (0x2014 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNT_OFFSET  (0x2010)
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNT_OFFSET  (0x5010)
#define CMIC_CMCx_SHARED_TXBUF_SLICE3_PKT_CNT_OFFSET(x) (0x2010 + (0x3000 * x))
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROL_OFFSET      (0x2038)
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROL_OFFSET      (0x5038)
#define CMIC_CMCx_SHARED_TXBUF_TM_CONTROL_OFFSET(x)   (0x2038 + (0x3000 * x))
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_OFFSET   (0x11000)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1_OFFSET (0x11004)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11048)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11044)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11030)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1102c)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROL_OFFSET (0x11034)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_OFFSET (0x11038)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1103c)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11010)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1100c)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1101c)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11014)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11018)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODE_OFFSET (0x11028)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11008)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_OFFSET  (0x11020)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLR_OFFSET (0x11024)
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROL_OFFSET (0x11040)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_OFFSET  (0x11500)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1_OFFSET (0x11504)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11548)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11544)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11530)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1152c)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROL_OFFSET (0x11534)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_OFFSET (0x11538)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1153c)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11510)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1150c)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1151c)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11514)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11518)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODE_OFFSET (0x11528)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11508)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_OFFSET (0x11520)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLR_OFFSET (0x11524)
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROL_OFFSET (0x11540)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_OFFSET  (0x11580)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1_OFFSET (0x11584)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x115c8)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x115c4)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x115b0)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x115ac)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROL_OFFSET (0x115b4)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_OFFSET (0x115b8)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLR_OFFSET (0x115bc)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11590)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1158c)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1159c)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11594)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11598)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODE_OFFSET (0x115a8)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11588)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_OFFSET (0x115a0)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLR_OFFSET (0x115a4)
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROL_OFFSET (0x115c0)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_OFFSET   (0x11080)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1_OFFSET (0x11084)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x110c8)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x110c4)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x110b0)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x110ac)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROL_OFFSET (0x110b4)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_OFFSET (0x110b8)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLR_OFFSET (0x110bc)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11090)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1108c)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1109c)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11094)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11098)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODE_OFFSET (0x110a8)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11088)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_OFFSET  (0x110a0)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLR_OFFSET (0x110a4)
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROL_OFFSET (0x110c0)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_OFFSET   (0x11100)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1_OFFSET (0x11104)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11148)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11144)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11130)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1112c)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROL_OFFSET (0x11134)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_OFFSET (0x11138)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1113c)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11110)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1110c)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1111c)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11114)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11118)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODE_OFFSET (0x11128)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11108)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_OFFSET  (0x11120)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLR_OFFSET (0x11124)
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROL_OFFSET (0x11140)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_OFFSET   (0x11180)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1_OFFSET (0x11184)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x111c8)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x111c4)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x111b0)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x111ac)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROL_OFFSET (0x111b4)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_OFFSET (0x111b8)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLR_OFFSET (0x111bc)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11190)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1118c)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1119c)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11194)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11198)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODE_OFFSET (0x111a8)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11188)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_OFFSET  (0x111a0)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLR_OFFSET (0x111a4)
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROL_OFFSET (0x111c0)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_OFFSET   (0x11200)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1_OFFSET (0x11204)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11248)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11244)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11230)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1122c)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROL_OFFSET (0x11234)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_OFFSET (0x11238)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1123c)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11210)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1120c)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1121c)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11214)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11218)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODE_OFFSET (0x11228)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11208)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_OFFSET  (0x11220)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLR_OFFSET (0x11224)
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROL_OFFSET (0x11240)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_OFFSET   (0x11280)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1_OFFSET (0x11284)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x112c8)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x112c4)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x112b0)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x112ac)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROL_OFFSET (0x112b4)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_OFFSET (0x112b8)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLR_OFFSET (0x112bc)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11290)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1128c)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1129c)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11294)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11298)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODE_OFFSET (0x112a8)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11288)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_OFFSET  (0x112a0)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLR_OFFSET (0x112a4)
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROL_OFFSET (0x112c0)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_OFFSET   (0x11300)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1_OFFSET (0x11304)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11348)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11344)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11330)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1132c)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROL_OFFSET (0x11334)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_OFFSET (0x11338)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1133c)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11310)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1130c)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1131c)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11314)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11318)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODE_OFFSET (0x11328)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11308)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_OFFSET  (0x11320)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLR_OFFSET (0x11324)
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROL_OFFSET (0x11340)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_OFFSET   (0x11380)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1_OFFSET (0x11384)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x113c8)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x113c4)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x113b0)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x113ac)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROL_OFFSET (0x113b4)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_OFFSET (0x113b8)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLR_OFFSET (0x113bc)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11390)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1138c)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1139c)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11394)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11398)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODE_OFFSET (0x113a8)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11388)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_OFFSET  (0x113a0)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLR_OFFSET (0x113a4)
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROL_OFFSET (0x113c0)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_OFFSET   (0x11400)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1_OFFSET (0x11404)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x11448)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x11444)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x11430)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x1142c)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROL_OFFSET (0x11434)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_OFFSET (0x11438)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLR_OFFSET (0x1143c)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11410)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1140c)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1141c)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11414)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11418)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODE_OFFSET (0x11428)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11408)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_OFFSET  (0x11420)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLR_OFFSET (0x11424)
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROL_OFFSET (0x11440)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_OFFSET   (0x11480)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1_OFFSET (0x11484)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HI_OFFSET (0x114c8)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LO_OFFSET (0x114c4)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HI_OFFSET (0x114b0)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LO_OFFSET (0x114ac)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROL_OFFSET (0x114b4)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_OFFSET (0x114b8)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLR_OFFSET (0x114bc)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HI_OFFSET (0x11490)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LO_OFFSET (0x1148c)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLD_OFFSET (0x1149c)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_OFFSET (0x11494)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_OFFSET (0x11498)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODE_OFFSET (0x114a8)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESS_OFFSET (0x11488)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_OFFSET  (0x114a0)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLR_OFFSET (0x114a4)
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROL_OFFSET (0x114c0)
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNT_OFFSET (0x10004)
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRL_OFFSET        (0x10000)
#define CMIC_COMMON_POOL_SCHAN_CH0_ERR_OFFSET         (0x10008)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE_OFFSET     (0x1000c)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE0_OFFSET    (0x1000c)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE1_OFFSET    (0x10010)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE10_OFFSET   (0x10034)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE11_OFFSET   (0x10038)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE12_OFFSET   (0x1003c)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE13_OFFSET   (0x10040)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE14_OFFSET   (0x10044)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE15_OFFSET   (0x10048)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE16_OFFSET   (0x1004c)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE17_OFFSET   (0x10050)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE18_OFFSET   (0x10054)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE19_OFFSET   (0x10058)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE2_OFFSET    (0x10014)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE20_OFFSET   (0x1005c)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE21_OFFSET   (0x10060)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE3_OFFSET    (0x10018)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE4_OFFSET    (0x1001c)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE5_OFFSET    (0x10020)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE6_OFFSET    (0x10024)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE7_OFFSET    (0x10028)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE8_OFFSET    (0x1002c)
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGE9_OFFSET    (0x10030)
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNT_OFFSET (0x10104)
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRL_OFFSET        (0x10100)
#define CMIC_COMMON_POOL_SCHAN_CH1_ERR_OFFSET         (0x10108)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE_OFFSET     (0x1010c)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE0_OFFSET    (0x1010c)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE1_OFFSET    (0x10110)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE10_OFFSET   (0x10134)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE11_OFFSET   (0x10138)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE12_OFFSET   (0x1013c)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE13_OFFSET   (0x10140)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE14_OFFSET   (0x10144)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE15_OFFSET   (0x10148)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE16_OFFSET   (0x1014c)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE17_OFFSET   (0x10150)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE18_OFFSET   (0x10154)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE19_OFFSET   (0x10158)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE2_OFFSET    (0x10114)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE20_OFFSET   (0x1015c)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE21_OFFSET   (0x10160)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE3_OFFSET    (0x10118)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE4_OFFSET    (0x1011c)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE5_OFFSET    (0x10120)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE6_OFFSET    (0x10124)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE7_OFFSET    (0x10128)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE8_OFFSET    (0x1012c)
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGE9_OFFSET    (0x10130)
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNT_OFFSET (0x10204)
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRL_OFFSET        (0x10200)
#define CMIC_COMMON_POOL_SCHAN_CH2_ERR_OFFSET         (0x10208)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE_OFFSET     (0x1020c)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE0_OFFSET    (0x1020c)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE1_OFFSET    (0x10210)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE10_OFFSET   (0x10234)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE11_OFFSET   (0x10238)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE12_OFFSET   (0x1023c)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE13_OFFSET   (0x10240)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE14_OFFSET   (0x10244)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE15_OFFSET   (0x10248)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE16_OFFSET   (0x1024c)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE17_OFFSET   (0x10250)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE18_OFFSET   (0x10254)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE19_OFFSET   (0x10258)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE2_OFFSET    (0x10214)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE20_OFFSET   (0x1025c)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE21_OFFSET   (0x10260)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE3_OFFSET    (0x10218)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE4_OFFSET    (0x1021c)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE5_OFFSET    (0x10220)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE6_OFFSET    (0x10224)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE7_OFFSET    (0x10228)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE8_OFFSET    (0x1022c)
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGE9_OFFSET    (0x10230)
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNT_OFFSET (0x10304)
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRL_OFFSET        (0x10300)
#define CMIC_COMMON_POOL_SCHAN_CH3_ERR_OFFSET         (0x10308)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE_OFFSET     (0x1030c)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE0_OFFSET    (0x1030c)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE1_OFFSET    (0x10310)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE10_OFFSET   (0x10334)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE11_OFFSET   (0x10338)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE12_OFFSET   (0x1033c)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE13_OFFSET   (0x10340)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE14_OFFSET   (0x10344)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE15_OFFSET   (0x10348)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE16_OFFSET   (0x1034c)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE17_OFFSET   (0x10350)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE18_OFFSET   (0x10354)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE19_OFFSET   (0x10358)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE2_OFFSET    (0x10314)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE20_OFFSET   (0x1035c)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE21_OFFSET   (0x10360)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE3_OFFSET    (0x10318)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE4_OFFSET    (0x1031c)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE5_OFFSET    (0x10320)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE6_OFFSET    (0x10324)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE7_OFFSET    (0x10328)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE8_OFFSET    (0x1032c)
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGE9_OFFSET    (0x10330)
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNT_OFFSET (0x10404)
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRL_OFFSET        (0x10400)
#define CMIC_COMMON_POOL_SCHAN_CH4_ERR_OFFSET         (0x10408)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE_OFFSET     (0x1040c)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE0_OFFSET    (0x1040c)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE1_OFFSET    (0x10410)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE10_OFFSET   (0x10434)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE11_OFFSET   (0x10438)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE12_OFFSET   (0x1043c)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE13_OFFSET   (0x10440)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE14_OFFSET   (0x10444)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE15_OFFSET   (0x10448)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE16_OFFSET   (0x1044c)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE17_OFFSET   (0x10450)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE18_OFFSET   (0x10454)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE19_OFFSET   (0x10458)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE2_OFFSET    (0x10414)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE20_OFFSET   (0x1045c)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE21_OFFSET   (0x10460)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE3_OFFSET    (0x10418)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE4_OFFSET    (0x1041c)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE5_OFFSET    (0x10420)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE6_OFFSET    (0x10424)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE7_OFFSET    (0x10428)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE8_OFFSET    (0x1042c)
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGE9_OFFSET    (0x10430)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY_OFFSET (0x12100)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY0_OFFSET (0x12100)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY1_OFFSET (0x12104)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY10_OFFSET (0x12128)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY100_OFFSET (0x12290)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY101_OFFSET (0x12294)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY102_OFFSET (0x12298)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY103_OFFSET (0x1229c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY104_OFFSET (0x122a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY105_OFFSET (0x122a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY106_OFFSET (0x122a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY107_OFFSET (0x122ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY108_OFFSET (0x122b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY109_OFFSET (0x122b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY11_OFFSET (0x1212c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY110_OFFSET (0x122b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY111_OFFSET (0x122bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY112_OFFSET (0x122c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY113_OFFSET (0x122c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY114_OFFSET (0x122c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY115_OFFSET (0x122cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY116_OFFSET (0x122d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY117_OFFSET (0x122d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY118_OFFSET (0x122d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY119_OFFSET (0x122dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY12_OFFSET (0x12130)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY120_OFFSET (0x122e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY121_OFFSET (0x122e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY122_OFFSET (0x122e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY123_OFFSET (0x122ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY124_OFFSET (0x122f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY125_OFFSET (0x122f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY126_OFFSET (0x122f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY127_OFFSET (0x122fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY128_OFFSET (0x12300)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY129_OFFSET (0x12304)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY13_OFFSET (0x12134)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY130_OFFSET (0x12308)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY131_OFFSET (0x1230c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY132_OFFSET (0x12310)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY133_OFFSET (0x12314)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY134_OFFSET (0x12318)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY135_OFFSET (0x1231c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY136_OFFSET (0x12320)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY137_OFFSET (0x12324)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY138_OFFSET (0x12328)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY139_OFFSET (0x1232c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY14_OFFSET (0x12138)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY140_OFFSET (0x12330)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY141_OFFSET (0x12334)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY142_OFFSET (0x12338)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY143_OFFSET (0x1233c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY144_OFFSET (0x12340)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY145_OFFSET (0x12344)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY146_OFFSET (0x12348)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY147_OFFSET (0x1234c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY148_OFFSET (0x12350)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY149_OFFSET (0x12354)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY15_OFFSET (0x1213c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY150_OFFSET (0x12358)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY151_OFFSET (0x1235c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY152_OFFSET (0x12360)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY153_OFFSET (0x12364)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY154_OFFSET (0x12368)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY155_OFFSET (0x1236c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY156_OFFSET (0x12370)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY157_OFFSET (0x12374)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY158_OFFSET (0x12378)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY159_OFFSET (0x1237c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY16_OFFSET (0x12140)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY160_OFFSET (0x12380)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY161_OFFSET (0x12384)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY162_OFFSET (0x12388)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY163_OFFSET (0x1238c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY164_OFFSET (0x12390)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY165_OFFSET (0x12394)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY166_OFFSET (0x12398)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY167_OFFSET (0x1239c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY168_OFFSET (0x123a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY169_OFFSET (0x123a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY17_OFFSET (0x12144)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY170_OFFSET (0x123a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY171_OFFSET (0x123ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY172_OFFSET (0x123b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY173_OFFSET (0x123b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY174_OFFSET (0x123b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY175_OFFSET (0x123bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY176_OFFSET (0x123c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY177_OFFSET (0x123c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY178_OFFSET (0x123c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY179_OFFSET (0x123cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY18_OFFSET (0x12148)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY180_OFFSET (0x123d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY181_OFFSET (0x123d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY182_OFFSET (0x123d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY183_OFFSET (0x123dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY184_OFFSET (0x123e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY185_OFFSET (0x123e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY186_OFFSET (0x123e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY187_OFFSET (0x123ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY188_OFFSET (0x123f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY189_OFFSET (0x123f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY19_OFFSET (0x1214c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY190_OFFSET (0x123f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY191_OFFSET (0x123fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY192_OFFSET (0x12400)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY193_OFFSET (0x12404)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY194_OFFSET (0x12408)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY195_OFFSET (0x1240c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY196_OFFSET (0x12410)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY197_OFFSET (0x12414)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY198_OFFSET (0x12418)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY199_OFFSET (0x1241c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY2_OFFSET (0x12108)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY20_OFFSET (0x12150)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY200_OFFSET (0x12420)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY201_OFFSET (0x12424)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY202_OFFSET (0x12428)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY203_OFFSET (0x1242c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY204_OFFSET (0x12430)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY205_OFFSET (0x12434)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY206_OFFSET (0x12438)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY207_OFFSET (0x1243c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY208_OFFSET (0x12440)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY209_OFFSET (0x12444)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY21_OFFSET (0x12154)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY210_OFFSET (0x12448)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY211_OFFSET (0x1244c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY212_OFFSET (0x12450)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY213_OFFSET (0x12454)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY214_OFFSET (0x12458)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY215_OFFSET (0x1245c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY216_OFFSET (0x12460)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY217_OFFSET (0x12464)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY218_OFFSET (0x12468)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY219_OFFSET (0x1246c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY22_OFFSET (0x12158)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY220_OFFSET (0x12470)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY221_OFFSET (0x12474)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY222_OFFSET (0x12478)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY223_OFFSET (0x1247c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY224_OFFSET (0x12480)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY225_OFFSET (0x12484)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY226_OFFSET (0x12488)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY227_OFFSET (0x1248c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY228_OFFSET (0x12490)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY229_OFFSET (0x12494)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY23_OFFSET (0x1215c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY230_OFFSET (0x12498)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY231_OFFSET (0x1249c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY232_OFFSET (0x124a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY233_OFFSET (0x124a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY234_OFFSET (0x124a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY235_OFFSET (0x124ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY236_OFFSET (0x124b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY237_OFFSET (0x124b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY238_OFFSET (0x124b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY239_OFFSET (0x124bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY24_OFFSET (0x12160)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY240_OFFSET (0x124c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY241_OFFSET (0x124c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY242_OFFSET (0x124c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY243_OFFSET (0x124cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY244_OFFSET (0x124d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY245_OFFSET (0x124d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY246_OFFSET (0x124d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY247_OFFSET (0x124dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY248_OFFSET (0x124e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY249_OFFSET (0x124e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY25_OFFSET (0x12164)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY250_OFFSET (0x124e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY251_OFFSET (0x124ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY252_OFFSET (0x124f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY253_OFFSET (0x124f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY254_OFFSET (0x124f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY255_OFFSET (0x124fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY256_OFFSET (0x12500)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY257_OFFSET (0x12504)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY258_OFFSET (0x12508)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY259_OFFSET (0x1250c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY26_OFFSET (0x12168)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY260_OFFSET (0x12510)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY261_OFFSET (0x12514)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY262_OFFSET (0x12518)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY263_OFFSET (0x1251c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY264_OFFSET (0x12520)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY265_OFFSET (0x12524)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY266_OFFSET (0x12528)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY267_OFFSET (0x1252c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY268_OFFSET (0x12530)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY269_OFFSET (0x12534)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY27_OFFSET (0x1216c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY270_OFFSET (0x12538)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY271_OFFSET (0x1253c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY272_OFFSET (0x12540)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY273_OFFSET (0x12544)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY274_OFFSET (0x12548)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY275_OFFSET (0x1254c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY276_OFFSET (0x12550)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY277_OFFSET (0x12554)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY278_OFFSET (0x12558)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY279_OFFSET (0x1255c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY28_OFFSET (0x12170)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY280_OFFSET (0x12560)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY281_OFFSET (0x12564)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY282_OFFSET (0x12568)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY283_OFFSET (0x1256c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY284_OFFSET (0x12570)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY285_OFFSET (0x12574)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY286_OFFSET (0x12578)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY287_OFFSET (0x1257c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY288_OFFSET (0x12580)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY289_OFFSET (0x12584)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY29_OFFSET (0x12174)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY290_OFFSET (0x12588)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY291_OFFSET (0x1258c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY292_OFFSET (0x12590)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY293_OFFSET (0x12594)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY294_OFFSET (0x12598)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY295_OFFSET (0x1259c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY296_OFFSET (0x125a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY297_OFFSET (0x125a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY298_OFFSET (0x125a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY299_OFFSET (0x125ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY3_OFFSET (0x1210c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY30_OFFSET (0x12178)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY300_OFFSET (0x125b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY301_OFFSET (0x125b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY302_OFFSET (0x125b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY303_OFFSET (0x125bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY304_OFFSET (0x125c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY305_OFFSET (0x125c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY306_OFFSET (0x125c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY307_OFFSET (0x125cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY308_OFFSET (0x125d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY309_OFFSET (0x125d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY31_OFFSET (0x1217c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY310_OFFSET (0x125d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY311_OFFSET (0x125dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY312_OFFSET (0x125e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY313_OFFSET (0x125e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY314_OFFSET (0x125e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY315_OFFSET (0x125ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY316_OFFSET (0x125f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY317_OFFSET (0x125f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY318_OFFSET (0x125f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY319_OFFSET (0x125fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY32_OFFSET (0x12180)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY320_OFFSET (0x12600)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY321_OFFSET (0x12604)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY322_OFFSET (0x12608)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY323_OFFSET (0x1260c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY324_OFFSET (0x12610)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY325_OFFSET (0x12614)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY326_OFFSET (0x12618)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY327_OFFSET (0x1261c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY328_OFFSET (0x12620)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY329_OFFSET (0x12624)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY33_OFFSET (0x12184)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY330_OFFSET (0x12628)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY331_OFFSET (0x1262c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY332_OFFSET (0x12630)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY333_OFFSET (0x12634)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY334_OFFSET (0x12638)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY335_OFFSET (0x1263c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY336_OFFSET (0x12640)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY337_OFFSET (0x12644)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY338_OFFSET (0x12648)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY339_OFFSET (0x1264c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY34_OFFSET (0x12188)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY340_OFFSET (0x12650)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY341_OFFSET (0x12654)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY342_OFFSET (0x12658)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY343_OFFSET (0x1265c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY344_OFFSET (0x12660)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY345_OFFSET (0x12664)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY346_OFFSET (0x12668)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY347_OFFSET (0x1266c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY348_OFFSET (0x12670)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY349_OFFSET (0x12674)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY35_OFFSET (0x1218c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY350_OFFSET (0x12678)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY351_OFFSET (0x1267c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY36_OFFSET (0x12190)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY37_OFFSET (0x12194)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY38_OFFSET (0x12198)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY39_OFFSET (0x1219c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY4_OFFSET (0x12110)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY40_OFFSET (0x121a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY41_OFFSET (0x121a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY42_OFFSET (0x121a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY43_OFFSET (0x121ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY44_OFFSET (0x121b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY45_OFFSET (0x121b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY46_OFFSET (0x121b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY47_OFFSET (0x121bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY48_OFFSET (0x121c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY49_OFFSET (0x121c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY5_OFFSET (0x12114)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY50_OFFSET (0x121c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY51_OFFSET (0x121cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY52_OFFSET (0x121d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY53_OFFSET (0x121d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY54_OFFSET (0x121d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY55_OFFSET (0x121dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY56_OFFSET (0x121e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY57_OFFSET (0x121e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY58_OFFSET (0x121e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY59_OFFSET (0x121ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY6_OFFSET (0x12118)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY60_OFFSET (0x121f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY61_OFFSET (0x121f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY62_OFFSET (0x121f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY63_OFFSET (0x121fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY64_OFFSET (0x12200)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY65_OFFSET (0x12204)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY66_OFFSET (0x12208)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY67_OFFSET (0x1220c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY68_OFFSET (0x12210)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY69_OFFSET (0x12214)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY7_OFFSET (0x1211c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY70_OFFSET (0x12218)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY71_OFFSET (0x1221c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY72_OFFSET (0x12220)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY73_OFFSET (0x12224)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY74_OFFSET (0x12228)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY75_OFFSET (0x1222c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY76_OFFSET (0x12230)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY77_OFFSET (0x12234)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY78_OFFSET (0x12238)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY79_OFFSET (0x1223c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY8_OFFSET (0x12120)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY80_OFFSET (0x12240)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY81_OFFSET (0x12244)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY82_OFFSET (0x12248)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY83_OFFSET (0x1224c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY84_OFFSET (0x12250)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY85_OFFSET (0x12254)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY86_OFFSET (0x12258)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY87_OFFSET (0x1225c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY88_OFFSET (0x12260)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY89_OFFSET (0x12264)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY9_OFFSET (0x12124)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY90_OFFSET (0x12268)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY91_OFFSET (0x1226c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY92_OFFSET (0x12270)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY93_OFFSET (0x12274)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY94_OFFSET (0x12278)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY95_OFFSET (0x1227c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY96_OFFSET (0x12280)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY97_OFFSET (0x12284)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY98_OFFSET (0x12288)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORY99_OFFSET (0x1228c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRL_OFFSET (0x1200c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWER_OFFSET (0x12014)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPER_OFFSET (0x12010)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUS_OFFSET (0x12020)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWER_OFFSET (0x1201c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPER_OFFSET (0x12018)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY_OFFSET (0x12680)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY0_OFFSET (0x12680)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY1_OFFSET (0x12684)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY10_OFFSET (0x126a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY100_OFFSET (0x12810)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY101_OFFSET (0x12814)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY102_OFFSET (0x12818)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY103_OFFSET (0x1281c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY104_OFFSET (0x12820)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY105_OFFSET (0x12824)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY106_OFFSET (0x12828)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY107_OFFSET (0x1282c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY108_OFFSET (0x12830)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY109_OFFSET (0x12834)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY11_OFFSET (0x126ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY110_OFFSET (0x12838)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY111_OFFSET (0x1283c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY112_OFFSET (0x12840)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY113_OFFSET (0x12844)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY114_OFFSET (0x12848)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY115_OFFSET (0x1284c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY116_OFFSET (0x12850)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY117_OFFSET (0x12854)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY118_OFFSET (0x12858)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY119_OFFSET (0x1285c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY12_OFFSET (0x126b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY120_OFFSET (0x12860)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY121_OFFSET (0x12864)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY122_OFFSET (0x12868)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY123_OFFSET (0x1286c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY124_OFFSET (0x12870)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY125_OFFSET (0x12874)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY126_OFFSET (0x12878)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY127_OFFSET (0x1287c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY128_OFFSET (0x12880)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY129_OFFSET (0x12884)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY13_OFFSET (0x126b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY130_OFFSET (0x12888)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY131_OFFSET (0x1288c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY132_OFFSET (0x12890)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY133_OFFSET (0x12894)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY134_OFFSET (0x12898)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY135_OFFSET (0x1289c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY136_OFFSET (0x128a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY137_OFFSET (0x128a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY138_OFFSET (0x128a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY139_OFFSET (0x128ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY14_OFFSET (0x126b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY140_OFFSET (0x128b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY141_OFFSET (0x128b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY142_OFFSET (0x128b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY143_OFFSET (0x128bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY144_OFFSET (0x128c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY145_OFFSET (0x128c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY146_OFFSET (0x128c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY147_OFFSET (0x128cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY148_OFFSET (0x128d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY149_OFFSET (0x128d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY15_OFFSET (0x126bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY150_OFFSET (0x128d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY151_OFFSET (0x128dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY152_OFFSET (0x128e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY153_OFFSET (0x128e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY154_OFFSET (0x128e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY155_OFFSET (0x128ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY156_OFFSET (0x128f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY157_OFFSET (0x128f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY158_OFFSET (0x128f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY159_OFFSET (0x128fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY16_OFFSET (0x126c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY160_OFFSET (0x12900)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY161_OFFSET (0x12904)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY162_OFFSET (0x12908)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY163_OFFSET (0x1290c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY164_OFFSET (0x12910)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY165_OFFSET (0x12914)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY166_OFFSET (0x12918)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY167_OFFSET (0x1291c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY168_OFFSET (0x12920)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY169_OFFSET (0x12924)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY17_OFFSET (0x126c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY170_OFFSET (0x12928)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY171_OFFSET (0x1292c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY172_OFFSET (0x12930)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY173_OFFSET (0x12934)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY174_OFFSET (0x12938)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY175_OFFSET (0x1293c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY176_OFFSET (0x12940)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY177_OFFSET (0x12944)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY178_OFFSET (0x12948)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY179_OFFSET (0x1294c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY18_OFFSET (0x126c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY180_OFFSET (0x12950)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY181_OFFSET (0x12954)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY182_OFFSET (0x12958)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY183_OFFSET (0x1295c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY184_OFFSET (0x12960)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY185_OFFSET (0x12964)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY186_OFFSET (0x12968)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY187_OFFSET (0x1296c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY188_OFFSET (0x12970)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY189_OFFSET (0x12974)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY19_OFFSET (0x126cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY190_OFFSET (0x12978)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY191_OFFSET (0x1297c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY192_OFFSET (0x12980)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY193_OFFSET (0x12984)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY194_OFFSET (0x12988)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY195_OFFSET (0x1298c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY196_OFFSET (0x12990)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY197_OFFSET (0x12994)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY198_OFFSET (0x12998)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY199_OFFSET (0x1299c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY2_OFFSET (0x12688)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY20_OFFSET (0x126d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY200_OFFSET (0x129a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY201_OFFSET (0x129a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY202_OFFSET (0x129a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY203_OFFSET (0x129ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY204_OFFSET (0x129b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY205_OFFSET (0x129b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY206_OFFSET (0x129b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY207_OFFSET (0x129bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY208_OFFSET (0x129c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY209_OFFSET (0x129c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY21_OFFSET (0x126d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY210_OFFSET (0x129c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY211_OFFSET (0x129cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY212_OFFSET (0x129d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY213_OFFSET (0x129d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY214_OFFSET (0x129d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY215_OFFSET (0x129dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY216_OFFSET (0x129e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY217_OFFSET (0x129e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY218_OFFSET (0x129e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY219_OFFSET (0x129ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY22_OFFSET (0x126d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY220_OFFSET (0x129f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY221_OFFSET (0x129f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY222_OFFSET (0x129f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY223_OFFSET (0x129fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY224_OFFSET (0x12a00)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY225_OFFSET (0x12a04)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY226_OFFSET (0x12a08)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY227_OFFSET (0x12a0c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY228_OFFSET (0x12a10)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY229_OFFSET (0x12a14)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY23_OFFSET (0x126dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY230_OFFSET (0x12a18)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY231_OFFSET (0x12a1c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY232_OFFSET (0x12a20)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY233_OFFSET (0x12a24)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY234_OFFSET (0x12a28)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY235_OFFSET (0x12a2c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY236_OFFSET (0x12a30)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY237_OFFSET (0x12a34)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY238_OFFSET (0x12a38)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY239_OFFSET (0x12a3c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY24_OFFSET (0x126e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY240_OFFSET (0x12a40)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY241_OFFSET (0x12a44)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY242_OFFSET (0x12a48)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY243_OFFSET (0x12a4c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY244_OFFSET (0x12a50)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY245_OFFSET (0x12a54)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY246_OFFSET (0x12a58)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY247_OFFSET (0x12a5c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY248_OFFSET (0x12a60)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY249_OFFSET (0x12a64)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY25_OFFSET (0x126e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY250_OFFSET (0x12a68)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY251_OFFSET (0x12a6c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY252_OFFSET (0x12a70)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY253_OFFSET (0x12a74)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY254_OFFSET (0x12a78)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY255_OFFSET (0x12a7c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY256_OFFSET (0x12a80)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY257_OFFSET (0x12a84)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY258_OFFSET (0x12a88)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY259_OFFSET (0x12a8c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY26_OFFSET (0x126e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY260_OFFSET (0x12a90)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY261_OFFSET (0x12a94)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY262_OFFSET (0x12a98)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY263_OFFSET (0x12a9c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY264_OFFSET (0x12aa0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY265_OFFSET (0x12aa4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY266_OFFSET (0x12aa8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY267_OFFSET (0x12aac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY268_OFFSET (0x12ab0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY269_OFFSET (0x12ab4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY27_OFFSET (0x126ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY270_OFFSET (0x12ab8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY271_OFFSET (0x12abc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY272_OFFSET (0x12ac0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY273_OFFSET (0x12ac4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY274_OFFSET (0x12ac8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY275_OFFSET (0x12acc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY276_OFFSET (0x12ad0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY277_OFFSET (0x12ad4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY278_OFFSET (0x12ad8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY279_OFFSET (0x12adc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY28_OFFSET (0x126f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY280_OFFSET (0x12ae0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY281_OFFSET (0x12ae4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY282_OFFSET (0x12ae8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY283_OFFSET (0x12aec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY284_OFFSET (0x12af0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY285_OFFSET (0x12af4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY286_OFFSET (0x12af8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY287_OFFSET (0x12afc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY288_OFFSET (0x12b00)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY289_OFFSET (0x12b04)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY29_OFFSET (0x126f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY290_OFFSET (0x12b08)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY291_OFFSET (0x12b0c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY292_OFFSET (0x12b10)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY293_OFFSET (0x12b14)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY294_OFFSET (0x12b18)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY295_OFFSET (0x12b1c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY296_OFFSET (0x12b20)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY297_OFFSET (0x12b24)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY298_OFFSET (0x12b28)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY299_OFFSET (0x12b2c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY3_OFFSET (0x1268c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY30_OFFSET (0x126f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY300_OFFSET (0x12b30)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY301_OFFSET (0x12b34)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY302_OFFSET (0x12b38)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY303_OFFSET (0x12b3c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY304_OFFSET (0x12b40)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY305_OFFSET (0x12b44)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY306_OFFSET (0x12b48)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY307_OFFSET (0x12b4c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY308_OFFSET (0x12b50)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY309_OFFSET (0x12b54)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY31_OFFSET (0x126fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY310_OFFSET (0x12b58)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY311_OFFSET (0x12b5c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY312_OFFSET (0x12b60)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY313_OFFSET (0x12b64)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY314_OFFSET (0x12b68)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY315_OFFSET (0x12b6c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY316_OFFSET (0x12b70)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY317_OFFSET (0x12b74)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY318_OFFSET (0x12b78)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY319_OFFSET (0x12b7c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY32_OFFSET (0x12700)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY320_OFFSET (0x12b80)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY321_OFFSET (0x12b84)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY322_OFFSET (0x12b88)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY323_OFFSET (0x12b8c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY324_OFFSET (0x12b90)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY325_OFFSET (0x12b94)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY326_OFFSET (0x12b98)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY327_OFFSET (0x12b9c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY328_OFFSET (0x12ba0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY329_OFFSET (0x12ba4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY33_OFFSET (0x12704)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY330_OFFSET (0x12ba8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY331_OFFSET (0x12bac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY332_OFFSET (0x12bb0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY333_OFFSET (0x12bb4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY334_OFFSET (0x12bb8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY335_OFFSET (0x12bbc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY336_OFFSET (0x12bc0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY337_OFFSET (0x12bc4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY338_OFFSET (0x12bc8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY339_OFFSET (0x12bcc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY34_OFFSET (0x12708)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY340_OFFSET (0x12bd0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY341_OFFSET (0x12bd4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY342_OFFSET (0x12bd8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY343_OFFSET (0x12bdc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY344_OFFSET (0x12be0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY345_OFFSET (0x12be4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY346_OFFSET (0x12be8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY347_OFFSET (0x12bec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY348_OFFSET (0x12bf0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY349_OFFSET (0x12bf4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY35_OFFSET (0x1270c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY350_OFFSET (0x12bf8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY351_OFFSET (0x12bfc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY36_OFFSET (0x12710)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY37_OFFSET (0x12714)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY38_OFFSET (0x12718)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY39_OFFSET (0x1271c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY4_OFFSET (0x12690)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY40_OFFSET (0x12720)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY41_OFFSET (0x12724)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY42_OFFSET (0x12728)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY43_OFFSET (0x1272c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY44_OFFSET (0x12730)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY45_OFFSET (0x12734)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY46_OFFSET (0x12738)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY47_OFFSET (0x1273c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY48_OFFSET (0x12740)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY49_OFFSET (0x12744)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY5_OFFSET (0x12694)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY50_OFFSET (0x12748)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY51_OFFSET (0x1274c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY52_OFFSET (0x12750)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY53_OFFSET (0x12754)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY54_OFFSET (0x12758)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY55_OFFSET (0x1275c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY56_OFFSET (0x12760)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY57_OFFSET (0x12764)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY58_OFFSET (0x12768)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY59_OFFSET (0x1276c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY6_OFFSET (0x12698)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY60_OFFSET (0x12770)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY61_OFFSET (0x12774)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY62_OFFSET (0x12778)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY63_OFFSET (0x1277c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY64_OFFSET (0x12780)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY65_OFFSET (0x12784)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY66_OFFSET (0x12788)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY67_OFFSET (0x1278c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY68_OFFSET (0x12790)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY69_OFFSET (0x12794)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY7_OFFSET (0x1269c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY70_OFFSET (0x12798)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY71_OFFSET (0x1279c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY72_OFFSET (0x127a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY73_OFFSET (0x127a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY74_OFFSET (0x127a8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY75_OFFSET (0x127ac)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY76_OFFSET (0x127b0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY77_OFFSET (0x127b4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY78_OFFSET (0x127b8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY79_OFFSET (0x127bc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY8_OFFSET (0x126a0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY80_OFFSET (0x127c0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY81_OFFSET (0x127c4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY82_OFFSET (0x127c8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY83_OFFSET (0x127cc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY84_OFFSET (0x127d0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY85_OFFSET (0x127d4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY86_OFFSET (0x127d8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY87_OFFSET (0x127dc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY88_OFFSET (0x127e0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY89_OFFSET (0x127e4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY9_OFFSET (0x126a4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY90_OFFSET (0x127e8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY91_OFFSET (0x127ec)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY92_OFFSET (0x127f0)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY93_OFFSET (0x127f4)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY94_OFFSET (0x127f8)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY95_OFFSET (0x127fc)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY96_OFFSET (0x12800)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY97_OFFSET (0x12804)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY98_OFFSET (0x12808)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORY99_OFFSET (0x1280c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRL_OFFSET (0x12024)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWER_OFFSET (0x1202c)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPER_OFFSET (0x12028)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUS_OFFSET (0x12038)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWER_OFFSET (0x12034)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPER_OFFSET (0x12030)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRL_OFFSET (0x12000)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUS_OFFSET (0x12004)
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRL_OFFSET  (0x12008)
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_OFFSET (0xd018)
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0xd01c)
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_OFFSET (0xd010)
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET (0xd014)
#define CMIC_COMMON_POOL_SHARED_CONFIG_OFFSET         (0xd024)
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRL_OFFSET (0xd008)
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_OFFSET (0xd000)
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1_OFFSET (0xd004)
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0_OFFSET      (0xd020)
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRL_OFFSET (0xd00c)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0_OFFSET         (0x16218)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1_OFFSET         (0x1621c)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2_OFFSET         (0x16220)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3_OFFSET         (0x16224)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4_OFFSET         (0x16228)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5_OFFSET         (0x1622c)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6_OFFSET         (0x16230)
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7_OFFSET         (0x16234)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0_OFFSET           (0x161f8)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1_OFFSET           (0x161fc)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2_OFFSET           (0x16200)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3_OFFSET           (0x16204)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4_OFFSET           (0x16208)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5_OFFSET           (0x1620c)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6_OFFSET           (0x16210)
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7_OFFSET           (0x16214)
#define CMIC_REG_00000004_OFFSET                      (0x4)
#define CMIC_REG_0000003C_OFFSET                      (0x3c)
#define CMIC_REG_00000040_OFFSET                      (0x40)
#define CMIC_REG_0000020C_OFFSET                      (0x20c)
#define CMIC_REG_00000210_OFFSET                      (0x210)
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_OFFSET         (0x16194)
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLE_OFFSET  (0x16198)
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_OFFSET         (0x1618c)
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLE_OFFSET  (0x16190)
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TX_OFFSET         (0x161f4)
#define CMIC_RPE_AXI_AR_COUNT_TX_OFFSET               (0x161f0)
#define CMIC_RPE_AXI_STAT_OFFSET                      (0x16274)
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROL_OFFSET    (0x1626c)
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUS_OFFSET     (0x16268)
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIES_OFFSET (0x16260)
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIES_OFFSET (0x16264)
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROL_OFFSET     (0x16270)
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMIT_OFFSET (0x1625c)
#define CMIC_RPE_INTR_PKT_PACING_DELAY_OFFSET         (0x16178)
#define CMIC_RPE_IRQ_STAT_OFFSET                      (0x16184)
#define CMIC_RPE_IRQ_STAT_CLR_OFFSET                  (0x16188)
#define CMIC_RPE_PIO_MEMDMA_COS_0_OFFSET              (0x1612c)
#define CMIC_RPE_PIO_MEMDMA_COS_1_OFFSET              (0x16130)
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROL_OFFSET    (0x16250)
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUS_OFFSET     (0x16258)
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROL_OFFSET     (0x16254)
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIG_OFFSET (0x1623c)
#define CMIC_RPE_PKTDMA_COS_0_OFFSET                  (0x1611c)
#define CMIC_RPE_PKTDMA_COS_1_OFFSET                  (0x16120)
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIG_OFFSET (0x16238)
#define CMIC_RPE_PKT_COS_QUEUES_HI_OFFSET             (0x1617c)
#define CMIC_RPE_PKT_COS_QUEUES_LO_OFFSET             (0x16180)
#define CMIC_RPE_PKT_COUNT_FROMCPU_OFFSET             (0x161a8)
#define CMIC_RPE_PKT_COUNT_FROMCPU_MH_OFFSET          (0x161a4)
#define CMIC_RPE_PKT_COUNT_INTR_OFFSET                (0x161d4)
#define CMIC_RPE_PKT_COUNT_MEMDMA_OFFSET              (0x161d0)
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLY_OFFSET        (0x161cc)
#define CMIC_RPE_PKT_COUNT_PIO_OFFSET                 (0x161c0)
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROP_OFFSET     (0x161dc)
#define CMIC_RPE_PKT_COUNT_PIO_REPLY_OFFSET           (0x161bc)
#define CMIC_RPE_PKT_COUNT_RXPKT_OFFSET               (0x161e0)
#define CMIC_RPE_PKT_COUNT_RXPKT_ERR_OFFSET           (0x161e4)
#define CMIC_RPE_PKT_COUNT_SBUSDMA_OFFSET             (0x161c8)
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLY_OFFSET       (0x161c4)
#define CMIC_RPE_PKT_COUNT_SCHAN_OFFSET               (0x1619c)
#define CMIC_RPE_PKT_COUNT_SCHAN_REP_OFFSET           (0x161a0)
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROP_OFFSET  (0x161d8)
#define CMIC_RPE_PKT_COUNT_TOCPUD_OFFSET              (0x161b0)
#define CMIC_RPE_PKT_COUNT_TOCPUDM_OFFSET             (0x161ac)
#define CMIC_RPE_PKT_COUNT_TOCPUE_OFFSET              (0x161b8)
#define CMIC_RPE_PKT_COUNT_TOCPUEM_OFFSET             (0x161b4)
#define CMIC_RPE_PKT_COUNT_TXPKT_OFFSET               (0x161e8)
#define CMIC_RPE_PKT_COUNT_TXPKT_ERR_OFFSET           (0x161ec)
#define CMIC_RPE_PKT_CTRL_OFFSET                      (0x16100)
#define CMIC_RPE_PKT_ETHER_SIG_OFFSET                 (0x16118)
#define CMIC_RPE_PKT_LMAC0_HI_OFFSET                  (0x16104)
#define CMIC_RPE_PKT_LMAC0_LO_OFFSET                  (0x16108)
#define CMIC_RPE_PKT_LMAC1_HI_OFFSET                  (0x1610c)
#define CMIC_RPE_PKT_LMAC1_LO_OFFSET                  (0x16110)
#define CMIC_RPE_PKT_PORTS_0_OFFSET                   (0x16140)
#define CMIC_RPE_PKT_PORTS_1_OFFSET                   (0x16144)
#define CMIC_RPE_PKT_PORTS_2_OFFSET                   (0x16148)
#define CMIC_RPE_PKT_PORTS_3_OFFSET                   (0x1614c)
#define CMIC_RPE_PKT_PORTS_4_OFFSET                   (0x16150)
#define CMIC_RPE_PKT_PORTS_5_OFFSET                   (0x16154)
#define CMIC_RPE_PKT_PORTS_6_OFFSET                   (0x16158)
#define CMIC_RPE_PKT_PORTS_7_OFFSET                   (0x1615c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0_OFFSET     (0x16000)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1_OFFSET     (0x16004)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10_OFFSET    (0x16028)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11_OFFSET    (0x1602c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12_OFFSET    (0x16030)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13_OFFSET    (0x16034)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14_OFFSET    (0x16038)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15_OFFSET    (0x1603c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16_OFFSET    (0x16040)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17_OFFSET    (0x16044)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18_OFFSET    (0x16048)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19_OFFSET    (0x1604c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2_OFFSET     (0x16008)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20_OFFSET    (0x16050)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21_OFFSET    (0x16054)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22_OFFSET    (0x16058)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23_OFFSET    (0x1605c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24_OFFSET    (0x16060)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25_OFFSET    (0x16064)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26_OFFSET    (0x16068)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27_OFFSET    (0x1606c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28_OFFSET    (0x16070)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29_OFFSET    (0x16074)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3_OFFSET     (0x1600c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30_OFFSET    (0x16078)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31_OFFSET    (0x1607c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32_OFFSET    (0x16080)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33_OFFSET    (0x16084)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34_OFFSET    (0x16088)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35_OFFSET    (0x1608c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36_OFFSET    (0x16090)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37_OFFSET    (0x16094)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38_OFFSET    (0x16098)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39_OFFSET    (0x1609c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4_OFFSET     (0x16010)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40_OFFSET    (0x160a0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41_OFFSET    (0x160a4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42_OFFSET    (0x160a8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43_OFFSET    (0x160ac)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44_OFFSET    (0x160b0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45_OFFSET    (0x160b4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46_OFFSET    (0x160b8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47_OFFSET    (0x160bc)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48_OFFSET    (0x160c0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49_OFFSET    (0x160c4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5_OFFSET     (0x16014)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50_OFFSET    (0x160c8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51_OFFSET    (0x160cc)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52_OFFSET    (0x160d0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53_OFFSET    (0x160d4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54_OFFSET    (0x160d8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55_OFFSET    (0x160dc)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56_OFFSET    (0x160e0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57_OFFSET    (0x160e4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58_OFFSET    (0x160e8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59_OFFSET    (0x160ec)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6_OFFSET     (0x16018)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60_OFFSET    (0x160f0)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61_OFFSET    (0x160f4)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62_OFFSET    (0x160f8)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63_OFFSET    (0x160fc)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7_OFFSET     (0x1601c)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8_OFFSET     (0x16020)
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9_OFFSET     (0x16024)
#define CMIC_RPE_PKT_REASON_0_TYPE_OFFSET             (0x16500)
#define CMIC_RPE_PKT_REASON_0_TYPE0_OFFSET            (0x16500)
#define CMIC_RPE_PKT_REASON_0_TYPE1_OFFSET            (0x16504)
#define CMIC_RPE_PKT_REASON_0_TYPE10_OFFSET           (0x16528)
#define CMIC_RPE_PKT_REASON_0_TYPE11_OFFSET           (0x1652c)
#define CMIC_RPE_PKT_REASON_0_TYPE12_OFFSET           (0x16530)
#define CMIC_RPE_PKT_REASON_0_TYPE13_OFFSET           (0x16534)
#define CMIC_RPE_PKT_REASON_0_TYPE14_OFFSET           (0x16538)
#define CMIC_RPE_PKT_REASON_0_TYPE15_OFFSET           (0x1653c)
#define CMIC_RPE_PKT_REASON_0_TYPE2_OFFSET            (0x16508)
#define CMIC_RPE_PKT_REASON_0_TYPE3_OFFSET            (0x1650c)
#define CMIC_RPE_PKT_REASON_0_TYPE4_OFFSET            (0x16510)
#define CMIC_RPE_PKT_REASON_0_TYPE5_OFFSET            (0x16514)
#define CMIC_RPE_PKT_REASON_0_TYPE6_OFFSET            (0x16518)
#define CMIC_RPE_PKT_REASON_0_TYPE7_OFFSET            (0x1651c)
#define CMIC_RPE_PKT_REASON_0_TYPE8_OFFSET            (0x16520)
#define CMIC_RPE_PKT_REASON_0_TYPE9_OFFSET            (0x16524)
#define CMIC_RPE_PKT_REASON_1_TYPE_OFFSET             (0x16540)
#define CMIC_RPE_PKT_REASON_1_TYPE0_OFFSET            (0x16540)
#define CMIC_RPE_PKT_REASON_1_TYPE1_OFFSET            (0x16544)
#define CMIC_RPE_PKT_REASON_1_TYPE10_OFFSET           (0x16568)
#define CMIC_RPE_PKT_REASON_1_TYPE11_OFFSET           (0x1656c)
#define CMIC_RPE_PKT_REASON_1_TYPE12_OFFSET           (0x16570)
#define CMIC_RPE_PKT_REASON_1_TYPE13_OFFSET           (0x16574)
#define CMIC_RPE_PKT_REASON_1_TYPE14_OFFSET           (0x16578)
#define CMIC_RPE_PKT_REASON_1_TYPE15_OFFSET           (0x1657c)
#define CMIC_RPE_PKT_REASON_1_TYPE2_OFFSET            (0x16548)
#define CMIC_RPE_PKT_REASON_1_TYPE3_OFFSET            (0x1654c)
#define CMIC_RPE_PKT_REASON_1_TYPE4_OFFSET            (0x16550)
#define CMIC_RPE_PKT_REASON_1_TYPE5_OFFSET            (0x16554)
#define CMIC_RPE_PKT_REASON_1_TYPE6_OFFSET            (0x16558)
#define CMIC_RPE_PKT_REASON_1_TYPE7_OFFSET            (0x1655c)
#define CMIC_RPE_PKT_REASON_1_TYPE8_OFFSET            (0x16560)
#define CMIC_RPE_PKT_REASON_1_TYPE9_OFFSET            (0x16564)
#define CMIC_RPE_PKT_REASON_2_TYPE_OFFSET             (0x16680)
#define CMIC_RPE_PKT_REASON_2_TYPE0_OFFSET            (0x16680)
#define CMIC_RPE_PKT_REASON_2_TYPE1_OFFSET            (0x16684)
#define CMIC_RPE_PKT_REASON_2_TYPE10_OFFSET           (0x166a8)
#define CMIC_RPE_PKT_REASON_2_TYPE11_OFFSET           (0x166ac)
#define CMIC_RPE_PKT_REASON_2_TYPE12_OFFSET           (0x166b0)
#define CMIC_RPE_PKT_REASON_2_TYPE13_OFFSET           (0x166b4)
#define CMIC_RPE_PKT_REASON_2_TYPE14_OFFSET           (0x166b8)
#define CMIC_RPE_PKT_REASON_2_TYPE15_OFFSET           (0x166bc)
#define CMIC_RPE_PKT_REASON_2_TYPE2_OFFSET            (0x16688)
#define CMIC_RPE_PKT_REASON_2_TYPE3_OFFSET            (0x1668c)
#define CMIC_RPE_PKT_REASON_2_TYPE4_OFFSET            (0x16690)
#define CMIC_RPE_PKT_REASON_2_TYPE5_OFFSET            (0x16694)
#define CMIC_RPE_PKT_REASON_2_TYPE6_OFFSET            (0x16698)
#define CMIC_RPE_PKT_REASON_2_TYPE7_OFFSET            (0x1669c)
#define CMIC_RPE_PKT_REASON_2_TYPE8_OFFSET            (0x166a0)
#define CMIC_RPE_PKT_REASON_2_TYPE9_OFFSET            (0x166a4)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE_OFFSET      (0x16580)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE0_OFFSET     (0x16580)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE1_OFFSET     (0x16584)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE10_OFFSET    (0x165a8)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE11_OFFSET    (0x165ac)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE12_OFFSET    (0x165b0)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE13_OFFSET    (0x165b4)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE14_OFFSET    (0x165b8)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE15_OFFSET    (0x165bc)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE2_OFFSET     (0x16588)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE3_OFFSET     (0x1658c)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE4_OFFSET     (0x16590)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE5_OFFSET     (0x16594)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE6_OFFSET     (0x16598)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE7_OFFSET     (0x1659c)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE8_OFFSET     (0x165a0)
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPE9_OFFSET     (0x165a4)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE_OFFSET      (0x165c0)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE0_OFFSET     (0x165c0)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE1_OFFSET     (0x165c4)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE10_OFFSET    (0x165e8)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE11_OFFSET    (0x165ec)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE12_OFFSET    (0x165f0)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE13_OFFSET    (0x165f4)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE14_OFFSET    (0x165f8)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE15_OFFSET    (0x165fc)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE2_OFFSET     (0x165c8)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE3_OFFSET     (0x165cc)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE4_OFFSET     (0x165d0)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE5_OFFSET     (0x165d4)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE6_OFFSET     (0x165d8)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE7_OFFSET     (0x165dc)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE8_OFFSET     (0x165e0)
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPE9_OFFSET     (0x165e4)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE_OFFSET      (0x166c0)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE0_OFFSET     (0x166c0)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE1_OFFSET     (0x166c4)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE10_OFFSET    (0x166e8)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE11_OFFSET    (0x166ec)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE12_OFFSET    (0x166f0)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE13_OFFSET    (0x166f4)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE14_OFFSET    (0x166f8)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE15_OFFSET    (0x166fc)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE2_OFFSET     (0x166c8)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE3_OFFSET     (0x166cc)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE4_OFFSET     (0x166d0)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE5_OFFSET     (0x166d4)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE6_OFFSET     (0x166d8)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE7_OFFSET     (0x166dc)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE8_OFFSET     (0x166e0)
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPE9_OFFSET     (0x166e4)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE_OFFSET        (0x16600)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE0_OFFSET       (0x16600)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE1_OFFSET       (0x16604)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE10_OFFSET      (0x16628)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE11_OFFSET      (0x1662c)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE12_OFFSET      (0x16630)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE13_OFFSET      (0x16634)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE14_OFFSET      (0x16638)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE15_OFFSET      (0x1663c)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE2_OFFSET       (0x16608)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE3_OFFSET       (0x1660c)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE4_OFFSET       (0x16610)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE5_OFFSET       (0x16614)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE6_OFFSET       (0x16618)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE7_OFFSET       (0x1661c)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE8_OFFSET       (0x16620)
#define CMIC_RPE_PKT_REASON_MINI_0_TYPE9_OFFSET       (0x16624)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE_OFFSET        (0x16640)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE0_OFFSET       (0x16640)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE1_OFFSET       (0x16644)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE10_OFFSET      (0x16668)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE11_OFFSET      (0x1666c)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE12_OFFSET      (0x16670)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE13_OFFSET      (0x16674)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE14_OFFSET      (0x16678)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE15_OFFSET      (0x1667c)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE2_OFFSET       (0x16648)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE3_OFFSET       (0x1664c)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE4_OFFSET       (0x16650)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE5_OFFSET       (0x16654)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE6_OFFSET       (0x16658)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE7_OFFSET       (0x1665c)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE8_OFFSET       (0x16660)
#define CMIC_RPE_PKT_REASON_MINI_1_TYPE9_OFFSET       (0x16664)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE_OFFSET        (0x16700)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE0_OFFSET       (0x16700)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE1_OFFSET       (0x16704)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE10_OFFSET      (0x16728)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE11_OFFSET      (0x1672c)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE12_OFFSET      (0x16730)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE13_OFFSET      (0x16734)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE14_OFFSET      (0x16738)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE15_OFFSET      (0x1673c)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE2_OFFSET       (0x16708)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE3_OFFSET       (0x1670c)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE4_OFFSET       (0x16710)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE5_OFFSET       (0x16714)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE6_OFFSET       (0x16718)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE7_OFFSET       (0x1671c)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE8_OFFSET       (0x16720)
#define CMIC_RPE_PKT_REASON_MINI_2_TYPE9_OFFSET       (0x16724)
#define CMIC_RPE_PKT_RMAC_OFFSET                      (0x16160)
#define CMIC_RPE_PKT_RMAC_HI_OFFSET                   (0x16164)
#define CMIC_RPE_PKT_RMH0_OFFSET                      (0x16168)
#define CMIC_RPE_PKT_RMH1_OFFSET                      (0x1616c)
#define CMIC_RPE_PKT_RMH2_OFFSET                      (0x16170)
#define CMIC_RPE_PKT_RMH3_OFFSET                      (0x16174)
#define CMIC_RPE_PKT_VLAN_OFFSET                      (0x16114)
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0_OFFSET           (0x16124)
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1_OFFSET           (0x16128)
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROL_OFFSET (0x16244)
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUS_OFFSET  (0x1624c)
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROL_OFFSET  (0x16248)
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIG_OFFSET (0x16240)
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0_OFFSET (0x16134)
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1_OFFSET (0x16138)
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOC_OFFSET (0x16488)
#define CMIC_RPE_SHARED_RXBUF_CONFIG_OFFSET           (0x1648c)
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x16480)
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x16484)
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROL_OFFSET      (0x16490)
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_OFFSET       (0x16498)
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLR_OFFSET   (0x1649c)
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIG_OFFSET (0x1613c)
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROL_OFFSET       (0x16494)
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIES_OFFSET (0x16428)
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIES_OFFSET (0x16424)
#define CMIC_RPE_SHARED_TXBUF_DEBUG_OFFSET            (0x16420)
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROL_OFFSET      (0x16434)
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_OFFSET       (0x1642c)
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLR_OFFSET   (0x16430)
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITS_OFFSET   (0x16400)
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITS_OFFSET   (0x16404)
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIG_OFFSET (0x16408)
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRL_OFFSET  (0x1640c)
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNT_OFFSET   (0x1641c)
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNT_OFFSET   (0x16418)
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNT_OFFSET   (0x16414)
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNT_OFFSET   (0x16410)
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROL_OFFSET       (0x16438)
#define CMIC_SEMAPHORE_1_OFFSET                       (0x3230000)
#define CMIC_SEMAPHORE_10_OFFSET                      (0x3230048)
#define CMIC_SEMAPHORE_10_SHADOW_OFFSET               (0x323004c)
#define CMIC_SEMAPHORE_11_OFFSET                      (0x3230050)
#define CMIC_SEMAPHORE_11_SHADOW_OFFSET               (0x3230054)
#define CMIC_SEMAPHORE_12_OFFSET                      (0x3230058)
#define CMIC_SEMAPHORE_12_SHADOW_OFFSET               (0x323005c)
#define CMIC_SEMAPHORE_13_OFFSET                      (0x3230060)
#define CMIC_SEMAPHORE_13_SHADOW_OFFSET               (0x3230064)
#define CMIC_SEMAPHORE_14_OFFSET                      (0x3230068)
#define CMIC_SEMAPHORE_14_SHADOW_OFFSET               (0x323006c)
#define CMIC_SEMAPHORE_15_OFFSET                      (0x3230070)
#define CMIC_SEMAPHORE_15_SHADOW_OFFSET               (0x3230074)
#define CMIC_SEMAPHORE_16_OFFSET                      (0x3230078)
#define CMIC_SEMAPHORE_16_SHADOW_OFFSET               (0x323007c)
#define CMIC_SEMAPHORE_17_OFFSET                      (0x3230080)
#define CMIC_SEMAPHORE_17_SHADOW_OFFSET               (0x3230084)
#define CMIC_SEMAPHORE_18_OFFSET                      (0x3230088)
#define CMIC_SEMAPHORE_18_SHADOW_OFFSET               (0x323008c)
#define CMIC_SEMAPHORE_19_OFFSET                      (0x3230090)
#define CMIC_SEMAPHORE_19_SHADOW_OFFSET               (0x3230094)
#define CMIC_SEMAPHORE_1_SHADOW_OFFSET                (0x3230004)
#define CMIC_SEMAPHORE_2_OFFSET                       (0x3230008)
#define CMIC_SEMAPHORE_20_OFFSET                      (0x3230098)
#define CMIC_SEMAPHORE_20_SHADOW_OFFSET               (0x323009c)
#define CMIC_SEMAPHORE_21_OFFSET                      (0x32300a0)
#define CMIC_SEMAPHORE_21_SHADOW_OFFSET               (0x32300a4)
#define CMIC_SEMAPHORE_22_OFFSET                      (0x32300a8)
#define CMIC_SEMAPHORE_22_SHADOW_OFFSET               (0x32300ac)
#define CMIC_SEMAPHORE_23_OFFSET                      (0x32300b0)
#define CMIC_SEMAPHORE_23_SHADOW_OFFSET               (0x32300b4)
#define CMIC_SEMAPHORE_24_OFFSET                      (0x32300b8)
#define CMIC_SEMAPHORE_24_SHADOW_OFFSET               (0x32300bc)
#define CMIC_SEMAPHORE_25_OFFSET                      (0x32300c0)
#define CMIC_SEMAPHORE_25_SHADOW_OFFSET               (0x32300c4)
#define CMIC_SEMAPHORE_26_OFFSET                      (0x32300c8)
#define CMIC_SEMAPHORE_26_SHADOW_OFFSET               (0x32300cc)
#define CMIC_SEMAPHORE_27_OFFSET                      (0x32300d0)
#define CMIC_SEMAPHORE_27_SHADOW_OFFSET               (0x32300d4)
#define CMIC_SEMAPHORE_28_OFFSET                      (0x32300d8)
#define CMIC_SEMAPHORE_28_SHADOW_OFFSET               (0x32300dc)
#define CMIC_SEMAPHORE_29_OFFSET                      (0x32300e0)
#define CMIC_SEMAPHORE_29_SHADOW_OFFSET               (0x32300e4)
#define CMIC_SEMAPHORE_2_SHADOW_OFFSET                (0x323000c)
#define CMIC_SEMAPHORE_3_OFFSET                       (0x3230010)
#define CMIC_SEMAPHORE_30_OFFSET                      (0x32300e8)
#define CMIC_SEMAPHORE_30_SHADOW_OFFSET               (0x32300ec)
#define CMIC_SEMAPHORE_31_OFFSET                      (0x32300f0)
#define CMIC_SEMAPHORE_31_SHADOW_OFFSET               (0x32300f4)
#define CMIC_SEMAPHORE_32_OFFSET                      (0x32300f8)
#define CMIC_SEMAPHORE_32_SHADOW_OFFSET               (0x32300fc)
#define CMIC_SEMAPHORE_3_SHADOW_OFFSET                (0x3230014)
#define CMIC_SEMAPHORE_4_OFFSET                       (0x3230018)
#define CMIC_SEMAPHORE_4_SHADOW_OFFSET                (0x323001c)
#define CMIC_SEMAPHORE_5_OFFSET                       (0x3230020)
#define CMIC_SEMAPHORE_5_SHADOW_OFFSET                (0x3230024)
#define CMIC_SEMAPHORE_6_OFFSET                       (0x3230028)
#define CMIC_SEMAPHORE_6_SHADOW_OFFSET                (0x323002c)
#define CMIC_SEMAPHORE_7_OFFSET                       (0x3230030)
#define CMIC_SEMAPHORE_7_SHADOW_OFFSET                (0x3230034)
#define CMIC_SEMAPHORE_8_OFFSET                       (0x3230038)
#define CMIC_SEMAPHORE_8_SHADOW_OFFSET                (0x323003c)
#define CMIC_SEMAPHORE_9_OFFSET                       (0x3230040)
#define CMIC_SEMAPHORE_9_SHADOW_OFFSET                (0x3230044)
#define CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL_OFFSET (0x3235100)
#define CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL_OFFSET (0x3235104)
#define CMIC_TIMESYNC_CAPTURE_STATUS_1_OFFSET         (0x323510c)
#define CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1_OFFSET     (0x3235110)
#define CMIC_TIMESYNC_COUNTER_CONFIG_SELECT_OFFSET    (0x3235000)
#define CMIC_TIMESYNC_DEBUG_CTRL_OFFSET               (0x323512c)
#define CMIC_TIMESYNC_FIFO_ECC_CONFIG_OFFSET          (0x3235124)
#define CMIC_TIMESYNC_FIFO_ECC_STATUS_OFFSET          (0x3235128)
#define CMIC_TIMESYNC_FIFO_STATUS_OFFSET              (0x323503c)
#define CMIC_TIMESYNC_GPIO_0_CTRL_OFFSET              (0x3235040)
#define CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL_OFFSET   (0x323504c)
#define CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR_OFFSET     (0x3235058)
#define CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE_OFFSET     (0x3235044)
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER_OFFSET (0x3235050)
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER_OFFSET (0x3235054)
#define CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL_OFFSET     (0x3235048)
#define CMIC_TIMESYNC_GPIO_1_CTRL_OFFSET              (0x323505c)
#define CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL_OFFSET   (0x3235068)
#define CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR_OFFSET     (0x3235074)
#define CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE_OFFSET     (0x3235060)
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER_OFFSET (0x323506c)
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER_OFFSET (0x3235070)
#define CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL_OFFSET     (0x3235064)
#define CMIC_TIMESYNC_GPIO_2_CTRL_OFFSET              (0x3235078)
#define CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL_OFFSET   (0x3235084)
#define CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR_OFFSET     (0x3235090)
#define CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE_OFFSET     (0x323507c)
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER_OFFSET (0x3235088)
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER_OFFSET (0x323508c)
#define CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL_OFFSET     (0x3235080)
#define CMIC_TIMESYNC_GPIO_3_CTRL_OFFSET              (0x3235094)
#define CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL_OFFSET   (0x32350a0)
#define CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR_OFFSET     (0x32350ac)
#define CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE_OFFSET     (0x3235098)
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER_OFFSET (0x32350a4)
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER_OFFSET (0x32350a8)
#define CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL_OFFSET     (0x323509c)
#define CMIC_TIMESYNC_GPIO_4_CTRL_OFFSET              (0x32350b0)
#define CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL_OFFSET   (0x32350bc)
#define CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR_OFFSET     (0x32350c8)
#define CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE_OFFSET     (0x32350b4)
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER_OFFSET (0x32350c0)
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER_OFFSET (0x32350c4)
#define CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL_OFFSET     (0x32350b8)
#define CMIC_TIMESYNC_GPIO_5_CTRL_OFFSET              (0x32350cc)
#define CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL_OFFSET   (0x32350d8)
#define CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR_OFFSET     (0x32350e4)
#define CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE_OFFSET     (0x32350d0)
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER_OFFSET (0x32350dc)
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER_OFFSET (0x32350e0)
#define CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL_OFFSET     (0x32350d4)
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER_OFFSET (0x323502c)
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER_OFFSET (0x3235030)
#define CMIC_TIMESYNC_INTERRUPT_CLR_OFFSET            (0x323511c)
#define CMIC_TIMESYNC_INTERRUPT_ENABLE_OFFSET         (0x3235114)
#define CMIC_TIMESYNC_INTERRUPT_STATUS_OFFSET         (0x3235118)
#define CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL_OFFSET    (0x32350e8)
#define CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL_OFFSET    (0x32350ec)
#define CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL_OFFSET    (0x32350f0)
#define CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL_OFFSET    (0x32350f4)
#define CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL_OFFSET    (0x32350f8)
#define CMIC_TIMESYNC_TIME_CAPTURE_CONTROL_OFFSET     (0x3235108)
#define CMIC_TIMESYNC_TIME_CAPTURE_MODE_OFFSET        (0x3235024)
#define CMIC_TIMESYNC_TM_OFFSET                       (0x3235120)
#define CMIC_TIMESYNC_TS0_COUNTER_ENABLE_OFFSET       (0x3235004)
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC_OFFSET       (0x3235008)
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER_OFFSET      (0x323500c)
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER_OFFSET      (0x3235010)
#define CMIC_TIMESYNC_TS1_COUNTER_ENABLE_OFFSET       (0x3235014)
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC_OFFSET       (0x3235018)
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER_OFFSET      (0x323501c)
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER_OFFSET      (0x3235020)
#define CMIC_TOP_CONFIG_OFFSET                        (0x8)
#define CMIC_TOP_EPINTF_BUF_DEPTH_OFFSET              (0x74)
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITS_OFFSET  (0x70)
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITS_OFFSET    (0x6c)
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZE_OFFSET         (0x4)
#define CMIC_TOP_IPINTF_BUF_DEPTH_OFFSET              (0x64)
#define CMIC_TOP_IPINTF_INTERFACE_CREDITS_OFFSET      (0x68)
#define CMIC_TOP_IPINTF_WRR_ARB_CTRL_OFFSET           (0x60)
#define CMIC_TOP_PKT_COUNT_RXPKT_OFFSET               (0x78)
#define CMIC_TOP_PKT_COUNT_RXPKT_DROP_OFFSET          (0x80)
#define CMIC_TOP_PKT_COUNT_RXPKT_ERR_OFFSET           (0x7c)
#define CMIC_TOP_PKT_COUNT_TXPKT_OFFSET               (0x84)
#define CMIC_TOP_PKT_COUNT_TXPKT_ERR_OFFSET           (0x88)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_OFFSET    (0x54)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1_OFFSET  (0x58)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHAN_OFFSET  (0x5c)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_OFFSET    (0x4c)
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_OFFSET      (0x50)
#define CMIC_TOP_SBUS_RING_MAP_0_7_OFFSET             (0xc)
#define CMIC_TOP_SBUS_RING_MAP_104_111_OFFSET         (0x40)
#define CMIC_TOP_SBUS_RING_MAP_112_119_OFFSET         (0x44)
#define CMIC_TOP_SBUS_RING_MAP_120_127_OFFSET         (0x48)
#define CMIC_TOP_SBUS_RING_MAP_16_23_OFFSET           (0x14)
#define CMIC_TOP_SBUS_RING_MAP_24_31_OFFSET           (0x18)
#define CMIC_TOP_SBUS_RING_MAP_32_39_OFFSET           (0x1c)
#define CMIC_TOP_SBUS_RING_MAP_40_47_OFFSET           (0x20)
#define CMIC_TOP_SBUS_RING_MAP_48_55_OFFSET           (0x24)
#define CMIC_TOP_SBUS_RING_MAP_56_63_OFFSET           (0x28)
#define CMIC_TOP_SBUS_RING_MAP_64_71_OFFSET           (0x2c)
#define CMIC_TOP_SBUS_RING_MAP_72_79_OFFSET           (0x30)
#define CMIC_TOP_SBUS_RING_MAP_80_87_OFFSET           (0x34)
#define CMIC_TOP_SBUS_RING_MAP_88_95_OFFSET           (0x38)
#define CMIC_TOP_SBUS_RING_MAP_8_15_OFFSET            (0x10)
#define CMIC_TOP_SBUS_RING_MAP_96_103_OFFSET          (0x3c)
#define CMIC_TOP_SBUS_TIMEOUT_OFFSET                  (0x0)
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITS_OFFSET      (0x8c)
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITS_OFFSET      (0x90)
#define CRU_CONTROL_OFFSET                            (0x1802e000)
#define CRU_DEBUG_OFFSET                              (0x1802e004)
#define DMAC_M0_IDM_IDM_INTERRUPT_STATUS_OFFSET       (0x18110a00)
#define DMAC_M0_IDM_IDM_RESET_STATUS_OFFSET           (0x18110804)
#define DMAC_M0_IDM_IO_CONTROL_DIRECT_OFFSET          (0x18110408)
#define DMAC_M0_IDM_IO_STATUS_OFFSET                  (0x18110500)
#define DMAC_M0_IDM_RESET_CONTROL_OFFSET              (0x18110800)
#define DMAC_PL330_CC_0_OFFSET                        (0x18020408)
#define DMAC_PL330_CC_1_OFFSET                        (0x18020428)
#define DMAC_PL330_CC_2_OFFSET                        (0x18020448)
#define DMAC_PL330_CC_3_OFFSET                        (0x18020468)
#define DMAC_PL330_CC_4_OFFSET                        (0x18020488)
#define DMAC_PL330_CC_5_OFFSET                        (0x180204a8)
#define DMAC_PL330_CC_6_OFFSET                        (0x180204c8)
#define DMAC_PL330_CC_7_OFFSET                        (0x180204e8)
#define DMAC_PL330_CPC0_OFFSET                        (0x18020104)
#define DMAC_PL330_CPC1_OFFSET                        (0x1802010c)
#define DMAC_PL330_CPC2_OFFSET                        (0x18020114)
#define DMAC_PL330_CPC3_OFFSET                        (0x1802011c)
#define DMAC_PL330_CPC4_OFFSET                        (0x18020124)
#define DMAC_PL330_CPC5_OFFSET                        (0x1802012c)
#define DMAC_PL330_CPC6_OFFSET                        (0x18020134)
#define DMAC_PL330_CPC7_OFFSET                        (0x1802013c)
#define DMAC_PL330_CR0_OFFSET                         (0x18020e00)
#define DMAC_PL330_CR1_OFFSET                         (0x18020e04)
#define DMAC_PL330_CR2_OFFSET                         (0x18020e08)
#define DMAC_PL330_CR3_OFFSET                         (0x18020e0c)
#define DMAC_PL330_CR4_OFFSET                         (0x18020e10)
#define DMAC_PL330_CRDN_OFFSET                        (0x18020e14)
#define DMAC_PL330_CS0_OFFSET                         (0x18020100)
#define DMAC_PL330_CS1_OFFSET                         (0x18020108)
#define DMAC_PL330_CS2_OFFSET                         (0x18020110)
#define DMAC_PL330_CS3_OFFSET                         (0x18020118)
#define DMAC_PL330_CS4_OFFSET                         (0x18020120)
#define DMAC_PL330_CS5_OFFSET                         (0x18020128)
#define DMAC_PL330_CS6_OFFSET                         (0x18020130)
#define DMAC_PL330_CS7_OFFSET                         (0x18020138)
#define DMAC_PL330_DA_0_OFFSET                        (0x18020404)
#define DMAC_PL330_DA_1_OFFSET                        (0x18020424)
#define DMAC_PL330_DA_2_OFFSET                        (0x18020444)
#define DMAC_PL330_DA_3_OFFSET                        (0x18020464)
#define DMAC_PL330_DA_4_OFFSET                        (0x18020484)
#define DMAC_PL330_DA_5_OFFSET                        (0x180204a4)
#define DMAC_PL330_DA_6_OFFSET                        (0x180204c4)
#define DMAC_PL330_DA_7_OFFSET                        (0x180204e4)
#define DMAC_PL330_DBGCMD_OFFSET                      (0x18020d04)
#define DMAC_PL330_DBGINST0_OFFSET                    (0x18020d08)
#define DMAC_PL330_DBGINST1_OFFSET                    (0x18020d0c)
#define DMAC_PL330_DBGSTATUS_OFFSET                   (0x18020d00)
#define DMAC_PL330_DPC_OFFSET                         (0x18020004)
#define DMAC_PL330_DS_OFFSET                          (0x18020000)
#define DMAC_PL330_FSC_OFFSET                         (0x18020034)
#define DMAC_PL330_FSM_OFFSET                         (0x18020030)
#define DMAC_PL330_FTC0_OFFSET                        (0x18020040)
#define DMAC_PL330_FTC1_OFFSET                        (0x18020044)
#define DMAC_PL330_FTC2_OFFSET                        (0x18020048)
#define DMAC_PL330_FTC3_OFFSET                        (0x1802004c)
#define DMAC_PL330_FTC4_OFFSET                        (0x18020050)
#define DMAC_PL330_FTC5_OFFSET                        (0x18020054)
#define DMAC_PL330_FTC6_OFFSET                        (0x18020058)
#define DMAC_PL330_FTC7_OFFSET                        (0x1802005c)
#define DMAC_PL330_FTM_OFFSET                         (0x18020038)
#define DMAC_PL330_INTCLR_OFFSET                      (0x1802002c)
#define DMAC_PL330_INTEN_OFFSET                       (0x18020020)
#define DMAC_PL330_INTSTATUS_OFFSET                   (0x18020028)
#define DMAC_PL330_INT_EVENT_RIS_OFFSET               (0x18020024)
#define DMAC_PL330_LC0_0_OFFSET                       (0x1802040c)
#define DMAC_PL330_LC0_1_OFFSET                       (0x1802042c)
#define DMAC_PL330_LC0_2_OFFSET                       (0x1802044c)
#define DMAC_PL330_LC0_3_OFFSET                       (0x1802046c)
#define DMAC_PL330_LC0_4_OFFSET                       (0x1802048c)
#define DMAC_PL330_LC0_5_OFFSET                       (0x180204ac)
#define DMAC_PL330_LC0_6_OFFSET                       (0x180204cc)
#define DMAC_PL330_LC0_7_OFFSET                       (0x180204ec)
#define DMAC_PL330_LC1_0_OFFSET                       (0x18020410)
#define DMAC_PL330_LC1_1_OFFSET                       (0x18020430)
#define DMAC_PL330_LC1_2_OFFSET                       (0x18020450)
#define DMAC_PL330_LC1_3_OFFSET                       (0x18020470)
#define DMAC_PL330_LC1_4_OFFSET                       (0x18020490)
#define DMAC_PL330_LC1_5_OFFSET                       (0x180204b0)
#define DMAC_PL330_LC1_6_OFFSET                       (0x180204d0)
#define DMAC_PL330_LC1_7_OFFSET                       (0x180204f0)
#define DMAC_PL330_SA_0_OFFSET                        (0x18020400)
#define DMAC_PL330_SA_1_OFFSET                        (0x18020420)
#define DMAC_PL330_SA_2_OFFSET                        (0x18020440)
#define DMAC_PL330_SA_3_OFFSET                        (0x18020460)
#define DMAC_PL330_SA_4_OFFSET                        (0x18020480)
#define DMAC_PL330_SA_5_OFFSET                        (0x180204a0)
#define DMAC_PL330_SA_6_OFFSET                        (0x180204c0)
#define DMAC_PL330_SA_7_OFFSET                        (0x180204e0)
#define DMAC_PL330_WD_OFFSET                          (0x18020e80)
#define DMU_CRU_IHOST_PWR_CONTROL_OFFSET              (0x204)
#define DMU_CRU_IHOST_PWR_CONTROL_STATUS_OFFSET       (0x208)
#define DMU_CRU_RESET_OFFSET                          (0x200)
#define DMU_PCU_CHIP_PLL_LOCK_CONTROL_OFFSET          (0x10)
#define DMU_PCU_CHIP_PLL_LOCK_STATUS_OFFSET           (0xc)
#define DMU_PCU_CRU_RESET_REASON_OFFSET               (0x14)
#define DMU_PCU_IPROC_CONTROL_OFFSET                  (0x0)
#define DMU_PCU_IPROC_RESET_REASON_OFFSET             (0x18)
#define DMU_PCU_IPROC_STRAPS_CAPTURED_OFFSET          (0x28)
#define DMU_PCU_IPROC_STRAPS_SW_OVERRIDE_OFFSET       (0x2c)
#define DMU_PCU_OTP_CONFIG_0_OFFSET                   (0x48)
#define DMU_PCU_OTP_CONFIG_1_OFFSET                   (0x4c)
#define DMU_PCU_OTP_CONFIG_10_OFFSET                  (0x70)
#define DMU_PCU_OTP_CONFIG_11_OFFSET                  (0x74)
#define DMU_PCU_OTP_CONFIG_12_OFFSET                  (0x78)
#define DMU_PCU_OTP_CONFIG_13_OFFSET                  (0x7c)
#define DMU_PCU_OTP_CONFIG_14_OFFSET                  (0x80)
#define DMU_PCU_OTP_CONFIG_15_OFFSET                  (0x84)
#define DMU_PCU_OTP_CONFIG_16_OFFSET                  (0x88)
#define DMU_PCU_OTP_CONFIG_17_OFFSET                  (0x8c)
#define DMU_PCU_OTP_CONFIG_18_OFFSET                  (0x90)
#define DMU_PCU_OTP_CONFIG_19_OFFSET                  (0x94)
#define DMU_PCU_OTP_CONFIG_2_OFFSET                   (0x50)
#define DMU_PCU_OTP_CONFIG_20_OFFSET                  (0x98)
#define DMU_PCU_OTP_CONFIG_21_OFFSET                  (0x9c)
#define DMU_PCU_OTP_CONFIG_22_OFFSET                  (0xa0)
#define DMU_PCU_OTP_CONFIG_23_OFFSET                  (0xa4)
#define DMU_PCU_OTP_CONFIG_24_OFFSET                  (0xa8)
#define DMU_PCU_OTP_CONFIG_25_OFFSET                  (0xac)
#define DMU_PCU_OTP_CONFIG_26_OFFSET                  (0xb0)
#define DMU_PCU_OTP_CONFIG_27_OFFSET                  (0xb4)
#define DMU_PCU_OTP_CONFIG_28_OFFSET                  (0xb8)
#define DMU_PCU_OTP_CONFIG_29_OFFSET                  (0xbc)
#define DMU_PCU_OTP_CONFIG_3_OFFSET                   (0x54)
#define DMU_PCU_OTP_CONFIG_30_OFFSET                  (0xc0)
#define DMU_PCU_OTP_CONFIG_31_OFFSET                  (0xc4)
#define DMU_PCU_OTP_CONFIG_4_OFFSET                   (0x58)
#define DMU_PCU_OTP_CONFIG_5_OFFSET                   (0x5c)
#define DMU_PCU_OTP_CONFIG_6_OFFSET                   (0x60)
#define DMU_PCU_OTP_CONFIG_7_OFFSET                   (0x64)
#define DMU_PCU_OTP_CONFIG_8_OFFSET                   (0x68)
#define DMU_PCU_OTP_CONFIG_9_OFFSET                   (0x6c)
#define DMU_PCU_OTP_SW_OVERRIDE_0_OFFSET              (0xc8)
#define DMU_PCU_OTP_SW_OVERRIDE_1_OFFSET              (0xcc)
#define DMU_PCU_OTP_SW_OVERRIDE_10_OFFSET             (0xf0)
#define DMU_PCU_OTP_SW_OVERRIDE_11_OFFSET             (0xf4)
#define DMU_PCU_OTP_SW_OVERRIDE_12_OFFSET             (0xf8)
#define DMU_PCU_OTP_SW_OVERRIDE_13_OFFSET             (0xfc)
#define DMU_PCU_OTP_SW_OVERRIDE_14_OFFSET             (0x100)
#define DMU_PCU_OTP_SW_OVERRIDE_15_OFFSET             (0x104)
#define DMU_PCU_OTP_SW_OVERRIDE_16_OFFSET             (0x108)
#define DMU_PCU_OTP_SW_OVERRIDE_17_OFFSET             (0x10c)
#define DMU_PCU_OTP_SW_OVERRIDE_18_OFFSET             (0x110)
#define DMU_PCU_OTP_SW_OVERRIDE_19_OFFSET             (0x114)
#define DMU_PCU_OTP_SW_OVERRIDE_2_OFFSET              (0xd0)
#define DMU_PCU_OTP_SW_OVERRIDE_20_OFFSET             (0x118)
#define DMU_PCU_OTP_SW_OVERRIDE_21_OFFSET             (0x11c)
#define DMU_PCU_OTP_SW_OVERRIDE_22_OFFSET             (0x120)
#define DMU_PCU_OTP_SW_OVERRIDE_23_OFFSET             (0x124)
#define DMU_PCU_OTP_SW_OVERRIDE_24_OFFSET             (0x128)
#define DMU_PCU_OTP_SW_OVERRIDE_25_OFFSET             (0x12c)
#define DMU_PCU_OTP_SW_OVERRIDE_26_OFFSET             (0x130)
#define DMU_PCU_OTP_SW_OVERRIDE_27_OFFSET             (0x134)
#define DMU_PCU_OTP_SW_OVERRIDE_28_OFFSET             (0x138)
#define DMU_PCU_OTP_SW_OVERRIDE_29_OFFSET             (0x13c)
#define DMU_PCU_OTP_SW_OVERRIDE_3_OFFSET              (0xd4)
#define DMU_PCU_OTP_SW_OVERRIDE_30_OFFSET             (0x140)
#define DMU_PCU_OTP_SW_OVERRIDE_31_OFFSET             (0x144)
#define DMU_PCU_OTP_SW_OVERRIDE_4_OFFSET              (0xd8)
#define DMU_PCU_OTP_SW_OVERRIDE_5_OFFSET              (0xdc)
#define DMU_PCU_OTP_SW_OVERRIDE_6_OFFSET              (0xe0)
#define DMU_PCU_OTP_SW_OVERRIDE_7_OFFSET              (0xe4)
#define DMU_PCU_OTP_SW_OVERRIDE_8_OFFSET              (0xe8)
#define DMU_PCU_OTP_SW_OVERRIDE_9_OFFSET              (0xec)
#define DMU_PCU_OTP_SW_OVERRIDE_EN_OFFSET             (0x34)
#define DMU_PCU_PCIE_SLAVE_RESET_MODE_OFFSET          (0x24)
#define DMU_PCU_POR_CONTROL_OFFSET                    (0x44)
#define DMU_PCU_SOFT_RESET_OFFSET                     (0x8)
#define DMU_PCU_SWITCH_RESET_REASON_OFFSET            (0x1c)
#define DMU_PCU_WATCHDOG_RESET_MODE_OFFSET            (0x20)
#define EXT_M0_IDM_IDM_INTERRUPT_STATUS_OFFSET        (0x18111a00)
#define EXT_M0_IDM_IDM_RESET_CONTROL_OFFSET           (0x18111800)
#define EXT_M0_IDM_IDM_RESET_STATUS_OFFSET            (0x18111804)
#define EXT_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET      (0x1811690c)
#define EXT_S0_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET      (0x18116904)
#define EXT_S0_IDM_IDM_ERROR_LOG_CONTROL_OFFSET       (0x18116900)
#define EXT_S0_IDM_IDM_ERROR_LOG_FLAGS_OFFSET         (0x1811691c)
#define EXT_S0_IDM_IDM_ERROR_LOG_ID_OFFSET            (0x18116914)
#define EXT_S0_IDM_IDM_ERROR_LOG_STATUS_OFFSET        (0x18116908)
#define EXT_S0_IDM_IDM_INTERRUPT_STATUS_OFFSET        (0x18116a00)
#define EXT_S0_IDM_IDM_RESET_CONTROL_OFFSET           (0x18116800)
#define EXT_S0_IDM_IDM_RESET_READ_ID_OFFSET           (0x18116808)
#define EXT_S0_IDM_IDM_RESET_STATUS_OFFSET            (0x18116804)
#define EXT_S0_IDM_IDM_RESET_WRITE_ID_OFFSET          (0x1811680c)
#define ICFG_ARMCSSYS_CONFIG_0_OFFSET                 (0x32411e0)
#define ICFG_ARMCSSYS_ECC_INTR_CLR_OFFSET             (0x32411e8)
#define ICFG_ARMCSSYS_ECC_INTR_EN_OFFSET              (0x32411e4)
#define ICFG_ARMCSSYS_ECC_INTR_STATUS_OFFSET          (0x32411ec)
#define ICFG_ARMCSSYS_ECC_LOG_OFFSET                  (0x32411f0)
#define ICFG_CHIP_ID_REG_OFFSET                       (0x3241000)
#define ICFG_CHIP_LP_INTR_ENABLE_REG0_OFFSET          (0x3241730)
#define ICFG_CHIP_LP_INTR_ENABLE_REG1_OFFSET          (0x3241734)
#define ICFG_CHIP_LP_INTR_ENABLE_REG2_OFFSET          (0x3241738)
#define ICFG_CHIP_LP_INTR_ENABLE_REG3_OFFSET          (0x324173c)
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG0_OFFSET      (0x3241740)
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG1_OFFSET      (0x3241744)
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG2_OFFSET      (0x3241748)
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG3_OFFSET      (0x324174c)
#define ICFG_CHIP_LP_INTR_STATUS_REG0_OFFSET          (0x3241750)
#define ICFG_CHIP_LP_INTR_STATUS_REG1_OFFSET          (0x3241754)
#define ICFG_CHIP_LP_INTR_STATUS_REG2_OFFSET          (0x3241758)
#define ICFG_CHIP_LP_INTR_STATUS_REG3_OFFSET          (0x324175c)
#define ICFG_CHIP_REVISION_ID_OFFSET                  (0x3241004)
#define ICFG_CMICX_BASE_ADDRESS_OFFSET                (0x3241010)
#define ICFG_CMIC_RCPU_SW_PROG_INTR_OFFSET            (0x32417a0)
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_OFFSET          (0x3241790)
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_OFFSET          (0x3241794)
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_OFFSET          (0x3241798)
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_OFFSET          (0x324179c)
#define ICFG_DMAC_CONFIG_0_OFFSET                     (0x3241190)
#define ICFG_DMAC_CONFIG_1_OFFSET                     (0x3241194)
#define ICFG_DMAC_ECC_INTR_CLR_OFFSET                 (0x324119c)
#define ICFG_DMAC_ECC_INTR_EN_OFFSET                  (0x3241198)
#define ICFG_DMAC_ECC_INTR_STATUS_OFFSET              (0x32411a0)
#define ICFG_DMAC_ECC_LOG_1_OFFSET                    (0x32411a4)
#define ICFG_DMAC_ECC_LOG_2_OFFSET                    (0x32411a8)
#define ICFG_ECC_ERR_INTR_ENABLE_OFFSET               (0x324176c)
#define ICFG_ECC_ERR_INTR_RAW_STATUS_OFFSET           (0x3241770)
#define ICFG_ECC_ERR_INTR_STATUS_OFFSET               (0x3241774)
#define ICFG_EROM_BASE_ADDRESS_OFFSET                 (0x32410fc)
#define ICFG_GEN_PURPOSE_REG0_OFFSET                  (0x32417d4)
#define ICFG_GEN_PURPOSE_REG1_OFFSET                  (0x32417d8)
#define ICFG_GEN_PURPOSE_REG10_OFFSET                 (0x32417fc)
#define ICFG_GEN_PURPOSE_REG11_OFFSET                 (0x3241800)
#define ICFG_GEN_PURPOSE_REG12_OFFSET                 (0x3241804)
#define ICFG_GEN_PURPOSE_REG13_OFFSET                 (0x3241808)
#define ICFG_GEN_PURPOSE_REG14_OFFSET                 (0x324180c)
#define ICFG_GEN_PURPOSE_REG15_OFFSET                 (0x3241810)
#define ICFG_GEN_PURPOSE_REG2_OFFSET                  (0x32417dc)
#define ICFG_GEN_PURPOSE_REG3_OFFSET                  (0x32417e0)
#define ICFG_GEN_PURPOSE_REG4_OFFSET                  (0x32417e4)
#define ICFG_GEN_PURPOSE_REG5_OFFSET                  (0x32417e8)
#define ICFG_GEN_PURPOSE_REG6_OFFSET                  (0x32417ec)
#define ICFG_GEN_PURPOSE_REG7_OFFSET                  (0x32417f0)
#define ICFG_GEN_PURPOSE_REG8_OFFSET                  (0x32417f4)
#define ICFG_GEN_PURPOSE_REG9_OFFSET                  (0x32417f8)
#define ICFG_IDM_INTR_ENABLE_OFFSET                   (0x3241760)
#define ICFG_IDM_INTR_RAW_STATUS_OFFSET               (0x3241764)
#define ICFG_IDM_INTR_STATUS_OFFSET                   (0x3241768)
#define ICFG_INTR_COUNTER_CTRL_OFFSET                 (0x3241814)
#define ICFG_INTR_COUNTER_LSB_OFFSET                  (0x3241818)
#define ICFG_INTR_COUNTER_MSB_OFFSET                  (0x324181c)
#define ICFG_IPROCGENRES_SW_RST_OFFSET                (0x32417d0)
#define ICFG_IPROCPERIPH_COMMON_OFFSET                (0x32416ec)
#define ICFG_IPROCPERIPH_I2CS0_OFFSET                 (0x32416e4)
#define ICFG_IPROCPERIPH_SPIS0_OFFSET                 (0x32416e0)
#define ICFG_IPROCPERIPH_SW_RST_OFFSET                (0x32416e8)
#define ICFG_IPROC_INT_ENABLE_WR1B_MODE_OFFSET        (0x3241780)
#define ICFG_IPROC_IOPAD_CTRL_0_OFFSET                (0x32415f0)
#define ICFG_IPROC_IOPAD_CTRL_1_OFFSET                (0x32415f4)
#define ICFG_IPROC_IOPAD_CTRL_10_OFFSET               (0x3241618)
#define ICFG_IPROC_IOPAD_CTRL_11_OFFSET               (0x324161c)
#define ICFG_IPROC_IOPAD_CTRL_12_OFFSET               (0x3241620)
#define ICFG_IPROC_IOPAD_CTRL_15_OFFSET               (0x324162c)
#define ICFG_IPROC_IOPAD_CTRL_16_OFFSET               (0x3241630)
#define ICFG_IPROC_IOPAD_CTRL_17_OFFSET               (0x3241634)
#define ICFG_IPROC_IOPAD_CTRL_2_OFFSET                (0x32415f8)
#define ICFG_IPROC_IOPAD_CTRL_3_OFFSET                (0x32415fc)
#define ICFG_IPROC_IOPAD_CTRL_4_OFFSET                (0x3241600)
#define ICFG_IPROC_IOPAD_CTRL_5_OFFSET                (0x3241604)
#define ICFG_IPROC_IOPAD_CTRL_6_OFFSET                (0x3241608)
#define ICFG_IPROC_IOPAD_CTRL_7_OFFSET                (0x324160c)
#define ICFG_IPROC_IOPAD_CTRL_8_OFFSET                (0x3241610)
#define ICFG_IPROC_IOPAD_CTRL_9_OFFSET                (0x3241614)
#define ICFG_IP_CONTROL_CLK_EN_OFFSET                 (0x3241690)
#define ICFG_IP_CONTROL_SOFT_RESET_OFFSET             (0x3241698)
#define ICFG_IP_DISABLE_STRAP_STATUS_0_OFFSET         (0x3241014)
#define ICFG_IP_REVID_0_OFFSET                        (0x3241640)
#define ICFG_IP_REVID_1_OFFSET                        (0x3241644)
#define ICFG_IP_REVID_2_OFFSET                        (0x3241648)
#define ICFG_IP_REVID_3_OFFSET                        (0x324164c)
#define ICFG_IP_REVID_4_OFFSET                        (0x3241650)
#define ICFG_MEM_ECC_CTRL_OFFSET                      (0x3241018)
#define ICFG_MHOST0_STRAPS_OFFSET                     (0x3241050)
#define ICFG_MHOST0_SW_PROG_INTR_OFFSET               (0x3241788)
#define ICFG_MHOST1_STRAPS_OFFSET                     (0x32410a0)
#define ICFG_MHOST1_SW_PROG_INTR_OFFSET               (0x324178c)
#define ICFG_MSIX_TABLE_OFFSET                        (0x3241370)
#define ICFG_PAXB_0_RD_CMPL_BUF_0_MEM_CTRL_OFFSET     (0x3241fa4)
#define ICFG_PAXB_0_RD_CMPL_BUF_1_MEM_CTRL_OFFSET     (0x3241fa8)
#define ICFG_PAXB_0_RX_RD_CPL_BUF_MEM_CTRL_OFFSET     (0x3241fc8)
#define ICFG_PAXB_0_RX_WR_DATA_BUF_MEM_CTRL_OFFSET    (0x3241fc4)
#define ICFG_PAXB_0_WR_DATA_BUF_MEM_CTRL_OFFSET       (0x3241fa0)
#define ICFG_PCIE64B_ACCESS_MSB_31TO24_OFFSET         (0x32411b0)
#define ICFG_PCIE64B_ACCESS_MSB_63TO32_OFFSET         (0x32411b4)
#define ICFG_PCIE_0_DEBUG_BUF_MEM_CTRL_OFFSET         (0x3241fbc)
#define ICFG_PCIE_0_DL_TO_TL_BUF_MEM_CTRL_OFFSET      (0x3241fb0)
#define ICFG_PCIE_0_REPLAY_ADDR_BUF_MEM_CTRL_OFFSET   (0x3241fb4)
#define ICFG_PCIE_0_REPLAY_DATA_BUF_MEM_CTRL_OFFSET   (0x3241fb8)
#define ICFG_PCIE_0_STRAPS_OFFSET                     (0x3241fc0)
#define ICFG_PCIE_0_TL_TO_DL_BUF_MEM_CTRL_OFFSET      (0x3241fac)
#define ICFG_PCIE_SW_PROG_INTR_OFFSET                 (0x3241784)
#define ICFG_ROM_STRAPS_OFFSET                        (0x3241410)
#define IDM_GENRES_S0_IDM_ERROR_LOG_ADDR_LSB_OFFSET   (0x1811a90c)
#define IDM_GENRES_S0_IDM_ERROR_LOG_COMPLETE_OFFSET   (0x1811a904)
#define IDM_GENRES_S0_IDM_ERROR_LOG_CONTROL_OFFSET    (0x1811a900)
#define IDM_GENRES_S0_IDM_ERROR_LOG_FLAGS_OFFSET      (0x1811a91c)
#define IDM_GENRES_S0_IDM_ERROR_LOG_ID_OFFSET         (0x1811a914)
#define IDM_GENRES_S0_IDM_ERROR_LOG_STATUS_OFFSET     (0x1811a908)
#define IDM_GENRES_S0_IDM_INTERRUPT_STATUS_OFFSET     (0x1811aa00)
#define IDM_GENRES_S0_IDM_IO_CONTROL_DIRECT_OFFSET    (0x1811a408)
#define IDM_GENRES_S0_IDM_RESET_CONTROL_OFFSET        (0x1811a800)
#define IDM_GENRES_S0_IDM_RESET_READ_ID_OFFSET        (0x1811a808)
#define IDM_GENRES_S0_IDM_RESET_STATUS_OFFSET         (0x1811a804)
#define IDM_GENRES_S0_IDM_RESET_WRITE_ID_OFFSET       (0x1811a80c)
#define IDM_PERIPH_M0_IDM_INTERRUPT_STATUS_OFFSET     (0x18114a00)
#define IDM_PERIPH_M0_IDM_IO_CONTROL_DIRECT_OFFSET    (0x18114408)
#define IDM_PERIPH_M0_IDM_RESET_CONTROL_OFFSET        (0x18114800)
#define IDM_PERIPH_M0_IDM_RESET_STATUS_OFFSET         (0x18114804)
#define IDM_PERIPH_S0_IDM_ERROR_LOG_ADDR_LSB_OFFSET   (0x1811990c)
#define IDM_PERIPH_S0_IDM_ERROR_LOG_COMPLETE_OFFSET   (0x18119904)
#define IDM_PERIPH_S0_IDM_ERROR_LOG_CONTROL_OFFSET    (0x18119900)
#define IDM_PERIPH_S0_IDM_ERROR_LOG_FLAGS_OFFSET      (0x1811991c)
#define IDM_PERIPH_S0_IDM_ERROR_LOG_ID_OFFSET         (0x18119914)
#define IDM_PERIPH_S0_IDM_ERROR_LOG_STATUS_OFFSET     (0x18119908)
#define IDM_PERIPH_S0_IDM_INTERRUPT_STATUS_OFFSET     (0x18119a00)
#define IDM_PERIPH_S0_IDM_IO_CONTROL_DIRECT_OFFSET    (0x18119408)
#define IDM_PERIPH_S0_IDM_RESET_CONTROL_OFFSET        (0x18119800)
#define IDM_PERIPH_S0_IDM_RESET_READ_ID_OFFSET        (0x18119808)
#define IDM_PERIPH_S0_IDM_RESET_STATUS_OFFSET         (0x18119804)
#define IDM_PERIPH_S0_IDM_RESET_WRITE_ID_OFFSET       (0x1811980c)
#define INTC_INTR_ENABLE_REG0_OFFSET                  (0x180130f0)
#define INTC_INTR_ENABLE_REG1_OFFSET                  (0x180130f4)
#define INTC_INTR_ENABLE_REG2_OFFSET                  (0x180130f8)
#define INTC_INTR_ENABLE_REG3_OFFSET                  (0x180130fc)
#define INTC_INTR_ENABLE_REG4_OFFSET                  (0x18013100)
#define INTC_INTR_ENABLE_REG5_OFFSET                  (0x18013104)
#define INTC_INTR_ENABLE_REG6_OFFSET                  (0x18013108)
#define INTC_INTR_ENABLE_REG7_OFFSET                  (0x1801310c)
#define INTC_INTR_RAW_STATUS_REG0_OFFSET              (0x18013140)
#define INTC_INTR_RAW_STATUS_REG1_OFFSET              (0x18013144)
#define INTC_INTR_RAW_STATUS_REG2_OFFSET              (0x18013148)
#define INTC_INTR_RAW_STATUS_REG3_OFFSET              (0x1801314c)
#define INTC_INTR_RAW_STATUS_REG4_OFFSET              (0x18013150)
#define INTC_INTR_RAW_STATUS_REG5_OFFSET              (0x18013154)
#define INTC_INTR_RAW_STATUS_REG6_OFFSET              (0x18013158)
#define INTC_INTR_RAW_STATUS_REG7_OFFSET              (0x1801315c)
#define INTC_INTR_STATUS_REG0_OFFSET                  (0x18013190)
#define INTC_INTR_STATUS_REG1_OFFSET                  (0x18013194)
#define INTC_INTR_STATUS_REG2_OFFSET                  (0x18013198)
#define INTC_INTR_STATUS_REG3_OFFSET                  (0x1801319c)
#define INTC_INTR_STATUS_REG4_OFFSET                  (0x180131a0)
#define INTC_INTR_STATUS_REG5_OFFSET                  (0x180131a4)
#define INTC_INTR_STATUS_REG6_OFFSET                  (0x180131a8)
#define INTC_INTR_STATUS_REG7_OFFSET                  (0x180131ac)
#define INTC_REMAP_BITPOS_REG0_OFFSET                 (0x18013000)
#define INTC_REMAP_BITPOS_REG1_OFFSET                 (0x18013004)
#define INTC_REMAP_BITPOS_REG10_OFFSET                (0x18013028)
#define INTC_REMAP_BITPOS_REG11_OFFSET                (0x1801302c)
#define INTC_REMAP_BITPOS_REG12_OFFSET                (0x18013030)
#define INTC_REMAP_BITPOS_REG13_OFFSET                (0x18013034)
#define INTC_REMAP_BITPOS_REG14_OFFSET                (0x18013038)
#define INTC_REMAP_BITPOS_REG15_OFFSET                (0x1801303c)
#define INTC_REMAP_BITPOS_REG16_OFFSET                (0x18013040)
#define INTC_REMAP_BITPOS_REG17_OFFSET                (0x18013044)
#define INTC_REMAP_BITPOS_REG18_OFFSET                (0x18013048)
#define INTC_REMAP_BITPOS_REG19_OFFSET                (0x1801304c)
#define INTC_REMAP_BITPOS_REG2_OFFSET                 (0x18013008)
#define INTC_REMAP_BITPOS_REG20_OFFSET                (0x18013050)
#define INTC_REMAP_BITPOS_REG21_OFFSET                (0x18013054)
#define INTC_REMAP_BITPOS_REG22_OFFSET                (0x18013058)
#define INTC_REMAP_BITPOS_REG23_OFFSET                (0x1801305c)
#define INTC_REMAP_BITPOS_REG24_OFFSET                (0x18013060)
#define INTC_REMAP_BITPOS_REG25_OFFSET                (0x18013064)
#define INTC_REMAP_BITPOS_REG26_OFFSET                (0x18013068)
#define INTC_REMAP_BITPOS_REG27_OFFSET                (0x1801306c)
#define INTC_REMAP_BITPOS_REG28_OFFSET                (0x18013070)
#define INTC_REMAP_BITPOS_REG29_OFFSET                (0x18013074)
#define INTC_REMAP_BITPOS_REG3_OFFSET                 (0x1801300c)
#define INTC_REMAP_BITPOS_REG30_OFFSET                (0x18013078)
#define INTC_REMAP_BITPOS_REG31_OFFSET                (0x1801307c)
#define INTC_REMAP_BITPOS_REG32_OFFSET                (0x18013080)
#define INTC_REMAP_BITPOS_REG33_OFFSET                (0x18013084)
#define INTC_REMAP_BITPOS_REG34_OFFSET                (0x18013088)
#define INTC_REMAP_BITPOS_REG35_OFFSET                (0x1801308c)
#define INTC_REMAP_BITPOS_REG36_OFFSET                (0x18013090)
#define INTC_REMAP_BITPOS_REG37_OFFSET                (0x18013094)
#define INTC_REMAP_BITPOS_REG38_OFFSET                (0x18013098)
#define INTC_REMAP_BITPOS_REG39_OFFSET                (0x1801309c)
#define INTC_REMAP_BITPOS_REG4_OFFSET                 (0x18013010)
#define INTC_REMAP_BITPOS_REG40_OFFSET                (0x180130a0)
#define INTC_REMAP_BITPOS_REG41_OFFSET                (0x180130a4)
#define INTC_REMAP_BITPOS_REG42_OFFSET                (0x180130a8)
#define INTC_REMAP_BITPOS_REG43_OFFSET                (0x180130ac)
#define INTC_REMAP_BITPOS_REG44_OFFSET                (0x180130b0)
#define INTC_REMAP_BITPOS_REG45_OFFSET                (0x180130b4)
#define INTC_REMAP_BITPOS_REG46_OFFSET                (0x180130b8)
#define INTC_REMAP_BITPOS_REG47_OFFSET                (0x180130bc)
#define INTC_REMAP_BITPOS_REG48_OFFSET                (0x180130c0)
#define INTC_REMAP_BITPOS_REG49_OFFSET                (0x180130c4)
#define INTC_REMAP_BITPOS_REG5_OFFSET                 (0x18013014)
#define INTC_REMAP_BITPOS_REG50_OFFSET                (0x180130c8)
#define INTC_REMAP_BITPOS_REG51_OFFSET                (0x180130cc)
#define INTC_REMAP_BITPOS_REG6_OFFSET                 (0x18013018)
#define INTC_REMAP_BITPOS_REG7_OFFSET                 (0x1801301c)
#define INTC_REMAP_BITPOS_REG8_OFFSET                 (0x18013020)
#define INTC_REMAP_BITPOS_REG9_OFFSET                 (0x18013024)
#define IPROCGENRES_TIM0_TIM_TIMER1BGLOAD_OFFSET      (0x3232018)
#define IPROCGENRES_TIM0_TIM_TIMER1CONTROL_OFFSET     (0x3232008)
#define IPROCGENRES_TIM0_TIM_TIMER1INTCLR_OFFSET      (0x323200c)
#define IPROCGENRES_TIM0_TIM_TIMER1LOAD_OFFSET        (0x3232000)
#define IPROCGENRES_TIM0_TIM_TIMER1MIS_OFFSET         (0x3232014)
#define IPROCGENRES_TIM0_TIM_TIMER1RIS_OFFSET         (0x3232010)
#define IPROCGENRES_TIM0_TIM_TIMER1VALUE_OFFSET       (0x3232004)
#define IPROCGENRES_TIM0_TIM_TIMER2BGLOAD_OFFSET      (0x3232038)
#define IPROCGENRES_TIM0_TIM_TIMER2CONTROL_OFFSET     (0x3232028)
#define IPROCGENRES_TIM0_TIM_TIMER2INTCLR_OFFSET      (0x323202c)
#define IPROCGENRES_TIM0_TIM_TIMER2LOAD_OFFSET        (0x3232020)
#define IPROCGENRES_TIM0_TIM_TIMER2MIS_OFFSET         (0x3232034)
#define IPROCGENRES_TIM0_TIM_TIMER2RIS_OFFSET         (0x3232030)
#define IPROCGENRES_TIM0_TIM_TIMER2VALUE_OFFSET       (0x3232024)
#define IPROCGENRES_TIM0_TIM_TIMERITCR_OFFSET         (0x3232f00)
#define IPROCGENRES_TIM0_TIM_TIMERITOP_OFFSET         (0x3232f04)
#define IPROCGENRES_TIM0_TIM_TIMERPCELLID0_OFFSET     (0x3232ff0)
#define IPROCGENRES_TIM0_TIM_TIMERPCELLID1_OFFSET     (0x3232ff4)
#define IPROCGENRES_TIM0_TIM_TIMERPCELLID2_OFFSET     (0x3232ff8)
#define IPROCGENRES_TIM0_TIM_TIMERPCELLID3_OFFSET     (0x3232ffc)
#define IPROCGENRES_TIM0_TIM_TIMERPERIPHID0_OFFSET    (0x3232fe0)
#define IPROCGENRES_TIM0_TIM_TIMERPERIPHID1_OFFSET    (0x3232fe4)
#define IPROCGENRES_TIM0_TIM_TIMERPERIPHID2_OFFSET    (0x3232fe8)
#define IPROCGENRES_TIM0_TIM_TIMERPERIPHID3_OFFSET    (0x3232fec)
#define IPROCGENRES_TIM1_TIM_TIMER1BGLOAD_OFFSET      (0x3233018)
#define IPROCGENRES_TIM1_TIM_TIMER1CONTROL_OFFSET     (0x3233008)
#define IPROCGENRES_TIM1_TIM_TIMER1INTCLR_OFFSET      (0x323300c)
#define IPROCGENRES_TIM1_TIM_TIMER1LOAD_OFFSET        (0x3233000)
#define IPROCGENRES_TIM1_TIM_TIMER1MIS_OFFSET         (0x3233014)
#define IPROCGENRES_TIM1_TIM_TIMER1RIS_OFFSET         (0x3233010)
#define IPROCGENRES_TIM1_TIM_TIMER1VALUE_OFFSET       (0x3233004)
#define IPROCGENRES_TIM1_TIM_TIMER2BGLOAD_OFFSET      (0x3233038)
#define IPROCGENRES_TIM1_TIM_TIMER2CONTROL_OFFSET     (0x3233028)
#define IPROCGENRES_TIM1_TIM_TIMER2INTCLR_OFFSET      (0x323302c)
#define IPROCGENRES_TIM1_TIM_TIMER2LOAD_OFFSET        (0x3233020)
#define IPROCGENRES_TIM1_TIM_TIMER2MIS_OFFSET         (0x3233034)
#define IPROCGENRES_TIM1_TIM_TIMER2RIS_OFFSET         (0x3233030)
#define IPROCGENRES_TIM1_TIM_TIMER2VALUE_OFFSET       (0x3233024)
#define IPROCGENRES_TIM1_TIM_TIMERITCR_OFFSET         (0x3233f00)
#define IPROCGENRES_TIM1_TIM_TIMERITOP_OFFSET         (0x3233f04)
#define IPROCGENRES_TIM1_TIM_TIMERPCELLID0_OFFSET     (0x3233ff0)
#define IPROCGENRES_TIM1_TIM_TIMERPCELLID1_OFFSET     (0x3233ff4)
#define IPROCGENRES_TIM1_TIM_TIMERPCELLID2_OFFSET     (0x3233ff8)
#define IPROCGENRES_TIM1_TIM_TIMERPCELLID3_OFFSET     (0x3233ffc)
#define IPROCGENRES_TIM1_TIM_TIMERPERIPHID0_OFFSET    (0x3233fe0)
#define IPROCGENRES_TIM1_TIM_TIMERPERIPHID1_OFFSET    (0x3233fe4)
#define IPROCGENRES_TIM1_TIM_TIMERPERIPHID2_OFFSET    (0x3233fe8)
#define IPROCGENRES_TIM1_TIM_TIMERPERIPHID3_OFFSET    (0x3233fec)
#define IPROCGENRES_TIM2_TIM_TIMER1BGLOAD_OFFSET      (0x3236018)
#define IPROCGENRES_TIM2_TIM_TIMER1CONTROL_OFFSET     (0x3236008)
#define IPROCGENRES_TIM2_TIM_TIMER1INTCLR_OFFSET      (0x323600c)
#define IPROCGENRES_TIM2_TIM_TIMER1LOAD_OFFSET        (0x3236000)
#define IPROCGENRES_TIM2_TIM_TIMER1MIS_OFFSET         (0x3236014)
#define IPROCGENRES_TIM2_TIM_TIMER1RIS_OFFSET         (0x3236010)
#define IPROCGENRES_TIM2_TIM_TIMER1VALUE_OFFSET       (0x3236004)
#define IPROCGENRES_TIM2_TIM_TIMER2BGLOAD_OFFSET      (0x3236038)
#define IPROCGENRES_TIM2_TIM_TIMER2CONTROL_OFFSET     (0x3236028)
#define IPROCGENRES_TIM2_TIM_TIMER2INTCLR_OFFSET      (0x323602c)
#define IPROCGENRES_TIM2_TIM_TIMER2LOAD_OFFSET        (0x3236020)
#define IPROCGENRES_TIM2_TIM_TIMER2MIS_OFFSET         (0x3236034)
#define IPROCGENRES_TIM2_TIM_TIMER2RIS_OFFSET         (0x3236030)
#define IPROCGENRES_TIM2_TIM_TIMER2VALUE_OFFSET       (0x3236024)
#define IPROCGENRES_TIM2_TIM_TIMERITCR_OFFSET         (0x3236f00)
#define IPROCGENRES_TIM2_TIM_TIMERITOP_OFFSET         (0x3236f04)
#define IPROCGENRES_TIM2_TIM_TIMERPCELLID0_OFFSET     (0x3236ff0)
#define IPROCGENRES_TIM2_TIM_TIMERPCELLID1_OFFSET     (0x3236ff4)
#define IPROCGENRES_TIM2_TIM_TIMERPCELLID2_OFFSET     (0x3236ff8)
#define IPROCGENRES_TIM2_TIM_TIMERPCELLID3_OFFSET     (0x3236ffc)
#define IPROCGENRES_TIM2_TIM_TIMERPERIPHID0_OFFSET    (0x3236fe0)
#define IPROCGENRES_TIM2_TIM_TIMERPERIPHID1_OFFSET    (0x3236fe4)
#define IPROCGENRES_TIM2_TIM_TIMERPERIPHID2_OFFSET    (0x3236fe8)
#define IPROCGENRES_TIM2_TIM_TIMERPERIPHID3_OFFSET    (0x3236fec)
#define IPROCGENRES_TIM3_TIM_TIMER1BGLOAD_OFFSET      (0x3237018)
#define IPROCGENRES_TIM3_TIM_TIMER1CONTROL_OFFSET     (0x3237008)
#define IPROCGENRES_TIM3_TIM_TIMER1INTCLR_OFFSET      (0x323700c)
#define IPROCGENRES_TIM3_TIM_TIMER1LOAD_OFFSET        (0x3237000)
#define IPROCGENRES_TIM3_TIM_TIMER1MIS_OFFSET         (0x3237014)
#define IPROCGENRES_TIM3_TIM_TIMER1RIS_OFFSET         (0x3237010)
#define IPROCGENRES_TIM3_TIM_TIMER1VALUE_OFFSET       (0x3237004)
#define IPROCGENRES_TIM3_TIM_TIMER2BGLOAD_OFFSET      (0x3237038)
#define IPROCGENRES_TIM3_TIM_TIMER2CONTROL_OFFSET     (0x3237028)
#define IPROCGENRES_TIM3_TIM_TIMER2INTCLR_OFFSET      (0x323702c)
#define IPROCGENRES_TIM3_TIM_TIMER2LOAD_OFFSET        (0x3237020)
#define IPROCGENRES_TIM3_TIM_TIMER2MIS_OFFSET         (0x3237034)
#define IPROCGENRES_TIM3_TIM_TIMER2RIS_OFFSET         (0x3237030)
#define IPROCGENRES_TIM3_TIM_TIMER2VALUE_OFFSET       (0x3237024)
#define IPROCGENRES_TIM3_TIM_TIMERITCR_OFFSET         (0x3237f00)
#define IPROCGENRES_TIM3_TIM_TIMERITOP_OFFSET         (0x3237f04)
#define IPROCGENRES_TIM3_TIM_TIMERPCELLID0_OFFSET     (0x3237ff0)
#define IPROCGENRES_TIM3_TIM_TIMERPCELLID1_OFFSET     (0x3237ff4)
#define IPROCGENRES_TIM3_TIM_TIMERPCELLID2_OFFSET     (0x3237ff8)
#define IPROCGENRES_TIM3_TIM_TIMERPCELLID3_OFFSET     (0x3237ffc)
#define IPROCGENRES_TIM3_TIM_TIMERPERIPHID0_OFFSET    (0x3237fe0)
#define IPROCGENRES_TIM3_TIM_TIMERPERIPHID1_OFFSET    (0x3237fe4)
#define IPROCGENRES_TIM3_TIM_TIMERPERIPHID2_OFFSET    (0x3237fe8)
#define IPROCGENRES_TIM3_TIM_TIMERPERIPHID3_OFFSET    (0x3237fec)
#define IPROCGENRES_WDT0_WDT_WDOGCONTROL_OFFSET       (0x3231008)
#define IPROCGENRES_WDT0_WDT_WDOGINTCLR_OFFSET        (0x323100c)
#define IPROCGENRES_WDT0_WDT_WDOGITCR_OFFSET          (0x3231f00)
#define IPROCGENRES_WDT0_WDT_WDOGITOP_OFFSET          (0x3231f04)
#define IPROCGENRES_WDT0_WDT_WDOGLOAD_OFFSET          (0x3231000)
#define IPROCGENRES_WDT0_WDT_WDOGLOCK_OFFSET          (0x3231c00)
#define IPROCGENRES_WDT0_WDT_WDOGMIS_OFFSET           (0x3231014)
#define IPROCGENRES_WDT0_WDT_WDOGPCELLID0_OFFSET      (0x3231ff0)
#define IPROCGENRES_WDT0_WDT_WDOGPCELLID1_OFFSET      (0x3231ff4)
#define IPROCGENRES_WDT0_WDT_WDOGPCELLID2_OFFSET      (0x3231ff8)
#define IPROCGENRES_WDT0_WDT_WDOGPCELLID3_OFFSET      (0x3231ffc)
#define IPROCGENRES_WDT0_WDT_WDOGPERIPHID0_OFFSET     (0x3231fe0)
#define IPROCGENRES_WDT0_WDT_WDOGPERIPHID1_OFFSET     (0x3231fe4)
#define IPROCGENRES_WDT0_WDT_WDOGPERIPHID2_OFFSET     (0x3231fe8)
#define IPROCGENRES_WDT0_WDT_WDOGPERIPHID3_OFFSET     (0x3231fec)
#define IPROCGENRES_WDT0_WDT_WDOGRIS_OFFSET           (0x3231010)
#define IPROCGENRES_WDT0_WDT_WDOGVALUE_OFFSET         (0x3231004)
#define IPROCPERIPH_GPIO_GP_AUX_SEL_OFFSET            (0x3225028)
#define IPROCPERIPH_GPIO_GP_DATA_IN_OFFSET            (0x3225000)
#define IPROCPERIPH_GPIO_GP_DATA_OUT_OFFSET           (0x3225004)
#define IPROCPERIPH_GPIO_GP_INIT_VAL_OFFSET           (0x3225030)
#define IPROCPERIPH_GPIO_GP_INT_CLR_OFFSET            (0x3225024)
#define IPROCPERIPH_GPIO_GP_INT_DE_OFFSET             (0x3225010)
#define IPROCPERIPH_GPIO_GP_INT_EDGE_OFFSET           (0x3225014)
#define IPROCPERIPH_GPIO_GP_INT_MSK_OFFSET            (0x3225018)
#define IPROCPERIPH_GPIO_GP_INT_MSTAT_OFFSET          (0x3225020)
#define IPROCPERIPH_GPIO_GP_INT_STAT_OFFSET           (0x322501c)
#define IPROCPERIPH_GPIO_GP_INT_TYPE_OFFSET           (0x322500c)
#define IPROCPERIPH_GPIO_GP_OUT_EN_OFFSET             (0x3225008)
#define IPROCPERIPH_GPIO_GP_PAD_RES_OFFSET            (0x3225034)
#define IPROCPERIPH_GPIO_GP_PRB_ENABLE_OFFSET         (0x3225048)
#define IPROCPERIPH_GPIO_GP_PRB_OE_OFFSET             (0x322504c)
#define IPROCPERIPH_GPIO_GP_RES_EN_OFFSET             (0x3225038)
#define IPROCPERIPH_GPIO_GP_TEST_ENABLE_OFFSET        (0x3225044)
#define IPROCPERIPH_GPIO_GP_TEST_INPUT_OFFSET         (0x322503c)
#define IPROCPERIPH_GPIO_GP_TEST_OUTPUT_OFFSET        (0x3225040)
#define IPROCPERIPH_PL022_SPI_SSPCPSR_OFFSET          (0x3224010)
#define IPROCPERIPH_PL022_SPI_SSPCR0_OFFSET           (0x3224000)
#define IPROCPERIPH_PL022_SPI_SSPCR1_OFFSET           (0x3224004)
#define IPROCPERIPH_PL022_SPI_SSPDMACR_OFFSET         (0x3224024)
#define IPROCPERIPH_PL022_SPI_SSPDR_OFFSET            (0x3224008)
#define IPROCPERIPH_PL022_SPI_SSPICR_OFFSET           (0x3224020)
#define IPROCPERIPH_PL022_SPI_SSPIMSC_OFFSET          (0x3224014)
#define IPROCPERIPH_PL022_SPI_SSPITIP_OFFSET          (0x3224084)
#define IPROCPERIPH_PL022_SPI_SSPITOP_OFFSET          (0x3224088)
#define IPROCPERIPH_PL022_SPI_SSPMIS_OFFSET           (0x322401c)
#define IPROCPERIPH_PL022_SPI_SSPPCELLID0_OFFSET      (0x3224ff0)
#define IPROCPERIPH_PL022_SPI_SSPPCELLID1_OFFSET      (0x3224ff4)
#define IPROCPERIPH_PL022_SPI_SSPPCELLID2_OFFSET      (0x3224ff8)
#define IPROCPERIPH_PL022_SPI_SSPPCELLID3_OFFSET      (0x3224ffc)
#define IPROCPERIPH_PL022_SPI_SSPPERIPHID0_OFFSET     (0x3224fe0)
#define IPROCPERIPH_PL022_SPI_SSPPERIPHID1_OFFSET     (0x3224fe4)
#define IPROCPERIPH_PL022_SPI_SSPPERIPHID2_OFFSET     (0x3224fe8)
#define IPROCPERIPH_PL022_SPI_SSPPERIPHID3_OFFSET     (0x3224fec)
#define IPROCPERIPH_PL022_SPI_SSPRIS_OFFSET           (0x3224018)
#define IPROCPERIPH_PL022_SPI_SSPSR_OFFSET            (0x322400c)
#define IPROCPERIPH_PL022_SPI_SSPTCR_OFFSET           (0x3224080)
#define IPROCPERIPH_PL022_SPI_SSPTDR_OFFSET           (0x322408c)
#define IPROCPERIPH_SMBUS0_SMBUS_ADDRESS_OFFSET       (0x3222008)
#define IPROCPERIPH_SMBUS0_SMBUS_BIT_BANG_CONTROL_OFFSET (0x3222014)
#define IPROCPERIPH_SMBUS0_SMBUS_CONFIG_OFFSET        (0x3222000)
#define IPROCPERIPH_SMBUS0_SMBUS_EVENT_ENABLE_OFFSET  (0x3222038)
#define IPROCPERIPH_SMBUS0_SMBUS_EVENT_STATUS_OFFSET  (0x322203c)
#define IPROCPERIPH_SMBUS0_SMBUS_MASTER_COMMAND_OFFSET (0x3222030)
#define IPROCPERIPH_SMBUS0_SMBUS_MASTER_DATA_READ_OFFSET (0x3222044)
#define IPROCPERIPH_SMBUS0_SMBUS_MASTER_DATA_WRITE_OFFSET (0x3222040)
#define IPROCPERIPH_SMBUS0_SMBUS_MASTER_FIFO_CONTROL_OFFSET (0x322200c)
#define IPROCPERIPH_SMBUS0_SMBUS_SLAVE_COMMAND_OFFSET (0x3222034)
#define IPROCPERIPH_SMBUS0_SMBUS_SLAVE_DATA_READ_OFFSET (0x322204c)
#define IPROCPERIPH_SMBUS0_SMBUS_SLAVE_DATA_WRITE_OFFSET (0x3222048)
#define IPROCPERIPH_SMBUS0_SMBUS_SLAVE_FIFO_CONTROL_OFFSET (0x3222010)
#define IPROCPERIPH_SMBUS0_SMBUS_TIMING_CONFIG_OFFSET (0x3222004)
#define IPROCPERIPH_SMBUS0_SMBUS_TIMING_CONFIG_2_OFFSET (0x32220b0)
#define IPROCPERIPH_SMBUS1_SMBUS_ADDRESS_OFFSET       (0x3223008)
#define IPROCPERIPH_SMBUS1_SMBUS_BIT_BANG_CONTROL_OFFSET (0x3223014)
#define IPROCPERIPH_SMBUS1_SMBUS_CONFIG_OFFSET        (0x3223000)
#define IPROCPERIPH_SMBUS1_SMBUS_EVENT_ENABLE_OFFSET  (0x3223038)
#define IPROCPERIPH_SMBUS1_SMBUS_EVENT_STATUS_OFFSET  (0x322303c)
#define IPROCPERIPH_SMBUS1_SMBUS_MASTER_COMMAND_OFFSET (0x3223030)
#define IPROCPERIPH_SMBUS1_SMBUS_MASTER_DATA_READ_OFFSET (0x3223044)
#define IPROCPERIPH_SMBUS1_SMBUS_MASTER_DATA_WRITE_OFFSET (0x3223040)
#define IPROCPERIPH_SMBUS1_SMBUS_MASTER_FIFO_CONTROL_OFFSET (0x322300c)
#define IPROCPERIPH_SMBUS1_SMBUS_SLAVE_COMMAND_OFFSET (0x3223034)
#define IPROCPERIPH_SMBUS1_SMBUS_SLAVE_DATA_READ_OFFSET (0x322304c)
#define IPROCPERIPH_SMBUS1_SMBUS_SLAVE_DATA_WRITE_OFFSET (0x3223048)
#define IPROCPERIPH_SMBUS1_SMBUS_SLAVE_FIFO_CONTROL_OFFSET (0x3223010)
#define IPROCPERIPH_SMBUS1_SMBUS_TIMING_CONFIG_OFFSET (0x3223004)
#define IPROCPERIPH_SMBUS1_SMBUS_TIMING_CONFIG_2_OFFSET (0x32230b0)
#define IPROCPERIPH_UART0_UART_CPR_OFFSET             (0x32200f4)
#define IPROCPERIPH_UART0_UART_CTR_OFFSET             (0x32200fc)
#define IPROCPERIPH_UART0_UART_DLH_IER_OFFSET         (0x3220004)
#define IPROCPERIPH_UART0_UART_DMASA_OFFSET           (0x32200a8)
#define IPROCPERIPH_UART0_UART_FAR_OFFSET             (0x3220070)
#define IPROCPERIPH_UART0_UART_HTX_OFFSET             (0x32200a4)
#define IPROCPERIPH_UART0_UART_IIR_FCR_OFFSET         (0x3220008)
#define IPROCPERIPH_UART0_UART_LCR_OFFSET             (0x322000c)
#define IPROCPERIPH_UART0_UART_LSR_OFFSET             (0x3220014)
#define IPROCPERIPH_UART0_UART_MCR_OFFSET             (0x3220010)
#define IPROCPERIPH_UART0_UART_MSR_OFFSET             (0x3220018)
#define IPROCPERIPH_UART0_UART_RBR_THR_DLL_OFFSET     (0x3220000)
#define IPROCPERIPH_UART0_UART_RFL_OFFSET             (0x3220084)
#define IPROCPERIPH_UART0_UART_RFW_OFFSET             (0x3220078)
#define IPROCPERIPH_UART0_UART_SBCR_OFFSET            (0x3220090)
#define IPROCPERIPH_UART0_UART_SCR_OFFSET             (0x322001c)
#define IPROCPERIPH_UART0_UART_SDMAM_OFFSET           (0x3220094)
#define IPROCPERIPH_UART0_UART_SFE_OFFSET             (0x3220098)
#define IPROCPERIPH_UART0_UART_SRBR_STHR0_OFFSET      (0x3220030)
#define IPROCPERIPH_UART0_UART_SRBR_STHR1_OFFSET      (0x3220034)
#define IPROCPERIPH_UART0_UART_SRBR_STHR10_OFFSET     (0x3220058)
#define IPROCPERIPH_UART0_UART_SRBR_STHR11_OFFSET     (0x322005c)
#define IPROCPERIPH_UART0_UART_SRBR_STHR12_OFFSET     (0x3220060)
#define IPROCPERIPH_UART0_UART_SRBR_STHR13_OFFSET     (0x3220064)
#define IPROCPERIPH_UART0_UART_SRBR_STHR14_OFFSET     (0x3220068)
#define IPROCPERIPH_UART0_UART_SRBR_STHR15_OFFSET     (0x322006c)
#define IPROCPERIPH_UART0_UART_SRBR_STHR2_OFFSET      (0x3220038)
#define IPROCPERIPH_UART0_UART_SRBR_STHR3_OFFSET      (0x322003c)
#define IPROCPERIPH_UART0_UART_SRBR_STHR4_OFFSET      (0x3220040)
#define IPROCPERIPH_UART0_UART_SRBR_STHR5_OFFSET      (0x3220044)
#define IPROCPERIPH_UART0_UART_SRBR_STHR6_OFFSET      (0x3220048)
#define IPROCPERIPH_UART0_UART_SRBR_STHR7_OFFSET      (0x322004c)
#define IPROCPERIPH_UART0_UART_SRBR_STHR8_OFFSET      (0x3220050)
#define IPROCPERIPH_UART0_UART_SRBR_STHR9_OFFSET      (0x3220054)
#define IPROCPERIPH_UART0_UART_SRR_OFFSET             (0x3220088)
#define IPROCPERIPH_UART0_UART_SRT_OFFSET             (0x322009c)
#define IPROCPERIPH_UART0_UART_SRTS_OFFSET            (0x322008c)
#define IPROCPERIPH_UART0_UART_STET_OFFSET            (0x32200a0)
#define IPROCPERIPH_UART0_UART_TFL_OFFSET             (0x3220080)
#define IPROCPERIPH_UART0_UART_TFR_OFFSET             (0x3220074)
#define IPROCPERIPH_UART0_UART_UCV_OFFSET             (0x32200f8)
#define IPROCPERIPH_UART0_UART_USR_OFFSET             (0x322007c)
#define IPROCPERIPH_UART1_UART_CPR_OFFSET             (0x32210f4)
#define IPROCPERIPH_UART1_UART_CTR_OFFSET             (0x32210fc)
#define IPROCPERIPH_UART1_UART_DLH_IER_OFFSET         (0x3221004)
#define IPROCPERIPH_UART1_UART_DMASA_OFFSET           (0x32210a8)
#define IPROCPERIPH_UART1_UART_FAR_OFFSET             (0x3221070)
#define IPROCPERIPH_UART1_UART_HTX_OFFSET             (0x32210a4)
#define IPROCPERIPH_UART1_UART_IIR_FCR_OFFSET         (0x3221008)
#define IPROCPERIPH_UART1_UART_LCR_OFFSET             (0x322100c)
#define IPROCPERIPH_UART1_UART_LSR_OFFSET             (0x3221014)
#define IPROCPERIPH_UART1_UART_MCR_OFFSET             (0x3221010)
#define IPROCPERIPH_UART1_UART_MSR_OFFSET             (0x3221018)
#define IPROCPERIPH_UART1_UART_RBR_THR_DLL_OFFSET     (0x3221000)
#define IPROCPERIPH_UART1_UART_RFL_OFFSET             (0x3221084)
#define IPROCPERIPH_UART1_UART_RFW_OFFSET             (0x3221078)
#define IPROCPERIPH_UART1_UART_SBCR_OFFSET            (0x3221090)
#define IPROCPERIPH_UART1_UART_SCR_OFFSET             (0x322101c)
#define IPROCPERIPH_UART1_UART_SDMAM_OFFSET           (0x3221094)
#define IPROCPERIPH_UART1_UART_SFE_OFFSET             (0x3221098)
#define IPROCPERIPH_UART1_UART_SRBR_STHR0_OFFSET      (0x3221030)
#define IPROCPERIPH_UART1_UART_SRBR_STHR1_OFFSET      (0x3221034)
#define IPROCPERIPH_UART1_UART_SRBR_STHR10_OFFSET     (0x3221058)
#define IPROCPERIPH_UART1_UART_SRBR_STHR11_OFFSET     (0x322105c)
#define IPROCPERIPH_UART1_UART_SRBR_STHR12_OFFSET     (0x3221060)
#define IPROCPERIPH_UART1_UART_SRBR_STHR13_OFFSET     (0x3221064)
#define IPROCPERIPH_UART1_UART_SRBR_STHR14_OFFSET     (0x3221068)
#define IPROCPERIPH_UART1_UART_SRBR_STHR15_OFFSET     (0x322106c)
#define IPROCPERIPH_UART1_UART_SRBR_STHR2_OFFSET      (0x3221038)
#define IPROCPERIPH_UART1_UART_SRBR_STHR3_OFFSET      (0x322103c)
#define IPROCPERIPH_UART1_UART_SRBR_STHR4_OFFSET      (0x3221040)
#define IPROCPERIPH_UART1_UART_SRBR_STHR5_OFFSET      (0x3221044)
#define IPROCPERIPH_UART1_UART_SRBR_STHR6_OFFSET      (0x3221048)
#define IPROCPERIPH_UART1_UART_SRBR_STHR7_OFFSET      (0x322104c)
#define IPROCPERIPH_UART1_UART_SRBR_STHR8_OFFSET      (0x3221050)
#define IPROCPERIPH_UART1_UART_SRBR_STHR9_OFFSET      (0x3221054)
#define IPROCPERIPH_UART1_UART_SRR_OFFSET             (0x3221088)
#define IPROCPERIPH_UART1_UART_SRT_OFFSET             (0x322109c)
#define IPROCPERIPH_UART1_UART_SRTS_OFFSET            (0x322108c)
#define IPROCPERIPH_UART1_UART_STET_OFFSET            (0x32210a0)
#define IPROCPERIPH_UART1_UART_TFL_OFFSET             (0x3221080)
#define IPROCPERIPH_UART1_UART_TFR_OFFSET             (0x3221074)
#define IPROCPERIPH_UART1_UART_UCV_OFFSET             (0x32210f8)
#define IPROCPERIPH_UART1_UART_USR_OFFSET             (0x322107c)
#define M0SSQ_M0_IDM_IDM_INTERRUPT_STATUS_OFFSET      (0x18101a00)
#define M0SSQ_M0_IDM_IDM_RESET_CONTROL_OFFSET         (0x18101800)
#define M0SSQ_M0_IDM_IDM_RESET_STATUS_OFFSET          (0x18101804)
#define M0SSQ_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET    (0x1810990c)
#define M0SSQ_S0_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET    (0x18109904)
#define M0SSQ_S0_IDM_IDM_ERROR_LOG_CONTROL_OFFSET     (0x18109900)
#define M0SSQ_S0_IDM_IDM_ERROR_LOG_FLAGS_OFFSET       (0x1810991c)
#define M0SSQ_S0_IDM_IDM_ERROR_LOG_ID_OFFSET          (0x18109914)
#define M0SSQ_S0_IDM_IDM_ERROR_LOG_STATUS_OFFSET      (0x18109908)
#define M0SSQ_S0_IDM_IDM_INTERRUPT_STATUS_OFFSET      (0x18109a00)
#define M0SSQ_S0_IDM_IDM_RESET_CONTROL_OFFSET         (0x18109800)
#define M0SSQ_S0_IDM_IDM_RESET_READ_ID_OFFSET         (0x18109808)
#define M0SSQ_S0_IDM_IDM_RESET_STATUS_OFFSET          (0x18109804)
#define M0SSQ_S0_IDM_IDM_RESET_WRITE_ID_OFFSET        (0x1810980c)
#define MHOST_0_ARCACHE_REMAP_OFFSET                  (0x18320060)
#define MHOST_0_ARSHARE_REMAP_OFFSET                  (0x18320068)
#define MHOST_0_AWCACHE_REMAP_OFFSET                  (0x1832005c)
#define MHOST_0_AWSHARE_REMAP_OFFSET                  (0x18320064)
#define MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_0_OFFSET   (0x18322088)
#define MHOST_0_AXITP_M0_REGS_ATM_ADDRHIGH_1_OFFSET   (0x18322098)
#define MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_0_OFFSET    (0x18322084)
#define MHOST_0_AXITP_M0_REGS_ATM_ADDRLOW_1_OFFSET    (0x18322094)
#define MHOST_0_AXITP_M0_REGS_ATM_ARBUSY_OFFSET       (0x18322030)
#define MHOST_0_AXITP_M0_REGS_ATM_ARCYCLES_OFFSET     (0x1832201c)
#define MHOST_0_AXITP_M0_REGS_ATM_AWBUSY_OFFSET       (0x1832202c)
#define MHOST_0_AXITP_M0_REGS_ATM_AWCYCLES_OFFSET     (0x18322018)
#define MHOST_0_AXITP_M0_REGS_ATM_BBUSY_OFFSET        (0x1832203c)
#define MHOST_0_AXITP_M0_REGS_ATM_BCYCLES_OFFSET      (0x18322028)
#define MHOST_0_AXITP_M0_REGS_ATM_CMD_OFFSET          (0x1832200c)
#define MHOST_0_AXITP_M0_REGS_ATM_CONFIG_OFFSET       (0x18322000)
#define MHOST_0_AXITP_M0_REGS_ATM_FILTER_0_OFFSET     (0x18322080)
#define MHOST_0_AXITP_M0_REGS_ATM_FILTER_1_OFFSET     (0x18322090)
#define MHOST_0_AXITP_M0_REGS_ATM_OUTIDS_OFFSET       (0x18322008)
#define MHOST_0_AXITP_M0_REGS_ATM_RBUSY_OFFSET        (0x18322038)
#define MHOST_0_AXITP_M0_REGS_ATM_RCYCLES_OFFSET      (0x18322024)
#define MHOST_0_AXITP_M0_REGS_ATM_RDBEATS_OFFSET      (0x1832205c)
#define MHOST_0_AXITP_M0_REGS_ATM_RDCMDS_OFFSET       (0x18322014)
#define MHOST_0_AXITP_M0_REGS_ATM_RDMAX_OFFSET        (0x18322054)
#define MHOST_0_AXITP_M0_REGS_ATM_RDMIN_OFFSET        (0x1832204c)
#define MHOST_0_AXITP_M0_REGS_ATM_RDOUTS_OFFSET       (0x18322064)
#define MHOST_0_AXITP_M0_REGS_ATM_RDSUM_OFFSET        (0x18322044)
#define MHOST_0_AXITP_M0_REGS_ATM_STATUS_OFFSET       (0x18322004)
#define MHOST_0_AXITP_M0_REGS_ATM_WBUSY_OFFSET        (0x18322034)
#define MHOST_0_AXITP_M0_REGS_ATM_WCYCLES_OFFSET      (0x18322020)
#define MHOST_0_AXITP_M0_REGS_ATM_WRBEATS_OFFSET      (0x18322058)
#define MHOST_0_AXITP_M0_REGS_ATM_WRCMDS_OFFSET       (0x18322010)
#define MHOST_0_AXITP_M0_REGS_ATM_WRMAX_OFFSET        (0x18322050)
#define MHOST_0_AXITP_M0_REGS_ATM_WRMIN_OFFSET        (0x18322048)
#define MHOST_0_AXITP_M0_REGS_ATM_WROUTS_OFFSET       (0x18322060)
#define MHOST_0_AXITP_M0_REGS_ATM_WRSUM_OFFSET        (0x18322040)
#define MHOST_0_CR5_AXI_FATAL_ERR_STATUS_OFFSET       (0x18320058)
#define MHOST_0_CR5_CFG_CTRL_OFFSET                   (0x18320004)
#define MHOST_0_CR5_EVENTI_CONTROL_OFFSET             (0x183200d0)
#define MHOST_0_CR5_EVENTO_STATUS_OFFSET              (0x183200d4)
#define MHOST_0_CR5_PPH_CFG_CTRL_OFFSET               (0x18320008)
#define MHOST_0_CR5_PPV_CFG_CTRL_OFFSET               (0x18320010)
#define MHOST_0_CR5_PPX_CFG_CTRL_OFFSET               (0x1832000c)
#define MHOST_0_CR5_RST_CTRL_OFFSET                   (0x18320000)
#define MHOST_0_CR5_STANDBY_STATUS_OFFSET             (0x18320054)
#define MHOST_0_CSATBFUNNEL_AUTHSTATUS_OFFSET         (0x18328fb8)
#define MHOST_0_CSATBFUNNEL_CLAIMCLR_OFFSET           (0x18328fa4)
#define MHOST_0_CSATBFUNNEL_CLAIMSET_OFFSET           (0x18328fa0)
#define MHOST_0_CSATBFUNNEL_COMPID0_OFFSET            (0x18328ff0)
#define MHOST_0_CSATBFUNNEL_COMPID1_OFFSET            (0x18328ff4)
#define MHOST_0_CSATBFUNNEL_COMPID2_OFFSET            (0x18328ff8)
#define MHOST_0_CSATBFUNNEL_COMPID3_OFFSET            (0x18328ffc)
#define MHOST_0_CSATBFUNNEL_CTRL_REG_OFFSET           (0x18328000)
#define MHOST_0_CSATBFUNNEL_DEVID_OFFSET              (0x18328fc8)
#define MHOST_0_CSATBFUNNEL_DEVTYPE_OFFSET            (0x18328fcc)
#define MHOST_0_CSATBFUNNEL_ITATBCTR0_OFFSET          (0x18328ef8)
#define MHOST_0_CSATBFUNNEL_ITATBCTR1_OFFSET          (0x18328ef4)
#define MHOST_0_CSATBFUNNEL_ITATBCTR2_OFFSET          (0x18328ef0)
#define MHOST_0_CSATBFUNNEL_ITATBDATA0_OFFSET         (0x18328eec)
#define MHOST_0_CSATBFUNNEL_ITCTRL_OFFSET             (0x18328f00)
#define MHOST_0_CSATBFUNNEL_LOCKACCESS_OFFSET         (0x18328fb0)
#define MHOST_0_CSATBFUNNEL_LOCKSTATUS_OFFSET         (0x18328fb4)
#define MHOST_0_CSATBFUNNEL_PERIPHID0_OFFSET          (0x18328fe0)
#define MHOST_0_CSATBFUNNEL_PERIPHID1_OFFSET          (0x18328fe4)
#define MHOST_0_CSATBFUNNEL_PERIPHID2_OFFSET          (0x18328fe8)
#define MHOST_0_CSATBFUNNEL_PERIPHID3_OFFSET          (0x18328fec)
#define MHOST_0_CSATBFUNNEL_PERIPHID4_OFFSET          (0x18328fd0)
#define MHOST_0_CSATBFUNNEL_PRIORITY_CTRL_REG_OFFSET  (0x18328004)
#define MHOST_0_CSCTI_ASICCTL_OFFSET                  (0x18329144)
#define MHOST_0_CSCTI_AUTHSTATUS_OFFSET               (0x18329fb8)
#define MHOST_0_CSCTI_CLAIMCLR_OFFSET                 (0x18329fa4)
#define MHOST_0_CSCTI_CLAIMSET_OFFSET                 (0x18329fa0)
#define MHOST_0_CSCTI_COMPID0_OFFSET                  (0x18329ff0)
#define MHOST_0_CSCTI_COMPID1_OFFSET                  (0x18329ff4)
#define MHOST_0_CSCTI_COMPID2_OFFSET                  (0x18329ff8)
#define MHOST_0_CSCTI_COMPID3_OFFSET                  (0x18329ffc)
#define MHOST_0_CSCTI_CTIAPPCLEAR_OFFSET              (0x18329018)
#define MHOST_0_CSCTI_CTIAPPPULSE_OFFSET              (0x1832901c)
#define MHOST_0_CSCTI_CTIAPPSET_OFFSET                (0x18329014)
#define MHOST_0_CSCTI_CTICHINSTATUS_OFFSET            (0x18329138)
#define MHOST_0_CSCTI_CTICHOUTSTATUS_OFFSET           (0x1832913c)
#define MHOST_0_CSCTI_CTICONTROL_OFFSET               (0x18329000)
#define MHOST_0_CSCTI_CTIGATE_OFFSET                  (0x18329140)
#define MHOST_0_CSCTI_CTIINEN0_OFFSET                 (0x18329020)
#define MHOST_0_CSCTI_CTIINEN1_OFFSET                 (0x18329024)
#define MHOST_0_CSCTI_CTIINEN2_OFFSET                 (0x18329028)
#define MHOST_0_CSCTI_CTIINEN3_OFFSET                 (0x1832902c)
#define MHOST_0_CSCTI_CTIINEN4_OFFSET                 (0x18329030)
#define MHOST_0_CSCTI_CTIINEN5_OFFSET                 (0x18329034)
#define MHOST_0_CSCTI_CTIINEN6_OFFSET                 (0x18329038)
#define MHOST_0_CSCTI_CTIINEN7_OFFSET                 (0x1832903c)
#define MHOST_0_CSCTI_CTIINTACK_OFFSET                (0x18329010)
#define MHOST_0_CSCTI_CTIOUTEN0_OFFSET                (0x183290a0)
#define MHOST_0_CSCTI_CTIOUTEN1_OFFSET                (0x183290a4)
#define MHOST_0_CSCTI_CTIOUTEN2_OFFSET                (0x183290a8)
#define MHOST_0_CSCTI_CTIOUTEN3_OFFSET                (0x183290ac)
#define MHOST_0_CSCTI_CTIOUTEN4_OFFSET                (0x183290b0)
#define MHOST_0_CSCTI_CTIOUTEN5_OFFSET                (0x183290b4)
#define MHOST_0_CSCTI_CTIOUTEN6_OFFSET                (0x183290b8)
#define MHOST_0_CSCTI_CTIOUTEN7_OFFSET                (0x183290bc)
#define MHOST_0_CSCTI_CTITRIGINSTATUS_OFFSET          (0x18329130)
#define MHOST_0_CSCTI_CTITRIGOUTSTATUS_OFFSET         (0x18329134)
#define MHOST_0_CSCTI_DEVID_OFFSET                    (0x18329fc8)
#define MHOST_0_CSCTI_DEVTYPE_OFFSET                  (0x18329fcc)
#define MHOST_0_CSCTI_ITCHIN_OFFSET                   (0x18329ef4)
#define MHOST_0_CSCTI_ITCHINACK_OFFSET                (0x18329edc)
#define MHOST_0_CSCTI_ITCHOUT_OFFSET                  (0x18329ee4)
#define MHOST_0_CSCTI_ITCHOUTACK_OFFSET               (0x18329eec)
#define MHOST_0_CSCTI_ITCTRL_OFFSET                   (0x18329f00)
#define MHOST_0_CSCTI_ITTRIGIN_OFFSET                 (0x18329ef8)
#define MHOST_0_CSCTI_ITTRIGINACK_OFFSET              (0x18329ee0)
#define MHOST_0_CSCTI_ITTRIGOUT_OFFSET                (0x18329ee8)
#define MHOST_0_CSCTI_ITTRIGOUTACK_OFFSET             (0x18329ef0)
#define MHOST_0_CSCTI_LAR_OFFSET                      (0x18329fb0)
#define MHOST_0_CSCTI_LSR_OFFSET                      (0x18329fb4)
#define MHOST_0_CSCTI_PERIPHID0_OFFSET                (0x18329fe0)
#define MHOST_0_CSCTI_PERIPHID1_OFFSET                (0x18329fe4)
#define MHOST_0_CSCTI_PERIPHID2_OFFSET                (0x18329fe8)
#define MHOST_0_CSCTI_PERIPHID3_OFFSET                (0x18329fec)
#define MHOST_0_CSCTI_PERIPHID4_OFFSET                (0x18329fd0)
#define MHOST_0_EVENTBUS_ECC_ERR_INTR_ENABLE_OFFSET   (0x18320100)
#define MHOST_0_EVENTBUS_ECC_ERR_INTR_STATUS_OFFSET   (0x18320104)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN22_OFFSET         (0x18320108)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN23_OFFSET         (0x1832010c)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN24_OFFSET         (0x18320110)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN25_OFFSET         (0x18320114)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN26_OFFSET         (0x18320118)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN27_OFFSET         (0x1832011c)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN33_OFFSET         (0x18320120)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN34_OFFSET         (0x18320124)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN37_OFFSET         (0x18320128)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN38_OFFSET         (0x1832012c)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN39_OFFSET         (0x18320130)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN40_OFFSET         (0x18320134)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN41_OFFSET         (0x18320138)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN42_OFFSET         (0x1832013c)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN43_OFFSET         (0x18320140)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN44_OFFSET         (0x18320144)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN45_OFFSET         (0x18320148)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN46_OFFSET         (0x1832014c)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN47_OFFSET         (0x18320150)
#define MHOST_0_EVENTBUS_ECC_ERR_PIN48_OFFSET         (0x18320154)
#define MHOST_0_GICTR_REGS_GIC_CMD_OFFSET             (0x1832500c)
#define MHOST_0_GICTR_REGS_GIC_CONFIG_OFFSET          (0x18325000)
#define MHOST_0_GICTR_REGS_GIC_FIQ_LAT0_OFFSET        (0x18325010)
#define MHOST_0_GICTR_REGS_GIC_FIQ_LAT1_OFFSET        (0x18325018)
#define MHOST_0_GICTR_REGS_GIC_IRQ_LAT0_OFFSET        (0x18325014)
#define MHOST_0_GICTR_REGS_GIC_IRQ_LAT1_OFFSET        (0x1832501c)
#define MHOST_0_GICTR_REGS_GIC_OUTIDS_OFFSET          (0x18325008)
#define MHOST_0_GICTR_REGS_GIC_STATUS_OFFSET          (0x18325004)
#define MHOST_0_MEM_TM_CTRL_0_OFFSET                  (0x18320014)
#define MHOST_0_MEM_TM_CTRL_1_OFFSET                  (0x18320018)
#define MHOST_0_MEM_TM_CTRL_10_OFFSET                 (0x1832003c)
#define MHOST_0_MEM_TM_CTRL_11_OFFSET                 (0x18320040)
#define MHOST_0_MEM_TM_CTRL_12_OFFSET                 (0x18320044)
#define MHOST_0_MEM_TM_CTRL_13_OFFSET                 (0x18320048)
#define MHOST_0_MEM_TM_CTRL_2_OFFSET                  (0x1832001c)
#define MHOST_0_MEM_TM_CTRL_3_OFFSET                  (0x18320020)
#define MHOST_0_MEM_TM_CTRL_4_OFFSET                  (0x18320024)
#define MHOST_0_MEM_TM_CTRL_5_OFFSET                  (0x18320028)
#define MHOST_0_MEM_TM_CTRL_6_OFFSET                  (0x1832002c)
#define MHOST_0_MEM_TM_CTRL_7_OFFSET                  (0x18320030)
#define MHOST_0_MEM_TM_CTRL_8_OFFSET                  (0x18320034)
#define MHOST_0_MEM_TM_CTRL_9_OFFSET                  (0x18320038)
#define MHOST_0_MHOST_DEBUG_CTRL_OFFSET               (0x183200e4)
#define MHOST_0_MHOST_INTR_MASK_0_OFFSET              (0x18320090)
#define MHOST_0_MHOST_INTR_MASK_1_OFFSET              (0x18320094)
#define MHOST_0_MHOST_INTR_MASK_2_OFFSET              (0x18320098)
#define MHOST_0_MHOST_INTR_MASK_3_OFFSET              (0x1832009c)
#define MHOST_0_MHOST_INTR_MASK_4_OFFSET              (0x183200a0)
#define MHOST_0_MHOST_INTR_MASK_5_OFFSET              (0x183200a4)
#define MHOST_0_MHOST_INTR_MASK_6_OFFSET              (0x183200a8)
#define MHOST_0_MHOST_INTR_MASK_7_OFFSET              (0x183200ac)
#define MHOST_0_MHOST_INTR_STATUS_0_OFFSET            (0x183200b0)
#define MHOST_0_MHOST_INTR_STATUS_1_OFFSET            (0x183200b4)
#define MHOST_0_MHOST_INTR_STATUS_2_OFFSET            (0x183200b8)
#define MHOST_0_MHOST_INTR_STATUS_3_OFFSET            (0x183200bc)
#define MHOST_0_MHOST_INTR_STATUS_4_OFFSET            (0x183200c0)
#define MHOST_0_MHOST_INTR_STATUS_5_OFFSET            (0x183200c4)
#define MHOST_0_MHOST_INTR_STATUS_6_OFFSET            (0x183200c8)
#define MHOST_0_MHOST_INTR_STATUS_7_OFFSET            (0x183200cc)
#define MHOST_0_MHOST_RAW_INTR_STATUS_0_OFFSET        (0x18320070)
#define MHOST_0_MHOST_RAW_INTR_STATUS_1_OFFSET        (0x18320074)
#define MHOST_0_MHOST_RAW_INTR_STATUS_2_OFFSET        (0x18320078)
#define MHOST_0_MHOST_RAW_INTR_STATUS_3_OFFSET        (0x1832007c)
#define MHOST_0_MHOST_RAW_INTR_STATUS_4_OFFSET        (0x18320080)
#define MHOST_0_MHOST_RAW_INTR_STATUS_5_OFFSET        (0x18320084)
#define MHOST_0_MHOST_RAW_INTR_STATUS_6_OFFSET        (0x18320088)
#define MHOST_0_MHOST_RAW_INTR_STATUS_7_OFFSET        (0x1832008c)
#define MHOST_0_MHOST_STRAP_STATUS_OFFSET             (0x183200e0)
#define MHOST_0_PCIE64B_ACCESS_MSB_31TO24_OFFSET      (0x18320160)
#define MHOST_0_PCIE64B_ACCESS_MSB_63TO32_OFFSET      (0x18320164)
#define MHOST_0_SW_STM_REGS_R_CONFIG_OFFSET           (0x18326800)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN00_OFFSET (0x18326000)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN01_OFFSET (0x18326004)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN02_OFFSET (0x18326008)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN03_OFFSET (0x1832600c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN04_OFFSET (0x18326010)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN05_OFFSET (0x18326014)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN06_OFFSET (0x18326018)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN07_OFFSET (0x1832601c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN08_OFFSET (0x18326020)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN09_OFFSET (0x18326024)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0A_OFFSET (0x18326028)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0B_OFFSET (0x1832602c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0C_OFFSET (0x18326030)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0D_OFFSET (0x18326034)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0E_OFFSET (0x18326038)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN0F_OFFSET (0x1832603c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN10_OFFSET (0x18326040)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN11_OFFSET (0x18326044)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN12_OFFSET (0x18326048)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN13_OFFSET (0x1832604c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN14_OFFSET (0x18326050)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN15_OFFSET (0x18326054)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN16_OFFSET (0x18326058)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN17_OFFSET (0x1832605c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN18_OFFSET (0x18326060)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN19_OFFSET (0x18326064)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1A_OFFSET (0x18326068)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1B_OFFSET (0x1832606c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1C_OFFSET (0x18326070)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1D_OFFSET (0x18326074)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1E_OFFSET (0x18326078)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN1F_OFFSET (0x1832607c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN20_OFFSET (0x18326080)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN21_OFFSET (0x18326084)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN22_OFFSET (0x18326088)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN23_OFFSET (0x1832608c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN24_OFFSET (0x18326090)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN25_OFFSET (0x18326094)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN26_OFFSET (0x18326098)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN27_OFFSET (0x1832609c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN28_OFFSET (0x183260a0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN29_OFFSET (0x183260a4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2A_OFFSET (0x183260a8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2B_OFFSET (0x183260ac)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2C_OFFSET (0x183260b0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2D_OFFSET (0x183260b4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2E_OFFSET (0x183260b8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN2F_OFFSET (0x183260bc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN30_OFFSET (0x183260c0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN31_OFFSET (0x183260c4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN32_OFFSET (0x183260c8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN33_OFFSET (0x183260cc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN34_OFFSET (0x183260d0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN35_OFFSET (0x183260d4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN36_OFFSET (0x183260d8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN37_OFFSET (0x183260dc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN38_OFFSET (0x183260e0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN39_OFFSET (0x183260e4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3A_OFFSET (0x183260e8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3B_OFFSET (0x183260ec)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3C_OFFSET (0x183260f0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3D_OFFSET (0x183260f4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3E_OFFSET (0x183260f8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN3F_OFFSET (0x183260fc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN40_OFFSET (0x18326100)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN41_OFFSET (0x18326104)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN42_OFFSET (0x18326108)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN43_OFFSET (0x1832610c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN44_OFFSET (0x18326110)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN45_OFFSET (0x18326114)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN46_OFFSET (0x18326118)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN47_OFFSET (0x1832611c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN48_OFFSET (0x18326120)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN49_OFFSET (0x18326124)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4A_OFFSET (0x18326128)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4B_OFFSET (0x1832612c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4C_OFFSET (0x18326130)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4D_OFFSET (0x18326134)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4E_OFFSET (0x18326138)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN4F_OFFSET (0x1832613c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN50_OFFSET (0x18326140)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN51_OFFSET (0x18326144)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN52_OFFSET (0x18326148)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN53_OFFSET (0x1832614c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN54_OFFSET (0x18326150)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN55_OFFSET (0x18326154)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN56_OFFSET (0x18326158)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN57_OFFSET (0x1832615c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN58_OFFSET (0x18326160)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN59_OFFSET (0x18326164)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5A_OFFSET (0x18326168)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5B_OFFSET (0x1832616c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5C_OFFSET (0x18326170)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5D_OFFSET (0x18326174)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5E_OFFSET (0x18326178)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN5F_OFFSET (0x1832617c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN60_OFFSET (0x18326180)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN61_OFFSET (0x18326184)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN62_OFFSET (0x18326188)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN63_OFFSET (0x1832618c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN64_OFFSET (0x18326190)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN65_OFFSET (0x18326194)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN66_OFFSET (0x18326198)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN67_OFFSET (0x1832619c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN68_OFFSET (0x183261a0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN69_OFFSET (0x183261a4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6A_OFFSET (0x183261a8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6B_OFFSET (0x183261ac)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6C_OFFSET (0x183261b0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6D_OFFSET (0x183261b4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6E_OFFSET (0x183261b8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN6F_OFFSET (0x183261bc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN70_OFFSET (0x183261c0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN71_OFFSET (0x183261c4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN72_OFFSET (0x183261c8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN73_OFFSET (0x183261cc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN74_OFFSET (0x183261d0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN75_OFFSET (0x183261d4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN76_OFFSET (0x183261d8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN77_OFFSET (0x183261dc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN78_OFFSET (0x183261e0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN79_OFFSET (0x183261e4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7A_OFFSET (0x183261e8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7B_OFFSET (0x183261ec)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7C_OFFSET (0x183261f0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7D_OFFSET (0x183261f4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7E_OFFSET (0x183261f8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN7F_OFFSET (0x183261fc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN80_OFFSET (0x18326200)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN81_OFFSET (0x18326204)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN82_OFFSET (0x18326208)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN83_OFFSET (0x1832620c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN84_OFFSET (0x18326210)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN85_OFFSET (0x18326214)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN86_OFFSET (0x18326218)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN87_OFFSET (0x1832621c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN88_OFFSET (0x18326220)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN89_OFFSET (0x18326224)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8A_OFFSET (0x18326228)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8B_OFFSET (0x1832622c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8C_OFFSET (0x18326230)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8D_OFFSET (0x18326234)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8E_OFFSET (0x18326238)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN8F_OFFSET (0x1832623c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN90_OFFSET (0x18326240)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN91_OFFSET (0x18326244)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN92_OFFSET (0x18326248)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN93_OFFSET (0x1832624c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN94_OFFSET (0x18326250)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN95_OFFSET (0x18326254)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN96_OFFSET (0x18326258)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN97_OFFSET (0x1832625c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN98_OFFSET (0x18326260)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN99_OFFSET (0x18326264)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9A_OFFSET (0x18326268)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9B_OFFSET (0x1832626c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9C_OFFSET (0x18326270)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9D_OFFSET (0x18326274)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9E_OFFSET (0x18326278)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAN9F_OFFSET (0x1832627c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA0_OFFSET (0x18326280)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA1_OFFSET (0x18326284)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA2_OFFSET (0x18326288)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA3_OFFSET (0x1832628c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA4_OFFSET (0x18326290)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA5_OFFSET (0x18326294)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA6_OFFSET (0x18326298)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA7_OFFSET (0x1832629c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA8_OFFSET (0x183262a0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANA9_OFFSET (0x183262a4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAA_OFFSET (0x183262a8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAB_OFFSET (0x183262ac)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAC_OFFSET (0x183262b0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAD_OFFSET (0x183262b4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAE_OFFSET (0x183262b8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANAF_OFFSET (0x183262bc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB0_OFFSET (0x183262c0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB1_OFFSET (0x183262c4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB2_OFFSET (0x183262c8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB3_OFFSET (0x183262cc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB4_OFFSET (0x183262d0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB5_OFFSET (0x183262d4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB6_OFFSET (0x183262d8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB7_OFFSET (0x183262dc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB8_OFFSET (0x183262e0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANB9_OFFSET (0x183262e4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBA_OFFSET (0x183262e8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBB_OFFSET (0x183262ec)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBC_OFFSET (0x183262f0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBD_OFFSET (0x183262f4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBE_OFFSET (0x183262f8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANBF_OFFSET (0x183262fc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC0_OFFSET (0x18326300)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC1_OFFSET (0x18326304)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC2_OFFSET (0x18326308)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC3_OFFSET (0x1832630c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC4_OFFSET (0x18326310)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC5_OFFSET (0x18326314)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC6_OFFSET (0x18326318)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC7_OFFSET (0x1832631c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC8_OFFSET (0x18326320)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANC9_OFFSET (0x18326324)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCA_OFFSET (0x18326328)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCB_OFFSET (0x1832632c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCC_OFFSET (0x18326330)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCD_OFFSET (0x18326334)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCE_OFFSET (0x18326338)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANCF_OFFSET (0x1832633c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND0_OFFSET (0x18326340)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND1_OFFSET (0x18326344)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND2_OFFSET (0x18326348)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND3_OFFSET (0x1832634c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND4_OFFSET (0x18326350)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND5_OFFSET (0x18326354)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND6_OFFSET (0x18326358)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND7_OFFSET (0x1832635c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND8_OFFSET (0x18326360)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHAND9_OFFSET (0x18326364)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDA_OFFSET (0x18326368)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDB_OFFSET (0x1832636c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDC_OFFSET (0x18326370)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDD_OFFSET (0x18326374)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDE_OFFSET (0x18326378)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANDF_OFFSET (0x1832637c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE0_OFFSET (0x18326380)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE1_OFFSET (0x18326384)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE2_OFFSET (0x18326388)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE3_OFFSET (0x1832638c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE4_OFFSET (0x18326390)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE5_OFFSET (0x18326394)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE6_OFFSET (0x18326398)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE7_OFFSET (0x1832639c)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE8_OFFSET (0x183263a0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANE9_OFFSET (0x183263a4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEA_OFFSET (0x183263a8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEB_OFFSET (0x183263ac)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEC_OFFSET (0x183263b0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANED_OFFSET (0x183263b4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEE_OFFSET (0x183263b8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANEF_OFFSET (0x183263bc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF0_OFFSET (0x183263c0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF1_OFFSET (0x183263c4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF2_OFFSET (0x183263c8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF3_OFFSET (0x183263cc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF4_OFFSET (0x183263d0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF5_OFFSET (0x183263d4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF6_OFFSET (0x183263d8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF7_OFFSET (0x183263dc)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF8_OFFSET (0x183263e0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANF9_OFFSET (0x183263e4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFA_OFFSET (0x183263e8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFB_OFFSET (0x183263ec)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFC_OFFSET (0x183263f0)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFD_OFFSET (0x183263f4)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFE_OFFSET (0x183263f8)
#define MHOST_0_SW_STM_REGS_R_VAL_1BYTE_CHANFF_OFFSET (0x183263fc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN00_OFFSET (0x18326400)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN01_OFFSET (0x18326404)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN02_OFFSET (0x18326408)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN03_OFFSET (0x1832640c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN04_OFFSET (0x18326410)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN05_OFFSET (0x18326414)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN06_OFFSET (0x18326418)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN07_OFFSET (0x1832641c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN08_OFFSET (0x18326420)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN09_OFFSET (0x18326424)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0A_OFFSET (0x18326428)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0B_OFFSET (0x1832642c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0C_OFFSET (0x18326430)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0D_OFFSET (0x18326434)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0E_OFFSET (0x18326438)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN0F_OFFSET (0x1832643c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN10_OFFSET (0x18326440)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN11_OFFSET (0x18326444)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN12_OFFSET (0x18326448)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN13_OFFSET (0x1832644c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN14_OFFSET (0x18326450)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN15_OFFSET (0x18326454)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN16_OFFSET (0x18326458)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN17_OFFSET (0x1832645c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN18_OFFSET (0x18326460)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN19_OFFSET (0x18326464)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1A_OFFSET (0x18326468)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1B_OFFSET (0x1832646c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1C_OFFSET (0x18326470)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1D_OFFSET (0x18326474)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1E_OFFSET (0x18326478)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN1F_OFFSET (0x1832647c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN20_OFFSET (0x18326480)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN21_OFFSET (0x18326484)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN22_OFFSET (0x18326488)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN23_OFFSET (0x1832648c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN24_OFFSET (0x18326490)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN25_OFFSET (0x18326494)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN26_OFFSET (0x18326498)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN27_OFFSET (0x1832649c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN28_OFFSET (0x183264a0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN29_OFFSET (0x183264a4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2A_OFFSET (0x183264a8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2B_OFFSET (0x183264ac)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2C_OFFSET (0x183264b0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2D_OFFSET (0x183264b4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2E_OFFSET (0x183264b8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN2F_OFFSET (0x183264bc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN30_OFFSET (0x183264c0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN31_OFFSET (0x183264c4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN32_OFFSET (0x183264c8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN33_OFFSET (0x183264cc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN34_OFFSET (0x183264d0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN35_OFFSET (0x183264d4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN36_OFFSET (0x183264d8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN37_OFFSET (0x183264dc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN38_OFFSET (0x183264e0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN39_OFFSET (0x183264e4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3A_OFFSET (0x183264e8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3B_OFFSET (0x183264ec)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3C_OFFSET (0x183264f0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3D_OFFSET (0x183264f4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3E_OFFSET (0x183264f8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN3F_OFFSET (0x183264fc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN40_OFFSET (0x18326500)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN41_OFFSET (0x18326504)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN42_OFFSET (0x18326508)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN43_OFFSET (0x1832650c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN44_OFFSET (0x18326510)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN45_OFFSET (0x18326514)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN46_OFFSET (0x18326518)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN47_OFFSET (0x1832651c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN48_OFFSET (0x18326520)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN49_OFFSET (0x18326524)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4A_OFFSET (0x18326528)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4B_OFFSET (0x1832652c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4C_OFFSET (0x18326530)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4D_OFFSET (0x18326534)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4E_OFFSET (0x18326538)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN4F_OFFSET (0x1832653c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN50_OFFSET (0x18326540)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN51_OFFSET (0x18326544)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN52_OFFSET (0x18326548)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN53_OFFSET (0x1832654c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN54_OFFSET (0x18326550)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN55_OFFSET (0x18326554)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN56_OFFSET (0x18326558)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN57_OFFSET (0x1832655c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN58_OFFSET (0x18326560)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN59_OFFSET (0x18326564)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5A_OFFSET (0x18326568)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5B_OFFSET (0x1832656c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5C_OFFSET (0x18326570)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5D_OFFSET (0x18326574)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5E_OFFSET (0x18326578)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN5F_OFFSET (0x1832657c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN60_OFFSET (0x18326580)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN61_OFFSET (0x18326584)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN62_OFFSET (0x18326588)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN63_OFFSET (0x1832658c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN64_OFFSET (0x18326590)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN65_OFFSET (0x18326594)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN66_OFFSET (0x18326598)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN67_OFFSET (0x1832659c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN68_OFFSET (0x183265a0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN69_OFFSET (0x183265a4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6A_OFFSET (0x183265a8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6B_OFFSET (0x183265ac)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6C_OFFSET (0x183265b0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6D_OFFSET (0x183265b4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6E_OFFSET (0x183265b8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN6F_OFFSET (0x183265bc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN70_OFFSET (0x183265c0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN71_OFFSET (0x183265c4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN72_OFFSET (0x183265c8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN73_OFFSET (0x183265cc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN74_OFFSET (0x183265d0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN75_OFFSET (0x183265d4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN76_OFFSET (0x183265d8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN77_OFFSET (0x183265dc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN78_OFFSET (0x183265e0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN79_OFFSET (0x183265e4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7A_OFFSET (0x183265e8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7B_OFFSET (0x183265ec)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7C_OFFSET (0x183265f0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7D_OFFSET (0x183265f4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7E_OFFSET (0x183265f8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN7F_OFFSET (0x183265fc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN80_OFFSET (0x18326600)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN81_OFFSET (0x18326604)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN82_OFFSET (0x18326608)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN83_OFFSET (0x1832660c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN84_OFFSET (0x18326610)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN85_OFFSET (0x18326614)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN86_OFFSET (0x18326618)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN87_OFFSET (0x1832661c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN88_OFFSET (0x18326620)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN89_OFFSET (0x18326624)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8A_OFFSET (0x18326628)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8B_OFFSET (0x1832662c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8C_OFFSET (0x18326630)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8D_OFFSET (0x18326634)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8E_OFFSET (0x18326638)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN8F_OFFSET (0x1832663c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN90_OFFSET (0x18326640)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN91_OFFSET (0x18326644)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN92_OFFSET (0x18326648)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN93_OFFSET (0x1832664c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN94_OFFSET (0x18326650)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN95_OFFSET (0x18326654)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN96_OFFSET (0x18326658)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN97_OFFSET (0x1832665c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN98_OFFSET (0x18326660)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN99_OFFSET (0x18326664)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9A_OFFSET (0x18326668)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9B_OFFSET (0x1832666c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9C_OFFSET (0x18326670)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9D_OFFSET (0x18326674)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9E_OFFSET (0x18326678)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAN9F_OFFSET (0x1832667c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA0_OFFSET (0x18326680)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA1_OFFSET (0x18326684)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA2_OFFSET (0x18326688)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA3_OFFSET (0x1832668c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA4_OFFSET (0x18326690)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA5_OFFSET (0x18326694)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA6_OFFSET (0x18326698)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA7_OFFSET (0x1832669c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA8_OFFSET (0x183266a0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANA9_OFFSET (0x183266a4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAA_OFFSET (0x183266a8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAB_OFFSET (0x183266ac)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAC_OFFSET (0x183266b0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAD_OFFSET (0x183266b4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAE_OFFSET (0x183266b8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANAF_OFFSET (0x183266bc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB0_OFFSET (0x183266c0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB1_OFFSET (0x183266c4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB2_OFFSET (0x183266c8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB3_OFFSET (0x183266cc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB4_OFFSET (0x183266d0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB5_OFFSET (0x183266d4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB6_OFFSET (0x183266d8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB7_OFFSET (0x183266dc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB8_OFFSET (0x183266e0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANB9_OFFSET (0x183266e4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBA_OFFSET (0x183266e8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBB_OFFSET (0x183266ec)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBC_OFFSET (0x183266f0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBD_OFFSET (0x183266f4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBE_OFFSET (0x183266f8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANBF_OFFSET (0x183266fc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC0_OFFSET (0x18326700)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC1_OFFSET (0x18326704)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC2_OFFSET (0x18326708)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC3_OFFSET (0x1832670c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC4_OFFSET (0x18326710)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC5_OFFSET (0x18326714)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC6_OFFSET (0x18326718)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC7_OFFSET (0x1832671c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC8_OFFSET (0x18326720)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANC9_OFFSET (0x18326724)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCA_OFFSET (0x18326728)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCB_OFFSET (0x1832672c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCC_OFFSET (0x18326730)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCD_OFFSET (0x18326734)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCE_OFFSET (0x18326738)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANCF_OFFSET (0x1832673c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND0_OFFSET (0x18326740)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND1_OFFSET (0x18326744)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND2_OFFSET (0x18326748)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND3_OFFSET (0x1832674c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND4_OFFSET (0x18326750)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND5_OFFSET (0x18326754)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND6_OFFSET (0x18326758)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND7_OFFSET (0x1832675c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND8_OFFSET (0x18326760)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHAND9_OFFSET (0x18326764)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDA_OFFSET (0x18326768)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDB_OFFSET (0x1832676c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDC_OFFSET (0x18326770)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDD_OFFSET (0x18326774)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDE_OFFSET (0x18326778)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANDF_OFFSET (0x1832677c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE0_OFFSET (0x18326780)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE1_OFFSET (0x18326784)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE2_OFFSET (0x18326788)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE3_OFFSET (0x1832678c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE4_OFFSET (0x18326790)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE5_OFFSET (0x18326794)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE6_OFFSET (0x18326798)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE7_OFFSET (0x1832679c)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE8_OFFSET (0x183267a0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANE9_OFFSET (0x183267a4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEA_OFFSET (0x183267a8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEB_OFFSET (0x183267ac)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEC_OFFSET (0x183267b0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANED_OFFSET (0x183267b4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEE_OFFSET (0x183267b8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANEF_OFFSET (0x183267bc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF0_OFFSET (0x183267c0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF1_OFFSET (0x183267c4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF2_OFFSET (0x183267c8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF3_OFFSET (0x183267cc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF4_OFFSET (0x183267d0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF5_OFFSET (0x183267d4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF6_OFFSET (0x183267d8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF7_OFFSET (0x183267dc)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF8_OFFSET (0x183267e0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANF9_OFFSET (0x183267e4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFA_OFFSET (0x183267e8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFB_OFFSET (0x183267ec)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFC_OFFSET (0x183267f0)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFD_OFFSET (0x183267f4)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFE_OFFSET (0x183267f8)
#define MHOST_0_SW_STM_REGS_R_VAL_2BYTE_CHANFF_OFFSET (0x183267fc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN00_OFFSET (0x18326c00)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN01_OFFSET (0x18326c04)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN02_OFFSET (0x18326c08)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN03_OFFSET (0x18326c0c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN04_OFFSET (0x18326c10)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN05_OFFSET (0x18326c14)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN06_OFFSET (0x18326c18)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN07_OFFSET (0x18326c1c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN08_OFFSET (0x18326c20)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN09_OFFSET (0x18326c24)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0A_OFFSET (0x18326c28)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0B_OFFSET (0x18326c2c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0C_OFFSET (0x18326c30)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0D_OFFSET (0x18326c34)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0E_OFFSET (0x18326c38)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN0F_OFFSET (0x18326c3c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN10_OFFSET (0x18326c40)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN11_OFFSET (0x18326c44)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN12_OFFSET (0x18326c48)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN13_OFFSET (0x18326c4c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN14_OFFSET (0x18326c50)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN15_OFFSET (0x18326c54)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN16_OFFSET (0x18326c58)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN17_OFFSET (0x18326c5c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN18_OFFSET (0x18326c60)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN19_OFFSET (0x18326c64)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1A_OFFSET (0x18326c68)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1B_OFFSET (0x18326c6c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1C_OFFSET (0x18326c70)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1D_OFFSET (0x18326c74)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1E_OFFSET (0x18326c78)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN1F_OFFSET (0x18326c7c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN20_OFFSET (0x18326c80)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN21_OFFSET (0x18326c84)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN22_OFFSET (0x18326c88)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN23_OFFSET (0x18326c8c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN24_OFFSET (0x18326c90)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN25_OFFSET (0x18326c94)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN26_OFFSET (0x18326c98)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN27_OFFSET (0x18326c9c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN28_OFFSET (0x18326ca0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN29_OFFSET (0x18326ca4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2A_OFFSET (0x18326ca8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2B_OFFSET (0x18326cac)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2C_OFFSET (0x18326cb0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2D_OFFSET (0x18326cb4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2E_OFFSET (0x18326cb8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN2F_OFFSET (0x18326cbc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN30_OFFSET (0x18326cc0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN31_OFFSET (0x18326cc4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN32_OFFSET (0x18326cc8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN33_OFFSET (0x18326ccc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN34_OFFSET (0x18326cd0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN35_OFFSET (0x18326cd4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN36_OFFSET (0x18326cd8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN37_OFFSET (0x18326cdc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN38_OFFSET (0x18326ce0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN39_OFFSET (0x18326ce4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3A_OFFSET (0x18326ce8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3B_OFFSET (0x18326cec)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3C_OFFSET (0x18326cf0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3D_OFFSET (0x18326cf4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3E_OFFSET (0x18326cf8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN3F_OFFSET (0x18326cfc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN40_OFFSET (0x18326d00)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN41_OFFSET (0x18326d04)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN42_OFFSET (0x18326d08)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN43_OFFSET (0x18326d0c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN44_OFFSET (0x18326d10)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN45_OFFSET (0x18326d14)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN46_OFFSET (0x18326d18)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN47_OFFSET (0x18326d1c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN48_OFFSET (0x18326d20)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN49_OFFSET (0x18326d24)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4A_OFFSET (0x18326d28)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4B_OFFSET (0x18326d2c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4C_OFFSET (0x18326d30)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4D_OFFSET (0x18326d34)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4E_OFFSET (0x18326d38)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN4F_OFFSET (0x18326d3c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN50_OFFSET (0x18326d40)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN51_OFFSET (0x18326d44)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN52_OFFSET (0x18326d48)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN53_OFFSET (0x18326d4c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN54_OFFSET (0x18326d50)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN55_OFFSET (0x18326d54)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN56_OFFSET (0x18326d58)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN57_OFFSET (0x18326d5c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN58_OFFSET (0x18326d60)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN59_OFFSET (0x18326d64)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5A_OFFSET (0x18326d68)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5B_OFFSET (0x18326d6c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5C_OFFSET (0x18326d70)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5D_OFFSET (0x18326d74)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5E_OFFSET (0x18326d78)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN5F_OFFSET (0x18326d7c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN60_OFFSET (0x18326d80)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN61_OFFSET (0x18326d84)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN62_OFFSET (0x18326d88)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN63_OFFSET (0x18326d8c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN64_OFFSET (0x18326d90)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN65_OFFSET (0x18326d94)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN66_OFFSET (0x18326d98)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN67_OFFSET (0x18326d9c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN68_OFFSET (0x18326da0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN69_OFFSET (0x18326da4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6A_OFFSET (0x18326da8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6B_OFFSET (0x18326dac)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6C_OFFSET (0x18326db0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6D_OFFSET (0x18326db4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6E_OFFSET (0x18326db8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN6F_OFFSET (0x18326dbc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN70_OFFSET (0x18326dc0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN71_OFFSET (0x18326dc4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN72_OFFSET (0x18326dc8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN73_OFFSET (0x18326dcc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN74_OFFSET (0x18326dd0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN75_OFFSET (0x18326dd4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN76_OFFSET (0x18326dd8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN77_OFFSET (0x18326ddc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN78_OFFSET (0x18326de0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN79_OFFSET (0x18326de4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7A_OFFSET (0x18326de8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7B_OFFSET (0x18326dec)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7C_OFFSET (0x18326df0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7D_OFFSET (0x18326df4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7E_OFFSET (0x18326df8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN7F_OFFSET (0x18326dfc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN80_OFFSET (0x18326e00)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN81_OFFSET (0x18326e04)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN82_OFFSET (0x18326e08)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN83_OFFSET (0x18326e0c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN84_OFFSET (0x18326e10)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN85_OFFSET (0x18326e14)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN86_OFFSET (0x18326e18)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN87_OFFSET (0x18326e1c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN88_OFFSET (0x18326e20)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN89_OFFSET (0x18326e24)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8A_OFFSET (0x18326e28)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8B_OFFSET (0x18326e2c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8C_OFFSET (0x18326e30)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8D_OFFSET (0x18326e34)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8E_OFFSET (0x18326e38)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN8F_OFFSET (0x18326e3c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN90_OFFSET (0x18326e40)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN91_OFFSET (0x18326e44)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN92_OFFSET (0x18326e48)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN93_OFFSET (0x18326e4c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN94_OFFSET (0x18326e50)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN95_OFFSET (0x18326e54)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN96_OFFSET (0x18326e58)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN97_OFFSET (0x18326e5c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN98_OFFSET (0x18326e60)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN99_OFFSET (0x18326e64)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9A_OFFSET (0x18326e68)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9B_OFFSET (0x18326e6c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9C_OFFSET (0x18326e70)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9D_OFFSET (0x18326e74)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9E_OFFSET (0x18326e78)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAN9F_OFFSET (0x18326e7c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA0_OFFSET (0x18326e80)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA1_OFFSET (0x18326e84)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA2_OFFSET (0x18326e88)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA3_OFFSET (0x18326e8c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA4_OFFSET (0x18326e90)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA5_OFFSET (0x18326e94)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA6_OFFSET (0x18326e98)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA7_OFFSET (0x18326e9c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA8_OFFSET (0x18326ea0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANA9_OFFSET (0x18326ea4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAA_OFFSET (0x18326ea8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAB_OFFSET (0x18326eac)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAC_OFFSET (0x18326eb0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAD_OFFSET (0x18326eb4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAE_OFFSET (0x18326eb8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANAF_OFFSET (0x18326ebc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB0_OFFSET (0x18326ec0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB1_OFFSET (0x18326ec4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB2_OFFSET (0x18326ec8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB3_OFFSET (0x18326ecc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB4_OFFSET (0x18326ed0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB5_OFFSET (0x18326ed4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB6_OFFSET (0x18326ed8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB7_OFFSET (0x18326edc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB8_OFFSET (0x18326ee0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANB9_OFFSET (0x18326ee4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBA_OFFSET (0x18326ee8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBB_OFFSET (0x18326eec)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBC_OFFSET (0x18326ef0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBD_OFFSET (0x18326ef4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBE_OFFSET (0x18326ef8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANBF_OFFSET (0x18326efc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC0_OFFSET (0x18326f00)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC1_OFFSET (0x18326f04)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC2_OFFSET (0x18326f08)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC3_OFFSET (0x18326f0c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC4_OFFSET (0x18326f10)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC5_OFFSET (0x18326f14)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC6_OFFSET (0x18326f18)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC7_OFFSET (0x18326f1c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC8_OFFSET (0x18326f20)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANC9_OFFSET (0x18326f24)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCA_OFFSET (0x18326f28)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCB_OFFSET (0x18326f2c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCC_OFFSET (0x18326f30)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCD_OFFSET (0x18326f34)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCE_OFFSET (0x18326f38)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANCF_OFFSET (0x18326f3c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND0_OFFSET (0x18326f40)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND1_OFFSET (0x18326f44)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND2_OFFSET (0x18326f48)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND3_OFFSET (0x18326f4c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND4_OFFSET (0x18326f50)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND5_OFFSET (0x18326f54)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND6_OFFSET (0x18326f58)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND7_OFFSET (0x18326f5c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND8_OFFSET (0x18326f60)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHAND9_OFFSET (0x18326f64)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDA_OFFSET (0x18326f68)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDB_OFFSET (0x18326f6c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDC_OFFSET (0x18326f70)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDD_OFFSET (0x18326f74)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDE_OFFSET (0x18326f78)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANDF_OFFSET (0x18326f7c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE0_OFFSET (0x18326f80)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE1_OFFSET (0x18326f84)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE2_OFFSET (0x18326f88)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE3_OFFSET (0x18326f8c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE4_OFFSET (0x18326f90)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE5_OFFSET (0x18326f94)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE6_OFFSET (0x18326f98)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE7_OFFSET (0x18326f9c)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE8_OFFSET (0x18326fa0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANE9_OFFSET (0x18326fa4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEA_OFFSET (0x18326fa8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEB_OFFSET (0x18326fac)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEC_OFFSET (0x18326fb0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANED_OFFSET (0x18326fb4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEE_OFFSET (0x18326fb8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANEF_OFFSET (0x18326fbc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF0_OFFSET (0x18326fc0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF1_OFFSET (0x18326fc4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF2_OFFSET (0x18326fc8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF3_OFFSET (0x18326fcc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF4_OFFSET (0x18326fd0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF5_OFFSET (0x18326fd4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF6_OFFSET (0x18326fd8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF7_OFFSET (0x18326fdc)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF8_OFFSET (0x18326fe0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANF9_OFFSET (0x18326fe4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFA_OFFSET (0x18326fe8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFB_OFFSET (0x18326fec)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFC_OFFSET (0x18326ff0)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFD_OFFSET (0x18326ff4)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFE_OFFSET (0x18326ff8)
#define MHOST_0_SW_STM_REGS_R_VAL_4BYTE_CHANFF_OFFSET (0x18326ffc)
#define MHOST_0_TRACE_GLB_ACK_OFFSET                  (0x183200dc)
#define MHOST_0_TRACE_GLB_REQ_CMD_OFFSET              (0x183200d8)
#define MHOST_1_ARCACHE_REMAP_OFFSET                  (0x18330060)
#define MHOST_1_ARSHARE_REMAP_OFFSET                  (0x18330068)
#define MHOST_1_AWCACHE_REMAP_OFFSET                  (0x1833005c)
#define MHOST_1_AWSHARE_REMAP_OFFSET                  (0x18330064)
#define MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_0_OFFSET   (0x18332088)
#define MHOST_1_AXITP_M0_REGS_ATM_ADDRHIGH_1_OFFSET   (0x18332098)
#define MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_0_OFFSET    (0x18332084)
#define MHOST_1_AXITP_M0_REGS_ATM_ADDRLOW_1_OFFSET    (0x18332094)
#define MHOST_1_AXITP_M0_REGS_ATM_ARBUSY_OFFSET       (0x18332030)
#define MHOST_1_AXITP_M0_REGS_ATM_ARCYCLES_OFFSET     (0x1833201c)
#define MHOST_1_AXITP_M0_REGS_ATM_AWBUSY_OFFSET       (0x1833202c)
#define MHOST_1_AXITP_M0_REGS_ATM_AWCYCLES_OFFSET     (0x18332018)
#define MHOST_1_AXITP_M0_REGS_ATM_BBUSY_OFFSET        (0x1833203c)
#define MHOST_1_AXITP_M0_REGS_ATM_BCYCLES_OFFSET      (0x18332028)
#define MHOST_1_AXITP_M0_REGS_ATM_CMD_OFFSET          (0x1833200c)
#define MHOST_1_AXITP_M0_REGS_ATM_CONFIG_OFFSET       (0x18332000)
#define MHOST_1_AXITP_M0_REGS_ATM_FILTER_0_OFFSET     (0x18332080)
#define MHOST_1_AXITP_M0_REGS_ATM_FILTER_1_OFFSET     (0x18332090)
#define MHOST_1_AXITP_M0_REGS_ATM_OUTIDS_OFFSET       (0x18332008)
#define MHOST_1_AXITP_M0_REGS_ATM_RBUSY_OFFSET        (0x18332038)
#define MHOST_1_AXITP_M0_REGS_ATM_RCYCLES_OFFSET      (0x18332024)
#define MHOST_1_AXITP_M0_REGS_ATM_RDBEATS_OFFSET      (0x1833205c)
#define MHOST_1_AXITP_M0_REGS_ATM_RDCMDS_OFFSET       (0x18332014)
#define MHOST_1_AXITP_M0_REGS_ATM_RDMAX_OFFSET        (0x18332054)
#define MHOST_1_AXITP_M0_REGS_ATM_RDMIN_OFFSET        (0x1833204c)
#define MHOST_1_AXITP_M0_REGS_ATM_RDOUTS_OFFSET       (0x18332064)
#define MHOST_1_AXITP_M0_REGS_ATM_RDSUM_OFFSET        (0x18332044)
#define MHOST_1_AXITP_M0_REGS_ATM_STATUS_OFFSET       (0x18332004)
#define MHOST_1_AXITP_M0_REGS_ATM_WBUSY_OFFSET        (0x18332034)
#define MHOST_1_AXITP_M0_REGS_ATM_WCYCLES_OFFSET      (0x18332020)
#define MHOST_1_AXITP_M0_REGS_ATM_WRBEATS_OFFSET      (0x18332058)
#define MHOST_1_AXITP_M0_REGS_ATM_WRCMDS_OFFSET       (0x18332010)
#define MHOST_1_AXITP_M0_REGS_ATM_WRMAX_OFFSET        (0x18332050)
#define MHOST_1_AXITP_M0_REGS_ATM_WRMIN_OFFSET        (0x18332048)
#define MHOST_1_AXITP_M0_REGS_ATM_WROUTS_OFFSET       (0x18332060)
#define MHOST_1_AXITP_M0_REGS_ATM_WRSUM_OFFSET        (0x18332040)
#define MHOST_1_CR5_AXI_FATAL_ERR_STATUS_OFFSET       (0x18330058)
#define MHOST_1_CR5_CFG_CTRL_OFFSET                   (0x18330004)
#define MHOST_1_CR5_EVENTI_CONTROL_OFFSET             (0x183300d0)
#define MHOST_1_CR5_EVENTO_STATUS_OFFSET              (0x183300d4)
#define MHOST_1_CR5_PPH_CFG_CTRL_OFFSET               (0x18330008)
#define MHOST_1_CR5_PPV_CFG_CTRL_OFFSET               (0x18330010)
#define MHOST_1_CR5_PPX_CFG_CTRL_OFFSET               (0x1833000c)
#define MHOST_1_CR5_RST_CTRL_OFFSET                   (0x18330000)
#define MHOST_1_CR5_STANDBY_STATUS_OFFSET             (0x18330054)
#define MHOST_1_CSATBFUNNEL_AUTHSTATUS_OFFSET         (0x18338fb8)
#define MHOST_1_CSATBFUNNEL_CLAIMCLR_OFFSET           (0x18338fa4)
#define MHOST_1_CSATBFUNNEL_CLAIMSET_OFFSET           (0x18338fa0)
#define MHOST_1_CSATBFUNNEL_COMPID0_OFFSET            (0x18338ff0)
#define MHOST_1_CSATBFUNNEL_COMPID1_OFFSET            (0x18338ff4)
#define MHOST_1_CSATBFUNNEL_COMPID2_OFFSET            (0x18338ff8)
#define MHOST_1_CSATBFUNNEL_COMPID3_OFFSET            (0x18338ffc)
#define MHOST_1_CSATBFUNNEL_CTRL_REG_OFFSET           (0x18338000)
#define MHOST_1_CSATBFUNNEL_DEVID_OFFSET              (0x18338fc8)
#define MHOST_1_CSATBFUNNEL_DEVTYPE_OFFSET            (0x18338fcc)
#define MHOST_1_CSATBFUNNEL_ITATBCTR0_OFFSET          (0x18338ef8)
#define MHOST_1_CSATBFUNNEL_ITATBCTR1_OFFSET          (0x18338ef4)
#define MHOST_1_CSATBFUNNEL_ITATBCTR2_OFFSET          (0x18338ef0)
#define MHOST_1_CSATBFUNNEL_ITATBDATA0_OFFSET         (0x18338eec)
#define MHOST_1_CSATBFUNNEL_ITCTRL_OFFSET             (0x18338f00)
#define MHOST_1_CSATBFUNNEL_LOCKACCESS_OFFSET         (0x18338fb0)
#define MHOST_1_CSATBFUNNEL_LOCKSTATUS_OFFSET         (0x18338fb4)
#define MHOST_1_CSATBFUNNEL_PERIPHID0_OFFSET          (0x18338fe0)
#define MHOST_1_CSATBFUNNEL_PERIPHID1_OFFSET          (0x18338fe4)
#define MHOST_1_CSATBFUNNEL_PERIPHID2_OFFSET          (0x18338fe8)
#define MHOST_1_CSATBFUNNEL_PERIPHID3_OFFSET          (0x18338fec)
#define MHOST_1_CSATBFUNNEL_PERIPHID4_OFFSET          (0x18338fd0)
#define MHOST_1_CSATBFUNNEL_PRIORITY_CTRL_REG_OFFSET  (0x18338004)
#define MHOST_1_CSCTI_ASICCTL_OFFSET                  (0x18339144)
#define MHOST_1_CSCTI_AUTHSTATUS_OFFSET               (0x18339fb8)
#define MHOST_1_CSCTI_CLAIMCLR_OFFSET                 (0x18339fa4)
#define MHOST_1_CSCTI_CLAIMSET_OFFSET                 (0x18339fa0)
#define MHOST_1_CSCTI_COMPID0_OFFSET                  (0x18339ff0)
#define MHOST_1_CSCTI_COMPID1_OFFSET                  (0x18339ff4)
#define MHOST_1_CSCTI_COMPID2_OFFSET                  (0x18339ff8)
#define MHOST_1_CSCTI_COMPID3_OFFSET                  (0x18339ffc)
#define MHOST_1_CSCTI_CTIAPPCLEAR_OFFSET              (0x18339018)
#define MHOST_1_CSCTI_CTIAPPPULSE_OFFSET              (0x1833901c)
#define MHOST_1_CSCTI_CTIAPPSET_OFFSET                (0x18339014)
#define MHOST_1_CSCTI_CTICHINSTATUS_OFFSET            (0x18339138)
#define MHOST_1_CSCTI_CTICHOUTSTATUS_OFFSET           (0x1833913c)
#define MHOST_1_CSCTI_CTICONTROL_OFFSET               (0x18339000)
#define MHOST_1_CSCTI_CTIGATE_OFFSET                  (0x18339140)
#define MHOST_1_CSCTI_CTIINEN0_OFFSET                 (0x18339020)
#define MHOST_1_CSCTI_CTIINEN1_OFFSET                 (0x18339024)
#define MHOST_1_CSCTI_CTIINEN2_OFFSET                 (0x18339028)
#define MHOST_1_CSCTI_CTIINEN3_OFFSET                 (0x1833902c)
#define MHOST_1_CSCTI_CTIINEN4_OFFSET                 (0x18339030)
#define MHOST_1_CSCTI_CTIINEN5_OFFSET                 (0x18339034)
#define MHOST_1_CSCTI_CTIINEN6_OFFSET                 (0x18339038)
#define MHOST_1_CSCTI_CTIINEN7_OFFSET                 (0x1833903c)
#define MHOST_1_CSCTI_CTIINTACK_OFFSET                (0x18339010)
#define MHOST_1_CSCTI_CTIOUTEN0_OFFSET                (0x183390a0)
#define MHOST_1_CSCTI_CTIOUTEN1_OFFSET                (0x183390a4)
#define MHOST_1_CSCTI_CTIOUTEN2_OFFSET                (0x183390a8)
#define MHOST_1_CSCTI_CTIOUTEN3_OFFSET                (0x183390ac)
#define MHOST_1_CSCTI_CTIOUTEN4_OFFSET                (0x183390b0)
#define MHOST_1_CSCTI_CTIOUTEN5_OFFSET                (0x183390b4)
#define MHOST_1_CSCTI_CTIOUTEN6_OFFSET                (0x183390b8)
#define MHOST_1_CSCTI_CTIOUTEN7_OFFSET                (0x183390bc)
#define MHOST_1_CSCTI_CTITRIGINSTATUS_OFFSET          (0x18339130)
#define MHOST_1_CSCTI_CTITRIGOUTSTATUS_OFFSET         (0x18339134)
#define MHOST_1_CSCTI_DEVID_OFFSET                    (0x18339fc8)
#define MHOST_1_CSCTI_DEVTYPE_OFFSET                  (0x18339fcc)
#define MHOST_1_CSCTI_ITCHIN_OFFSET                   (0x18339ef4)
#define MHOST_1_CSCTI_ITCHINACK_OFFSET                (0x18339edc)
#define MHOST_1_CSCTI_ITCHOUT_OFFSET                  (0x18339ee4)
#define MHOST_1_CSCTI_ITCHOUTACK_OFFSET               (0x18339eec)
#define MHOST_1_CSCTI_ITCTRL_OFFSET                   (0x18339f00)
#define MHOST_1_CSCTI_ITTRIGIN_OFFSET                 (0x18339ef8)
#define MHOST_1_CSCTI_ITTRIGINACK_OFFSET              (0x18339ee0)
#define MHOST_1_CSCTI_ITTRIGOUT_OFFSET                (0x18339ee8)
#define MHOST_1_CSCTI_ITTRIGOUTACK_OFFSET             (0x18339ef0)
#define MHOST_1_CSCTI_LAR_OFFSET                      (0x18339fb0)
#define MHOST_1_CSCTI_LSR_OFFSET                      (0x18339fb4)
#define MHOST_1_CSCTI_PERIPHID0_OFFSET                (0x18339fe0)
#define MHOST_1_CSCTI_PERIPHID1_OFFSET                (0x18339fe4)
#define MHOST_1_CSCTI_PERIPHID2_OFFSET                (0x18339fe8)
#define MHOST_1_CSCTI_PERIPHID3_OFFSET                (0x18339fec)
#define MHOST_1_CSCTI_PERIPHID4_OFFSET                (0x18339fd0)
#define MHOST_1_EVENTBUS_ECC_ERR_INTR_ENABLE_OFFSET   (0x18330100)
#define MHOST_1_EVENTBUS_ECC_ERR_INTR_STATUS_OFFSET   (0x18330104)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN22_OFFSET         (0x18330108)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN23_OFFSET         (0x1833010c)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN24_OFFSET         (0x18330110)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN25_OFFSET         (0x18330114)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN26_OFFSET         (0x18330118)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN27_OFFSET         (0x1833011c)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN33_OFFSET         (0x18330120)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN34_OFFSET         (0x18330124)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN37_OFFSET         (0x18330128)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN38_OFFSET         (0x1833012c)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN39_OFFSET         (0x18330130)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN40_OFFSET         (0x18330134)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN41_OFFSET         (0x18330138)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN42_OFFSET         (0x1833013c)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN43_OFFSET         (0x18330140)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN44_OFFSET         (0x18330144)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN45_OFFSET         (0x18330148)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN46_OFFSET         (0x1833014c)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN47_OFFSET         (0x18330150)
#define MHOST_1_EVENTBUS_ECC_ERR_PIN48_OFFSET         (0x18330154)
#define MHOST_1_GICTR_REGS_GIC_CMD_OFFSET             (0x1833500c)
#define MHOST_1_GICTR_REGS_GIC_CONFIG_OFFSET          (0x18335000)
#define MHOST_1_GICTR_REGS_GIC_FIQ_LAT0_OFFSET        (0x18335010)
#define MHOST_1_GICTR_REGS_GIC_FIQ_LAT1_OFFSET        (0x18335018)
#define MHOST_1_GICTR_REGS_GIC_IRQ_LAT0_OFFSET        (0x18335014)
#define MHOST_1_GICTR_REGS_GIC_IRQ_LAT1_OFFSET        (0x1833501c)
#define MHOST_1_GICTR_REGS_GIC_OUTIDS_OFFSET          (0x18335008)
#define MHOST_1_GICTR_REGS_GIC_STATUS_OFFSET          (0x18335004)
#define MHOST_1_MEM_TM_CTRL_0_OFFSET                  (0x18330014)
#define MHOST_1_MEM_TM_CTRL_1_OFFSET                  (0x18330018)
#define MHOST_1_MEM_TM_CTRL_10_OFFSET                 (0x1833003c)
#define MHOST_1_MEM_TM_CTRL_11_OFFSET                 (0x18330040)
#define MHOST_1_MEM_TM_CTRL_12_OFFSET                 (0x18330044)
#define MHOST_1_MEM_TM_CTRL_13_OFFSET                 (0x18330048)
#define MHOST_1_MEM_TM_CTRL_2_OFFSET                  (0x1833001c)
#define MHOST_1_MEM_TM_CTRL_3_OFFSET                  (0x18330020)
#define MHOST_1_MEM_TM_CTRL_4_OFFSET                  (0x18330024)
#define MHOST_1_MEM_TM_CTRL_5_OFFSET                  (0x18330028)
#define MHOST_1_MEM_TM_CTRL_6_OFFSET                  (0x1833002c)
#define MHOST_1_MEM_TM_CTRL_7_OFFSET                  (0x18330030)
#define MHOST_1_MEM_TM_CTRL_8_OFFSET                  (0x18330034)
#define MHOST_1_MEM_TM_CTRL_9_OFFSET                  (0x18330038)
#define MHOST_1_MHOST_DEBUG_CTRL_OFFSET               (0x183300e4)
#define MHOST_1_MHOST_INTR_MASK_0_OFFSET              (0x18330090)
#define MHOST_1_MHOST_INTR_MASK_1_OFFSET              (0x18330094)
#define MHOST_1_MHOST_INTR_MASK_2_OFFSET              (0x18330098)
#define MHOST_1_MHOST_INTR_MASK_3_OFFSET              (0x1833009c)
#define MHOST_1_MHOST_INTR_MASK_4_OFFSET              (0x183300a0)
#define MHOST_1_MHOST_INTR_MASK_5_OFFSET              (0x183300a4)
#define MHOST_1_MHOST_INTR_MASK_6_OFFSET              (0x183300a8)
#define MHOST_1_MHOST_INTR_MASK_7_OFFSET              (0x183300ac)
#define MHOST_1_MHOST_INTR_STATUS_0_OFFSET            (0x183300b0)
#define MHOST_1_MHOST_INTR_STATUS_1_OFFSET            (0x183300b4)
#define MHOST_1_MHOST_INTR_STATUS_2_OFFSET            (0x183300b8)
#define MHOST_1_MHOST_INTR_STATUS_3_OFFSET            (0x183300bc)
#define MHOST_1_MHOST_INTR_STATUS_4_OFFSET            (0x183300c0)
#define MHOST_1_MHOST_INTR_STATUS_5_OFFSET            (0x183300c4)
#define MHOST_1_MHOST_INTR_STATUS_6_OFFSET            (0x183300c8)
#define MHOST_1_MHOST_INTR_STATUS_7_OFFSET            (0x183300cc)
#define MHOST_1_MHOST_RAW_INTR_STATUS_0_OFFSET        (0x18330070)
#define MHOST_1_MHOST_RAW_INTR_STATUS_1_OFFSET        (0x18330074)
#define MHOST_1_MHOST_RAW_INTR_STATUS_2_OFFSET        (0x18330078)
#define MHOST_1_MHOST_RAW_INTR_STATUS_3_OFFSET        (0x1833007c)
#define MHOST_1_MHOST_RAW_INTR_STATUS_4_OFFSET        (0x18330080)
#define MHOST_1_MHOST_RAW_INTR_STATUS_5_OFFSET        (0x18330084)
#define MHOST_1_MHOST_RAW_INTR_STATUS_6_OFFSET        (0x18330088)
#define MHOST_1_MHOST_RAW_INTR_STATUS_7_OFFSET        (0x1833008c)
#define MHOST_1_MHOST_STRAP_STATUS_OFFSET             (0x183300e0)
#define MHOST_1_PCIE64B_ACCESS_MSB_31TO24_OFFSET      (0x18330160)
#define MHOST_1_PCIE64B_ACCESS_MSB_63TO32_OFFSET      (0x18330164)
#define MHOST_1_SW_STM_REGS_R_CONFIG_OFFSET           (0x18336800)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN00_OFFSET (0x18336000)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN01_OFFSET (0x18336004)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN02_OFFSET (0x18336008)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN03_OFFSET (0x1833600c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN04_OFFSET (0x18336010)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN05_OFFSET (0x18336014)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN06_OFFSET (0x18336018)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN07_OFFSET (0x1833601c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN08_OFFSET (0x18336020)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN09_OFFSET (0x18336024)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0A_OFFSET (0x18336028)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0B_OFFSET (0x1833602c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0C_OFFSET (0x18336030)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0D_OFFSET (0x18336034)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0E_OFFSET (0x18336038)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN0F_OFFSET (0x1833603c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN10_OFFSET (0x18336040)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN11_OFFSET (0x18336044)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN12_OFFSET (0x18336048)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN13_OFFSET (0x1833604c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN14_OFFSET (0x18336050)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN15_OFFSET (0x18336054)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN16_OFFSET (0x18336058)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN17_OFFSET (0x1833605c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN18_OFFSET (0x18336060)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN19_OFFSET (0x18336064)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1A_OFFSET (0x18336068)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1B_OFFSET (0x1833606c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1C_OFFSET (0x18336070)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1D_OFFSET (0x18336074)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1E_OFFSET (0x18336078)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN1F_OFFSET (0x1833607c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN20_OFFSET (0x18336080)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN21_OFFSET (0x18336084)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN22_OFFSET (0x18336088)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN23_OFFSET (0x1833608c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN24_OFFSET (0x18336090)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN25_OFFSET (0x18336094)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN26_OFFSET (0x18336098)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN27_OFFSET (0x1833609c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN28_OFFSET (0x183360a0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN29_OFFSET (0x183360a4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2A_OFFSET (0x183360a8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2B_OFFSET (0x183360ac)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2C_OFFSET (0x183360b0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2D_OFFSET (0x183360b4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2E_OFFSET (0x183360b8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN2F_OFFSET (0x183360bc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN30_OFFSET (0x183360c0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN31_OFFSET (0x183360c4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN32_OFFSET (0x183360c8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN33_OFFSET (0x183360cc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN34_OFFSET (0x183360d0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN35_OFFSET (0x183360d4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN36_OFFSET (0x183360d8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN37_OFFSET (0x183360dc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN38_OFFSET (0x183360e0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN39_OFFSET (0x183360e4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3A_OFFSET (0x183360e8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3B_OFFSET (0x183360ec)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3C_OFFSET (0x183360f0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3D_OFFSET (0x183360f4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3E_OFFSET (0x183360f8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN3F_OFFSET (0x183360fc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN40_OFFSET (0x18336100)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN41_OFFSET (0x18336104)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN42_OFFSET (0x18336108)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN43_OFFSET (0x1833610c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN44_OFFSET (0x18336110)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN45_OFFSET (0x18336114)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN46_OFFSET (0x18336118)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN47_OFFSET (0x1833611c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN48_OFFSET (0x18336120)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN49_OFFSET (0x18336124)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4A_OFFSET (0x18336128)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4B_OFFSET (0x1833612c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4C_OFFSET (0x18336130)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4D_OFFSET (0x18336134)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4E_OFFSET (0x18336138)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN4F_OFFSET (0x1833613c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN50_OFFSET (0x18336140)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN51_OFFSET (0x18336144)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN52_OFFSET (0x18336148)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN53_OFFSET (0x1833614c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN54_OFFSET (0x18336150)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN55_OFFSET (0x18336154)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN56_OFFSET (0x18336158)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN57_OFFSET (0x1833615c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN58_OFFSET (0x18336160)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN59_OFFSET (0x18336164)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5A_OFFSET (0x18336168)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5B_OFFSET (0x1833616c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5C_OFFSET (0x18336170)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5D_OFFSET (0x18336174)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5E_OFFSET (0x18336178)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN5F_OFFSET (0x1833617c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN60_OFFSET (0x18336180)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN61_OFFSET (0x18336184)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN62_OFFSET (0x18336188)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN63_OFFSET (0x1833618c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN64_OFFSET (0x18336190)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN65_OFFSET (0x18336194)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN66_OFFSET (0x18336198)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN67_OFFSET (0x1833619c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN68_OFFSET (0x183361a0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN69_OFFSET (0x183361a4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6A_OFFSET (0x183361a8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6B_OFFSET (0x183361ac)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6C_OFFSET (0x183361b0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6D_OFFSET (0x183361b4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6E_OFFSET (0x183361b8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN6F_OFFSET (0x183361bc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN70_OFFSET (0x183361c0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN71_OFFSET (0x183361c4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN72_OFFSET (0x183361c8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN73_OFFSET (0x183361cc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN74_OFFSET (0x183361d0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN75_OFFSET (0x183361d4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN76_OFFSET (0x183361d8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN77_OFFSET (0x183361dc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN78_OFFSET (0x183361e0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN79_OFFSET (0x183361e4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7A_OFFSET (0x183361e8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7B_OFFSET (0x183361ec)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7C_OFFSET (0x183361f0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7D_OFFSET (0x183361f4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7E_OFFSET (0x183361f8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN7F_OFFSET (0x183361fc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN80_OFFSET (0x18336200)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN81_OFFSET (0x18336204)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN82_OFFSET (0x18336208)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN83_OFFSET (0x1833620c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN84_OFFSET (0x18336210)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN85_OFFSET (0x18336214)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN86_OFFSET (0x18336218)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN87_OFFSET (0x1833621c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN88_OFFSET (0x18336220)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN89_OFFSET (0x18336224)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8A_OFFSET (0x18336228)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8B_OFFSET (0x1833622c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8C_OFFSET (0x18336230)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8D_OFFSET (0x18336234)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8E_OFFSET (0x18336238)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN8F_OFFSET (0x1833623c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN90_OFFSET (0x18336240)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN91_OFFSET (0x18336244)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN92_OFFSET (0x18336248)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN93_OFFSET (0x1833624c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN94_OFFSET (0x18336250)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN95_OFFSET (0x18336254)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN96_OFFSET (0x18336258)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN97_OFFSET (0x1833625c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN98_OFFSET (0x18336260)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN99_OFFSET (0x18336264)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9A_OFFSET (0x18336268)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9B_OFFSET (0x1833626c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9C_OFFSET (0x18336270)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9D_OFFSET (0x18336274)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9E_OFFSET (0x18336278)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAN9F_OFFSET (0x1833627c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA0_OFFSET (0x18336280)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA1_OFFSET (0x18336284)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA2_OFFSET (0x18336288)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA3_OFFSET (0x1833628c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA4_OFFSET (0x18336290)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA5_OFFSET (0x18336294)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA6_OFFSET (0x18336298)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA7_OFFSET (0x1833629c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA8_OFFSET (0x183362a0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANA9_OFFSET (0x183362a4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAA_OFFSET (0x183362a8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAB_OFFSET (0x183362ac)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAC_OFFSET (0x183362b0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAD_OFFSET (0x183362b4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAE_OFFSET (0x183362b8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANAF_OFFSET (0x183362bc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB0_OFFSET (0x183362c0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB1_OFFSET (0x183362c4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB2_OFFSET (0x183362c8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB3_OFFSET (0x183362cc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB4_OFFSET (0x183362d0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB5_OFFSET (0x183362d4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB6_OFFSET (0x183362d8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB7_OFFSET (0x183362dc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB8_OFFSET (0x183362e0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANB9_OFFSET (0x183362e4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBA_OFFSET (0x183362e8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBB_OFFSET (0x183362ec)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBC_OFFSET (0x183362f0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBD_OFFSET (0x183362f4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBE_OFFSET (0x183362f8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANBF_OFFSET (0x183362fc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC0_OFFSET (0x18336300)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC1_OFFSET (0x18336304)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC2_OFFSET (0x18336308)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC3_OFFSET (0x1833630c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC4_OFFSET (0x18336310)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC5_OFFSET (0x18336314)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC6_OFFSET (0x18336318)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC7_OFFSET (0x1833631c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC8_OFFSET (0x18336320)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANC9_OFFSET (0x18336324)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCA_OFFSET (0x18336328)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCB_OFFSET (0x1833632c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCC_OFFSET (0x18336330)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCD_OFFSET (0x18336334)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCE_OFFSET (0x18336338)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANCF_OFFSET (0x1833633c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND0_OFFSET (0x18336340)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND1_OFFSET (0x18336344)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND2_OFFSET (0x18336348)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND3_OFFSET (0x1833634c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND4_OFFSET (0x18336350)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND5_OFFSET (0x18336354)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND6_OFFSET (0x18336358)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND7_OFFSET (0x1833635c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND8_OFFSET (0x18336360)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHAND9_OFFSET (0x18336364)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDA_OFFSET (0x18336368)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDB_OFFSET (0x1833636c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDC_OFFSET (0x18336370)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDD_OFFSET (0x18336374)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDE_OFFSET (0x18336378)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANDF_OFFSET (0x1833637c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE0_OFFSET (0x18336380)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE1_OFFSET (0x18336384)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE2_OFFSET (0x18336388)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE3_OFFSET (0x1833638c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE4_OFFSET (0x18336390)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE5_OFFSET (0x18336394)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE6_OFFSET (0x18336398)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE7_OFFSET (0x1833639c)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE8_OFFSET (0x183363a0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANE9_OFFSET (0x183363a4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEA_OFFSET (0x183363a8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEB_OFFSET (0x183363ac)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEC_OFFSET (0x183363b0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANED_OFFSET (0x183363b4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEE_OFFSET (0x183363b8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANEF_OFFSET (0x183363bc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF0_OFFSET (0x183363c0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF1_OFFSET (0x183363c4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF2_OFFSET (0x183363c8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF3_OFFSET (0x183363cc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF4_OFFSET (0x183363d0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF5_OFFSET (0x183363d4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF6_OFFSET (0x183363d8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF7_OFFSET (0x183363dc)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF8_OFFSET (0x183363e0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANF9_OFFSET (0x183363e4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFA_OFFSET (0x183363e8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFB_OFFSET (0x183363ec)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFC_OFFSET (0x183363f0)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFD_OFFSET (0x183363f4)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFE_OFFSET (0x183363f8)
#define MHOST_1_SW_STM_REGS_R_VAL_1BYTE_CHANFF_OFFSET (0x183363fc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN00_OFFSET (0x18336400)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN01_OFFSET (0x18336404)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN02_OFFSET (0x18336408)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN03_OFFSET (0x1833640c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN04_OFFSET (0x18336410)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN05_OFFSET (0x18336414)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN06_OFFSET (0x18336418)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN07_OFFSET (0x1833641c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN08_OFFSET (0x18336420)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN09_OFFSET (0x18336424)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0A_OFFSET (0x18336428)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0B_OFFSET (0x1833642c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0C_OFFSET (0x18336430)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0D_OFFSET (0x18336434)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0E_OFFSET (0x18336438)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN0F_OFFSET (0x1833643c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN10_OFFSET (0x18336440)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN11_OFFSET (0x18336444)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN12_OFFSET (0x18336448)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN13_OFFSET (0x1833644c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN14_OFFSET (0x18336450)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN15_OFFSET (0x18336454)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN16_OFFSET (0x18336458)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN17_OFFSET (0x1833645c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN18_OFFSET (0x18336460)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN19_OFFSET (0x18336464)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1A_OFFSET (0x18336468)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1B_OFFSET (0x1833646c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1C_OFFSET (0x18336470)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1D_OFFSET (0x18336474)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1E_OFFSET (0x18336478)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN1F_OFFSET (0x1833647c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN20_OFFSET (0x18336480)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN21_OFFSET (0x18336484)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN22_OFFSET (0x18336488)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN23_OFFSET (0x1833648c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN24_OFFSET (0x18336490)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN25_OFFSET (0x18336494)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN26_OFFSET (0x18336498)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN27_OFFSET (0x1833649c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN28_OFFSET (0x183364a0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN29_OFFSET (0x183364a4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2A_OFFSET (0x183364a8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2B_OFFSET (0x183364ac)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2C_OFFSET (0x183364b0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2D_OFFSET (0x183364b4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2E_OFFSET (0x183364b8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN2F_OFFSET (0x183364bc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN30_OFFSET (0x183364c0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN31_OFFSET (0x183364c4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN32_OFFSET (0x183364c8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN33_OFFSET (0x183364cc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN34_OFFSET (0x183364d0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN35_OFFSET (0x183364d4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN36_OFFSET (0x183364d8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN37_OFFSET (0x183364dc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN38_OFFSET (0x183364e0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN39_OFFSET (0x183364e4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3A_OFFSET (0x183364e8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3B_OFFSET (0x183364ec)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3C_OFFSET (0x183364f0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3D_OFFSET (0x183364f4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3E_OFFSET (0x183364f8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN3F_OFFSET (0x183364fc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN40_OFFSET (0x18336500)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN41_OFFSET (0x18336504)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN42_OFFSET (0x18336508)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN43_OFFSET (0x1833650c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN44_OFFSET (0x18336510)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN45_OFFSET (0x18336514)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN46_OFFSET (0x18336518)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN47_OFFSET (0x1833651c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN48_OFFSET (0x18336520)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN49_OFFSET (0x18336524)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4A_OFFSET (0x18336528)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4B_OFFSET (0x1833652c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4C_OFFSET (0x18336530)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4D_OFFSET (0x18336534)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4E_OFFSET (0x18336538)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN4F_OFFSET (0x1833653c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN50_OFFSET (0x18336540)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN51_OFFSET (0x18336544)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN52_OFFSET (0x18336548)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN53_OFFSET (0x1833654c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN54_OFFSET (0x18336550)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN55_OFFSET (0x18336554)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN56_OFFSET (0x18336558)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN57_OFFSET (0x1833655c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN58_OFFSET (0x18336560)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN59_OFFSET (0x18336564)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5A_OFFSET (0x18336568)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5B_OFFSET (0x1833656c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5C_OFFSET (0x18336570)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5D_OFFSET (0x18336574)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5E_OFFSET (0x18336578)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN5F_OFFSET (0x1833657c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN60_OFFSET (0x18336580)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN61_OFFSET (0x18336584)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN62_OFFSET (0x18336588)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN63_OFFSET (0x1833658c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN64_OFFSET (0x18336590)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN65_OFFSET (0x18336594)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN66_OFFSET (0x18336598)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN67_OFFSET (0x1833659c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN68_OFFSET (0x183365a0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN69_OFFSET (0x183365a4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6A_OFFSET (0x183365a8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6B_OFFSET (0x183365ac)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6C_OFFSET (0x183365b0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6D_OFFSET (0x183365b4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6E_OFFSET (0x183365b8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN6F_OFFSET (0x183365bc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN70_OFFSET (0x183365c0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN71_OFFSET (0x183365c4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN72_OFFSET (0x183365c8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN73_OFFSET (0x183365cc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN74_OFFSET (0x183365d0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN75_OFFSET (0x183365d4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN76_OFFSET (0x183365d8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN77_OFFSET (0x183365dc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN78_OFFSET (0x183365e0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN79_OFFSET (0x183365e4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7A_OFFSET (0x183365e8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7B_OFFSET (0x183365ec)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7C_OFFSET (0x183365f0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7D_OFFSET (0x183365f4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7E_OFFSET (0x183365f8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN7F_OFFSET (0x183365fc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN80_OFFSET (0x18336600)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN81_OFFSET (0x18336604)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN82_OFFSET (0x18336608)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN83_OFFSET (0x1833660c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN84_OFFSET (0x18336610)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN85_OFFSET (0x18336614)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN86_OFFSET (0x18336618)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN87_OFFSET (0x1833661c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN88_OFFSET (0x18336620)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN89_OFFSET (0x18336624)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8A_OFFSET (0x18336628)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8B_OFFSET (0x1833662c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8C_OFFSET (0x18336630)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8D_OFFSET (0x18336634)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8E_OFFSET (0x18336638)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN8F_OFFSET (0x1833663c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN90_OFFSET (0x18336640)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN91_OFFSET (0x18336644)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN92_OFFSET (0x18336648)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN93_OFFSET (0x1833664c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN94_OFFSET (0x18336650)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN95_OFFSET (0x18336654)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN96_OFFSET (0x18336658)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN97_OFFSET (0x1833665c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN98_OFFSET (0x18336660)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN99_OFFSET (0x18336664)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9A_OFFSET (0x18336668)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9B_OFFSET (0x1833666c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9C_OFFSET (0x18336670)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9D_OFFSET (0x18336674)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9E_OFFSET (0x18336678)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAN9F_OFFSET (0x1833667c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA0_OFFSET (0x18336680)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA1_OFFSET (0x18336684)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA2_OFFSET (0x18336688)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA3_OFFSET (0x1833668c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA4_OFFSET (0x18336690)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA5_OFFSET (0x18336694)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA6_OFFSET (0x18336698)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA7_OFFSET (0x1833669c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA8_OFFSET (0x183366a0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANA9_OFFSET (0x183366a4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAA_OFFSET (0x183366a8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAB_OFFSET (0x183366ac)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAC_OFFSET (0x183366b0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAD_OFFSET (0x183366b4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAE_OFFSET (0x183366b8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANAF_OFFSET (0x183366bc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB0_OFFSET (0x183366c0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB1_OFFSET (0x183366c4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB2_OFFSET (0x183366c8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB3_OFFSET (0x183366cc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB4_OFFSET (0x183366d0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB5_OFFSET (0x183366d4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB6_OFFSET (0x183366d8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB7_OFFSET (0x183366dc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB8_OFFSET (0x183366e0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANB9_OFFSET (0x183366e4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBA_OFFSET (0x183366e8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBB_OFFSET (0x183366ec)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBC_OFFSET (0x183366f0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBD_OFFSET (0x183366f4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBE_OFFSET (0x183366f8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANBF_OFFSET (0x183366fc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC0_OFFSET (0x18336700)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC1_OFFSET (0x18336704)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC2_OFFSET (0x18336708)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC3_OFFSET (0x1833670c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC4_OFFSET (0x18336710)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC5_OFFSET (0x18336714)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC6_OFFSET (0x18336718)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC7_OFFSET (0x1833671c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC8_OFFSET (0x18336720)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANC9_OFFSET (0x18336724)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCA_OFFSET (0x18336728)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCB_OFFSET (0x1833672c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCC_OFFSET (0x18336730)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCD_OFFSET (0x18336734)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCE_OFFSET (0x18336738)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANCF_OFFSET (0x1833673c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND0_OFFSET (0x18336740)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND1_OFFSET (0x18336744)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND2_OFFSET (0x18336748)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND3_OFFSET (0x1833674c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND4_OFFSET (0x18336750)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND5_OFFSET (0x18336754)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND6_OFFSET (0x18336758)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND7_OFFSET (0x1833675c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND8_OFFSET (0x18336760)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHAND9_OFFSET (0x18336764)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDA_OFFSET (0x18336768)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDB_OFFSET (0x1833676c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDC_OFFSET (0x18336770)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDD_OFFSET (0x18336774)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDE_OFFSET (0x18336778)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANDF_OFFSET (0x1833677c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE0_OFFSET (0x18336780)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE1_OFFSET (0x18336784)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE2_OFFSET (0x18336788)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE3_OFFSET (0x1833678c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE4_OFFSET (0x18336790)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE5_OFFSET (0x18336794)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE6_OFFSET (0x18336798)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE7_OFFSET (0x1833679c)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE8_OFFSET (0x183367a0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANE9_OFFSET (0x183367a4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEA_OFFSET (0x183367a8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEB_OFFSET (0x183367ac)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEC_OFFSET (0x183367b0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANED_OFFSET (0x183367b4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEE_OFFSET (0x183367b8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANEF_OFFSET (0x183367bc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF0_OFFSET (0x183367c0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF1_OFFSET (0x183367c4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF2_OFFSET (0x183367c8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF3_OFFSET (0x183367cc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF4_OFFSET (0x183367d0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF5_OFFSET (0x183367d4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF6_OFFSET (0x183367d8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF7_OFFSET (0x183367dc)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF8_OFFSET (0x183367e0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANF9_OFFSET (0x183367e4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFA_OFFSET (0x183367e8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFB_OFFSET (0x183367ec)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFC_OFFSET (0x183367f0)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFD_OFFSET (0x183367f4)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFE_OFFSET (0x183367f8)
#define MHOST_1_SW_STM_REGS_R_VAL_2BYTE_CHANFF_OFFSET (0x183367fc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN00_OFFSET (0x18336c00)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN01_OFFSET (0x18336c04)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN02_OFFSET (0x18336c08)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN03_OFFSET (0x18336c0c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN04_OFFSET (0x18336c10)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN05_OFFSET (0x18336c14)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN06_OFFSET (0x18336c18)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN07_OFFSET (0x18336c1c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN08_OFFSET (0x18336c20)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN09_OFFSET (0x18336c24)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0A_OFFSET (0x18336c28)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0B_OFFSET (0x18336c2c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0C_OFFSET (0x18336c30)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0D_OFFSET (0x18336c34)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0E_OFFSET (0x18336c38)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN0F_OFFSET (0x18336c3c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN10_OFFSET (0x18336c40)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN11_OFFSET (0x18336c44)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN12_OFFSET (0x18336c48)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN13_OFFSET (0x18336c4c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN14_OFFSET (0x18336c50)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN15_OFFSET (0x18336c54)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN16_OFFSET (0x18336c58)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN17_OFFSET (0x18336c5c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN18_OFFSET (0x18336c60)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN19_OFFSET (0x18336c64)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1A_OFFSET (0x18336c68)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1B_OFFSET (0x18336c6c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1C_OFFSET (0x18336c70)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1D_OFFSET (0x18336c74)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1E_OFFSET (0x18336c78)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN1F_OFFSET (0x18336c7c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN20_OFFSET (0x18336c80)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN21_OFFSET (0x18336c84)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN22_OFFSET (0x18336c88)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN23_OFFSET (0x18336c8c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN24_OFFSET (0x18336c90)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN25_OFFSET (0x18336c94)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN26_OFFSET (0x18336c98)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN27_OFFSET (0x18336c9c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN28_OFFSET (0x18336ca0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN29_OFFSET (0x18336ca4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2A_OFFSET (0x18336ca8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2B_OFFSET (0x18336cac)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2C_OFFSET (0x18336cb0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2D_OFFSET (0x18336cb4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2E_OFFSET (0x18336cb8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN2F_OFFSET (0x18336cbc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN30_OFFSET (0x18336cc0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN31_OFFSET (0x18336cc4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN32_OFFSET (0x18336cc8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN33_OFFSET (0x18336ccc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN34_OFFSET (0x18336cd0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN35_OFFSET (0x18336cd4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN36_OFFSET (0x18336cd8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN37_OFFSET (0x18336cdc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN38_OFFSET (0x18336ce0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN39_OFFSET (0x18336ce4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3A_OFFSET (0x18336ce8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3B_OFFSET (0x18336cec)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3C_OFFSET (0x18336cf0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3D_OFFSET (0x18336cf4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3E_OFFSET (0x18336cf8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN3F_OFFSET (0x18336cfc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN40_OFFSET (0x18336d00)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN41_OFFSET (0x18336d04)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN42_OFFSET (0x18336d08)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN43_OFFSET (0x18336d0c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN44_OFFSET (0x18336d10)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN45_OFFSET (0x18336d14)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN46_OFFSET (0x18336d18)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN47_OFFSET (0x18336d1c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN48_OFFSET (0x18336d20)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN49_OFFSET (0x18336d24)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4A_OFFSET (0x18336d28)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4B_OFFSET (0x18336d2c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4C_OFFSET (0x18336d30)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4D_OFFSET (0x18336d34)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4E_OFFSET (0x18336d38)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN4F_OFFSET (0x18336d3c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN50_OFFSET (0x18336d40)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN51_OFFSET (0x18336d44)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN52_OFFSET (0x18336d48)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN53_OFFSET (0x18336d4c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN54_OFFSET (0x18336d50)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN55_OFFSET (0x18336d54)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN56_OFFSET (0x18336d58)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN57_OFFSET (0x18336d5c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN58_OFFSET (0x18336d60)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN59_OFFSET (0x18336d64)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5A_OFFSET (0x18336d68)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5B_OFFSET (0x18336d6c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5C_OFFSET (0x18336d70)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5D_OFFSET (0x18336d74)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5E_OFFSET (0x18336d78)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN5F_OFFSET (0x18336d7c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN60_OFFSET (0x18336d80)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN61_OFFSET (0x18336d84)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN62_OFFSET (0x18336d88)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN63_OFFSET (0x18336d8c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN64_OFFSET (0x18336d90)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN65_OFFSET (0x18336d94)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN66_OFFSET (0x18336d98)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN67_OFFSET (0x18336d9c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN68_OFFSET (0x18336da0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN69_OFFSET (0x18336da4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6A_OFFSET (0x18336da8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6B_OFFSET (0x18336dac)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6C_OFFSET (0x18336db0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6D_OFFSET (0x18336db4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6E_OFFSET (0x18336db8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN6F_OFFSET (0x18336dbc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN70_OFFSET (0x18336dc0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN71_OFFSET (0x18336dc4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN72_OFFSET (0x18336dc8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN73_OFFSET (0x18336dcc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN74_OFFSET (0x18336dd0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN75_OFFSET (0x18336dd4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN76_OFFSET (0x18336dd8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN77_OFFSET (0x18336ddc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN78_OFFSET (0x18336de0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN79_OFFSET (0x18336de4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7A_OFFSET (0x18336de8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7B_OFFSET (0x18336dec)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7C_OFFSET (0x18336df0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7D_OFFSET (0x18336df4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7E_OFFSET (0x18336df8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN7F_OFFSET (0x18336dfc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN80_OFFSET (0x18336e00)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN81_OFFSET (0x18336e04)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN82_OFFSET (0x18336e08)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN83_OFFSET (0x18336e0c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN84_OFFSET (0x18336e10)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN85_OFFSET (0x18336e14)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN86_OFFSET (0x18336e18)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN87_OFFSET (0x18336e1c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN88_OFFSET (0x18336e20)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN89_OFFSET (0x18336e24)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8A_OFFSET (0x18336e28)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8B_OFFSET (0x18336e2c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8C_OFFSET (0x18336e30)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8D_OFFSET (0x18336e34)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8E_OFFSET (0x18336e38)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN8F_OFFSET (0x18336e3c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN90_OFFSET (0x18336e40)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN91_OFFSET (0x18336e44)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN92_OFFSET (0x18336e48)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN93_OFFSET (0x18336e4c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN94_OFFSET (0x18336e50)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN95_OFFSET (0x18336e54)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN96_OFFSET (0x18336e58)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN97_OFFSET (0x18336e5c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN98_OFFSET (0x18336e60)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN99_OFFSET (0x18336e64)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9A_OFFSET (0x18336e68)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9B_OFFSET (0x18336e6c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9C_OFFSET (0x18336e70)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9D_OFFSET (0x18336e74)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9E_OFFSET (0x18336e78)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAN9F_OFFSET (0x18336e7c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA0_OFFSET (0x18336e80)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA1_OFFSET (0x18336e84)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA2_OFFSET (0x18336e88)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA3_OFFSET (0x18336e8c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA4_OFFSET (0x18336e90)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA5_OFFSET (0x18336e94)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA6_OFFSET (0x18336e98)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA7_OFFSET (0x18336e9c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA8_OFFSET (0x18336ea0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANA9_OFFSET (0x18336ea4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAA_OFFSET (0x18336ea8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAB_OFFSET (0x18336eac)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAC_OFFSET (0x18336eb0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAD_OFFSET (0x18336eb4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAE_OFFSET (0x18336eb8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANAF_OFFSET (0x18336ebc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB0_OFFSET (0x18336ec0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB1_OFFSET (0x18336ec4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB2_OFFSET (0x18336ec8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB3_OFFSET (0x18336ecc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB4_OFFSET (0x18336ed0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB5_OFFSET (0x18336ed4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB6_OFFSET (0x18336ed8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB7_OFFSET (0x18336edc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB8_OFFSET (0x18336ee0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANB9_OFFSET (0x18336ee4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBA_OFFSET (0x18336ee8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBB_OFFSET (0x18336eec)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBC_OFFSET (0x18336ef0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBD_OFFSET (0x18336ef4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBE_OFFSET (0x18336ef8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANBF_OFFSET (0x18336efc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC0_OFFSET (0x18336f00)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC1_OFFSET (0x18336f04)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC2_OFFSET (0x18336f08)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC3_OFFSET (0x18336f0c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC4_OFFSET (0x18336f10)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC5_OFFSET (0x18336f14)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC6_OFFSET (0x18336f18)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC7_OFFSET (0x18336f1c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC8_OFFSET (0x18336f20)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANC9_OFFSET (0x18336f24)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCA_OFFSET (0x18336f28)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCB_OFFSET (0x18336f2c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCC_OFFSET (0x18336f30)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCD_OFFSET (0x18336f34)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCE_OFFSET (0x18336f38)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANCF_OFFSET (0x18336f3c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND0_OFFSET (0x18336f40)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND1_OFFSET (0x18336f44)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND2_OFFSET (0x18336f48)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND3_OFFSET (0x18336f4c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND4_OFFSET (0x18336f50)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND5_OFFSET (0x18336f54)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND6_OFFSET (0x18336f58)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND7_OFFSET (0x18336f5c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND8_OFFSET (0x18336f60)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHAND9_OFFSET (0x18336f64)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDA_OFFSET (0x18336f68)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDB_OFFSET (0x18336f6c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDC_OFFSET (0x18336f70)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDD_OFFSET (0x18336f74)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDE_OFFSET (0x18336f78)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANDF_OFFSET (0x18336f7c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE0_OFFSET (0x18336f80)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE1_OFFSET (0x18336f84)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE2_OFFSET (0x18336f88)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE3_OFFSET (0x18336f8c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE4_OFFSET (0x18336f90)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE5_OFFSET (0x18336f94)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE6_OFFSET (0x18336f98)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE7_OFFSET (0x18336f9c)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE8_OFFSET (0x18336fa0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANE9_OFFSET (0x18336fa4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEA_OFFSET (0x18336fa8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEB_OFFSET (0x18336fac)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEC_OFFSET (0x18336fb0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANED_OFFSET (0x18336fb4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEE_OFFSET (0x18336fb8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANEF_OFFSET (0x18336fbc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF0_OFFSET (0x18336fc0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF1_OFFSET (0x18336fc4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF2_OFFSET (0x18336fc8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF3_OFFSET (0x18336fcc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF4_OFFSET (0x18336fd0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF5_OFFSET (0x18336fd4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF6_OFFSET (0x18336fd8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF7_OFFSET (0x18336fdc)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF8_OFFSET (0x18336fe0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANF9_OFFSET (0x18336fe4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFA_OFFSET (0x18336fe8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFB_OFFSET (0x18336fec)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFC_OFFSET (0x18336ff0)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFD_OFFSET (0x18336ff4)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFE_OFFSET (0x18336ff8)
#define MHOST_1_SW_STM_REGS_R_VAL_4BYTE_CHANFF_OFFSET (0x18336ffc)
#define MHOST_1_TRACE_GLB_ACK_OFFSET                  (0x183300dc)
#define MHOST_1_TRACE_GLB_REQ_CMD_OFFSET              (0x183300d8)
#define MHOST_TIM_TIMER1BGLOAD_OFFSET                 (0x82018)
#define MHOST_TIM_TIMER1CONTROL_OFFSET                (0x82008)
#define MHOST_TIM_TIMER1INTCLR_OFFSET                 (0x8200c)
#define MHOST_TIM_TIMER1LOAD_OFFSET                   (0x82000)
#define MHOST_TIM_TIMER1MIS_OFFSET                    (0x82014)
#define MHOST_TIM_TIMER1RIS_OFFSET                    (0x82010)
#define MHOST_TIM_TIMER1VALUE_OFFSET                  (0x82004)
#define MHOST_TIM_TIMER2BGLOAD_OFFSET                 (0x82038)
#define MHOST_TIM_TIMER2CONTROL_OFFSET                (0x82028)
#define MHOST_TIM_TIMER2INTCLR_OFFSET                 (0x8202c)
#define MHOST_TIM_TIMER2LOAD_OFFSET                   (0x82020)
#define MHOST_TIM_TIMER2MIS_OFFSET                    (0x82034)
#define MHOST_TIM_TIMER2RIS_OFFSET                    (0x82030)
#define MHOST_TIM_TIMER2VALUE_OFFSET                  (0x82024)
#define MHOST_TIM_TIMERITCR_OFFSET                    (0x82f00)
#define MHOST_TIM_TIMERITOP_OFFSET                    (0x82f04)
#define MHOST_TIM_TIMERPCELLID0_OFFSET                (0x82ff0)
#define MHOST_TIM_TIMERPCELLID1_OFFSET                (0x82ff4)
#define MHOST_TIM_TIMERPCELLID2_OFFSET                (0x82ff8)
#define MHOST_TIM_TIMERPCELLID3_OFFSET                (0x82ffc)
#define MHOST_TIM_TIMERPERIPHID0_OFFSET               (0x82fe0)
#define MHOST_TIM_TIMERPERIPHID1_OFFSET               (0x82fe4)
#define MHOST_TIM_TIMERPERIPHID2_OFFSET               (0x82fe8)
#define MHOST_TIM_TIMERPERIPHID3_OFFSET               (0x82fec)
#define MHOST_UART_CPR_OFFSET                         (0x840f4)
#define MHOST_UART_CTR_OFFSET                         (0x840fc)
#define MHOST_UART_DLH_IER_OFFSET                     (0x84004)
#define MHOST_UART_DMASA_OFFSET                       (0x840a8)
#define MHOST_UART_FAR_OFFSET                         (0x84070)
#define MHOST_UART_HTX_OFFSET                         (0x840a4)
#define MHOST_UART_IIR_FCR_OFFSET                     (0x84008)
#define MHOST_UART_LCR_OFFSET                         (0x8400c)
#define MHOST_UART_LPDLH_OFFSET                       (0x84024)
#define MHOST_UART_LPDLL_OFFSET                       (0x84020)
#define MHOST_UART_LSR_OFFSET                         (0x84014)
#define MHOST_UART_MCR_OFFSET                         (0x84010)
#define MHOST_UART_MSR_OFFSET                         (0x84018)
#define MHOST_UART_RBR_THR_DLL_OFFSET                 (0x84000)
#define MHOST_UART_RFL_OFFSET                         (0x84084)
#define MHOST_UART_RFW_OFFSET                         (0x84078)
#define MHOST_UART_SBCR_OFFSET                        (0x84090)
#define MHOST_UART_SCR_OFFSET                         (0x8401c)
#define MHOST_UART_SDMAM_OFFSET                       (0x84094)
#define MHOST_UART_SFE_OFFSET                         (0x84098)
#define MHOST_UART_SRBR_STHR0_OFFSET                  (0x84030)
#define MHOST_UART_SRBR_STHR1_OFFSET                  (0x84034)
#define MHOST_UART_SRBR_STHR10_OFFSET                 (0x84058)
#define MHOST_UART_SRBR_STHR11_OFFSET                 (0x8405c)
#define MHOST_UART_SRBR_STHR12_OFFSET                 (0x84060)
#define MHOST_UART_SRBR_STHR13_OFFSET                 (0x84064)
#define MHOST_UART_SRBR_STHR14_OFFSET                 (0x84068)
#define MHOST_UART_SRBR_STHR15_OFFSET                 (0x8406c)
#define MHOST_UART_SRBR_STHR2_OFFSET                  (0x84038)
#define MHOST_UART_SRBR_STHR3_OFFSET                  (0x8403c)
#define MHOST_UART_SRBR_STHR4_OFFSET                  (0x84040)
#define MHOST_UART_SRBR_STHR5_OFFSET                  (0x84044)
#define MHOST_UART_SRBR_STHR6_OFFSET                  (0x84048)
#define MHOST_UART_SRBR_STHR7_OFFSET                  (0x8404c)
#define MHOST_UART_SRBR_STHR8_OFFSET                  (0x84050)
#define MHOST_UART_SRBR_STHR9_OFFSET                  (0x84054)
#define MHOST_UART_SRR_OFFSET                         (0x84088)
#define MHOST_UART_SRT_OFFSET                         (0x8409c)
#define MHOST_UART_SRTS_OFFSET                        (0x8408c)
#define MHOST_UART_STET_OFFSET                        (0x840a0)
#define MHOST_UART_TFL_OFFSET                         (0x84080)
#define MHOST_UART_TFR_OFFSET                         (0x84074)
#define MHOST_UART_UCV_OFFSET                         (0x840f8)
#define MHOST_UART_USR_OFFSET                         (0x8407c)
#define MHOST_VICADDRESS_OFFSET                       (0x80f00)
#define MHOST_VICFIQSTATUS_OFFSET                     (0x80004)
#define MHOST_VICINTENABLE_OFFSET                     (0x80010)
#define MHOST_VICINTENCLEAR_OFFSET                    (0x80014)
#define MHOST_VICINTSELECT_OFFSET                     (0x8000c)
#define MHOST_VICIRQSTATUS_OFFSET                     (0x80000)
#define MHOST_VICPCELLID0_OFFSET                      (0x80ff0)
#define MHOST_VICPCELLID1_OFFSET                      (0x80ff4)
#define MHOST_VICPCELLID2_OFFSET                      (0x80ff8)
#define MHOST_VICPCELLID3_OFFSET                      (0x80ffc)
#define MHOST_VICPERIPHID0_OFFSET                     (0x80fe0)
#define MHOST_VICPERIPHID1_OFFSET                     (0x80fe4)
#define MHOST_VICPERIPHID2_OFFSET                     (0x80fe8)
#define MHOST_VICPERIPHID3_OFFSET                     (0x80fec)
#define MHOST_VICPRIORITYDAISY_OFFSET                 (0x80028)
#define MHOST_VICPROTECTION_OFFSET                    (0x80020)
#define MHOST_VICRAWINTR_OFFSET                       (0x80008)
#define MHOST_VICSOFTINT_OFFSET                       (0x80018)
#define MHOST_VICSOFTINTCLEAR_OFFSET                  (0x8001c)
#define MHOST_VICSWPRIORITYMASK_OFFSET                (0x80024)
#define MHOST_VICVECTADDR0_OFFSET                     (0x80100)
#define MHOST_VICVECTADDR1_OFFSET                     (0x80104)
#define MHOST_VICVECTADDR10_OFFSET                    (0x80128)
#define MHOST_VICVECTADDR11_OFFSET                    (0x8012c)
#define MHOST_VICVECTADDR12_OFFSET                    (0x80130)
#define MHOST_VICVECTADDR13_OFFSET                    (0x80134)
#define MHOST_VICVECTADDR14_OFFSET                    (0x80138)
#define MHOST_VICVECTADDR15_OFFSET                    (0x8013c)
#define MHOST_VICVECTADDR16_OFFSET                    (0x80140)
#define MHOST_VICVECTADDR17_OFFSET                    (0x80144)
#define MHOST_VICVECTADDR18_OFFSET                    (0x80148)
#define MHOST_VICVECTADDR19_OFFSET                    (0x8014c)
#define MHOST_VICVECTADDR2_OFFSET                     (0x80108)
#define MHOST_VICVECTADDR20_OFFSET                    (0x80150)
#define MHOST_VICVECTADDR21_OFFSET                    (0x80154)
#define MHOST_VICVECTADDR22_OFFSET                    (0x80158)
#define MHOST_VICVECTADDR23_OFFSET                    (0x8015c)
#define MHOST_VICVECTADDR24_OFFSET                    (0x80160)
#define MHOST_VICVECTADDR25_OFFSET                    (0x80164)
#define MHOST_VICVECTADDR26_OFFSET                    (0x80168)
#define MHOST_VICVECTADDR27_OFFSET                    (0x8016c)
#define MHOST_VICVECTADDR28_OFFSET                    (0x80170)
#define MHOST_VICVECTADDR29_OFFSET                    (0x80174)
#define MHOST_VICVECTADDR3_OFFSET                     (0x8010c)
#define MHOST_VICVECTADDR30_OFFSET                    (0x80178)
#define MHOST_VICVECTADDR31_OFFSET                    (0x8017c)
#define MHOST_VICVECTADDR4_OFFSET                     (0x80110)
#define MHOST_VICVECTADDR5_OFFSET                     (0x80114)
#define MHOST_VICVECTADDR6_OFFSET                     (0x80118)
#define MHOST_VICVECTADDR7_OFFSET                     (0x8011c)
#define MHOST_VICVECTADDR8_OFFSET                     (0x80120)
#define MHOST_VICVECTADDR9_OFFSET                     (0x80124)
#define MHOST_VICVECTPRIORITY0_OFFSET                 (0x80200)
#define MHOST_VICVECTPRIORITY1_OFFSET                 (0x80204)
#define MHOST_VICVECTPRIORITY10_OFFSET                (0x80228)
#define MHOST_VICVECTPRIORITY11_OFFSET                (0x8022c)
#define MHOST_VICVECTPRIORITY12_OFFSET                (0x80230)
#define MHOST_VICVECTPRIORITY13_OFFSET                (0x80234)
#define MHOST_VICVECTPRIORITY14_OFFSET                (0x80238)
#define MHOST_VICVECTPRIORITY15_OFFSET                (0x8023c)
#define MHOST_VICVECTPRIORITY16_OFFSET                (0x80240)
#define MHOST_VICVECTPRIORITY17_OFFSET                (0x80244)
#define MHOST_VICVECTPRIORITY18_OFFSET                (0x80248)
#define MHOST_VICVECTPRIORITY19_OFFSET                (0x8024c)
#define MHOST_VICVECTPRIORITY2_OFFSET                 (0x80208)
#define MHOST_VICVECTPRIORITY20_OFFSET                (0x80250)
#define MHOST_VICVECTPRIORITY21_OFFSET                (0x80254)
#define MHOST_VICVECTPRIORITY22_OFFSET                (0x80258)
#define MHOST_VICVECTPRIORITY23_OFFSET                (0x8025c)
#define MHOST_VICVECTPRIORITY24_OFFSET                (0x80260)
#define MHOST_VICVECTPRIORITY25_OFFSET                (0x80264)
#define MHOST_VICVECTPRIORITY26_OFFSET                (0x80268)
#define MHOST_VICVECTPRIORITY27_OFFSET                (0x8026c)
#define MHOST_VICVECTPRIORITY28_OFFSET                (0x80270)
#define MHOST_VICVECTPRIORITY29_OFFSET                (0x80274)
#define MHOST_VICVECTPRIORITY3_OFFSET                 (0x8020c)
#define MHOST_VICVECTPRIORITY30_OFFSET                (0x80278)
#define MHOST_VICVECTPRIORITY31_OFFSET                (0x8027c)
#define MHOST_VICVECTPRIORITY4_OFFSET                 (0x80210)
#define MHOST_VICVECTPRIORITY5_OFFSET                 (0x80214)
#define MHOST_VICVECTPRIORITY6_OFFSET                 (0x80218)
#define MHOST_VICVECTPRIORITY7_OFFSET                 (0x8021c)
#define MHOST_VICVECTPRIORITY8_OFFSET                 (0x80220)
#define MHOST_VICVECTPRIORITY9_OFFSET                 (0x80224)
#define MHOST_WDT_WDOGCONTROL_OFFSET                  (0x83008)
#define MHOST_WDT_WDOGINTCLR_OFFSET                   (0x8300c)
#define MHOST_WDT_WDOGITCR_OFFSET                     (0x83f00)
#define MHOST_WDT_WDOGITOP_OFFSET                     (0x83f04)
#define MHOST_WDT_WDOGLOAD_OFFSET                     (0x83000)
#define MHOST_WDT_WDOGLOCK_OFFSET                     (0x83c00)
#define MHOST_WDT_WDOGMIS_OFFSET                      (0x83014)
#define MHOST_WDT_WDOGPCELLID0_OFFSET                 (0x83ff0)
#define MHOST_WDT_WDOGPCELLID1_OFFSET                 (0x83ff4)
#define MHOST_WDT_WDOGPCELLID2_OFFSET                 (0x83ff8)
#define MHOST_WDT_WDOGPCELLID3_OFFSET                 (0x83ffc)
#define MHOST_WDT_WDOGPERIPHID0_OFFSET                (0x83fe0)
#define MHOST_WDT_WDOGPERIPHID1_OFFSET                (0x83fe4)
#define MHOST_WDT_WDOGPERIPHID2_OFFSET                (0x83fe8)
#define MHOST_WDT_WDOGPERIPHID3_OFFSET                (0x83fec)
#define MHOST_WDT_WDOGRIS_OFFSET                      (0x83010)
#define MHOST_WDT_WDOGVALUE_OFFSET                    (0x83004)
#define MIIM_CH0_ADDRESS_OFFSET                       (0x1319008)
#define MIIM_CH0_CONTROL_OFFSET                       (0x1319000)
#define MIIM_CH0_PARAMS_OFFSET                        (0x1319004)
#define MIIM_CH0_STATUS_OFFSET                        (0x131900c)
#define MIIM_CH1_ADDRESS_OFFSET                       (0x1319018)
#define MIIM_CH1_CONTROL_OFFSET                       (0x1319010)
#define MIIM_CH1_PARAMS_OFFSET                        (0x1319014)
#define MIIM_CH1_STATUS_OFFSET                        (0x131901c)
#define MIIM_CH2_ADDRESS_OFFSET                       (0x1319028)
#define MIIM_CH2_CONTROL_OFFSET                       (0x1319020)
#define MIIM_CH2_PARAMS_OFFSET                        (0x1319024)
#define MIIM_CH2_STATUS_OFFSET                        (0x131902c)
#define MIIM_CH3_ADDRESS_OFFSET                       (0x1319038)
#define MIIM_CH3_CONTROL_OFFSET                       (0x1319030)
#define MIIM_CH3_PARAMS_OFFSET                        (0x1319034)
#define MIIM_CH3_STATUS_OFFSET                        (0x131903c)
#define MIIM_COMMON_CONTROL_OFFSET                    (0x1319140)
#define MIIM_DMA_CH0_CONFIG_OFFSET                    (0x1319050)
#define MIIM_DMA_CH0_CURR_DST_HOST_ADDRESS_OFFSET     (0x1319068)
#define MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESS_OFFSET     (0x1319064)
#define MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESS_OFFSET    (0x1319058)
#define MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMS_OFFSET     (0x1319054)
#define MIIM_DMA_CH0_DST_HOST_ADDRESS_OFFSET          (0x1319060)
#define MIIM_DMA_CH0_SRC_HOST_ADDRESS_OFFSET          (0x131905c)
#define MIIM_DMA_CH0_STATUS_OFFSET                    (0x131906c)
#define MIIM_DMA_CH1_CONFIG_OFFSET                    (0x13190a0)
#define MIIM_DMA_CH1_CURR_DST_HOST_ADDRESS_OFFSET     (0x13190b8)
#define MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESS_OFFSET     (0x13190b4)
#define MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESS_OFFSET    (0x13190a8)
#define MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMS_OFFSET     (0x13190a4)
#define MIIM_DMA_CH1_DST_HOST_ADDRESS_OFFSET          (0x13190b0)
#define MIIM_DMA_CH1_SRC_HOST_ADDRESS_OFFSET          (0x13190ac)
#define MIIM_DMA_CH1_STATUS_OFFSET                    (0x13190bc)
#define MIIM_INTERRUPT_ENABLE_OFFSET                  (0x1319144)
#define MIIM_INTERRUPT_STATUS_OFFSET                  (0x1319148)
#define MIIM_INT_PHY_LINK_STATUS0_OFFSET              (0x1319174)
#define MIIM_INT_PHY_LINK_STATUS1_OFFSET              (0x1319178)
#define MIIM_INT_PHY_LINK_STATUS2_OFFSET              (0x131917c)
#define MIIM_INT_PHY_LINK_STATUS3_OFFSET              (0x1319180)
#define MIIM_INT_PHY_LINK_STATUS4_OFFSET              (0x1319184)
#define MIIM_INT_PHY_LINK_STATUS5_OFFSET              (0x1319188)
#define MIIM_INT_PHY_LINK_STATUS6_OFFSET              (0x131918c)
#define MIIM_INT_PHY_LINK_STATUS7_OFFSET              (0x1319190)
#define MIIM_LINK_SCAN_STATUS0_OFFSET                 (0x131914c)
#define MIIM_LINK_SCAN_STATUS1_OFFSET                 (0x1319150)
#define MIIM_LINK_SCAN_STATUS2_OFFSET                 (0x1319154)
#define MIIM_LINK_SCAN_STATUS3_OFFSET                 (0x1319158)
#define MIIM_LINK_SCAN_STATUS4_OFFSET                 (0x131915c)
#define MIIM_LINK_SCAN_STATUS5_OFFSET                 (0x1319160)
#define MIIM_LINK_SCAN_STATUS6_OFFSET                 (0x1319164)
#define MIIM_LINK_SCAN_STATUS7_OFFSET                 (0x1319168)
#define MIIM_LINK_SCAN_STATUS8_OFFSET                 (0x131916c)
#define MIIM_LINK_SCAN_STATUS9_OFFSET                 (0x1319170)
#define MIIM_RING0_CONTROL_OFFSET                     (0x13190f0)
#define MIIM_RING1_CONTROL_OFFSET                     (0x13190f4)
#define MIIM_RING2_CONTROL_OFFSET                     (0x13190f8)
#define MIIM_RING3_CONTROL_OFFSET                     (0x13190fc)
#define MIIM_RING4_CONTROL_OFFSET                     (0x1319100)
#define MIIM_RING5_CONTROL_OFFSET                     (0x1319104)
#define MIIM_RING6_CONTROL_OFFSET                     (0x1319108)
#define MIIM_RING7_CONTROL_OFFSET                     (0x131910c)
#define PAXB_0_APB_ERR_EN_FOR_CFG_RD_CMPL_OFFSET      (0x18012f40)
#define PAXB_0_APB_TIMEOUT_COUNT_OFFSET               (0x18012034)
#define PAXB_0_CFG_ADDR_OFFSET                        (0x180121f8)
#define PAXB_0_CFG_DATA_OFFSET                        (0x180121fc)
#define PAXB_0_CLK_CONTROL_OFFSET                     (0x18012000)
#define PAXB_0_CMICD_TO_PCIE_INTR_EN_OFFSET           (0x18012380)
#define PAXB_0_CONFIG_IND_ADDR_OFFSET                 (0x18012120)
#define PAXB_0_CONFIG_IND_DATA_OFFSET                 (0x18012124)
#define PAXB_0_EP_LTR_CONTROL_OFFSET                  (0x18012014)
#define PAXB_0_EP_LTR_STATUS_OFFSET                   (0x18012018)
#define PAXB_0_EP_OBFF_STATUS_OFFSET                  (0x18012020)
#define PAXB_0_EP_PM_CONTROL_OFFSET                   (0x1801200c)
#define PAXB_0_EP_PM_STATUS_OFFSET                    (0x18012010)
#define PAXB_0_FUNC0_IMAP0_0_OFFSET                   (0x18012c00)
#define PAXB_0_FUNC0_IMAP0_0123_REGS_TYPE_OFFSET      (0x18012cd0)
#define PAXB_0_FUNC0_IMAP0_0_UPPER_OFFSET             (0x18012c40)
#define PAXB_0_FUNC0_IMAP0_1_OFFSET                   (0x18012c04)
#define PAXB_0_FUNC0_IMAP0_1_UPPER_OFFSET             (0x18012c44)
#define PAXB_0_FUNC0_IMAP0_2_OFFSET                   (0x18012c08)
#define PAXB_0_FUNC0_IMAP0_2_UPPER_OFFSET             (0x18012c48)
#define PAXB_0_FUNC0_IMAP0_3_OFFSET                   (0x18012c0c)
#define PAXB_0_FUNC0_IMAP0_3_UPPER_OFFSET             (0x18012c4c)
#define PAXB_0_FUNC0_IMAP0_4_OFFSET                   (0x18012c10)
#define PAXB_0_FUNC0_IMAP0_4_UPPER_OFFSET             (0x18012c50)
#define PAXB_0_FUNC0_IMAP0_5_OFFSET                   (0x18012c14)
#define PAXB_0_FUNC0_IMAP0_5_UPPER_OFFSET             (0x18012c54)
#define PAXB_0_FUNC0_IMAP0_6_OFFSET                   (0x18012c18)
#define PAXB_0_FUNC0_IMAP0_6_UPPER_OFFSET             (0x18012c58)
#define PAXB_0_FUNC0_IMAP0_7_OFFSET                   (0x18012c1c)
#define PAXB_0_FUNC0_IMAP0_7_UPPER_OFFSET             (0x18012c5c)
#define PAXB_0_FUNC0_IMAP1_0_OFFSET                   (0x18012d70)
#define PAXB_0_FUNC0_IMAP1_0_UPPER_OFFSET             (0x18012d74)
#define PAXB_0_FUNC0_IMAP1_1_OFFSET                   (0x18012d78)
#define PAXB_0_FUNC0_IMAP1_1_UPPER_OFFSET             (0x18012d7c)
#define PAXB_0_FUNC0_IMAP1_2_OFFSET                   (0x18012d80)
#define PAXB_0_FUNC0_IMAP1_2_UPPER_OFFSET             (0x18012d84)
#define PAXB_0_FUNC0_IMAP1_3_OFFSET                   (0x18012d88)
#define PAXB_0_FUNC0_IMAP1_3_UPPER_OFFSET             (0x18012d8c)
#define PAXB_0_FUNC0_IMAP1_4_OFFSET                   (0x18012d90)
#define PAXB_0_FUNC0_IMAP1_4_UPPER_OFFSET             (0x18012d94)
#define PAXB_0_FUNC0_IMAP1_5_OFFSET                   (0x18012d98)
#define PAXB_0_FUNC0_IMAP1_5_UPPER_OFFSET             (0x18012d9c)
#define PAXB_0_FUNC0_IMAP1_6_OFFSET                   (0x18012da0)
#define PAXB_0_FUNC0_IMAP1_6_UPPER_OFFSET             (0x18012da4)
#define PAXB_0_FUNC0_IMAP1_7_OFFSET                   (0x18012da8)
#define PAXB_0_FUNC0_IMAP1_7_UPPER_OFFSET             (0x18012dac)
#define PAXB_0_FUNC0_IMAP2_OFFSET                     (0x18012cc0)
#define PAXB_0_FUNC0_IMAP2_UPPER_OFFSET               (0x18012cc4)
#define PAXB_0_FUNC0_MSIX_ADDR_RAM_ECC_LOG_OFFSET     (0x18012f74)
#define PAXB_0_FUNC0_MSIX_DATA_RAM_ECC_LOG_OFFSET     (0x18012f78)
#define PAXB_0_FUNC1_IARR_2_SIZE_OFFSET               (0x18012d5c)
#define PAXB_0_FUNC1_IMAP0_0_OFFSET                   (0x18012c20)
#define PAXB_0_FUNC1_IMAP0_0_UPPER_OFFSET             (0x18012c60)
#define PAXB_0_FUNC1_IMAP0_1_OFFSET                   (0x18012c24)
#define PAXB_0_FUNC1_IMAP0_1_UPPER_OFFSET             (0x18012c64)
#define PAXB_0_FUNC1_IMAP0_2_OFFSET                   (0x18012c28)
#define PAXB_0_FUNC1_IMAP0_2_UPPER_OFFSET             (0x18012c68)
#define PAXB_0_FUNC1_IMAP0_3_OFFSET                   (0x18012c2c)
#define PAXB_0_FUNC1_IMAP0_3_UPPER_OFFSET             (0x18012c6c)
#define PAXB_0_FUNC1_IMAP0_4_OFFSET                   (0x18012c30)
#define PAXB_0_FUNC1_IMAP0_4_UPPER_OFFSET             (0x18012c70)
#define PAXB_0_FUNC1_IMAP0_5_OFFSET                   (0x18012c34)
#define PAXB_0_FUNC1_IMAP0_5_UPPER_OFFSET             (0x18012c74)
#define PAXB_0_FUNC1_IMAP0_6_OFFSET                   (0x18012c38)
#define PAXB_0_FUNC1_IMAP0_6_UPPER_OFFSET             (0x18012c78)
#define PAXB_0_FUNC1_IMAP0_7_OFFSET                   (0x18012c3c)
#define PAXB_0_FUNC1_IMAP0_7_UPPER_OFFSET             (0x18012c7c)
#define PAXB_0_FUNC1_IMAP1_0_OFFSET                   (0x18012db0)
#define PAXB_0_FUNC1_IMAP1_0_UPPER_OFFSET             (0x18012db4)
#define PAXB_0_FUNC1_IMAP1_1_OFFSET                   (0x18012db8)
#define PAXB_0_FUNC1_IMAP1_1_UPPER_OFFSET             (0x18012dbc)
#define PAXB_0_FUNC1_IMAP1_2_OFFSET                   (0x18012dc0)
#define PAXB_0_FUNC1_IMAP1_2_UPPER_OFFSET             (0x18012dc4)
#define PAXB_0_FUNC1_IMAP1_3_OFFSET                   (0x18012dc8)
#define PAXB_0_FUNC1_IMAP1_3_UPPER_OFFSET             (0x18012dcc)
#define PAXB_0_FUNC1_IMAP1_4_OFFSET                   (0x18012dd0)
#define PAXB_0_FUNC1_IMAP1_4_UPPER_OFFSET             (0x18012dd4)
#define PAXB_0_FUNC1_IMAP1_5_OFFSET                   (0x18012dd8)
#define PAXB_0_FUNC1_IMAP1_5_UPPER_OFFSET             (0x18012ddc)
#define PAXB_0_FUNC1_IMAP1_6_OFFSET                   (0x18012de0)
#define PAXB_0_FUNC1_IMAP1_6_UPPER_OFFSET             (0x18012de4)
#define PAXB_0_FUNC1_IMAP1_7_OFFSET                   (0x18012de8)
#define PAXB_0_FUNC1_IMAP1_7_UPPER_OFFSET             (0x18012dec)
#define PAXB_0_FUNC1_IMAP2_OFFSET                     (0x18012cc8)
#define PAXB_0_FUNC1_IMAP2_UPPER_OFFSET               (0x18012ccc)
#define PAXB_0_GEN3_UC_LOADER_STATUS_OFFSET           (0x18012f84)
#define PAXB_0_IARR_0_LOWER_OFFSET                    (0x18012d00)
#define PAXB_0_IARR_0_UPPER_OFFSET                    (0x18012d04)
#define PAXB_0_IARR_1_LOWER_OFFSET                    (0x18012d08)
#define PAXB_0_IARR_1_UPPER_OFFSET                    (0x18012d0c)
#define PAXB_0_IARR_2_LOWER_OFFSET                    (0x18012d10)
#define PAXB_0_IARR_2_UPPER_OFFSET                    (0x18012d14)
#define PAXB_0_IPROC_INTR_CTRL_OFFSET                 (0x18012f88)
#define PAXB_0_MEM_CONTROL_OFFSET                     (0x18012f00)
#define PAXB_0_MEM_ECC_ERR_LOG_0_OFFSET               (0x18012f04)
#define PAXB_0_MEM_ECC_ERR_LOG_1_OFFSET               (0x18012f08)
#define PAXB_0_MISC_INTR_EN_OFFSET                    (0x18012f1c)
#define PAXB_0_MSIX_PBA_VECT_31_0_OFFSET              (0x40001000)
#define PAXB_0_MSIX_PBA_VECT_63_32_OFFSET             (0x40001004)
#define PAXB_0_MSIX_TABLE_DATA_VECT0_OFFSET           (0x40000008)
#define PAXB_0_MSIX_TABLE_DATA_VECT1_OFFSET           (0x40000018)
#define PAXB_0_MSIX_TABLE_DATA_VECT10_OFFSET          (0x400000a8)
#define PAXB_0_MSIX_TABLE_DATA_VECT11_OFFSET          (0x400000b8)
#define PAXB_0_MSIX_TABLE_DATA_VECT12_OFFSET          (0x400000c8)
#define PAXB_0_MSIX_TABLE_DATA_VECT13_OFFSET          (0x400000d8)
#define PAXB_0_MSIX_TABLE_DATA_VECT14_OFFSET          (0x400000e8)
#define PAXB_0_MSIX_TABLE_DATA_VECT15_OFFSET          (0x400000f8)
#define PAXB_0_MSIX_TABLE_DATA_VECT16_OFFSET          (0x40000108)
#define PAXB_0_MSIX_TABLE_DATA_VECT17_OFFSET          (0x40000118)
#define PAXB_0_MSIX_TABLE_DATA_VECT18_OFFSET          (0x40000128)
#define PAXB_0_MSIX_TABLE_DATA_VECT19_OFFSET          (0x40000138)
#define PAXB_0_MSIX_TABLE_DATA_VECT2_OFFSET           (0x40000028)
#define PAXB_0_MSIX_TABLE_DATA_VECT20_OFFSET          (0x40000148)
#define PAXB_0_MSIX_TABLE_DATA_VECT21_OFFSET          (0x40000158)
#define PAXB_0_MSIX_TABLE_DATA_VECT22_OFFSET          (0x40000168)
#define PAXB_0_MSIX_TABLE_DATA_VECT23_OFFSET          (0x40000178)
#define PAXB_0_MSIX_TABLE_DATA_VECT24_OFFSET          (0x40000188)
#define PAXB_0_MSIX_TABLE_DATA_VECT25_OFFSET          (0x40000198)
#define PAXB_0_MSIX_TABLE_DATA_VECT26_OFFSET          (0x400001a8)
#define PAXB_0_MSIX_TABLE_DATA_VECT27_OFFSET          (0x400001b8)
#define PAXB_0_MSIX_TABLE_DATA_VECT28_OFFSET          (0x400001c8)
#define PAXB_0_MSIX_TABLE_DATA_VECT29_OFFSET          (0x400001d8)
#define PAXB_0_MSIX_TABLE_DATA_VECT3_OFFSET           (0x40000038)
#define PAXB_0_MSIX_TABLE_DATA_VECT30_OFFSET          (0x400001e8)
#define PAXB_0_MSIX_TABLE_DATA_VECT31_OFFSET          (0x400001f8)
#define PAXB_0_MSIX_TABLE_DATA_VECT32_OFFSET          (0x40000208)
#define PAXB_0_MSIX_TABLE_DATA_VECT33_OFFSET          (0x40000218)
#define PAXB_0_MSIX_TABLE_DATA_VECT34_OFFSET          (0x40000228)
#define PAXB_0_MSIX_TABLE_DATA_VECT35_OFFSET          (0x40000238)
#define PAXB_0_MSIX_TABLE_DATA_VECT36_OFFSET          (0x40000248)
#define PAXB_0_MSIX_TABLE_DATA_VECT37_OFFSET          (0x40000258)
#define PAXB_0_MSIX_TABLE_DATA_VECT38_OFFSET          (0x40000268)
#define PAXB_0_MSIX_TABLE_DATA_VECT39_OFFSET          (0x40000278)
#define PAXB_0_MSIX_TABLE_DATA_VECT4_OFFSET           (0x40000048)
#define PAXB_0_MSIX_TABLE_DATA_VECT40_OFFSET          (0x40000288)
#define PAXB_0_MSIX_TABLE_DATA_VECT41_OFFSET          (0x40000298)
#define PAXB_0_MSIX_TABLE_DATA_VECT42_OFFSET          (0x400002a8)
#define PAXB_0_MSIX_TABLE_DATA_VECT43_OFFSET          (0x400002b8)
#define PAXB_0_MSIX_TABLE_DATA_VECT44_OFFSET          (0x400002c8)
#define PAXB_0_MSIX_TABLE_DATA_VECT45_OFFSET          (0x400002d8)
#define PAXB_0_MSIX_TABLE_DATA_VECT46_OFFSET          (0x400002e8)
#define PAXB_0_MSIX_TABLE_DATA_VECT47_OFFSET          (0x400002f8)
#define PAXB_0_MSIX_TABLE_DATA_VECT48_OFFSET          (0x40000308)
#define PAXB_0_MSIX_TABLE_DATA_VECT49_OFFSET          (0x40000318)
#define PAXB_0_MSIX_TABLE_DATA_VECT5_OFFSET           (0x40000058)
#define PAXB_0_MSIX_TABLE_DATA_VECT50_OFFSET          (0x40000328)
#define PAXB_0_MSIX_TABLE_DATA_VECT51_OFFSET          (0x40000338)
#define PAXB_0_MSIX_TABLE_DATA_VECT52_OFFSET          (0x40000348)
#define PAXB_0_MSIX_TABLE_DATA_VECT53_OFFSET          (0x40000358)
#define PAXB_0_MSIX_TABLE_DATA_VECT54_OFFSET          (0x40000368)
#define PAXB_0_MSIX_TABLE_DATA_VECT55_OFFSET          (0x40000378)
#define PAXB_0_MSIX_TABLE_DATA_VECT56_OFFSET          (0x40000388)
#define PAXB_0_MSIX_TABLE_DATA_VECT57_OFFSET          (0x40000398)
#define PAXB_0_MSIX_TABLE_DATA_VECT58_OFFSET          (0x400003a8)
#define PAXB_0_MSIX_TABLE_DATA_VECT59_OFFSET          (0x400003b8)
#define PAXB_0_MSIX_TABLE_DATA_VECT6_OFFSET           (0x40000068)
#define PAXB_0_MSIX_TABLE_DATA_VECT60_OFFSET          (0x400003c8)
#define PAXB_0_MSIX_TABLE_DATA_VECT61_OFFSET          (0x400003d8)
#define PAXB_0_MSIX_TABLE_DATA_VECT62_OFFSET          (0x400003e8)
#define PAXB_0_MSIX_TABLE_DATA_VECT63_OFFSET          (0x400003f8)
#define PAXB_0_MSIX_TABLE_DATA_VECT7_OFFSET           (0x40000078)
#define PAXB_0_MSIX_TABLE_DATA_VECT8_OFFSET           (0x40000088)
#define PAXB_0_MSIX_TABLE_DATA_VECT9_OFFSET           (0x40000098)
#define PAXB_0_MSIX_TABLE_LADDR_VECT0_OFFSET          (0x40000000)
#define PAXB_0_MSIX_TABLE_LADDR_VECT1_OFFSET          (0x40000010)
#define PAXB_0_MSIX_TABLE_LADDR_VECT10_OFFSET         (0x400000a0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT11_OFFSET         (0x400000b0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT12_OFFSET         (0x400000c0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT13_OFFSET         (0x400000d0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT14_OFFSET         (0x400000e0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT15_OFFSET         (0x400000f0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT16_OFFSET         (0x40000100)
#define PAXB_0_MSIX_TABLE_LADDR_VECT17_OFFSET         (0x40000110)
#define PAXB_0_MSIX_TABLE_LADDR_VECT18_OFFSET         (0x40000120)
#define PAXB_0_MSIX_TABLE_LADDR_VECT19_OFFSET         (0x40000130)
#define PAXB_0_MSIX_TABLE_LADDR_VECT2_OFFSET          (0x40000020)
#define PAXB_0_MSIX_TABLE_LADDR_VECT20_OFFSET         (0x40000140)
#define PAXB_0_MSIX_TABLE_LADDR_VECT21_OFFSET         (0x40000150)
#define PAXB_0_MSIX_TABLE_LADDR_VECT22_OFFSET         (0x40000160)
#define PAXB_0_MSIX_TABLE_LADDR_VECT23_OFFSET         (0x40000170)
#define PAXB_0_MSIX_TABLE_LADDR_VECT24_OFFSET         (0x40000180)
#define PAXB_0_MSIX_TABLE_LADDR_VECT25_OFFSET         (0x40000190)
#define PAXB_0_MSIX_TABLE_LADDR_VECT26_OFFSET         (0x400001a0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT27_OFFSET         (0x400001b0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT28_OFFSET         (0x400001c0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT29_OFFSET         (0x400001d0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT3_OFFSET          (0x40000030)
#define PAXB_0_MSIX_TABLE_LADDR_VECT30_OFFSET         (0x400001e0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT31_OFFSET         (0x400001f0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT32_OFFSET         (0x40000200)
#define PAXB_0_MSIX_TABLE_LADDR_VECT33_OFFSET         (0x40000210)
#define PAXB_0_MSIX_TABLE_LADDR_VECT34_OFFSET         (0x40000220)
#define PAXB_0_MSIX_TABLE_LADDR_VECT35_OFFSET         (0x40000230)
#define PAXB_0_MSIX_TABLE_LADDR_VECT36_OFFSET         (0x40000240)
#define PAXB_0_MSIX_TABLE_LADDR_VECT37_OFFSET         (0x40000250)
#define PAXB_0_MSIX_TABLE_LADDR_VECT38_OFFSET         (0x40000260)
#define PAXB_0_MSIX_TABLE_LADDR_VECT39_OFFSET         (0x40000270)
#define PAXB_0_MSIX_TABLE_LADDR_VECT4_OFFSET          (0x40000040)
#define PAXB_0_MSIX_TABLE_LADDR_VECT40_OFFSET         (0x40000280)
#define PAXB_0_MSIX_TABLE_LADDR_VECT41_OFFSET         (0x40000290)
#define PAXB_0_MSIX_TABLE_LADDR_VECT42_OFFSET         (0x400002a0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT43_OFFSET         (0x400002b0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT44_OFFSET         (0x400002c0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT45_OFFSET         (0x400002d0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT46_OFFSET         (0x400002e0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT47_OFFSET         (0x400002f0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT48_OFFSET         (0x40000300)
#define PAXB_0_MSIX_TABLE_LADDR_VECT49_OFFSET         (0x40000310)
#define PAXB_0_MSIX_TABLE_LADDR_VECT5_OFFSET          (0x40000050)
#define PAXB_0_MSIX_TABLE_LADDR_VECT50_OFFSET         (0x40000320)
#define PAXB_0_MSIX_TABLE_LADDR_VECT51_OFFSET         (0x40000330)
#define PAXB_0_MSIX_TABLE_LADDR_VECT52_OFFSET         (0x40000340)
#define PAXB_0_MSIX_TABLE_LADDR_VECT53_OFFSET         (0x40000350)
#define PAXB_0_MSIX_TABLE_LADDR_VECT54_OFFSET         (0x40000360)
#define PAXB_0_MSIX_TABLE_LADDR_VECT55_OFFSET         (0x40000370)
#define PAXB_0_MSIX_TABLE_LADDR_VECT56_OFFSET         (0x40000380)
#define PAXB_0_MSIX_TABLE_LADDR_VECT57_OFFSET         (0x40000390)
#define PAXB_0_MSIX_TABLE_LADDR_VECT58_OFFSET         (0x400003a0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT59_OFFSET         (0x400003b0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT6_OFFSET          (0x40000060)
#define PAXB_0_MSIX_TABLE_LADDR_VECT60_OFFSET         (0x400003c0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT61_OFFSET         (0x400003d0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT62_OFFSET         (0x400003e0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT63_OFFSET         (0x400003f0)
#define PAXB_0_MSIX_TABLE_LADDR_VECT7_OFFSET          (0x40000070)
#define PAXB_0_MSIX_TABLE_LADDR_VECT8_OFFSET          (0x40000080)
#define PAXB_0_MSIX_TABLE_LADDR_VECT9_OFFSET          (0x40000090)
#define PAXB_0_MSIX_TABLE_UADDR_VECT0_OFFSET          (0x40000004)
#define PAXB_0_MSIX_TABLE_UADDR_VECT1_OFFSET          (0x40000014)
#define PAXB_0_MSIX_TABLE_UADDR_VECT10_OFFSET         (0x400000a4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT11_OFFSET         (0x400000b4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT12_OFFSET         (0x400000c4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT13_OFFSET         (0x400000d4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT14_OFFSET         (0x400000e4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT15_OFFSET         (0x400000f4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT16_OFFSET         (0x40000104)
#define PAXB_0_MSIX_TABLE_UADDR_VECT17_OFFSET         (0x40000114)
#define PAXB_0_MSIX_TABLE_UADDR_VECT18_OFFSET         (0x40000124)
#define PAXB_0_MSIX_TABLE_UADDR_VECT19_OFFSET         (0x40000134)
#define PAXB_0_MSIX_TABLE_UADDR_VECT2_OFFSET          (0x40000024)
#define PAXB_0_MSIX_TABLE_UADDR_VECT20_OFFSET         (0x40000144)
#define PAXB_0_MSIX_TABLE_UADDR_VECT21_OFFSET         (0x40000154)
#define PAXB_0_MSIX_TABLE_UADDR_VECT22_OFFSET         (0x40000164)
#define PAXB_0_MSIX_TABLE_UADDR_VECT23_OFFSET         (0x40000174)
#define PAXB_0_MSIX_TABLE_UADDR_VECT24_OFFSET         (0x40000184)
#define PAXB_0_MSIX_TABLE_UADDR_VECT25_OFFSET         (0x40000194)
#define PAXB_0_MSIX_TABLE_UADDR_VECT26_OFFSET         (0x400001a4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT27_OFFSET         (0x400001b4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT28_OFFSET         (0x400001c4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT29_OFFSET         (0x400001d4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT3_OFFSET          (0x40000034)
#define PAXB_0_MSIX_TABLE_UADDR_VECT30_OFFSET         (0x400001e4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT31_OFFSET         (0x400001f4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT32_OFFSET         (0x40000204)
#define PAXB_0_MSIX_TABLE_UADDR_VECT33_OFFSET         (0x40000214)
#define PAXB_0_MSIX_TABLE_UADDR_VECT34_OFFSET         (0x40000224)
#define PAXB_0_MSIX_TABLE_UADDR_VECT35_OFFSET         (0x40000234)
#define PAXB_0_MSIX_TABLE_UADDR_VECT36_OFFSET         (0x40000244)
#define PAXB_0_MSIX_TABLE_UADDR_VECT37_OFFSET         (0x40000254)
#define PAXB_0_MSIX_TABLE_UADDR_VECT38_OFFSET         (0x40000264)
#define PAXB_0_MSIX_TABLE_UADDR_VECT39_OFFSET         (0x40000274)
#define PAXB_0_MSIX_TABLE_UADDR_VECT4_OFFSET          (0x40000044)
#define PAXB_0_MSIX_TABLE_UADDR_VECT40_OFFSET         (0x40000284)
#define PAXB_0_MSIX_TABLE_UADDR_VECT41_OFFSET         (0x40000294)
#define PAXB_0_MSIX_TABLE_UADDR_VECT42_OFFSET         (0x400002a4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT43_OFFSET         (0x400002b4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT44_OFFSET         (0x400002c4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT45_OFFSET         (0x400002d4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT46_OFFSET         (0x400002e4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT47_OFFSET         (0x400002f4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT48_OFFSET         (0x40000304)
#define PAXB_0_MSIX_TABLE_UADDR_VECT49_OFFSET         (0x40000314)
#define PAXB_0_MSIX_TABLE_UADDR_VECT5_OFFSET          (0x40000054)
#define PAXB_0_MSIX_TABLE_UADDR_VECT50_OFFSET         (0x40000324)
#define PAXB_0_MSIX_TABLE_UADDR_VECT51_OFFSET         (0x40000334)
#define PAXB_0_MSIX_TABLE_UADDR_VECT52_OFFSET         (0x40000344)
#define PAXB_0_MSIX_TABLE_UADDR_VECT53_OFFSET         (0x40000354)
#define PAXB_0_MSIX_TABLE_UADDR_VECT54_OFFSET         (0x40000364)
#define PAXB_0_MSIX_TABLE_UADDR_VECT55_OFFSET         (0x40000374)
#define PAXB_0_MSIX_TABLE_UADDR_VECT56_OFFSET         (0x40000384)
#define PAXB_0_MSIX_TABLE_UADDR_VECT57_OFFSET         (0x40000394)
#define PAXB_0_MSIX_TABLE_UADDR_VECT58_OFFSET         (0x400003a4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT59_OFFSET         (0x400003b4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT6_OFFSET          (0x40000064)
#define PAXB_0_MSIX_TABLE_UADDR_VECT60_OFFSET         (0x400003c4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT61_OFFSET         (0x400003d4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT62_OFFSET         (0x400003e4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT63_OFFSET         (0x400003f4)
#define PAXB_0_MSIX_TABLE_UADDR_VECT7_OFFSET          (0x40000074)
#define PAXB_0_MSIX_TABLE_UADDR_VECT8_OFFSET          (0x40000084)
#define PAXB_0_MSIX_TABLE_UADDR_VECT9_OFFSET          (0x40000094)
#define PAXB_0_MSIX_TABLE_VC_VECT0_OFFSET             (0x4000000c)
#define PAXB_0_MSIX_TABLE_VC_VECT1_OFFSET             (0x4000001c)
#define PAXB_0_MSIX_TABLE_VC_VECT10_OFFSET            (0x400000ac)
#define PAXB_0_MSIX_TABLE_VC_VECT11_OFFSET            (0x400000bc)
#define PAXB_0_MSIX_TABLE_VC_VECT12_OFFSET            (0x400000cc)
#define PAXB_0_MSIX_TABLE_VC_VECT13_OFFSET            (0x400000dc)
#define PAXB_0_MSIX_TABLE_VC_VECT14_OFFSET            (0x400000ec)
#define PAXB_0_MSIX_TABLE_VC_VECT15_OFFSET            (0x400000fc)
#define PAXB_0_MSIX_TABLE_VC_VECT16_OFFSET            (0x4000010c)
#define PAXB_0_MSIX_TABLE_VC_VECT17_OFFSET            (0x4000011c)
#define PAXB_0_MSIX_TABLE_VC_VECT18_OFFSET            (0x4000012c)
#define PAXB_0_MSIX_TABLE_VC_VECT19_OFFSET            (0x4000013c)
#define PAXB_0_MSIX_TABLE_VC_VECT2_OFFSET             (0x4000002c)
#define PAXB_0_MSIX_TABLE_VC_VECT20_OFFSET            (0x4000014c)
#define PAXB_0_MSIX_TABLE_VC_VECT21_OFFSET            (0x4000015c)
#define PAXB_0_MSIX_TABLE_VC_VECT22_OFFSET            (0x4000016c)
#define PAXB_0_MSIX_TABLE_VC_VECT23_OFFSET            (0x4000017c)
#define PAXB_0_MSIX_TABLE_VC_VECT24_OFFSET            (0x4000018c)
#define PAXB_0_MSIX_TABLE_VC_VECT25_OFFSET            (0x4000019c)
#define PAXB_0_MSIX_TABLE_VC_VECT26_OFFSET            (0x400001ac)
#define PAXB_0_MSIX_TABLE_VC_VECT27_OFFSET            (0x400001bc)
#define PAXB_0_MSIX_TABLE_VC_VECT28_OFFSET            (0x400001cc)
#define PAXB_0_MSIX_TABLE_VC_VECT29_OFFSET            (0x400001dc)
#define PAXB_0_MSIX_TABLE_VC_VECT3_OFFSET             (0x4000003c)
#define PAXB_0_MSIX_TABLE_VC_VECT30_OFFSET            (0x400001ec)
#define PAXB_0_MSIX_TABLE_VC_VECT31_OFFSET            (0x400001fc)
#define PAXB_0_MSIX_TABLE_VC_VECT32_OFFSET            (0x4000020c)
#define PAXB_0_MSIX_TABLE_VC_VECT33_OFFSET            (0x4000021c)
#define PAXB_0_MSIX_TABLE_VC_VECT34_OFFSET            (0x4000022c)
#define PAXB_0_MSIX_TABLE_VC_VECT35_OFFSET            (0x4000023c)
#define PAXB_0_MSIX_TABLE_VC_VECT36_OFFSET            (0x4000024c)
#define PAXB_0_MSIX_TABLE_VC_VECT37_OFFSET            (0x4000025c)
#define PAXB_0_MSIX_TABLE_VC_VECT38_OFFSET            (0x4000026c)
#define PAXB_0_MSIX_TABLE_VC_VECT39_OFFSET            (0x4000027c)
#define PAXB_0_MSIX_TABLE_VC_VECT4_OFFSET             (0x4000004c)
#define PAXB_0_MSIX_TABLE_VC_VECT40_OFFSET            (0x4000028c)
#define PAXB_0_MSIX_TABLE_VC_VECT41_OFFSET            (0x4000029c)
#define PAXB_0_MSIX_TABLE_VC_VECT42_OFFSET            (0x400002ac)
#define PAXB_0_MSIX_TABLE_VC_VECT43_OFFSET            (0x400002bc)
#define PAXB_0_MSIX_TABLE_VC_VECT44_OFFSET            (0x400002cc)
#define PAXB_0_MSIX_TABLE_VC_VECT45_OFFSET            (0x400002dc)
#define PAXB_0_MSIX_TABLE_VC_VECT46_OFFSET            (0x400002ec)
#define PAXB_0_MSIX_TABLE_VC_VECT47_OFFSET            (0x400002fc)
#define PAXB_0_MSIX_TABLE_VC_VECT48_OFFSET            (0x4000030c)
#define PAXB_0_MSIX_TABLE_VC_VECT49_OFFSET            (0x4000031c)
#define PAXB_0_MSIX_TABLE_VC_VECT5_OFFSET             (0x4000005c)
#define PAXB_0_MSIX_TABLE_VC_VECT50_OFFSET            (0x4000032c)
#define PAXB_0_MSIX_TABLE_VC_VECT51_OFFSET            (0x4000033c)
#define PAXB_0_MSIX_TABLE_VC_VECT52_OFFSET            (0x4000034c)
#define PAXB_0_MSIX_TABLE_VC_VECT53_OFFSET            (0x4000035c)
#define PAXB_0_MSIX_TABLE_VC_VECT54_OFFSET            (0x4000036c)
#define PAXB_0_MSIX_TABLE_VC_VECT55_OFFSET            (0x4000037c)
#define PAXB_0_MSIX_TABLE_VC_VECT56_OFFSET            (0x4000038c)
#define PAXB_0_MSIX_TABLE_VC_VECT57_OFFSET            (0x4000039c)
#define PAXB_0_MSIX_TABLE_VC_VECT58_OFFSET            (0x400003ac)
#define PAXB_0_MSIX_TABLE_VC_VECT59_OFFSET            (0x400003bc)
#define PAXB_0_MSIX_TABLE_VC_VECT6_OFFSET             (0x4000006c)
#define PAXB_0_MSIX_TABLE_VC_VECT60_OFFSET            (0x400003cc)
#define PAXB_0_MSIX_TABLE_VC_VECT61_OFFSET            (0x400003dc)
#define PAXB_0_MSIX_TABLE_VC_VECT62_OFFSET            (0x400003ec)
#define PAXB_0_MSIX_TABLE_VC_VECT63_OFFSET            (0x400003fc)
#define PAXB_0_MSIX_TABLE_VC_VECT7_OFFSET             (0x4000007c)
#define PAXB_0_MSIX_TABLE_VC_VECT8_OFFSET             (0x4000008c)
#define PAXB_0_MSIX_TABLE_VC_VECT9_OFFSET             (0x4000009c)
#define PAXB_0_OMAP_SINGULAR_OFFSET                   (0x18012df0)
#define PAXB_0_PAXB_DUMMYSLAVE_DEBUG_CTRL_OFFSET      (0x18012f64)
#define PAXB_0_PAXB_ECC_ERR_INTR_EN_OFFSET            (0x18012f34)
#define PAXB_0_PAXB_ECC_ERR_INTR_STATUS_OFFSET        (0x18012f3c)
#define PAXB_0_PAXB_ENDIANNESS_OFFSET                 (0x18012030)
#define PAXB_0_PAXB_HOTSWAP_CTRL_OFFSET               (0x18012f54)
#define PAXB_0_PAXB_HOTSWAP_DEBUG_CTRL_OFFSET         (0x18012f5c)
#define PAXB_0_PAXB_HOTSWAP_DEBUG_STAT_OFFSET         (0x18012f60)
#define PAXB_0_PAXB_HOTSWAP_STAT_OFFSET               (0x18012f58)
#define PAXB_0_PAXB_IC_INTRCLR_0_OFFSET               (0x180123a0)
#define PAXB_0_PAXB_IC_INTRCLR_1_OFFSET               (0x180123a4)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_0_OFFSET         (0x180123b0)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_1_OFFSET         (0x180123b4)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_10_OFFSET        (0x180123d8)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_11_OFFSET        (0x180123dc)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_12_OFFSET        (0x180123e0)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_13_OFFSET        (0x180123e4)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_14_OFFSET        (0x180123e8)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_15_OFFSET        (0x180123ec)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_2_OFFSET         (0x180123b8)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_3_OFFSET         (0x180123bc)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_4_OFFSET         (0x180123c0)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_5_OFFSET         (0x180123c4)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_6_OFFSET         (0x180123c8)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_7_OFFSET         (0x180123cc)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_8_OFFSET         (0x180123d0)
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_9_OFFSET         (0x180123d4)
#define PAXB_0_PAXB_IC_INTRCLR_MODE_0_OFFSET          (0x180123a8)
#define PAXB_0_PAXB_IC_INTRCLR_MODE_1_OFFSET          (0x180123ac)
#define PAXB_0_PAXB_IC_INTR_PACING_CTRL_OFFSET        (0x18012398)
#define PAXB_0_PAXB_INTRCLR_DELAY_UNIT_OFFSET         (0x1801239c)
#define PAXB_0_PAXB_INTR_EN_OFFSET                    (0x18012f30)
#define PAXB_0_PAXB_INTR_STATUS_OFFSET                (0x18012f38)
#define PAXB_0_PAXB_MISC_CONFIG_OFFSET                (0x18012f24)
#define PAXB_0_PAXB_MISC_STATUS_OFFSET                (0x18012f28)
#define PAXB_0_PAXB_RD_CMPL_BUF_INIT_DONE_OFFSET      (0x18012044)
#define PAXB_0_PAXB_RD_CMPL_BUF_INIT_START_OFFSET     (0x18012040)
#define PAXB_0_PAXB_TX_ARBITER_PRIORITY_OFFSET        (0x18012038)
#define PAXB_0_PAXB_TX_DEBUG_CFG_OFFSET               (0x18012f20)
#define PAXB_0_PCIE_DEBUG_BUF0_1_ECC_LOG_OFFSET       (0x18012f68)
#define PAXB_0_PCIE_DEBUG_BUF2_3_ECC_LOG_OFFSET       (0x18012f6c)
#define PAXB_0_PCIE_DEBUG_BUF4_ECC_LOG_OFFSET         (0x18012f70)
#define PAXB_0_PCIE_DL_TO_TL_BUF_ECC_LOG_OFFSET       (0x18012f4c)
#define PAXB_0_PCIE_EP_AXI_CONFIG_OFFSET              (0x18012104)
#define PAXB_0_PCIE_ERROR_STATUS_OFFSET               (0x18012024)
#define PAXB_0_PCIE_LINK_STATUS_OFFSET                (0x18012f0c)
#define PAXB_0_PCIE_PAXB_RX_DEBUG_CONTROL_0_OFFSET    (0x1801210c)
#define PAXB_0_PCIE_PAXB_RX_DEBUG_STATUS_0_OFFSET     (0x18012108)
#define PAXB_0_PCIE_RC_AXI_CONFIG_OFFSET              (0x18012100)
#define PAXB_0_PCIE_REPLAY_ADDR_BUF_ECC_LOG_OFFSET    (0x18012f44)
#define PAXB_0_PCIE_REPLAY_DATA_BUF_ECC_LOG_OFFSET    (0x18012f48)
#define PAXB_0_PCIE_SYS_EP_INT_EN0_OFFSET             (0x18012360)
#define PAXB_0_PCIE_SYS_EP_INT_EN1_OFFSET             (0x18012364)
#define PAXB_0_PCIE_SYS_EQ_0_OVERWRITTEN_OFFSET       (0x180122a0)
#define PAXB_0_PCIE_SYS_EQ_1_OVERWRITTEN_OFFSET       (0x180122a4)
#define PAXB_0_PCIE_SYS_EQ_2_OVERWRITTEN_OFFSET       (0x180122a8)
#define PAXB_0_PCIE_SYS_EQ_3_OVERWRITTEN_OFFSET       (0x180122ac)
#define PAXB_0_PCIE_SYS_EQ_4_OVERWRITTEN_OFFSET       (0x180122b0)
#define PAXB_0_PCIE_SYS_EQ_5_OVERWRITTEN_OFFSET       (0x180122b4)
#define PAXB_0_PCIE_SYS_EQ_HEAD_0_OFFSET              (0x18012250)
#define PAXB_0_PCIE_SYS_EQ_HEAD_1_OFFSET              (0x18012258)
#define PAXB_0_PCIE_SYS_EQ_HEAD_2_OFFSET              (0x18012260)
#define PAXB_0_PCIE_SYS_EQ_HEAD_3_OFFSET              (0x18012268)
#define PAXB_0_PCIE_SYS_EQ_HEAD_4_OFFSET              (0x18012270)
#define PAXB_0_PCIE_SYS_EQ_HEAD_5_OFFSET              (0x18012278)
#define PAXB_0_PCIE_SYS_EQ_PAGE_OFFSET                (0x18012200)
#define PAXB_0_PCIE_SYS_EQ_PAGE_UPPER_OFFSET          (0x180122c0)
#define PAXB_0_PCIE_SYS_EQ_TAIL_0_OFFSET              (0x18012254)
#define PAXB_0_PCIE_SYS_EQ_TAIL_1_OFFSET              (0x1801225c)
#define PAXB_0_PCIE_SYS_EQ_TAIL_2_OFFSET              (0x18012264)
#define PAXB_0_PCIE_SYS_EQ_TAIL_3_OFFSET              (0x1801226c)
#define PAXB_0_PCIE_SYS_EQ_TAIL_4_OFFSET              (0x18012274)
#define PAXB_0_PCIE_SYS_EQ_TAIL_5_OFFSET              (0x1801227c)
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_0_OFFSET        (0x18012280)
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_1_OFFSET        (0x18012284)
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_2_OFFSET        (0x18012288)
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_3_OFFSET        (0x1801228c)
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_4_OFFSET        (0x18012290)
#define PAXB_0_PCIE_SYS_EQ_TAIL_EARLY_5_OFFSET        (0x18012294)
#define PAXB_0_PCIE_SYS_HOST_INTR_0_OFFSET            (0x18012350)
#define PAXB_0_PCIE_SYS_HOST_INTR_1_OFFSET            (0x18012354)
#define PAXB_0_PCIE_SYS_HOST_INTR_2_OFFSET            (0x18012358)
#define PAXB_0_PCIE_SYS_HOST_INTR_3_OFFSET            (0x1801235c)
#define PAXB_0_PCIE_SYS_HOST_INTR_CSR_OFFSET          (0x18012348)
#define PAXB_0_PCIE_SYS_HOST_INTR_EN_OFFSET           (0x18012344)
#define PAXB_0_PCIE_SYS_MSI_CTRL_0_OFFSET             (0x18012210)
#define PAXB_0_PCIE_SYS_MSI_CTRL_1_OFFSET             (0x18012214)
#define PAXB_0_PCIE_SYS_MSI_CTRL_2_OFFSET             (0x18012218)
#define PAXB_0_PCIE_SYS_MSI_CTRL_3_OFFSET             (0x1801221c)
#define PAXB_0_PCIE_SYS_MSI_CTRL_4_OFFSET             (0x18012220)
#define PAXB_0_PCIE_SYS_MSI_CTRL_5_OFFSET             (0x18012224)
#define PAXB_0_PCIE_SYS_RC_INTX_CSR_OFFSET            (0x18012334)
#define PAXB_0_PCIE_SYS_RC_INTX_EN_OFFSET             (0x18012330)
#define PAXB_0_PCIE_TL_TO_DL_BUF_ECC_LOG_OFFSET       (0x18012f50)
#define PAXB_0_RC_PM_CONTROL_OFFSET                   (0x18012004)
#define PAXB_0_RC_PM_STATUS_OFFSET                    (0x18012008)
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWN_OFFSET  (0x18012f18)
#define PAXB_0_RESET_STATUS_OFFSET                    (0x18012f14)
#define PAXB_0_RX_RD_CPL_BUF_ECC_LOG_OFFSET           (0x18012f80)
#define PAXB_0_RX_WR_DATA_BUF_ECC_LOG_OFFSET          (0x18012f7c)
#define PAXB_0_STRAP_STATUS_OFFSET                    (0x18012f10)
#define PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET (0x1810690c)
#define PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET (0x18106904)
#define PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_CONTROL_OFFSET (0x18106900)
#define PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_FLAGS_OFFSET (0x1810691c)
#define PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_ID_OFFSET  (0x18106914)
#define PCIE0_GEN3PHY_S0_IDM_IDM_ERROR_LOG_STATUS_OFFSET (0x18106908)
#define PCIE0_GEN3PHY_S0_IDM_IDM_INTERRUPT_STATUS_OFFSET (0x18106a00)
#define PCIE0_GEN3PHY_S0_IDM_IDM_IO_CONTROL_DIRECT_OFFSET (0x18106408)
#define PCIE0_GEN3PHY_S0_IDM_IDM_IO_STATUS_OFFSET     (0x18106500)
#define PCIE0_GEN3PHY_S0_IDM_IDM_RESET_CONTROL_OFFSET (0x18106800)
#define PCIE0_GEN3PHY_S0_IDM_IDM_RESET_READ_ID_OFFSET (0x18106808)
#define PCIE0_GEN3PHY_S0_IDM_IDM_RESET_STATUS_OFFSET  (0x18106804)
#define PCIE0_GEN3PHY_S0_IDM_IDM_RESET_WRITE_ID_OFFSET (0x1810680c)
#define PMON_AXI1_GLOBAL_TRIGGER_OFFSET               (0x18023008)
#define PMON_AXI1_GLOBAL_TRIGGER_ENABLE_OFFSET        (0x18023004)
#define PMON_AXI1_PERFORMANCE_MONITOR_MEMORY_CONTROL_OFFSET (0x1802300c)
#define PMON_AXI1_PERFORMANCE_MONITOR_RESET_CONTROL_OFFSET (0x18023000)
#define PMON_AXI1_PMON_DEBUG_CONTROL_OFFSET           (0x180234c8)
#define PMON_AXI1_PMON_DEBUG_STATUS_OFFSET            (0x180234cc)
#define PMON_AXI1_PMON_INTR_EN_OFFSET                 (0x18023480)
#define PMON_AXI1_PMON_INTR_STATUS_OFFSET             (0x18023484)
#define PMON_AXI1_SET_A_UNIT_0_BRESP_CHANNEL_PENDING_OFFSET (0x1802314c)
#define PMON_AXI1_SET_A_UNIT_0_CTRL_OFFSET            (0x18023100)
#define PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRL_OFFSET (0x18023150)
#define PMON_AXI1_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUT_OFFSET (0x18023154)
#define PMON_AXI1_SET_A_UNIT_0_ID0_OFFSET             (0x1802311c)
#define PMON_AXI1_SET_A_UNIT_0_ID0_MASK_OFFSET        (0x18023120)
#define PMON_AXI1_SET_A_UNIT_0_ID1_OFFSET             (0x18023124)
#define PMON_AXI1_SET_A_UNIT_0_ID1_MASK_OFFSET        (0x18023128)
#define PMON_AXI1_SET_A_UNIT_0_IDLE_TIME_OFFSET       (0x18023110)
#define PMON_AXI1_SET_A_UNIT_0_LOOP_COUNT_OFFSET      (0x1802310c)
#define PMON_AXI1_SET_A_UNIT_0_MEASUREMENT_INTERVAL_OFFSET (0x18023108)
#define PMON_AXI1_SET_A_UNIT_0_PMON_FORMAT_OFFSET     (0x18023140)
#define PMON_AXI1_SET_A_UNIT_0_RDFIFO_ECC_ERR_LOG_OFFSET (0x18023460)
#define PMON_AXI1_SET_A_UNIT_0_RD_CHANNEL_PENDING_OFFSET (0x18023148)
#define PMON_AXI1_SET_A_UNIT_0_RD_WR_FIFO_CTRL_OFFSET (0x1802313c)
#define PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGH_OFFSET (0x18023138)
#define PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_OFFSET (0x18023134)
#define PMON_AXI1_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1802348c)
#define PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_OFFSET   (0x18023114)
#define PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASK_OFFSET (0x18023118)
#define PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_MASK_UPPER_OFFSET (0x180234ac)
#define PMON_AXI1_SET_A_UNIT_0_START_ADDRESS_UPPER_OFFSET (0x180234a8)
#define PMON_AXI1_SET_A_UNIT_0_STATUS_OFFSET          (0x18023104)
#define PMON_AXI1_SET_A_UNIT_0_WRFIFO_ECC_ERR_LOG_OFFSET (0x18023464)
#define PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGH_OFFSET (0x18023130)
#define PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_OFFSET (0x1802312c)
#define PMON_AXI1_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x18023488)
#define PMON_AXI1_SET_A_UNIT_0_WR_CHANNEL_PENDING_OFFSET (0x18023144)
#define PMON_AXI1_SET_A_UNIT_1_BRESP_CHANNEL_PENDING_OFFSET (0x1802324c)
#define PMON_AXI1_SET_A_UNIT_1_CTRL_OFFSET            (0x18023200)
#define PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRL_OFFSET (0x18023250)
#define PMON_AXI1_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUT_OFFSET (0x18023254)
#define PMON_AXI1_SET_A_UNIT_1_ID0_OFFSET             (0x1802321c)
#define PMON_AXI1_SET_A_UNIT_1_ID0_MASK_OFFSET        (0x18023220)
#define PMON_AXI1_SET_A_UNIT_1_ID1_OFFSET             (0x18023224)
#define PMON_AXI1_SET_A_UNIT_1_ID1_MASK_OFFSET        (0x18023228)
#define PMON_AXI1_SET_A_UNIT_1_IDLE_TIME_OFFSET       (0x18023210)
#define PMON_AXI1_SET_A_UNIT_1_LOOP_COUNT_OFFSET      (0x1802320c)
#define PMON_AXI1_SET_A_UNIT_1_MEASUREMENT_INTERVAL_OFFSET (0x18023208)
#define PMON_AXI1_SET_A_UNIT_1_PMON_FORMAT_OFFSET     (0x18023240)
#define PMON_AXI1_SET_A_UNIT_1_RDFIFO_ECC_ERR_LOG_OFFSET (0x18023468)
#define PMON_AXI1_SET_A_UNIT_1_RD_CHANNEL_PENDING_OFFSET (0x18023248)
#define PMON_AXI1_SET_A_UNIT_1_RD_WR_FIFO_CTRL_OFFSET (0x1802323c)
#define PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGH_OFFSET (0x18023238)
#define PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_OFFSET (0x18023234)
#define PMON_AXI1_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x18023494)
#define PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_OFFSET   (0x18023214)
#define PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASK_OFFSET (0x18023218)
#define PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_MASK_UPPER_OFFSET (0x180234b4)
#define PMON_AXI1_SET_A_UNIT_1_START_ADDRESS_UPPER_OFFSET (0x180234b0)
#define PMON_AXI1_SET_A_UNIT_1_STATUS_OFFSET          (0x18023204)
#define PMON_AXI1_SET_A_UNIT_1_WRFIFO_ECC_ERR_LOG_OFFSET (0x1802346c)
#define PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGH_OFFSET (0x18023230)
#define PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_OFFSET (0x1802322c)
#define PMON_AXI1_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x18023490)
#define PMON_AXI1_SET_A_UNIT_1_WR_CHANNEL_PENDING_OFFSET (0x18023244)
#define PMON_AXI1_SET_B_UNIT_0_BRESP_CHANNEL_PENDING_OFFSET (0x1802334c)
#define PMON_AXI1_SET_B_UNIT_0_CTRL_OFFSET            (0x18023300)
#define PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRL_OFFSET (0x18023350)
#define PMON_AXI1_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUT_OFFSET (0x18023354)
#define PMON_AXI1_SET_B_UNIT_0_ID0_OFFSET             (0x1802331c)
#define PMON_AXI1_SET_B_UNIT_0_ID0_MASK_OFFSET        (0x18023320)
#define PMON_AXI1_SET_B_UNIT_0_ID1_OFFSET             (0x18023324)
#define PMON_AXI1_SET_B_UNIT_0_ID1_MASK_OFFSET        (0x18023328)
#define PMON_AXI1_SET_B_UNIT_0_IDLE_TIME_OFFSET       (0x18023310)
#define PMON_AXI1_SET_B_UNIT_0_LOOP_COUNT_OFFSET      (0x1802330c)
#define PMON_AXI1_SET_B_UNIT_0_MEASUREMENT_INTERVAL_OFFSET (0x18023308)
#define PMON_AXI1_SET_B_UNIT_0_PMON_FORMAT_OFFSET     (0x18023340)
#define PMON_AXI1_SET_B_UNIT_0_RDFIFO_ECC_ERR_LOG_OFFSET (0x18023470)
#define PMON_AXI1_SET_B_UNIT_0_RD_CHANNEL_PENDING_OFFSET (0x18023348)
#define PMON_AXI1_SET_B_UNIT_0_RD_WR_FIFO_CTRL_OFFSET (0x1802333c)
#define PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGH_OFFSET (0x18023338)
#define PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_OFFSET (0x18023334)
#define PMON_AXI1_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1802349c)
#define PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_OFFSET   (0x18023314)
#define PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASK_OFFSET (0x18023318)
#define PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_MASK_UPPER_OFFSET (0x180234bc)
#define PMON_AXI1_SET_B_UNIT_0_START_ADDRESS_UPPER_OFFSET (0x180234b8)
#define PMON_AXI1_SET_B_UNIT_0_STATUS_OFFSET          (0x18023304)
#define PMON_AXI1_SET_B_UNIT_0_WRFIFO_ECC_ERR_LOG_OFFSET (0x18023474)
#define PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGH_OFFSET (0x18023330)
#define PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_OFFSET (0x1802332c)
#define PMON_AXI1_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x18023498)
#define PMON_AXI1_SET_B_UNIT_0_WR_CHANNEL_PENDING_OFFSET (0x18023344)
#define PMON_AXI1_SET_B_UNIT_1_BRESP_CHANNEL_PENDING_OFFSET (0x1802344c)
#define PMON_AXI1_SET_B_UNIT_1_CTRL_OFFSET            (0x18023400)
#define PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRL_OFFSET (0x18023450)
#define PMON_AXI1_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUT_OFFSET (0x1802345c)
#define PMON_AXI1_SET_B_UNIT_1_ID0_OFFSET             (0x1802341c)
#define PMON_AXI1_SET_B_UNIT_1_ID0_MASK_OFFSET        (0x18023420)
#define PMON_AXI1_SET_B_UNIT_1_ID1_OFFSET             (0x18023424)
#define PMON_AXI1_SET_B_UNIT_1_ID1_MASK_OFFSET        (0x18023428)
#define PMON_AXI1_SET_B_UNIT_1_IDLE_TIME_OFFSET       (0x18023410)
#define PMON_AXI1_SET_B_UNIT_1_LOOP_COUNT_OFFSET      (0x1802340c)
#define PMON_AXI1_SET_B_UNIT_1_MEASUREMENT_INTERVAL_OFFSET (0x18023408)
#define PMON_AXI1_SET_B_UNIT_1_PMON_FORMAT_OFFSET     (0x18023440)
#define PMON_AXI1_SET_B_UNIT_1_RDFIFO_ECC_ERR_LOG_OFFSET (0x18023478)
#define PMON_AXI1_SET_B_UNIT_1_RD_CHANNEL_PENDING_OFFSET (0x18023448)
#define PMON_AXI1_SET_B_UNIT_1_RD_WR_FIFO_CTRL_OFFSET (0x1802343c)
#define PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGH_OFFSET (0x18023438)
#define PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_OFFSET (0x18023434)
#define PMON_AXI1_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x180234a4)
#define PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_OFFSET   (0x18023414)
#define PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASK_OFFSET (0x18023418)
#define PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_MASK_UPPER_OFFSET (0x180234c4)
#define PMON_AXI1_SET_B_UNIT_1_START_ADDRESS_UPPER_OFFSET (0x180234c0)
#define PMON_AXI1_SET_B_UNIT_1_STATUS_OFFSET          (0x18023404)
#define PMON_AXI1_SET_B_UNIT_1_WRFIFO_ECC_ERR_LOG_OFFSET (0x1802347c)
#define PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGH_OFFSET (0x18023430)
#define PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_OFFSET (0x1802342c)
#define PMON_AXI1_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x180234a0)
#define PMON_AXI1_SET_B_UNIT_1_WR_CHANNEL_PENDING_OFFSET (0x18023444)
#define PMON_AXI_GLOBAL_TRIGGER_OFFSET                (0x1801a008)
#define PMON_AXI_GLOBAL_TRIGGER_ENABLE_OFFSET         (0x1801a004)
#define PMON_AXI_PERFORMANCE_MONITOR_MEMORY_CONTROL_OFFSET (0x1801a00c)
#define PMON_AXI_PERFORMANCE_MONITOR_RESET_CONTROL_OFFSET (0x1801a000)
#define PMON_AXI_PMON_DEBUG_CONTROL_OFFSET            (0x1801a4c8)
#define PMON_AXI_PMON_DEBUG_STATUS_OFFSET             (0x1801a4cc)
#define PMON_AXI_PMON_INTR_EN_OFFSET                  (0x1801a480)
#define PMON_AXI_PMON_INTR_STATUS_OFFSET              (0x1801a484)
#define PMON_AXI_SET_A_UNIT_0_BRESP_CHANNEL_PENDING_OFFSET (0x1801a14c)
#define PMON_AXI_SET_A_UNIT_0_CTRL_OFFSET             (0x1801a100)
#define PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_MODE_CTRL_OFFSET (0x1801a150)
#define PMON_AXI_SET_A_UNIT_0_EVNT_DEBUG_TIMEOUT_OFFSET (0x1801a154)
#define PMON_AXI_SET_A_UNIT_0_ID0_OFFSET              (0x1801a11c)
#define PMON_AXI_SET_A_UNIT_0_ID0_MASK_OFFSET         (0x1801a120)
#define PMON_AXI_SET_A_UNIT_0_ID1_OFFSET              (0x1801a124)
#define PMON_AXI_SET_A_UNIT_0_ID1_MASK_OFFSET         (0x1801a128)
#define PMON_AXI_SET_A_UNIT_0_IDLE_TIME_OFFSET        (0x1801a110)
#define PMON_AXI_SET_A_UNIT_0_LOOP_COUNT_OFFSET       (0x1801a10c)
#define PMON_AXI_SET_A_UNIT_0_MEASUREMENT_INTERVAL_OFFSET (0x1801a108)
#define PMON_AXI_SET_A_UNIT_0_PMON_FORMAT_OFFSET      (0x1801a140)
#define PMON_AXI_SET_A_UNIT_0_RDFIFO_ECC_ERR_LOG_OFFSET (0x1801a460)
#define PMON_AXI_SET_A_UNIT_0_RD_CHANNEL_PENDING_OFFSET (0x1801a148)
#define PMON_AXI_SET_A_UNIT_0_RD_WR_FIFO_CTRL_OFFSET  (0x1801a13c)
#define PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_HIGH_OFFSET (0x1801a138)
#define PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_OFFSET (0x1801a134)
#define PMON_AXI_SET_A_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1801a48c)
#define PMON_AXI_SET_A_UNIT_0_START_ADDRESS_OFFSET    (0x1801a114)
#define PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASK_OFFSET (0x1801a118)
#define PMON_AXI_SET_A_UNIT_0_START_ADDRESS_MASK_UPPER_OFFSET (0x1801a4ac)
#define PMON_AXI_SET_A_UNIT_0_START_ADDRESS_UPPER_OFFSET (0x1801a4a8)
#define PMON_AXI_SET_A_UNIT_0_STATUS_OFFSET           (0x1801a104)
#define PMON_AXI_SET_A_UNIT_0_WRFIFO_ECC_ERR_LOG_OFFSET (0x1801a464)
#define PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_HIGH_OFFSET (0x1801a130)
#define PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_OFFSET (0x1801a12c)
#define PMON_AXI_SET_A_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1801a488)
#define PMON_AXI_SET_A_UNIT_0_WR_CHANNEL_PENDING_OFFSET (0x1801a144)
#define PMON_AXI_SET_A_UNIT_1_BRESP_CHANNEL_PENDING_OFFSET (0x1801a24c)
#define PMON_AXI_SET_A_UNIT_1_CTRL_OFFSET             (0x1801a200)
#define PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_MODE_CTRL_OFFSET (0x1801a250)
#define PMON_AXI_SET_A_UNIT_1_EVNT_DEBUG_TIMEOUT_OFFSET (0x1801a254)
#define PMON_AXI_SET_A_UNIT_1_ID0_OFFSET              (0x1801a21c)
#define PMON_AXI_SET_A_UNIT_1_ID0_MASK_OFFSET         (0x1801a220)
#define PMON_AXI_SET_A_UNIT_1_ID1_OFFSET              (0x1801a224)
#define PMON_AXI_SET_A_UNIT_1_ID1_MASK_OFFSET         (0x1801a228)
#define PMON_AXI_SET_A_UNIT_1_IDLE_TIME_OFFSET        (0x1801a210)
#define PMON_AXI_SET_A_UNIT_1_LOOP_COUNT_OFFSET       (0x1801a20c)
#define PMON_AXI_SET_A_UNIT_1_MEASUREMENT_INTERVAL_OFFSET (0x1801a208)
#define PMON_AXI_SET_A_UNIT_1_PMON_FORMAT_OFFSET      (0x1801a240)
#define PMON_AXI_SET_A_UNIT_1_RDFIFO_ECC_ERR_LOG_OFFSET (0x1801a468)
#define PMON_AXI_SET_A_UNIT_1_RD_CHANNEL_PENDING_OFFSET (0x1801a248)
#define PMON_AXI_SET_A_UNIT_1_RD_WR_FIFO_CTRL_OFFSET  (0x1801a23c)
#define PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_HIGH_OFFSET (0x1801a238)
#define PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_OFFSET (0x1801a234)
#define PMON_AXI_SET_A_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1801a494)
#define PMON_AXI_SET_A_UNIT_1_START_ADDRESS_OFFSET    (0x1801a214)
#define PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASK_OFFSET (0x1801a218)
#define PMON_AXI_SET_A_UNIT_1_START_ADDRESS_MASK_UPPER_OFFSET (0x1801a4b4)
#define PMON_AXI_SET_A_UNIT_1_START_ADDRESS_UPPER_OFFSET (0x1801a4b0)
#define PMON_AXI_SET_A_UNIT_1_STATUS_OFFSET           (0x1801a204)
#define PMON_AXI_SET_A_UNIT_1_WRFIFO_ECC_ERR_LOG_OFFSET (0x1801a46c)
#define PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_HIGH_OFFSET (0x1801a230)
#define PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_OFFSET (0x1801a22c)
#define PMON_AXI_SET_A_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1801a490)
#define PMON_AXI_SET_A_UNIT_1_WR_CHANNEL_PENDING_OFFSET (0x1801a244)
#define PMON_AXI_SET_B_UNIT_0_BRESP_CHANNEL_PENDING_OFFSET (0x1801a34c)
#define PMON_AXI_SET_B_UNIT_0_CTRL_OFFSET             (0x1801a300)
#define PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_MODE_CTRL_OFFSET (0x1801a350)
#define PMON_AXI_SET_B_UNIT_0_EVNT_DEBUG_TIMEOUT_OFFSET (0x1801a354)
#define PMON_AXI_SET_B_UNIT_0_ID0_OFFSET              (0x1801a31c)
#define PMON_AXI_SET_B_UNIT_0_ID0_MASK_OFFSET         (0x1801a320)
#define PMON_AXI_SET_B_UNIT_0_ID1_OFFSET              (0x1801a324)
#define PMON_AXI_SET_B_UNIT_0_ID1_MASK_OFFSET         (0x1801a328)
#define PMON_AXI_SET_B_UNIT_0_IDLE_TIME_OFFSET        (0x1801a310)
#define PMON_AXI_SET_B_UNIT_0_LOOP_COUNT_OFFSET       (0x1801a30c)
#define PMON_AXI_SET_B_UNIT_0_MEASUREMENT_INTERVAL_OFFSET (0x1801a308)
#define PMON_AXI_SET_B_UNIT_0_PMON_FORMAT_OFFSET      (0x1801a340)
#define PMON_AXI_SET_B_UNIT_0_RDFIFO_ECC_ERR_LOG_OFFSET (0x1801a470)
#define PMON_AXI_SET_B_UNIT_0_RD_CHANNEL_PENDING_OFFSET (0x1801a348)
#define PMON_AXI_SET_B_UNIT_0_RD_WR_FIFO_CTRL_OFFSET  (0x1801a33c)
#define PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_HIGH_OFFSET (0x1801a338)
#define PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_OFFSET (0x1801a334)
#define PMON_AXI_SET_B_UNIT_0_READ_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1801a49c)
#define PMON_AXI_SET_B_UNIT_0_START_ADDRESS_OFFSET    (0x1801a314)
#define PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASK_OFFSET (0x1801a318)
#define PMON_AXI_SET_B_UNIT_0_START_ADDRESS_MASK_UPPER_OFFSET (0x1801a4bc)
#define PMON_AXI_SET_B_UNIT_0_START_ADDRESS_UPPER_OFFSET (0x1801a4b8)
#define PMON_AXI_SET_B_UNIT_0_STATUS_OFFSET           (0x1801a304)
#define PMON_AXI_SET_B_UNIT_0_WRFIFO_ECC_ERR_LOG_OFFSET (0x1801a474)
#define PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_HIGH_OFFSET (0x1801a330)
#define PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_OFFSET (0x1801a32c)
#define PMON_AXI_SET_B_UNIT_0_WRITE_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1801a498)
#define PMON_AXI_SET_B_UNIT_0_WR_CHANNEL_PENDING_OFFSET (0x1801a344)
#define PMON_AXI_SET_B_UNIT_1_BRESP_CHANNEL_PENDING_OFFSET (0x1801a44c)
#define PMON_AXI_SET_B_UNIT_1_CTRL_OFFSET             (0x1801a400)
#define PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_MODE_CTRL_OFFSET (0x1801a450)
#define PMON_AXI_SET_B_UNIT_1_EVNT_DEBUG_TIMEOUT_OFFSET (0x1801a45c)
#define PMON_AXI_SET_B_UNIT_1_ID0_OFFSET              (0x1801a41c)
#define PMON_AXI_SET_B_UNIT_1_ID0_MASK_OFFSET         (0x1801a420)
#define PMON_AXI_SET_B_UNIT_1_ID1_OFFSET              (0x1801a424)
#define PMON_AXI_SET_B_UNIT_1_ID1_MASK_OFFSET         (0x1801a428)
#define PMON_AXI_SET_B_UNIT_1_IDLE_TIME_OFFSET        (0x1801a410)
#define PMON_AXI_SET_B_UNIT_1_LOOP_COUNT_OFFSET       (0x1801a40c)
#define PMON_AXI_SET_B_UNIT_1_MEASUREMENT_INTERVAL_OFFSET (0x1801a408)
#define PMON_AXI_SET_B_UNIT_1_PMON_FORMAT_OFFSET      (0x1801a440)
#define PMON_AXI_SET_B_UNIT_1_RDFIFO_ECC_ERR_LOG_OFFSET (0x1801a478)
#define PMON_AXI_SET_B_UNIT_1_RD_CHANNEL_PENDING_OFFSET (0x1801a448)
#define PMON_AXI_SET_B_UNIT_1_RD_WR_FIFO_CTRL_OFFSET  (0x1801a43c)
#define PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_HIGH_OFFSET (0x1801a438)
#define PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_OFFSET (0x1801a434)
#define PMON_AXI_SET_B_UNIT_1_READ_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1801a4a4)
#define PMON_AXI_SET_B_UNIT_1_START_ADDRESS_OFFSET    (0x1801a414)
#define PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASK_OFFSET (0x1801a418)
#define PMON_AXI_SET_B_UNIT_1_START_ADDRESS_MASK_UPPER_OFFSET (0x1801a4c4)
#define PMON_AXI_SET_B_UNIT_1_START_ADDRESS_UPPER_OFFSET (0x1801a4c0)
#define PMON_AXI_SET_B_UNIT_1_STATUS_OFFSET           (0x1801a404)
#define PMON_AXI_SET_B_UNIT_1_WRFIFO_ECC_ERR_LOG_OFFSET (0x1801a47c)
#define PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_HIGH_OFFSET (0x1801a430)
#define PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_OFFSET (0x1801a42c)
#define PMON_AXI_SET_B_UNIT_1_WRITE_CHANNEL_FIFO_LOW_UPPER_OFFSET (0x1801a4a0)
#define PMON_AXI_SET_B_UNIT_1_WR_CHANNEL_PENDING_OFFSET (0x1801a444)
#define QSPI_BSPI_REGISTERS_B0_CTRL_OFFSET            (0x18021018)
#define QSPI_BSPI_REGISTERS_B0_STATUS_OFFSET          (0x18021014)
#define QSPI_BSPI_REGISTERS_B1_CTRL_OFFSET            (0x18021020)
#define QSPI_BSPI_REGISTERS_B1_STATUS_OFFSET          (0x1802101c)
#define QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_OFFSET     (0x1802102c)
#define QSPI_BSPI_REGISTERS_BITS_PER_PHASE_OFFSET     (0x18021030)
#define QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_OFFSET (0x18021038)
#define QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_OFFSET      (0x1802104c)
#define QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_OFFSET     (0x18021048)
#define QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_OFFSET (0x18021044)
#define QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_OFFSET    (0x18021040)
#define QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_OFFSET     (0x1802103c)
#define QSPI_BSPI_REGISTERS_BUSY_STATUS_OFFSET        (0x1802100c)
#define QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_OFFSET  (0x18021034)
#define QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_OFFSET   (0x18021028)
#define QSPI_BSPI_REGISTERS_INTR_STATUS_OFFSET        (0x18021010)
#define QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_OFFSET   (0x18021008)
#define QSPI_BSPI_REGISTERS_REVISION_ID_OFFSET        (0x18021000)
#define QSPI_BSPI_REGISTERS_SCRATCH_OFFSET            (0x18021004)
#define QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_OFFSET (0x18021024)
#define QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET        (0x1811590c)
#define QSPI_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET        (0x18115904)
#define QSPI_IDM_IDM_ERROR_LOG_CONTROL_OFFSET         (0x18115900)
#define QSPI_IDM_IDM_ERROR_LOG_FLAGS_OFFSET           (0x1811591c)
#define QSPI_IDM_IDM_ERROR_LOG_ID_OFFSET              (0x18115914)
#define QSPI_IDM_IDM_ERROR_LOG_STATUS_OFFSET          (0x18115908)
#define QSPI_IDM_IDM_INTERRUPT_STATUS_OFFSET          (0x18115a00)
#define QSPI_IDM_IDM_IO_CONTROL_DIRECT_OFFSET         (0x18115408)
#define QSPI_IDM_IDM_IO_STATUS_OFFSET                 (0x18115500)
#define QSPI_IDM_IDM_RESET_CONTROL_OFFSET             (0x18115800)
#define QSPI_IDM_IDM_RESET_READ_ID_OFFSET             (0x18115808)
#define QSPI_IDM_IDM_RESET_STATUS_OFFSET              (0x18115804)
#define QSPI_IDM_IDM_RESET_WRITE_ID_OFFSET            (0x1811580c)
#define QSPI_MSPI_CDRAM00_OFFSET                      (0x18021340)
#define QSPI_MSPI_CDRAM01_OFFSET                      (0x18021344)
#define QSPI_MSPI_CDRAM02_OFFSET                      (0x18021348)
#define QSPI_MSPI_CDRAM03_OFFSET                      (0x1802134c)
#define QSPI_MSPI_CDRAM04_OFFSET                      (0x18021350)
#define QSPI_MSPI_CDRAM05_OFFSET                      (0x18021354)
#define QSPI_MSPI_CDRAM06_OFFSET                      (0x18021358)
#define QSPI_MSPI_CDRAM07_OFFSET                      (0x1802135c)
#define QSPI_MSPI_CDRAM08_OFFSET                      (0x18021360)
#define QSPI_MSPI_CDRAM09_OFFSET                      (0x18021364)
#define QSPI_MSPI_CDRAM10_OFFSET                      (0x18021368)
#define QSPI_MSPI_CDRAM11_OFFSET                      (0x1802136c)
#define QSPI_MSPI_CDRAM12_OFFSET                      (0x18021370)
#define QSPI_MSPI_CDRAM13_OFFSET                      (0x18021374)
#define QSPI_MSPI_CDRAM14_OFFSET                      (0x18021378)
#define QSPI_MSPI_CDRAM15_OFFSET                      (0x1802137c)
#define QSPI_MSPI_CPTQP_OFFSET                        (0x18021224)
#define QSPI_MSPI_DISABLE_FLUSH_GEN_OFFSET            (0x18021384)
#define QSPI_MSPI_ENDQP_OFFSET                        (0x18021214)
#define QSPI_MSPI_INTERRUPT_MSPI_DONE_OFFSET          (0x180213b4)
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_OFFSET (0x180213b8)
#define QSPI_MSPI_MSPI_STATUS_OFFSET                  (0x18021220)
#define QSPI_MSPI_NEWQP_OFFSET                        (0x18021210)
#define QSPI_MSPI_RXRAM00_OFFSET                      (0x180212c0)
#define QSPI_MSPI_RXRAM01_OFFSET                      (0x180212c4)
#define QSPI_MSPI_RXRAM02_OFFSET                      (0x180212c8)
#define QSPI_MSPI_RXRAM03_OFFSET                      (0x180212cc)
#define QSPI_MSPI_RXRAM04_OFFSET                      (0x180212d0)
#define QSPI_MSPI_RXRAM05_OFFSET                      (0x180212d4)
#define QSPI_MSPI_RXRAM06_OFFSET                      (0x180212d8)
#define QSPI_MSPI_RXRAM07_OFFSET                      (0x180212dc)
#define QSPI_MSPI_RXRAM08_OFFSET                      (0x180212e0)
#define QSPI_MSPI_RXRAM09_OFFSET                      (0x180212e4)
#define QSPI_MSPI_RXRAM10_OFFSET                      (0x180212e8)
#define QSPI_MSPI_RXRAM11_OFFSET                      (0x180212ec)
#define QSPI_MSPI_RXRAM12_OFFSET                      (0x180212f0)
#define QSPI_MSPI_RXRAM13_OFFSET                      (0x180212f4)
#define QSPI_MSPI_RXRAM14_OFFSET                      (0x180212f8)
#define QSPI_MSPI_RXRAM15_OFFSET                      (0x180212fc)
#define QSPI_MSPI_RXRAM16_OFFSET                      (0x18021300)
#define QSPI_MSPI_RXRAM17_OFFSET                      (0x18021304)
#define QSPI_MSPI_RXRAM18_OFFSET                      (0x18021308)
#define QSPI_MSPI_RXRAM19_OFFSET                      (0x1802130c)
#define QSPI_MSPI_RXRAM20_OFFSET                      (0x18021310)
#define QSPI_MSPI_RXRAM21_OFFSET                      (0x18021314)
#define QSPI_MSPI_RXRAM22_OFFSET                      (0x18021318)
#define QSPI_MSPI_RXRAM23_OFFSET                      (0x1802131c)
#define QSPI_MSPI_RXRAM24_OFFSET                      (0x18021320)
#define QSPI_MSPI_RXRAM25_OFFSET                      (0x18021324)
#define QSPI_MSPI_RXRAM26_OFFSET                      (0x18021328)
#define QSPI_MSPI_RXRAM27_OFFSET                      (0x1802132c)
#define QSPI_MSPI_RXRAM28_OFFSET                      (0x18021330)
#define QSPI_MSPI_RXRAM29_OFFSET                      (0x18021334)
#define QSPI_MSPI_RXRAM30_OFFSET                      (0x18021338)
#define QSPI_MSPI_RXRAM31_OFFSET                      (0x1802133c)
#define QSPI_MSPI_SPCR0_LSB_OFFSET                    (0x18021200)
#define QSPI_MSPI_SPCR0_MSB_OFFSET                    (0x18021204)
#define QSPI_MSPI_SPCR1_LSB_OFFSET                    (0x18021208)
#define QSPI_MSPI_SPCR1_MSB_OFFSET                    (0x1802120c)
#define QSPI_MSPI_SPCR2_OFFSET                        (0x18021218)
#define QSPI_MSPI_TXRAM00_OFFSET                      (0x18021240)
#define QSPI_MSPI_TXRAM01_OFFSET                      (0x18021244)
#define QSPI_MSPI_TXRAM02_OFFSET                      (0x18021248)
#define QSPI_MSPI_TXRAM03_OFFSET                      (0x1802124c)
#define QSPI_MSPI_TXRAM04_OFFSET                      (0x18021250)
#define QSPI_MSPI_TXRAM05_OFFSET                      (0x18021254)
#define QSPI_MSPI_TXRAM06_OFFSET                      (0x18021258)
#define QSPI_MSPI_TXRAM07_OFFSET                      (0x1802125c)
#define QSPI_MSPI_TXRAM08_OFFSET                      (0x18021260)
#define QSPI_MSPI_TXRAM09_OFFSET                      (0x18021264)
#define QSPI_MSPI_TXRAM10_OFFSET                      (0x18021268)
#define QSPI_MSPI_TXRAM11_OFFSET                      (0x1802126c)
#define QSPI_MSPI_TXRAM12_OFFSET                      (0x18021270)
#define QSPI_MSPI_TXRAM13_OFFSET                      (0x18021274)
#define QSPI_MSPI_TXRAM14_OFFSET                      (0x18021278)
#define QSPI_MSPI_TXRAM15_OFFSET                      (0x1802127c)
#define QSPI_MSPI_TXRAM16_OFFSET                      (0x18021280)
#define QSPI_MSPI_TXRAM17_OFFSET                      (0x18021284)
#define QSPI_MSPI_TXRAM18_OFFSET                      (0x18021288)
#define QSPI_MSPI_TXRAM19_OFFSET                      (0x1802128c)
#define QSPI_MSPI_TXRAM20_OFFSET                      (0x18021290)
#define QSPI_MSPI_TXRAM21_OFFSET                      (0x18021294)
#define QSPI_MSPI_TXRAM22_OFFSET                      (0x18021298)
#define QSPI_MSPI_TXRAM23_OFFSET                      (0x1802129c)
#define QSPI_MSPI_TXRAM24_OFFSET                      (0x180212a0)
#define QSPI_MSPI_TXRAM25_OFFSET                      (0x180212a4)
#define QSPI_MSPI_TXRAM26_OFFSET                      (0x180212a8)
#define QSPI_MSPI_TXRAM27_OFFSET                      (0x180212ac)
#define QSPI_MSPI_TXRAM28_OFFSET                      (0x180212b0)
#define QSPI_MSPI_TXRAM29_OFFSET                      (0x180212b4)
#define QSPI_MSPI_TXRAM30_OFFSET                      (0x180212b8)
#define QSPI_MSPI_TXRAM31_OFFSET                      (0x180212bc)
#define QSPI_MSPI_WRITE_LOCK_OFFSET                   (0x18021380)
#define QSPI_RAF_CTRL_OFFSET                          (0x18021108)
#define QSPI_RAF_CURR_ADDR_OFFSET                     (0x18021120)
#define QSPI_RAF_ECC_LOG_OFFSET                       (0x18021124)
#define QSPI_RAF_FULLNESS_OFFSET                      (0x1802110c)
#define QSPI_RAF_INTERRUPT_ECC_2B_UNCORRECTABLE_ERR_DETECTED_OFFSET (0x180213bc)
#define QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_OFFSET (0x180213a0)
#define QSPI_RAF_INTERRUPT_LR_IMPATIENT_OFFSET        (0x180213a8)
#define QSPI_RAF_INTERRUPT_LR_OVERREAD_OFFSET         (0x180213b0)
#define QSPI_RAF_INTERRUPT_LR_SESSION_DONE_OFFSET     (0x180213ac)
#define QSPI_RAF_INTERRUPT_LR_TRUNCATED_OFFSET        (0x180213a4)
#define QSPI_RAF_NUM_WORDS_OFFSET                     (0x18021104)
#define QSPI_RAF_READ_DATA_OFFSET                     (0x18021118)
#define QSPI_RAF_START_ADDR_OFFSET                    (0x18021100)
#define QSPI_RAF_STATUS_OFFSET                        (0x18021114)
#define QSPI_RAF_WATERMARK_OFFSET                     (0x18021110)
#define QSPI_RAF_WORD_CNT_OFFSET                      (0x1802111c)
#define ROM_S0_IDM_ERROR_LOG_ADDR_LSB_OFFSET          (0x1811390c)
#define ROM_S0_IDM_ERROR_LOG_COMPLETE_OFFSET          (0x18113904)
#define ROM_S0_IDM_ERROR_LOG_CONTROL_OFFSET           (0x18113900)
#define ROM_S0_IDM_ERROR_LOG_FLAGS_OFFSET             (0x1811391c)
#define ROM_S0_IDM_ERROR_LOG_ID_OFFSET                (0x18113914)
#define ROM_S0_IDM_ERROR_LOG_STATUS_OFFSET            (0x18113908)
#define ROM_S0_IDM_INTERRUPT_STATUS_OFFSET            (0x18113a00)
#define ROM_S0_IDM_IO_CONTROL_DIRECT_OFFSET           (0x18113408)
#define ROM_S0_IDM_IO_STATUS_OFFSET                   (0x18113500)
#define ROM_S0_IDM_RESET_CONTROL_OFFSET               (0x18113800)
#define ROM_S0_IDM_RESET_READ_ID_OFFSET               (0x18113808)
#define ROM_S0_IDM_RESET_STATUS_OFFSET                (0x18113804)
#define ROM_S0_IDM_RESET_WRITE_ID_OFFSET              (0x1811380c)
#define RTS_DMAC_PL330_CC_0_OFFSET                    (0x11e9408)
#define RTS_DMAC_PL330_CC_1_OFFSET                    (0x11e9428)
#define RTS_DMAC_PL330_CC_2_OFFSET                    (0x11e9448)
#define RTS_DMAC_PL330_CC_3_OFFSET                    (0x11e9468)
#define RTS_DMAC_PL330_CC_4_OFFSET                    (0x11e9488)
#define RTS_DMAC_PL330_CC_5_OFFSET                    (0x11e94a8)
#define RTS_DMAC_PL330_CC_6_OFFSET                    (0x11e94c8)
#define RTS_DMAC_PL330_CC_7_OFFSET                    (0x11e94e8)
#define RTS_DMAC_PL330_CPC0_OFFSET                    (0x11e9104)
#define RTS_DMAC_PL330_CPC1_OFFSET                    (0x11e910c)
#define RTS_DMAC_PL330_CPC2_OFFSET                    (0x11e9114)
#define RTS_DMAC_PL330_CPC3_OFFSET                    (0x11e911c)
#define RTS_DMAC_PL330_CPC4_OFFSET                    (0x11e9124)
#define RTS_DMAC_PL330_CPC5_OFFSET                    (0x11e912c)
#define RTS_DMAC_PL330_CPC6_OFFSET                    (0x11e9134)
#define RTS_DMAC_PL330_CPC7_OFFSET                    (0x11e913c)
#define RTS_DMAC_PL330_CR0_OFFSET                     (0x11e9e00)
#define RTS_DMAC_PL330_CR1_OFFSET                     (0x11e9e04)
#define RTS_DMAC_PL330_CR2_OFFSET                     (0x11e9e08)
#define RTS_DMAC_PL330_CR3_OFFSET                     (0x11e9e0c)
#define RTS_DMAC_PL330_CR4_OFFSET                     (0x11e9e10)
#define RTS_DMAC_PL330_CRDN_OFFSET                    (0x11e9e14)
#define RTS_DMAC_PL330_CS0_OFFSET                     (0x11e9100)
#define RTS_DMAC_PL330_CS1_OFFSET                     (0x11e9108)
#define RTS_DMAC_PL330_CS2_OFFSET                     (0x11e9110)
#define RTS_DMAC_PL330_CS3_OFFSET                     (0x11e9118)
#define RTS_DMAC_PL330_CS4_OFFSET                     (0x11e9120)
#define RTS_DMAC_PL330_CS5_OFFSET                     (0x11e9128)
#define RTS_DMAC_PL330_CS6_OFFSET                     (0x11e9130)
#define RTS_DMAC_PL330_CS7_OFFSET                     (0x11e9138)
#define RTS_DMAC_PL330_DA_0_OFFSET                    (0x11e9404)
#define RTS_DMAC_PL330_DA_1_OFFSET                    (0x11e9424)
#define RTS_DMAC_PL330_DA_2_OFFSET                    (0x11e9444)
#define RTS_DMAC_PL330_DA_3_OFFSET                    (0x11e9464)
#define RTS_DMAC_PL330_DA_4_OFFSET                    (0x11e9484)
#define RTS_DMAC_PL330_DA_5_OFFSET                    (0x11e94a4)
#define RTS_DMAC_PL330_DA_6_OFFSET                    (0x11e94c4)
#define RTS_DMAC_PL330_DA_7_OFFSET                    (0x11e94e4)
#define RTS_DMAC_PL330_DBGCMD_OFFSET                  (0x11e9d04)
#define RTS_DMAC_PL330_DBGINST0_OFFSET                (0x11e9d08)
#define RTS_DMAC_PL330_DBGINST1_OFFSET                (0x11e9d0c)
#define RTS_DMAC_PL330_DBGSTATUS_OFFSET               (0x11e9d00)
#define RTS_DMAC_PL330_DPC_OFFSET                     (0x11e9004)
#define RTS_DMAC_PL330_DS_OFFSET                      (0x11e9000)
#define RTS_DMAC_PL330_FSC_OFFSET                     (0x11e9034)
#define RTS_DMAC_PL330_FSM_OFFSET                     (0x11e9030)
#define RTS_DMAC_PL330_FTC0_OFFSET                    (0x11e9040)
#define RTS_DMAC_PL330_FTC1_OFFSET                    (0x11e9044)
#define RTS_DMAC_PL330_FTC2_OFFSET                    (0x11e9048)
#define RTS_DMAC_PL330_FTC3_OFFSET                    (0x11e904c)
#define RTS_DMAC_PL330_FTC4_OFFSET                    (0x11e9050)
#define RTS_DMAC_PL330_FTC5_OFFSET                    (0x11e9054)
#define RTS_DMAC_PL330_FTC6_OFFSET                    (0x11e9058)
#define RTS_DMAC_PL330_FTC7_OFFSET                    (0x11e905c)
#define RTS_DMAC_PL330_FTM_OFFSET                     (0x11e9038)
#define RTS_DMAC_PL330_INTCLR_OFFSET                  (0x11e902c)
#define RTS_DMAC_PL330_INTEN_OFFSET                   (0x11e9020)
#define RTS_DMAC_PL330_INTSTATUS_OFFSET               (0x11e9028)
#define RTS_DMAC_PL330_INT_EVENT_RIS_OFFSET           (0x11e9024)
#define RTS_DMAC_PL330_LC0_0_OFFSET                   (0x11e940c)
#define RTS_DMAC_PL330_LC0_1_OFFSET                   (0x11e942c)
#define RTS_DMAC_PL330_LC0_2_OFFSET                   (0x11e944c)
#define RTS_DMAC_PL330_LC0_3_OFFSET                   (0x11e946c)
#define RTS_DMAC_PL330_LC0_4_OFFSET                   (0x11e948c)
#define RTS_DMAC_PL330_LC0_5_OFFSET                   (0x11e94ac)
#define RTS_DMAC_PL330_LC0_6_OFFSET                   (0x11e94cc)
#define RTS_DMAC_PL330_LC0_7_OFFSET                   (0x11e94ec)
#define RTS_DMAC_PL330_LC1_0_OFFSET                   (0x11e9410)
#define RTS_DMAC_PL330_LC1_1_OFFSET                   (0x11e9430)
#define RTS_DMAC_PL330_LC1_2_OFFSET                   (0x11e9450)
#define RTS_DMAC_PL330_LC1_3_OFFSET                   (0x11e9470)
#define RTS_DMAC_PL330_LC1_4_OFFSET                   (0x11e9490)
#define RTS_DMAC_PL330_LC1_5_OFFSET                   (0x11e94b0)
#define RTS_DMAC_PL330_LC1_6_OFFSET                   (0x11e94d0)
#define RTS_DMAC_PL330_LC1_7_OFFSET                   (0x11e94f0)
#define RTS_DMAC_PL330_SA_0_OFFSET                    (0x11e9400)
#define RTS_DMAC_PL330_SA_1_OFFSET                    (0x11e9420)
#define RTS_DMAC_PL330_SA_2_OFFSET                    (0x11e9440)
#define RTS_DMAC_PL330_SA_3_OFFSET                    (0x11e9460)
#define RTS_DMAC_PL330_SA_4_OFFSET                    (0x11e9480)
#define RTS_DMAC_PL330_SA_5_OFFSET                    (0x11e94a0)
#define RTS_DMAC_PL330_SA_6_OFFSET                    (0x11e94c0)
#define RTS_DMAC_PL330_SA_7_OFFSET                    (0x11e94e0)
#define RTS_DMAC_PL330_WD_OFFSET                      (0x11e9e80)
#define RTS_ICFG_CONFIG_0_OFFSET                      (0x11e8008)
#define RTS_ICFG_DMAC_CONFIG_0_OFFSET                 (0x11e8370)
#define RTS_ICFG_DMAC_CONFIG_1_OFFSET                 (0x11e8374)
#define RTS_ICFG_DMAC_ECC_INTR_CLR_OFFSET             (0x11e8384)
#define RTS_ICFG_DMAC_ECC_INTR_EN_OFFSET              (0x11e8380)
#define RTS_ICFG_DMAC_ECC_INTR_STATUS_OFFSET          (0x11e8388)
#define RTS_ICFG_DMAC_ECC_LOG_1_OFFSET                (0x11e838c)
#define RTS_ICFG_DMAC_ECC_LOG_2_OFFSET                (0x11e8390)
#define RTS_ICFG_DMAC_IO_CONTROL_DIRECT_OFFSET        (0x11e8378)
#define RTS_ICFG_DMAC_IO_STATUS_OFFSET                (0x11e837c)
#define RTS_ICFG_IP_DISABLE_STRAP_STATUS_0_OFFSET     (0x11e8004)
#define RTS_ICFG_IP_REVID_0_OFFSET                    (0x11e8000)
#define RTS_ICFG_MEM_ECC_CTRL_OFFSET                  (0x11e800c)
#define RTS_ICFG_MHOST0_IO_CONTROL_DIRECT_OFFSET      (0x11e8050)
#define RTS_ICFG_MHOST1_IO_CONTROL_DIRECT_OFFSET      (0x11e80a0)
#define RTS_ICFG_PCIE64B_ACCESS_MSB_31TO24_OFFSET     (0x11e8394)
#define RTS_ICFG_PCIE64B_ACCESS_MSB_63TO32_OFFSET     (0x11e8398)
#define RTS_ICFG_SRAM0_CONTROL_OFFSET                 (0x11e80f0)
#define RTS_ICFG_SRAM1_CONTROL_OFFSET                 (0x11e8140)
#define RTS_ICFG_SRAM2_CONTROL_OFFSET                 (0x11e8190)
#define RTS_ICFG_SRAM3_CONTROL_OFFSET                 (0x11e81e0)
#define RTS_ICFG_SRAM4_CONTROL_OFFSET                 (0x11e8240)
#define RTS_ICFG_SRAM5_CONTROL_OFFSET                 (0x11e8290)
#define RTS_ICFG_SRAM6_CONTROL_OFFSET                 (0x11e82e0)
#define RTS_ICFG_SRAM7_CONTROL_OFFSET                 (0x11e8340)
#define RTS_M0_IDM_IDM_INTERRUPT_STATUS_OFFSET        (0x18100a00)
#define RTS_M0_IDM_IDM_RESET_STATUS_OFFSET            (0x18100804)
#define RTS_M0_IDM_IO_CONTROL_DIRECT_OFFSET           (0x18100408)
#define RTS_M0_IDM_M_IDM_RESET_CONTROL_OFFSET         (0x18100800)
#define RTS_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET      (0x1810890c)
#define RTS_S0_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET      (0x18108904)
#define RTS_S0_IDM_IDM_ERROR_LOG_CONTROL_OFFSET       (0x18108900)
#define RTS_S0_IDM_IDM_ERROR_LOG_FLAGS_OFFSET         (0x1810891c)
#define RTS_S0_IDM_IDM_ERROR_LOG_ID_OFFSET            (0x18108914)
#define RTS_S0_IDM_IDM_ERROR_LOG_STATUS_OFFSET        (0x18108908)
#define RTS_S0_IDM_IDM_INTERRUPT_STATUS_OFFSET        (0x18108a00)
#define RTS_S0_IDM_IDM_RESET_READ_ID_OFFSET           (0x18108808)
#define RTS_S0_IDM_IDM_RESET_STATUS_OFFSET            (0x18108804)
#define RTS_S0_IDM_IDM_RESET_WRITE_ID_OFFSET          (0x1810880c)
#define RTS_S0_IDM_S_IDM_RESET_CONTROL_OFFSET         (0x18108800)
#define RTS_SRAM_LL_128K_0_CONTROL1_OFFSET            (0x11e0010)
#define RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x11e005c)
#define RTS_SRAM_LL_128K_0_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x11e0060)
#define RTS_SRAM_LL_128K_0_INTERRUPT_ENABLE_OFFSET    (0x11e0014)
#define RTS_SRAM_LL_128K_0_INTERRUPT_STATUS_OFFSET    (0x11e0018)
#define RTS_SRAM_LL_128K_0_MEMORY_CONTROL_OFFSET      (0x11e0050)
#define RTS_SRAM_LL_128K_0_MEMORY_PDA_OFFSET          (0x11e0054)
#define RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_ENABLE_OFFSET (0x11e008c)
#define RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_INTR_STATUS_OFFSET (0x11e0090)
#define RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B0_OFFSET (0x11e007c)
#define RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W0B1_OFFSET (0x11e0080)
#define RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B0_OFFSET (0x11e0084)
#define RTS_SRAM_LL_128K_0_MEM_1BIT_ECC_ERR_W1B1_OFFSET (0x11e0088)
#define RTS_SRAM_LL_128K_0_MEM_PWR_CONTROL_OFFSET     (0x11e0058)
#define RTS_SRAM_LL_128K_0_STATUS1_OFFSET             (0x11e0000)
#define RTS_SRAM_LL_128K_0_STATUS10_OFFSET            (0x11e0078)
#define RTS_SRAM_LL_128K_0_STATUS2_OFFSET             (0x11e0004)
#define RTS_SRAM_LL_128K_0_STATUS3_OFFSET             (0x11e0008)
#define RTS_SRAM_LL_128K_0_STATUS4_OFFSET             (0x11e000c)
#define RTS_SRAM_LL_128K_0_STATUS5_OFFSET             (0x11e0064)
#define RTS_SRAM_LL_128K_0_STATUS6_OFFSET             (0x11e0068)
#define RTS_SRAM_LL_128K_0_STATUS7_OFFSET             (0x11e006c)
#define RTS_SRAM_LL_128K_0_STATUS8_OFFSET             (0x11e0070)
#define RTS_SRAM_LL_128K_0_STATUS9_OFFSET             (0x11e0074)
#define RTS_SRAM_LL_128K_1_CONTROL1_OFFSET            (0x11e1010)
#define RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x11e105c)
#define RTS_SRAM_LL_128K_1_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x11e1060)
#define RTS_SRAM_LL_128K_1_INTERRUPT_ENABLE_OFFSET    (0x11e1014)
#define RTS_SRAM_LL_128K_1_INTERRUPT_STATUS_OFFSET    (0x11e1018)
#define RTS_SRAM_LL_128K_1_MEMORY_CONTROL_OFFSET      (0x11e1050)
#define RTS_SRAM_LL_128K_1_MEMORY_PDA_OFFSET          (0x11e1054)
#define RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_ENABLE_OFFSET (0x11e108c)
#define RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_INTR_STATUS_OFFSET (0x11e1090)
#define RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B0_OFFSET (0x11e107c)
#define RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W0B1_OFFSET (0x11e1080)
#define RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B0_OFFSET (0x11e1084)
#define RTS_SRAM_LL_128K_1_MEM_1BIT_ECC_ERR_W1B1_OFFSET (0x11e1088)
#define RTS_SRAM_LL_128K_1_MEM_PWR_CONTROL_OFFSET     (0x11e1058)
#define RTS_SRAM_LL_128K_1_STATUS1_OFFSET             (0x11e1000)
#define RTS_SRAM_LL_128K_1_STATUS10_OFFSET            (0x11e1078)
#define RTS_SRAM_LL_128K_1_STATUS2_OFFSET             (0x11e1004)
#define RTS_SRAM_LL_128K_1_STATUS3_OFFSET             (0x11e1008)
#define RTS_SRAM_LL_128K_1_STATUS4_OFFSET             (0x11e100c)
#define RTS_SRAM_LL_128K_1_STATUS5_OFFSET             (0x11e1064)
#define RTS_SRAM_LL_128K_1_STATUS6_OFFSET             (0x11e1068)
#define RTS_SRAM_LL_128K_1_STATUS7_OFFSET             (0x11e106c)
#define RTS_SRAM_LL_128K_1_STATUS8_OFFSET             (0x11e1070)
#define RTS_SRAM_LL_128K_1_STATUS9_OFFSET             (0x11e1074)
#define RTS_SRAM_LL_128K_2_CONTROL1_OFFSET            (0x11e2010)
#define RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x11e205c)
#define RTS_SRAM_LL_128K_2_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x11e2060)
#define RTS_SRAM_LL_128K_2_INTERRUPT_ENABLE_OFFSET    (0x11e2014)
#define RTS_SRAM_LL_128K_2_INTERRUPT_STATUS_OFFSET    (0x11e2018)
#define RTS_SRAM_LL_128K_2_MEMORY_CONTROL_OFFSET      (0x11e2050)
#define RTS_SRAM_LL_128K_2_MEMORY_PDA_OFFSET          (0x11e2054)
#define RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_ENABLE_OFFSET (0x11e208c)
#define RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_INTR_STATUS_OFFSET (0x11e2090)
#define RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B0_OFFSET (0x11e207c)
#define RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W0B1_OFFSET (0x11e2080)
#define RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B0_OFFSET (0x11e2084)
#define RTS_SRAM_LL_128K_2_MEM_1BIT_ECC_ERR_W1B1_OFFSET (0x11e2088)
#define RTS_SRAM_LL_128K_2_MEM_PWR_CONTROL_OFFSET     (0x11e2058)
#define RTS_SRAM_LL_128K_2_STATUS1_OFFSET             (0x11e2000)
#define RTS_SRAM_LL_128K_2_STATUS10_OFFSET            (0x11e2078)
#define RTS_SRAM_LL_128K_2_STATUS2_OFFSET             (0x11e2004)
#define RTS_SRAM_LL_128K_2_STATUS3_OFFSET             (0x11e2008)
#define RTS_SRAM_LL_128K_2_STATUS4_OFFSET             (0x11e200c)
#define RTS_SRAM_LL_128K_2_STATUS5_OFFSET             (0x11e2064)
#define RTS_SRAM_LL_128K_2_STATUS6_OFFSET             (0x11e2068)
#define RTS_SRAM_LL_128K_2_STATUS7_OFFSET             (0x11e206c)
#define RTS_SRAM_LL_128K_2_STATUS8_OFFSET             (0x11e2070)
#define RTS_SRAM_LL_128K_2_STATUS9_OFFSET             (0x11e2074)
#define RTS_SRAM_LL_128K_3_CONTROL1_OFFSET            (0x11e3010)
#define RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x11e305c)
#define RTS_SRAM_LL_128K_3_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x11e3060)
#define RTS_SRAM_LL_128K_3_INTERRUPT_ENABLE_OFFSET    (0x11e3014)
#define RTS_SRAM_LL_128K_3_INTERRUPT_STATUS_OFFSET    (0x11e3018)
#define RTS_SRAM_LL_128K_3_MEMORY_CONTROL_OFFSET      (0x11e3050)
#define RTS_SRAM_LL_128K_3_MEMORY_PDA_OFFSET          (0x11e3054)
#define RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_ENABLE_OFFSET (0x11e308c)
#define RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_INTR_STATUS_OFFSET (0x11e3090)
#define RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B0_OFFSET (0x11e307c)
#define RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W0B1_OFFSET (0x11e3080)
#define RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B0_OFFSET (0x11e3084)
#define RTS_SRAM_LL_128K_3_MEM_1BIT_ECC_ERR_W1B1_OFFSET (0x11e3088)
#define RTS_SRAM_LL_128K_3_MEM_PWR_CONTROL_OFFSET     (0x11e3058)
#define RTS_SRAM_LL_128K_3_STATUS1_OFFSET             (0x11e3000)
#define RTS_SRAM_LL_128K_3_STATUS10_OFFSET            (0x11e3078)
#define RTS_SRAM_LL_128K_3_STATUS2_OFFSET             (0x11e3004)
#define RTS_SRAM_LL_128K_3_STATUS3_OFFSET             (0x11e3008)
#define RTS_SRAM_LL_128K_3_STATUS4_OFFSET             (0x11e300c)
#define RTS_SRAM_LL_128K_3_STATUS5_OFFSET             (0x11e3064)
#define RTS_SRAM_LL_128K_3_STATUS6_OFFSET             (0x11e3068)
#define RTS_SRAM_LL_128K_3_STATUS7_OFFSET             (0x11e306c)
#define RTS_SRAM_LL_128K_3_STATUS8_OFFSET             (0x11e3070)
#define RTS_SRAM_LL_128K_3_STATUS9_OFFSET             (0x11e3074)
#define RTS_SRAM_LL_128K_4_CONTROL1_OFFSET            (0x11e4010)
#define RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x11e405c)
#define RTS_SRAM_LL_128K_4_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x11e4060)
#define RTS_SRAM_LL_128K_4_INTERRUPT_ENABLE_OFFSET    (0x11e4014)
#define RTS_SRAM_LL_128K_4_INTERRUPT_STATUS_OFFSET    (0x11e4018)
#define RTS_SRAM_LL_128K_4_MEMORY_CONTROL_OFFSET      (0x11e4050)
#define RTS_SRAM_LL_128K_4_MEMORY_PDA_OFFSET          (0x11e4054)
#define RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_ENABLE_OFFSET (0x11e408c)
#define RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_INTR_STATUS_OFFSET (0x11e4090)
#define RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B0_OFFSET (0x11e407c)
#define RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W0B1_OFFSET (0x11e4080)
#define RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B0_OFFSET (0x11e4084)
#define RTS_SRAM_LL_128K_4_MEM_1BIT_ECC_ERR_W1B1_OFFSET (0x11e4088)
#define RTS_SRAM_LL_128K_4_MEM_PWR_CONTROL_OFFSET     (0x11e4058)
#define RTS_SRAM_LL_128K_4_STATUS1_OFFSET             (0x11e4000)
#define RTS_SRAM_LL_128K_4_STATUS10_OFFSET            (0x11e4078)
#define RTS_SRAM_LL_128K_4_STATUS2_OFFSET             (0x11e4004)
#define RTS_SRAM_LL_128K_4_STATUS3_OFFSET             (0x11e4008)
#define RTS_SRAM_LL_128K_4_STATUS4_OFFSET             (0x11e400c)
#define RTS_SRAM_LL_128K_4_STATUS5_OFFSET             (0x11e4064)
#define RTS_SRAM_LL_128K_4_STATUS6_OFFSET             (0x11e4068)
#define RTS_SRAM_LL_128K_4_STATUS7_OFFSET             (0x11e406c)
#define RTS_SRAM_LL_128K_4_STATUS8_OFFSET             (0x11e4070)
#define RTS_SRAM_LL_128K_4_STATUS9_OFFSET             (0x11e4074)
#define RTS_SRAM_LL_128K_5_CONTROL1_OFFSET            (0x11e5010)
#define RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x11e505c)
#define RTS_SRAM_LL_128K_5_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x11e5060)
#define RTS_SRAM_LL_128K_5_INTERRUPT_ENABLE_OFFSET    (0x11e5014)
#define RTS_SRAM_LL_128K_5_INTERRUPT_STATUS_OFFSET    (0x11e5018)
#define RTS_SRAM_LL_128K_5_MEMORY_CONTROL_OFFSET      (0x11e5050)
#define RTS_SRAM_LL_128K_5_MEMORY_PDA_OFFSET          (0x11e5054)
#define RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_ENABLE_OFFSET (0x11e508c)
#define RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_INTR_STATUS_OFFSET (0x11e5090)
#define RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B0_OFFSET (0x11e507c)
#define RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W0B1_OFFSET (0x11e5080)
#define RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B0_OFFSET (0x11e5084)
#define RTS_SRAM_LL_128K_5_MEM_1BIT_ECC_ERR_W1B1_OFFSET (0x11e5088)
#define RTS_SRAM_LL_128K_5_MEM_PWR_CONTROL_OFFSET     (0x11e5058)
#define RTS_SRAM_LL_128K_5_STATUS1_OFFSET             (0x11e5000)
#define RTS_SRAM_LL_128K_5_STATUS10_OFFSET            (0x11e5078)
#define RTS_SRAM_LL_128K_5_STATUS2_OFFSET             (0x11e5004)
#define RTS_SRAM_LL_128K_5_STATUS3_OFFSET             (0x11e5008)
#define RTS_SRAM_LL_128K_5_STATUS4_OFFSET             (0x11e500c)
#define RTS_SRAM_LL_128K_5_STATUS5_OFFSET             (0x11e5064)
#define RTS_SRAM_LL_128K_5_STATUS6_OFFSET             (0x11e5068)
#define RTS_SRAM_LL_128K_5_STATUS7_OFFSET             (0x11e506c)
#define RTS_SRAM_LL_128K_5_STATUS8_OFFSET             (0x11e5070)
#define RTS_SRAM_LL_128K_5_STATUS9_OFFSET             (0x11e5074)
#define RTS_SRAM_LL_128K_6_CONTROL1_OFFSET            (0x11e6010)
#define RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x11e605c)
#define RTS_SRAM_LL_128K_6_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x11e6060)
#define RTS_SRAM_LL_128K_6_INTERRUPT_ENABLE_OFFSET    (0x11e6014)
#define RTS_SRAM_LL_128K_6_INTERRUPT_STATUS_OFFSET    (0x11e6018)
#define RTS_SRAM_LL_128K_6_MEMORY_CONTROL_OFFSET      (0x11e6050)
#define RTS_SRAM_LL_128K_6_MEMORY_PDA_OFFSET          (0x11e6054)
#define RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_ENABLE_OFFSET (0x11e608c)
#define RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_INTR_STATUS_OFFSET (0x11e6090)
#define RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B0_OFFSET (0x11e607c)
#define RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W0B1_OFFSET (0x11e6080)
#define RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B0_OFFSET (0x11e6084)
#define RTS_SRAM_LL_128K_6_MEM_1BIT_ECC_ERR_W1B1_OFFSET (0x11e6088)
#define RTS_SRAM_LL_128K_6_MEM_PWR_CONTROL_OFFSET     (0x11e6058)
#define RTS_SRAM_LL_128K_6_STATUS1_OFFSET             (0x11e6000)
#define RTS_SRAM_LL_128K_6_STATUS10_OFFSET            (0x11e6078)
#define RTS_SRAM_LL_128K_6_STATUS2_OFFSET             (0x11e6004)
#define RTS_SRAM_LL_128K_6_STATUS3_OFFSET             (0x11e6008)
#define RTS_SRAM_LL_128K_6_STATUS4_OFFSET             (0x11e600c)
#define RTS_SRAM_LL_128K_6_STATUS5_OFFSET             (0x11e6064)
#define RTS_SRAM_LL_128K_6_STATUS6_OFFSET             (0x11e6068)
#define RTS_SRAM_LL_128K_6_STATUS7_OFFSET             (0x11e606c)
#define RTS_SRAM_LL_128K_6_STATUS8_OFFSET             (0x11e6070)
#define RTS_SRAM_LL_128K_6_STATUS9_OFFSET             (0x11e6074)
#define RTS_SRAM_LL_128K_7_CONTROL1_OFFSET            (0x11e7010)
#define RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x11e705c)
#define RTS_SRAM_LL_128K_7_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x11e7060)
#define RTS_SRAM_LL_128K_7_INTERRUPT_ENABLE_OFFSET    (0x11e7014)
#define RTS_SRAM_LL_128K_7_INTERRUPT_STATUS_OFFSET    (0x11e7018)
#define RTS_SRAM_LL_128K_7_MEMORY_CONTROL_OFFSET      (0x11e7050)
#define RTS_SRAM_LL_128K_7_MEMORY_PDA_OFFSET          (0x11e7054)
#define RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_ENABLE_OFFSET (0x11e708c)
#define RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_INTR_STATUS_OFFSET (0x11e7090)
#define RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B0_OFFSET (0x11e707c)
#define RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W0B1_OFFSET (0x11e7080)
#define RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B0_OFFSET (0x11e7084)
#define RTS_SRAM_LL_128K_7_MEM_1BIT_ECC_ERR_W1B1_OFFSET (0x11e7088)
#define RTS_SRAM_LL_128K_7_MEM_PWR_CONTROL_OFFSET     (0x11e7058)
#define RTS_SRAM_LL_128K_7_STATUS1_OFFSET             (0x11e7000)
#define RTS_SRAM_LL_128K_7_STATUS10_OFFSET            (0x11e7078)
#define RTS_SRAM_LL_128K_7_STATUS2_OFFSET             (0x11e7004)
#define RTS_SRAM_LL_128K_7_STATUS3_OFFSET             (0x11e7008)
#define RTS_SRAM_LL_128K_7_STATUS4_OFFSET             (0x11e700c)
#define RTS_SRAM_LL_128K_7_STATUS5_OFFSET             (0x11e7064)
#define RTS_SRAM_LL_128K_7_STATUS6_OFFSET             (0x11e7068)
#define RTS_SRAM_LL_128K_7_STATUS7_OFFSET             (0x11e706c)
#define RTS_SRAM_LL_128K_7_STATUS8_OFFSET             (0x11e7070)
#define RTS_SRAM_LL_128K_7_STATUS9_OFFSET             (0x11e7074)
#define SRAM_IDM_IDM_ERROR_LOG_ADDR_LSB_OFFSET        (0x1810e90c)
#define SRAM_IDM_IDM_ERROR_LOG_COMPLETE_OFFSET        (0x1810e904)
#define SRAM_IDM_IDM_ERROR_LOG_CONTROL_OFFSET         (0x1810e900)
#define SRAM_IDM_IDM_ERROR_LOG_FLAGS_OFFSET           (0x1810e91c)
#define SRAM_IDM_IDM_ERROR_LOG_ID_OFFSET              (0x1810e914)
#define SRAM_IDM_IDM_ERROR_LOG_STATUS_OFFSET          (0x1810e908)
#define SRAM_IDM_IDM_INTERRUPT_STATUS_OFFSET          (0x1810ea00)
#define SRAM_IDM_IDM_IO_CONTROL_DIRECT_OFFSET         (0x1810e408)
#define SRAM_IDM_IDM_IO_STATUS_OFFSET                 (0x1810e500)
#define SRAM_IDM_IDM_RESET_CONTROL_OFFSET             (0x1810e800)
#define SRAM_IDM_IDM_RESET_READ_ID_OFFSET             (0x1810e808)
#define SRAM_IDM_IDM_RESET_STATUS_OFFSET              (0x1810e804)
#define SRAM_IDM_IDM_RESET_WRITE_ID_OFFSET            (0x1810e80c)
#define SRAM_LL_1024K_0_CONTROL1_OFFSET               (0x18010010)
#define SRAM_LL_1024K_0_DYNAMIC_STANDBY_CONTROL1_OFFSET (0x1801005c)
#define SRAM_LL_1024K_0_DYNAMIC_STANDBY_CONTROL2_OFFSET (0x18010060)
#define SRAM_LL_1024K_0_INTERRUPT_ENABLE_OFFSET       (0x18010014)
#define SRAM_LL_1024K_0_INTERRUPT_STATUS_OFFSET       (0x18010018)
#define SRAM_LL_1024K_0_MEMORY_CONTROL_OFFSET         (0x18010050)
#define SRAM_LL_1024K_0_MEMORY_PDA_OFFSET             (0x18010054)
#define SRAM_LL_1024K_0_MEM_PWR_CONTROL_OFFSET        (0x18010058)
#define SRAM_LL_1024K_0_STATUS1_OFFSET                (0x18010000)
#define SRAM_LL_1024K_0_STATUS10_OFFSET               (0x18010078)
#define SRAM_LL_1024K_0_STATUS2_OFFSET                (0x18010004)
#define SRAM_LL_1024K_0_STATUS3_OFFSET                (0x18010008)
#define SRAM_LL_1024K_0_STATUS4_OFFSET                (0x1801000c)
#define SRAM_LL_1024K_0_STATUS5_OFFSET                (0x18010064)
#define SRAM_LL_1024K_0_STATUS6_OFFSET                (0x18010068)
#define SRAM_LL_1024K_0_STATUS7_OFFSET                (0x1801006c)
#define SRAM_LL_1024K_0_STATUS8_OFFSET                (0x18010070)
#define SRAM_LL_1024K_0_STATUS9_OFFSET                (0x18010074)
#define U0_LED_ACCU_CTRL_OFFSET                       (0x130b00c)
#define U0_LED_ACCU_STATUS_OFFSET                     (0x130b030)
#define U0_LED_CLK_DIV_CTRL_OFFSET                    (0x130b014)
#define U0_LED_INTR_ENABLE_OFFSET                     (0x130b038)
#define U0_LED_REFRESH_CTRL_OFFSET                    (0x130b010)
#define U0_LED_SEND_CTRL_OFFSET                       (0x130b018)
#define U0_LED_SEND_CTRL_0_OFFSET                     (0x130b01c)
#define U0_LED_SEND_CTRL_1_OFFSET                     (0x130b020)
#define U0_LED_SEND_CTRL_2_OFFSET                     (0x130b024)
#define U0_LED_SEND_CTRL_3_OFFSET                     (0x130b028)
#define U0_LED_SEND_CTRL_4_OFFSET                     (0x130b02c)
#define U0_LED_SEND_STATUS_OFFSET                     (0x130b034)
#define U0_LED_SRAM_CTRL_OFFSET                       (0x130b000)
#define U0_LED_SRAM_ECC_CTRL_OFFSET                   (0x130b004)
#define U0_LED_SRAM_ECC_STATUS_OFFSET                 (0x130b008)
#define U0_LED_SW_CNFG_LINK_1023_992_OFFSET           (0x130b0b8)
#define U0_LED_SW_CNFG_LINK_127_96_OFFSET             (0x130b048)
#define U0_LED_SW_CNFG_LINK_159_128_OFFSET            (0x130b04c)
#define U0_LED_SW_CNFG_LINK_191_160_OFFSET            (0x130b050)
#define U0_LED_SW_CNFG_LINK_223_192_OFFSET            (0x130b054)
#define U0_LED_SW_CNFG_LINK_255_224_OFFSET            (0x130b058)
#define U0_LED_SW_CNFG_LINK_287_256_OFFSET            (0x130b05c)
#define U0_LED_SW_CNFG_LINK_319_288_OFFSET            (0x130b060)
#define U0_LED_SW_CNFG_LINK_31_0_OFFSET               (0x130b03c)
#define U0_LED_SW_CNFG_LINK_351_320_OFFSET            (0x130b064)
#define U0_LED_SW_CNFG_LINK_383_352_OFFSET            (0x130b068)
#define U0_LED_SW_CNFG_LINK_415_384_OFFSET            (0x130b06c)
#define U0_LED_SW_CNFG_LINK_447_416_OFFSET            (0x130b070)
#define U0_LED_SW_CNFG_LINK_479_448_OFFSET            (0x130b074)
#define U0_LED_SW_CNFG_LINK_511_480_OFFSET            (0x130b078)
#define U0_LED_SW_CNFG_LINK_543_512_OFFSET            (0x130b07c)
#define U0_LED_SW_CNFG_LINK_575_544_OFFSET            (0x130b080)
#define U0_LED_SW_CNFG_LINK_607_576_OFFSET            (0x130b084)
#define U0_LED_SW_CNFG_LINK_639_608_OFFSET            (0x130b088)
#define U0_LED_SW_CNFG_LINK_63_32_OFFSET              (0x130b040)
#define U0_LED_SW_CNFG_LINK_671_640_OFFSET            (0x130b08c)
#define U0_LED_SW_CNFG_LINK_703_672_OFFSET            (0x130b090)
#define U0_LED_SW_CNFG_LINK_735_704_OFFSET            (0x130b094)
#define U0_LED_SW_CNFG_LINK_767_736_OFFSET            (0x130b098)
#define U0_LED_SW_CNFG_LINK_799_768_OFFSET            (0x130b09c)
#define U0_LED_SW_CNFG_LINK_831_800_OFFSET            (0x130b0a0)
#define U0_LED_SW_CNFG_LINK_863_832_OFFSET            (0x130b0a4)
#define U0_LED_SW_CNFG_LINK_895_864_OFFSET            (0x130b0a8)
#define U0_LED_SW_CNFG_LINK_927_896_OFFSET            (0x130b0ac)
#define U0_LED_SW_CNFG_LINK_959_928_OFFSET            (0x130b0b0)
#define U0_LED_SW_CNFG_LINK_95_64_OFFSET              (0x130b044)
#define U0_LED_SW_CNFG_LINK_991_960_OFFSET            (0x130b0b4)
#define U0_M0SSQ_CTRL_OFFSET                          (0x1360000)
#define U0_M0SSQ_ECC_CTRL_OFFSET                      (0x1360004)
#define U0_M0SSQ_ECC_STATUS_OFFSET                    (0x1360008)
#define U0_M0SSQ_INTR_ENABLE_OFFSET                   (0x136000c)
#define U0_M0SS_CONTROL_OFFSET                        (0x1308000)
#define U0_M0SS_DEBUG_CONTROL_OFFSET                  (0x130800c)
#define U0_M0SS_ECC_CTRL_OFFSET                       (0x1308018)
#define U0_M0SS_ECC_STATUS_OFFSET                     (0x130801c)
#define U0_M0SS_ECO_OFFSET                            (0x1308008)
#define U0_M0SS_INTR_127_96_OFFSET                    (0x1308070)
#define U0_M0SS_INTR_159_128_OFFSET                   (0x1308074)
#define U0_M0SS_INTR_191_160_OFFSET                   (0x1308078)
#define U0_M0SS_INTR_223_192_OFFSET                   (0x130807c)
#define U0_M0SS_INTR_255_224_OFFSET                   (0x1308080)
#define U0_M0SS_INTR_31_0_OFFSET                      (0x1308064)
#define U0_M0SS_INTR_63_32_OFFSET                     (0x1308068)
#define U0_M0SS_INTR_95_64_OFFSET                     (0x130806c)
#define U0_M0SS_INTR_CONTROL_OFFSET                   (0x1308004)
#define U0_M0SS_INTR_ENABLE_OFFSET                    (0x1308020)
#define U0_M0SS_INTR_MASK_127_96_OFFSET               (0x1308050)
#define U0_M0SS_INTR_MASK_159_128_OFFSET              (0x1308054)
#define U0_M0SS_INTR_MASK_191_160_OFFSET              (0x1308058)
#define U0_M0SS_INTR_MASK_223_192_OFFSET              (0x130805c)
#define U0_M0SS_INTR_MASK_255_224_OFFSET              (0x1308060)
#define U0_M0SS_INTR_MASK_31_0_OFFSET                 (0x1308044)
#define U0_M0SS_INTR_MASK_63_32_OFFSET                (0x1308048)
#define U0_M0SS_INTR_MASK_95_64_OFFSET                (0x130804c)
#define U0_M0SS_RAW_INTR_127_96_OFFSET                (0x1308030)
#define U0_M0SS_RAW_INTR_159_128_OFFSET               (0x1308034)
#define U0_M0SS_RAW_INTR_191_160_OFFSET               (0x1308038)
#define U0_M0SS_RAW_INTR_223_192_OFFSET               (0x130803c)
#define U0_M0SS_RAW_INTR_255_224_OFFSET               (0x1308040)
#define U0_M0SS_RAW_INTR_31_0_OFFSET                  (0x1308024)
#define U0_M0SS_RAW_INTR_63_32_OFFSET                 (0x1308028)
#define U0_M0SS_RAW_INTR_95_64_OFFSET                 (0x130802c)
#define U0_M0SS_STATUS_OFFSET                         (0x1308010)
#define U0_M0SS_TCM_CTRL_OFFSET                       (0x1308014)
#define U1_M0SS_CONTROL_OFFSET                        (0x1318000)
#define U1_M0SS_DEBUG_CONTROL_OFFSET                  (0x131800c)
#define U1_M0SS_ECC_CTRL_OFFSET                       (0x1318018)
#define U1_M0SS_ECC_STATUS_OFFSET                     (0x131801c)
#define U1_M0SS_ECO_OFFSET                            (0x1318008)
#define U1_M0SS_INTR_127_96_OFFSET                    (0x1318070)
#define U1_M0SS_INTR_159_128_OFFSET                   (0x1318074)
#define U1_M0SS_INTR_191_160_OFFSET                   (0x1318078)
#define U1_M0SS_INTR_223_192_OFFSET                   (0x131807c)
#define U1_M0SS_INTR_255_224_OFFSET                   (0x1318080)
#define U1_M0SS_INTR_31_0_OFFSET                      (0x1318064)
#define U1_M0SS_INTR_63_32_OFFSET                     (0x1318068)
#define U1_M0SS_INTR_95_64_OFFSET                     (0x131806c)
#define U1_M0SS_INTR_CONTROL_OFFSET                   (0x1318004)
#define U1_M0SS_INTR_ENABLE_OFFSET                    (0x1318020)
#define U1_M0SS_INTR_MASK_127_96_OFFSET               (0x1318050)
#define U1_M0SS_INTR_MASK_159_128_OFFSET              (0x1318054)
#define U1_M0SS_INTR_MASK_191_160_OFFSET              (0x1318058)
#define U1_M0SS_INTR_MASK_223_192_OFFSET              (0x131805c)
#define U1_M0SS_INTR_MASK_255_224_OFFSET              (0x1318060)
#define U1_M0SS_INTR_MASK_31_0_OFFSET                 (0x1318044)
#define U1_M0SS_INTR_MASK_63_32_OFFSET                (0x1318048)
#define U1_M0SS_INTR_MASK_95_64_OFFSET                (0x131804c)
#define U1_M0SS_RAW_INTR_127_96_OFFSET                (0x1318030)
#define U1_M0SS_RAW_INTR_159_128_OFFSET               (0x1318034)
#define U1_M0SS_RAW_INTR_191_160_OFFSET               (0x1318038)
#define U1_M0SS_RAW_INTR_223_192_OFFSET               (0x131803c)
#define U1_M0SS_RAW_INTR_255_224_OFFSET               (0x1318040)
#define U1_M0SS_RAW_INTR_31_0_OFFSET                  (0x1318024)
#define U1_M0SS_RAW_INTR_63_32_OFFSET                 (0x1318028)
#define U1_M0SS_RAW_INTR_95_64_OFFSET                 (0x131802c)
#define U1_M0SS_STATUS_OFFSET                         (0x1318010)
#define U1_M0SS_TCM_CTRL_OFFSET                       (0x1318014)
#define U2_M0SS_CONTROL_OFFSET                        (0x1328000)
#define U2_M0SS_DEBUG_CONTROL_OFFSET                  (0x132800c)
#define U2_M0SS_ECC_CTRL_OFFSET                       (0x1328018)
#define U2_M0SS_ECC_STATUS_OFFSET                     (0x132801c)
#define U2_M0SS_ECO_OFFSET                            (0x1328008)
#define U2_M0SS_INTR_127_96_OFFSET                    (0x1328070)
#define U2_M0SS_INTR_159_128_OFFSET                   (0x1328074)
#define U2_M0SS_INTR_191_160_OFFSET                   (0x1328078)
#define U2_M0SS_INTR_223_192_OFFSET                   (0x132807c)
#define U2_M0SS_INTR_255_224_OFFSET                   (0x1328080)
#define U2_M0SS_INTR_31_0_OFFSET                      (0x1328064)
#define U2_M0SS_INTR_63_32_OFFSET                     (0x1328068)
#define U2_M0SS_INTR_95_64_OFFSET                     (0x132806c)
#define U2_M0SS_INTR_CONTROL_OFFSET                   (0x1328004)
#define U2_M0SS_INTR_ENABLE_OFFSET                    (0x1328020)
#define U2_M0SS_INTR_MASK_127_96_OFFSET               (0x1328050)
#define U2_M0SS_INTR_MASK_159_128_OFFSET              (0x1328054)
#define U2_M0SS_INTR_MASK_191_160_OFFSET              (0x1328058)
#define U2_M0SS_INTR_MASK_223_192_OFFSET              (0x132805c)
#define U2_M0SS_INTR_MASK_255_224_OFFSET              (0x1328060)
#define U2_M0SS_INTR_MASK_31_0_OFFSET                 (0x1328044)
#define U2_M0SS_INTR_MASK_63_32_OFFSET                (0x1328048)
#define U2_M0SS_INTR_MASK_95_64_OFFSET                (0x132804c)
#define U2_M0SS_RAW_INTR_127_96_OFFSET                (0x1328030)
#define U2_M0SS_RAW_INTR_159_128_OFFSET               (0x1328034)
#define U2_M0SS_RAW_INTR_191_160_OFFSET               (0x1328038)
#define U2_M0SS_RAW_INTR_223_192_OFFSET               (0x132803c)
#define U2_M0SS_RAW_INTR_255_224_OFFSET               (0x1328040)
#define U2_M0SS_RAW_INTR_31_0_OFFSET                  (0x1328024)
#define U2_M0SS_RAW_INTR_63_32_OFFSET                 (0x1328028)
#define U2_M0SS_RAW_INTR_95_64_OFFSET                 (0x132802c)
#define U2_M0SS_STATUS_OFFSET                         (0x1328010)
#define U2_M0SS_TCM_CTRL_OFFSET                       (0x1328014)
#define U3_M0SS_CONTROL_OFFSET                        (0x1338000)
#define U3_M0SS_DEBUG_CONTROL_OFFSET                  (0x133800c)
#define U3_M0SS_ECC_CTRL_OFFSET                       (0x1338018)
#define U3_M0SS_ECC_STATUS_OFFSET                     (0x133801c)
#define U3_M0SS_ECO_OFFSET                            (0x1338008)
#define U3_M0SS_INTR_127_96_OFFSET                    (0x1338070)
#define U3_M0SS_INTR_159_128_OFFSET                   (0x1338074)
#define U3_M0SS_INTR_191_160_OFFSET                   (0x1338078)
#define U3_M0SS_INTR_223_192_OFFSET                   (0x133807c)
#define U3_M0SS_INTR_255_224_OFFSET                   (0x1338080)
#define U3_M0SS_INTR_31_0_OFFSET                      (0x1338064)
#define U3_M0SS_INTR_63_32_OFFSET                     (0x1338068)
#define U3_M0SS_INTR_95_64_OFFSET                     (0x133806c)
#define U3_M0SS_INTR_CONTROL_OFFSET                   (0x1338004)
#define U3_M0SS_INTR_ENABLE_OFFSET                    (0x1338020)
#define U3_M0SS_INTR_MASK_127_96_OFFSET               (0x1338050)
#define U3_M0SS_INTR_MASK_159_128_OFFSET              (0x1338054)
#define U3_M0SS_INTR_MASK_191_160_OFFSET              (0x1338058)
#define U3_M0SS_INTR_MASK_223_192_OFFSET              (0x133805c)
#define U3_M0SS_INTR_MASK_255_224_OFFSET              (0x1338060)
#define U3_M0SS_INTR_MASK_31_0_OFFSET                 (0x1338044)
#define U3_M0SS_INTR_MASK_63_32_OFFSET                (0x1338048)
#define U3_M0SS_INTR_MASK_95_64_OFFSET                (0x133804c)
#define U3_M0SS_RAW_INTR_127_96_OFFSET                (0x1338030)
#define U3_M0SS_RAW_INTR_159_128_OFFSET               (0x1338034)
#define U3_M0SS_RAW_INTR_191_160_OFFSET               (0x1338038)
#define U3_M0SS_RAW_INTR_223_192_OFFSET               (0x133803c)
#define U3_M0SS_RAW_INTR_255_224_OFFSET               (0x1338040)
#define U3_M0SS_RAW_INTR_31_0_OFFSET                  (0x1338024)
#define U3_M0SS_RAW_INTR_63_32_OFFSET                 (0x1338028)
#define U3_M0SS_RAW_INTR_95_64_OFFSET                 (0x133802c)
#define U3_M0SS_STATUS_OFFSET                         (0x1338010)
#define U3_M0SS_TCM_CTRL_OFFSET                       (0x1338014)
