/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [25:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_36z;
  wire [16:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  reg [8:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[90:80] >= { in_data[34:25], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_4z } > celloutsig_1_1z[11:3];
  assign celloutsig_1_9z = celloutsig_1_3z[4:2] > celloutsig_1_1z[2:0];
  assign celloutsig_0_6z = { celloutsig_0_2z[5], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z } > { in_data[81:79], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_7z[8:4] % { 1'h1, celloutsig_1_0z[3:1], celloutsig_1_9z };
  assign celloutsig_1_17z = in_data[167:146] % { 1'h1, celloutsig_1_7z[6:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_9z[16:12] % { 1'h1, celloutsig_0_11z[2:0], celloutsig_0_15z };
  assign celloutsig_1_4z = celloutsig_1_2z[7] ? celloutsig_1_1z[4:2] : celloutsig_1_0z[3:1];
  assign celloutsig_0_7z = ~ { in_data[7:0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_28z = ~ { celloutsig_0_18z[2], celloutsig_0_16z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_15z = & { celloutsig_0_7z[17:0], celloutsig_0_6z, celloutsig_0_5z, in_data[88:83], celloutsig_0_0z };
  assign celloutsig_0_29z = & { celloutsig_0_20z[18:17], celloutsig_0_14z };
  assign celloutsig_0_1z = | { in_data[42:39], celloutsig_0_0z };
  assign celloutsig_0_12z = | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_26z = | celloutsig_0_21z[8:0];
  assign celloutsig_0_0z = | in_data[55:51];
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[83:75], in_data[55:51] };
  assign celloutsig_1_12z = | celloutsig_1_3z[8:1];
  assign celloutsig_0_14z = | { celloutsig_0_13z[6:4], celloutsig_0_11z };
  assign celloutsig_0_24z = | { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z[3:1], celloutsig_0_1z, in_data[83:75], in_data[55:51] };
  assign celloutsig_1_6z = celloutsig_1_2z[2:0] >> celloutsig_1_4z;
  assign celloutsig_1_7z = { celloutsig_1_0z[2:1], celloutsig_1_2z } >> { celloutsig_1_6z[1], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_17z[15:10] >> celloutsig_1_8z[5:0];
  assign celloutsig_1_19z = celloutsig_1_10z[4:1] >> { celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_20z = { celloutsig_0_19z[4:2], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z } >> { celloutsig_0_19z[5:2], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_21z = in_data[27:17] >> { celloutsig_0_13z[6:1], celloutsig_0_17z };
  assign celloutsig_0_37z = { celloutsig_0_30z, celloutsig_0_0z } >> celloutsig_0_9z;
  assign celloutsig_1_2z = in_data[163:155] <<< celloutsig_1_1z[10:2];
  assign celloutsig_1_8z = in_data[115:109] <<< { celloutsig_1_0z[4:3], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_7z[18:5], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z } <<< { celloutsig_0_7z[18:4], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_7z[8:5] <<< { celloutsig_0_7z[6:4], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_7z[7:3], celloutsig_0_5z, celloutsig_0_5z } <<< { in_data[82:77], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_13z[5:4], celloutsig_0_1z } <<< celloutsig_0_2z[4:2];
  assign celloutsig_0_2z = { in_data[14:11], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } <<< in_data[36:30];
  assign celloutsig_0_19z = { celloutsig_0_7z[6:2], celloutsig_0_1z } <<< { celloutsig_0_7z[17], celloutsig_0_17z };
  assign celloutsig_0_22z = { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_14z } <<< { in_data[74:61], celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_0z } <<< { celloutsig_0_22z[16:8], celloutsig_0_13z };
  assign celloutsig_0_36z = { in_data[87:82], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_24z } <<< { in_data[66:59], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[145:140] >>> in_data[131:126];
  assign celloutsig_1_1z = in_data[132:120] >>> in_data[160:148];
  assign celloutsig_0_18z = { celloutsig_0_10z[2:1], celloutsig_0_14z } >>> celloutsig_0_11z[2:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_3z = in_data[143:135];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_10z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_10z = { in_data[50:49], celloutsig_0_3z };
  assign { out_data[133:128], out_data[99:96], out_data[40:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
