

================================================================
== Vivado HLS Report for 'envelope'
================================================================
* Date:           Mon Apr 29 21:42:45 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Envelope_RTL
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   45|   45|   46|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 46
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
* FSM state operations: 

 <State 1>: 6.33ns
ST_1: releaseDuration_read (21)  [1/1] 1.00ns
._crit_edge_ifconv:8  %releaseDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %releaseDuration)

ST_1: sustainAmplitude_rea (22)  [1/1] 1.00ns
._crit_edge_ifconv:9  %sustainAmplitude_rea = call float @_ssdm_op_Read.s_axilite.float(float %sustainAmplitude)

ST_1: decayDuration_read (23)  [1/1] 1.00ns
._crit_edge_ifconv:10  %decayDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %decayDuration)

ST_1: attackDuration_read (24)  [1/1] 1.00ns
._crit_edge_ifconv:11  %attackDuration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %attackDuration)

ST_1: press_read (25)  [1/1] 1.00ns
._crit_edge_ifconv:12  %press_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %press)

ST_1: lastpress_load (54)  [1/1] 0.00ns  loc: src/Envelope.cpp:47
._crit_edge_ifconv:41  %lastpress_load = load i32* @lastpress, align 4

ST_1: tmp_9 (55)  [1/1] 3.26ns  loc: src/Envelope.cpp:47
._crit_edge_ifconv:42  %tmp_9 = icmp ne i32 %lastpress_load, 0

ST_1: tmp_s (56)  [1/1] 3.26ns  loc: src/Envelope.cpp:47
._crit_edge_ifconv:43  %tmp_s = icmp eq i32 %press_read, 0

ST_1: StgValue_55 (63)  [1/1] 0.00ns  loc: src/Envelope.cpp:52
._crit_edge_ifconv:50  store i32 %press_read, i32* @lastpress, align 4

ST_1: tmp_38 (64)  [2/2] 0.00ns  loc: src/Envelope.cpp:57
._crit_edge_ifconv:51  %tmp_38 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %wave_in_V)

ST_1: wait_load (65)  [1/1] 0.00ns
._crit_edge_ifconv:52  %wait_load = load i1* @wait_r, align 1

ST_1: not_tmp_s (71)  [1/1] 2.07ns  loc: src/Envelope.cpp:47
._crit_edge_ifconv:58  %not_tmp_s = xor i1 %tmp_s, true

ST_1: tmp_33 (75)  [1/1] 0.00ns (grouped into LUT with out node releaseTime_flag_1_s)
._crit_edge_ifconv:62  %tmp_33 = trunc i32 %press_read to i1

ST_1: tmp_34 (76)  [1/1] 0.00ns (grouped into LUT with out node releaseTime_flag_1_s)
._crit_edge_ifconv:63  %tmp_34 = or i1 %tmp_33, %wait_load

ST_1: tmp_35 (77)  [1/1] 0.00ns (grouped into LUT with out node releaseTime_flag_1_s)
._crit_edge_ifconv:64  %tmp_35 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %press_read, i32 1, i32 31)

ST_1: tmp_36 (78)  [1/1] 0.00ns  loc: src/Envelope.cpp:65 (grouped into LUT with out node releaseTime_flag_1_s)
._crit_edge_ifconv:65  %tmp_36 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_35, i1 %tmp_34)

ST_1: releaseTime_flag_1_s (79)  [1/1] 3.26ns  loc: src/Envelope.cpp:65 (out node of the LUT)
._crit_edge_ifconv:66  %releaseTime_flag_1_s = icmp eq i32 %tmp_36, 0


 <State 2>: 7.40ns
ST_2: tmp_3 (37)  [1/1] 2.90ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:24  %tmp_3 = sub nsw i32 %decayDuration_read, %attackDuration_read

ST_2: tmp_6 (43)  [1/1] 2.90ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:30  %tmp_6 = sub nsw i32 %releaseDuration_read, %decayDuration_read

ST_2: tmp_38 (64)  [1/2] 0.00ns  loc: src/Envelope.cpp:57
._crit_edge_ifconv:51  %tmp_38 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %wave_in_V)

ST_2: tmp_32 (72)  [1/1] 0.00ns  loc: src/Envelope.cpp:65 (grouped into LUT with out node tmp_13)
._crit_edge_ifconv:59  %tmp_32 = xor i1 %wait_load, true

ST_2: tmp_13 (73)  [1/1] 2.07ns  loc: src/Envelope.cpp:65 (out node of the LUT)
._crit_edge_ifconv:60  %tmp_13 = or i1 %tmp_32, %not_tmp_s

ST_2: time_load (74)  [1/1] 0.00ns  loc: src/Envelope.cpp:71
._crit_edge_ifconv:61  %time_load = load i32* @time_r, align 4

ST_2: time_load_s (83)  [1/1] 2.07ns  loc: src/Envelope.cpp:65
._crit_edge_ifconv:70  %time_load_s = select i1 %tmp_13, i32 %time_load, i32 0

ST_2: tmp_14 (84)  [1/1] 3.26ns  loc: src/Envelope.cpp:71
._crit_edge_ifconv:71  %tmp_14 = icmp slt i32 %time_load_s, %attackDuration_read


 <State 3>: 6.41ns
ST_3: tmp_1 (34)  [6/6] 6.41ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_3: tmp_4 (38)  [6/6] 6.41ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:25  %tmp_4 = sitofp i32 %tmp_3 to float

ST_3: tmp_7 (44)  [6/6] 6.41ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:31  %tmp_7 = sitofp i32 %tmp_6 to float


 <State 4>: 7.26ns
ST_4: tmp_1 (34)  [5/6] 6.41ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_4: tmp_2 (36)  [5/5] 7.26ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_4: tmp_4 (38)  [5/6] 6.41ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:25  %tmp_4 = sitofp i32 %tmp_3 to float

ST_4: tmp_7 (44)  [5/6] 6.41ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:31  %tmp_7 = sitofp i32 %tmp_6 to float


 <State 5>: 7.26ns
ST_5: tmp_1 (34)  [4/6] 6.41ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_5: tmp_2 (36)  [4/5] 7.26ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_5: tmp_4 (38)  [4/6] 6.41ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:25  %tmp_4 = sitofp i32 %tmp_3 to float

ST_5: tmp_7 (44)  [4/6] 6.41ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:31  %tmp_7 = sitofp i32 %tmp_6 to float


 <State 6>: 7.26ns
ST_6: tmp_1 (34)  [3/6] 6.41ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_6: tmp_2 (36)  [3/5] 7.26ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_6: tmp_4 (38)  [3/6] 6.41ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:25  %tmp_4 = sitofp i32 %tmp_3 to float

ST_6: tmp_7 (44)  [3/6] 6.41ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:31  %tmp_7 = sitofp i32 %tmp_6 to float


 <State 7>: 7.26ns
ST_7: tmp_1 (34)  [2/6] 6.41ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_7: tmp_2 (36)  [2/5] 7.26ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_7: tmp_4 (38)  [2/6] 6.41ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:25  %tmp_4 = sitofp i32 %tmp_3 to float

ST_7: tmp_7 (44)  [2/6] 6.41ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:31  %tmp_7 = sitofp i32 %tmp_6 to float


 <State 8>: 7.26ns
ST_8: tmp_1 (34)  [1/6] 6.41ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:21  %tmp_1 = sitofp i32 %attackDuration_read to float

ST_8: tmp_2 (36)  [1/5] 7.26ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:23  %tmp_2 = fadd float %sustainAmplitude_rea, -1.000000e+00

ST_8: tmp_4 (38)  [1/6] 6.41ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:25  %tmp_4 = sitofp i32 %tmp_3 to float

ST_8: tmp_7 (44)  [1/6] 6.41ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:31  %tmp_7 = sitofp i32 %tmp_6 to float

ST_8: tmp_30 (51)  [1/1] 6.79ns  loc: src/Envelope.cpp:40
._crit_edge_ifconv:38  %tmp_30 = fcmp ogt float %sustainAmplitude_rea, 1.000000e+00


 <State 9>: 8.14ns
ST_9: attackSlope (35)  [16/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_9: decaySlope (39)  [16/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_9: tmp_5_to_int (40)  [1/1] 0.00ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:27  %tmp_5_to_int = bitcast float %sustainAmplitude_rea to i32

ST_9: tmp_5_neg (41)  [1/1] 2.07ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:28  %tmp_5_neg = xor i32 %tmp_5_to_int, -2147483648

ST_9: tmp_5 (42)  [1/1] 0.00ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:29  %tmp_5 = bitcast i32 %tmp_5_neg to float

ST_9: releaseSlope (45)  [16/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7

ST_9: tmp_8 (46)  [1/1] 0.00ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:33  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_5_to_int, i32 23, i32 30)

ST_9: tmp (47)  [1/1] 0.00ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:34  %tmp = trunc i32 %tmp_5_to_int to i23

ST_9: notlhs (48)  [1/1] 2.91ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:35  %notlhs = icmp ne i8 %tmp_8, -1

ST_9: notrhs (49)  [1/1] 3.20ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:36  %notrhs = icmp eq i23 %tmp, 0

ST_9: tmp_28 (50)  [1/1] 0.00ns  loc: src/Envelope.cpp:36 (grouped into LUT with out node sustainAmplitude_ass)
._crit_edge_ifconv:37  %tmp_28 = or i1 %notrhs, %notlhs

ST_9: tmp_31 (52)  [1/1] 0.00ns  loc: src/Envelope.cpp:40 (grouped into LUT with out node sustainAmplitude_ass)
._crit_edge_ifconv:39  %tmp_31 = and i1 %tmp_28, %tmp_30

ST_9: sustainAmplitude_ass (53)  [1/1] 2.07ns  loc: src/Envelope.cpp:40 (out node of the LUT)
._crit_edge_ifconv:40  %sustainAmplitude_ass = select i1 %tmp_31, float 1.000000e+00, float %sustainAmplitude_rea


 <State 10>: 6.08ns
ST_10: attackSlope (35)  [15/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_10: decaySlope (39)  [15/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_10: releaseSlope (45)  [15/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 11>: 6.08ns
ST_11: attackSlope (35)  [14/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_11: decaySlope (39)  [14/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_11: releaseSlope (45)  [14/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 12>: 6.08ns
ST_12: attackSlope (35)  [13/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_12: decaySlope (39)  [13/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_12: releaseSlope (45)  [13/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 13>: 6.08ns
ST_13: attackSlope (35)  [12/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_13: decaySlope (39)  [12/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_13: releaseSlope (45)  [12/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 14>: 6.08ns
ST_14: attackSlope (35)  [11/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_14: decaySlope (39)  [11/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_14: releaseSlope (45)  [11/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 15>: 6.08ns
ST_15: attackSlope (35)  [10/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_15: decaySlope (39)  [10/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_15: releaseSlope (45)  [10/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 16>: 6.08ns
ST_16: attackSlope (35)  [9/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_16: decaySlope (39)  [9/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_16: releaseSlope (45)  [9/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 17>: 6.08ns
ST_17: attackSlope (35)  [8/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_17: decaySlope (39)  [8/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_17: releaseSlope (45)  [8/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 18>: 6.08ns
ST_18: attackSlope (35)  [7/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_18: decaySlope (39)  [7/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_18: releaseSlope (45)  [7/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 19>: 6.08ns
ST_19: attackSlope (35)  [6/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_19: decaySlope (39)  [6/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_19: releaseSlope (45)  [6/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 20>: 6.08ns
ST_20: attackSlope (35)  [5/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_20: decaySlope (39)  [5/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_20: releaseSlope (45)  [5/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 21>: 6.08ns
ST_21: attackSlope (35)  [4/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_21: decaySlope (39)  [4/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_21: releaseSlope (45)  [4/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 22>: 6.08ns
ST_22: attackSlope (35)  [3/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_22: decaySlope (39)  [3/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_22: releaseSlope (45)  [3/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7


 <State 23>: 6.08ns
ST_23: attackSlope (35)  [2/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_23: decaySlope (39)  [2/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_23: releaseSlope (45)  [2/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7

ST_23: or_cond_4 (57)  [1/1] 2.07ns  loc: src/Envelope.cpp:47
._crit_edge_ifconv:44  %or_cond_4 = or i1 %tmp_9, %tmp_s


 <State 24>: 8.23ns
ST_24: StgValue_152 (13)  [1/1] 0.00ns
._crit_edge_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %wave_in_V), !map !20

ST_24: StgValue_153 (14)  [1/1] 0.00ns
._crit_edge_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %wave_out_V), !map !26

ST_24: StgValue_154 (15)  [1/1] 0.00ns
._crit_edge_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %press), !map !30

ST_24: StgValue_155 (16)  [1/1] 0.00ns
._crit_edge_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %attackDuration), !map !36

ST_24: StgValue_156 (17)  [1/1] 0.00ns
._crit_edge_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %decayDuration), !map !40

ST_24: StgValue_157 (18)  [1/1] 0.00ns
._crit_edge_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(float %sustainAmplitude), !map !44

ST_24: StgValue_158 (19)  [1/1] 0.00ns
._crit_edge_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %releaseDuration), !map !48

ST_24: StgValue_159 (20)  [1/1] 0.00ns
._crit_edge_ifconv:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @envelope_str) nounwind

ST_24: StgValue_160 (26)  [1/1] 0.00ns  loc: src/Envelope.cpp:21
._crit_edge_ifconv:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_24: StgValue_161 (27)  [1/1] 0.00ns  loc: src/Envelope.cpp:23
._crit_edge_ifconv:14  call void (...)* @_ssdm_op_SpecInterface(float* %wave_in_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_24: StgValue_162 (28)  [1/1] 0.00ns  loc: src/Envelope.cpp:24
._crit_edge_ifconv:15  call void (...)* @_ssdm_op_SpecInterface(float* %wave_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_24: StgValue_163 (29)  [1/1] 0.00ns  loc: src/Envelope.cpp:26
._crit_edge_ifconv:16  call void (...)* @_ssdm_op_SpecInterface(i32 %press, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_24: StgValue_164 (30)  [1/1] 0.00ns  loc: src/Envelope.cpp:27
._crit_edge_ifconv:17  call void (...)* @_ssdm_op_SpecInterface(i32 %attackDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_24: StgValue_165 (31)  [1/1] 0.00ns  loc: src/Envelope.cpp:28
._crit_edge_ifconv:18  call void (...)* @_ssdm_op_SpecInterface(i32 %decayDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_24: StgValue_166 (32)  [1/1] 0.00ns  loc: src/Envelope.cpp:29
._crit_edge_ifconv:19  call void (...)* @_ssdm_op_SpecInterface(float %sustainAmplitude, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_24: StgValue_167 (33)  [1/1] 0.00ns  loc: src/Envelope.cpp:30
._crit_edge_ifconv:20  call void (...)* @_ssdm_op_SpecInterface(i32 %releaseDuration, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_24: attackSlope (35)  [1/16] 6.08ns  loc: src/Envelope.cpp:34
._crit_edge_ifconv:22  %attackSlope = fdiv float 1.000000e+00, %tmp_1

ST_24: decaySlope (39)  [1/16] 6.08ns  loc: src/Envelope.cpp:35
._crit_edge_ifconv:26  %decaySlope = fdiv float %tmp_2, %tmp_4

ST_24: releaseSlope (45)  [1/16] 6.08ns  loc: src/Envelope.cpp:36
._crit_edge_ifconv:32  %releaseSlope = fdiv float %tmp_5, %tmp_7

ST_24: releaseTime_load (58)  [1/1] 0.00ns  loc: src/Envelope.cpp:62
._crit_edge_ifconv:45  %releaseTime_load = load i32* @releaseTime, align 4

ST_24: sustainTime_load (59)  [1/1] 0.00ns  loc: src/Envelope.cpp:61
._crit_edge_ifconv:46  %sustainTime_load = load i32* @sustainTime, align 4

ST_24: tmp_10 (60)  [1/1] 2.90ns  loc: src/Envelope.cpp:49
._crit_edge_ifconv:47  %tmp_10 = add nsw i32 1, %decayDuration_read

ST_24: releaseTime_load_rel (61)  [1/1] 0.00ns  loc: src/Envelope.cpp:47 (grouped into LUT with out node tmp_12)
._crit_edge_ifconv:48  %releaseTime_load_rel = select i1 %or_cond_4, i32 %releaseTime_load, i32 %releaseDuration_read

ST_24: sustainTime_load_tmp (62)  [1/1] 0.00ns  loc: src/Envelope.cpp:47 (grouped into LUT with out node tmp_11)
._crit_edge_ifconv:49  %sustainTime_load_tmp = select i1 %or_cond_4, i32 %sustainTime_load, i32 %tmp_10

ST_24: tmp_11 (66)  [1/1] 2.90ns  loc: src/Envelope.cpp:61 (out node of the LUT)
._crit_edge_ifconv:53  %tmp_11 = add nsw i32 1, %sustainTime_load_tmp

ST_24: tmp_12 (67)  [1/1] 2.90ns  loc: src/Envelope.cpp:62 (out node of the LUT)
._crit_edge_ifconv:54  %tmp_12 = add nsw i32 1, %releaseTime_load_rel

ST_24: releaseTime_new_1 (68)  [1/1] 0.00ns  loc: src/Envelope.cpp:47 (grouped into LUT with out node releaseTime_new_1_re)
._crit_edge_ifconv:55  %releaseTime_new_1 = select i1 %tmp_s, i32 %releaseDuration_read, i32 %tmp_12

ST_24: releaseTime_loc_1 (69)  [1/1] 0.00ns  loc: src/Envelope.cpp:47 (grouped into LUT with out node releaseTime_loc_1_re)
._crit_edge_ifconv:56  %releaseTime_loc_1 = select i1 %tmp_s, i32 %releaseTime_load, i32 %tmp_12

ST_24: sustainTime_new_1 (70)  [1/1] 0.00ns  loc: src/Envelope.cpp:47 (grouped into LUT with out node sustainTime_new_1_tm)
._crit_edge_ifconv:57  %sustainTime_new_1 = select i1 %tmp_s, i32 %sustainTime_load, i32 %tmp_11

ST_24: releaseTime_new_1_re (80)  [1/1] 2.07ns  loc: src/Envelope.cpp:65 (out node of the LUT)
._crit_edge_ifconv:67  %releaseTime_new_1_re = select i1 %tmp_13, i32 %releaseTime_new_1, i32 %releaseDuration_read

ST_24: releaseTime_loc_1_re (81)  [1/1] 2.07ns  loc: src/Envelope.cpp:65 (out node of the LUT)
._crit_edge_ifconv:68  %releaseTime_loc_1_re = select i1 %tmp_13, i32 %releaseTime_loc_1, i32 %releaseDuration_read

ST_24: sustainTime_new_1_tm (82)  [1/1] 2.07ns  loc: src/Envelope.cpp:65 (out node of the LUT)
._crit_edge_ifconv:69  %sustainTime_new_1_tm = select i1 %tmp_13, i32 %sustainTime_new_1, i32 %tmp_10

ST_24: StgValue_184 (85)  [1/1] 0.00ns  loc: src/Envelope.cpp:65
._crit_edge_ifconv:72  br i1 %releaseTime_flag_1_s, label %._crit_edge8.new_ifconv, label %mergeST1

ST_24: StgValue_185 (87)  [1/1] 0.00ns  loc: src/Envelope.cpp:49
mergeST1:0  store i32 %sustainTime_new_1_tm, i32* @sustainTime, align 4

ST_24: StgValue_186 (88)  [1/1] 0.00ns  loc: src/Envelope.cpp:48
mergeST1:1  store i32 %releaseTime_new_1_re, i32* @releaseTime, align 4

ST_24: StgValue_187 (89)  [1/1] 0.00ns
mergeST1:2  br label %._crit_edge8.new_ifconv

ST_24: tmp_17 (94)  [1/1] 3.26ns  loc: src/Envelope.cpp:75
._crit_edge8.new_ifconv:3  %tmp_17 = icmp slt i32 %time_load_s, %decayDuration_read

ST_24: tmp_23 (102)  [1/1] 3.26ns  loc: src/Envelope.cpp:83
._crit_edge8.new_ifconv:11  %tmp_23 = icmp slt i32 %time_load_s, %releaseTime_loc_1_re


 <State 25>: 7.40ns
ST_25: tmp_18 (95)  [1/1] 2.90ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:4  %tmp_18 = sub nsw i32 %time_load_s, %attackDuration_read

ST_25: tmp_22 (100)  [1/1] 3.26ns  loc: src/Envelope.cpp:79
._crit_edge8.new_ifconv:9  %tmp_22 = icmp slt i32 %time_load_s, %sustainTime_new_1_tm

ST_25: tmp_24 (103)  [1/1] 2.90ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:12  %tmp_24 = sub nsw i32 %time_load_s, %sustainTime_new_1_tm

ST_25: not_tmp_1 (108)  [1/1] 2.07ns  loc: src/Envelope.cpp:71
._crit_edge8.new_ifconv:17  %not_tmp_1 = xor i1 %tmp_14, true

ST_25: sel_tmp2 (109)  [1/1] 2.07ns  loc: src/Envelope.cpp:75
._crit_edge8.new_ifconv:18  %sel_tmp2 = and i1 %tmp_17, %not_tmp_1

ST_25: sel_tmp (110)  [1/1] 0.00ns  loc: src/Envelope.cpp:75 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:19  %sel_tmp = xor i1 %sel_tmp2, %not_tmp_1

ST_25: sel_tmp6_demorgan (111)  [1/1] 2.07ns  loc: src/Envelope.cpp:71
._crit_edge8.new_ifconv:20  %sel_tmp6_demorgan = or i1 %tmp_14, %tmp_17

ST_25: tmp_22_not (112)  [1/1] 0.00ns  loc: src/Envelope.cpp:79 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:21  %tmp_22_not = xor i1 %tmp_22, true

ST_25: not_sel_tmp7 (113)  [1/1] 0.00ns  loc: src/Envelope.cpp:71 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:22  %not_sel_tmp7 = or i1 %sel_tmp6_demorgan, %tmp_22_not

ST_25: sel_tmp13_demorgan (114)  [1/1] 2.07ns  loc: src/Envelope.cpp:71
._crit_edge8.new_ifconv:23  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_22

ST_25: tmp_23_not (115)  [1/1] 0.00ns  loc: src/Envelope.cpp:83 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:24  %tmp_23_not = xor i1 %tmp_23, true

ST_25: not_sel_tmp (116)  [1/1] 0.00ns  loc: src/Envelope.cpp:71 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:25  %not_sel_tmp = or i1 %sel_tmp13_demorgan, %tmp_23_not

ST_25: tmp1 (117)  [1/1] 0.00ns  loc: src/Envelope.cpp:71 (grouped into LUT with out node sel_tmp8)
._crit_edge8.new_ifconv:26  %tmp1 = and i1 %not_sel_tmp7, %not_sel_tmp

ST_25: sel_tmp8 (118)  [1/1] 2.07ns  loc: src/Envelope.cpp:71 (out node of the LUT)
._crit_edge8.new_ifconv:27  %sel_tmp8 = and i1 %tmp1, %sel_tmp

ST_25: sel_tmp1 (120)  [1/1] 0.00ns  loc: src/Envelope.cpp:71 (grouped into LUT with out node sel_tmp3)
._crit_edge8.new_ifconv:29  %sel_tmp1 = xor i1 %sel_tmp6_demorgan, true

ST_25: sel_tmp3 (121)  [1/1] 2.07ns  loc: src/Envelope.cpp:79 (out node of the LUT)
._crit_edge8.new_ifconv:30  %sel_tmp3 = and i1 %tmp_22, %sel_tmp1

ST_25: sel_tmp4 (122)  [1/1] 0.00ns  loc: src/Envelope.cpp:71 (grouped into LUT with out node sel_tmp5)
._crit_edge8.new_ifconv:31  %sel_tmp4 = xor i1 %sel_tmp13_demorgan, true

ST_25: sel_tmp5 (123)  [1/1] 2.07ns  loc: src/Envelope.cpp:83 (out node of the LUT)
._crit_edge8.new_ifconv:32  %sel_tmp5 = and i1 %tmp_23, %sel_tmp4


 <State 26>: 6.41ns
ST_26: tmp_15 (91)  [6/6] 6.41ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:0  %tmp_15 = sitofp i32 %time_load_s to float

ST_26: tmp_19 (96)  [6/6] 6.41ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:5  %tmp_19 = sitofp i32 %tmp_18 to float

ST_26: tmp_25 (104)  [6/6] 6.41ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:13  %tmp_25 = sitofp i32 %tmp_24 to float

ST_26: wait_flag_1 (119)  [1/1] 2.07ns  loc: src/Envelope.cpp:71 (out node of the LUT)
._crit_edge8.new_ifconv:28  %wait_flag_1 = or i1 %sel_tmp8, %not_tmp_s

ST_26: tmp_29 (132)  [1/1] 2.90ns  loc: src/Envelope.cpp:92
._crit_edge8.new_ifconv:41  %tmp_29 = add nsw i32 %time_load_s, 1

ST_26: StgValue_213 (134)  [1/1] 0.00ns  loc: src/Envelope.cpp:66
._crit_edge8.new_ifconv:43  store i32 %tmp_29, i32* @time_r, align 4


 <State 27>: 6.41ns
ST_27: tmp_15 (91)  [5/6] 6.41ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:0  %tmp_15 = sitofp i32 %time_load_s to float

ST_27: tmp_19 (96)  [5/6] 6.41ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:5  %tmp_19 = sitofp i32 %tmp_18 to float

ST_27: tmp_25 (104)  [5/6] 6.41ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:13  %tmp_25 = sitofp i32 %tmp_24 to float


 <State 28>: 6.41ns
ST_28: tmp_15 (91)  [4/6] 6.41ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:0  %tmp_15 = sitofp i32 %time_load_s to float

ST_28: tmp_19 (96)  [4/6] 6.41ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:5  %tmp_19 = sitofp i32 %tmp_18 to float

ST_28: tmp_25 (104)  [4/6] 6.41ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:13  %tmp_25 = sitofp i32 %tmp_24 to float


 <State 29>: 6.41ns
ST_29: tmp_15 (91)  [3/6] 6.41ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:0  %tmp_15 = sitofp i32 %time_load_s to float

ST_29: tmp_19 (96)  [3/6] 6.41ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:5  %tmp_19 = sitofp i32 %tmp_18 to float

ST_29: tmp_25 (104)  [3/6] 6.41ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:13  %tmp_25 = sitofp i32 %tmp_24 to float


 <State 30>: 6.41ns
ST_30: tmp_15 (91)  [2/6] 6.41ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:0  %tmp_15 = sitofp i32 %time_load_s to float

ST_30: tmp_19 (96)  [2/6] 6.41ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:5  %tmp_19 = sitofp i32 %tmp_18 to float

ST_30: tmp_25 (104)  [2/6] 6.41ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:13  %tmp_25 = sitofp i32 %tmp_24 to float


 <State 31>: 6.41ns
ST_31: tmp_15 (91)  [1/6] 6.41ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:0  %tmp_15 = sitofp i32 %time_load_s to float

ST_31: tmp_19 (96)  [1/6] 6.41ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:5  %tmp_19 = sitofp i32 %tmp_18 to float

ST_31: tmp_25 (104)  [1/6] 6.41ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:13  %tmp_25 = sitofp i32 %tmp_24 to float


 <State 32>: 7.14ns
ST_32: tmp_16 (92)  [4/4] 7.14ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:1  %tmp_16 = fmul float %attackSlope, %tmp_15

ST_32: tmp_20 (97)  [4/4] 7.14ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:6  %tmp_20 = fmul float %decaySlope, %tmp_19

ST_32: tmp_26 (105)  [4/4] 7.14ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:14  %tmp_26 = fmul float %releaseSlope, %tmp_25


 <State 33>: 5.70ns
ST_33: tmp_16 (92)  [3/4] 5.70ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:1  %tmp_16 = fmul float %attackSlope, %tmp_15

ST_33: tmp_20 (97)  [3/4] 5.70ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:6  %tmp_20 = fmul float %decaySlope, %tmp_19

ST_33: tmp_26 (105)  [3/4] 5.70ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:14  %tmp_26 = fmul float %releaseSlope, %tmp_25


 <State 34>: 5.70ns
ST_34: tmp_16 (92)  [2/4] 5.70ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:1  %tmp_16 = fmul float %attackSlope, %tmp_15

ST_34: tmp_20 (97)  [2/4] 5.70ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:6  %tmp_20 = fmul float %decaySlope, %tmp_19

ST_34: tmp_26 (105)  [2/4] 5.70ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:14  %tmp_26 = fmul float %releaseSlope, %tmp_25


 <State 35>: 5.70ns
ST_35: tmp_16 (92)  [1/4] 5.70ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:1  %tmp_16 = fmul float %attackSlope, %tmp_15

ST_35: tmp_20 (97)  [1/4] 5.70ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:6  %tmp_20 = fmul float %decaySlope, %tmp_19

ST_35: tmp_26 (105)  [1/4] 5.70ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:14  %tmp_26 = fmul float %releaseSlope, %tmp_25


 <State 36>: 7.26ns
ST_36: tmp_21 (98)  [5/5] 7.26ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:7  %tmp_21 = fadd float %tmp_20, 1.000000e+00

ST_36: tmp_27 (106)  [5/5] 7.26ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:15  %tmp_27 = fadd float %tmp_26, %sustainAmplitude_ass


 <State 37>: 7.26ns
ST_37: tmp_21 (98)  [4/5] 7.26ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:7  %tmp_21 = fadd float %tmp_20, 1.000000e+00

ST_37: tmp_27 (106)  [4/5] 7.26ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:15  %tmp_27 = fadd float %tmp_26, %sustainAmplitude_ass


 <State 38>: 7.26ns
ST_38: tmp_21 (98)  [3/5] 7.26ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:7  %tmp_21 = fadd float %tmp_20, 1.000000e+00

ST_38: tmp_27 (106)  [3/5] 7.26ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:15  %tmp_27 = fadd float %tmp_26, %sustainAmplitude_ass


 <State 39>: 7.26ns
ST_39: tmp_21 (98)  [2/5] 7.26ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:7  %tmp_21 = fadd float %tmp_20, 1.000000e+00

ST_39: tmp_27 (106)  [2/5] 7.26ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:15  %tmp_27 = fadd float %tmp_26, %sustainAmplitude_ass


 <State 40>: 7.26ns
ST_40: tmp_21 (98)  [1/5] 7.26ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:7  %tmp_21 = fadd float %tmp_20, 1.000000e+00

ST_40: tmp_27 (106)  [1/5] 7.26ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:15  %tmp_27 = fadd float %tmp_26, %sustainAmplitude_ass


 <State 41>: 7.14ns
ST_41: resultAmplitude_1 (93)  [4/4] 7.14ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:2  %resultAmplitude_1 = fmul float %tmp_38, %tmp_16

ST_41: resultAmplitude_2 (99)  [4/4] 7.14ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:8  %resultAmplitude_2 = fmul float %tmp_38, %tmp_21

ST_41: resultAmplitude_3 (101)  [4/4] 7.14ns  loc: src/Envelope.cpp:80
._crit_edge8.new_ifconv:10  %resultAmplitude_3 = fmul float %tmp_38, %sustainAmplitude_ass

ST_41: resultAmplitude_4 (107)  [4/4] 7.14ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:16  %resultAmplitude_4 = fmul float %tmp_38, %tmp_27


 <State 42>: 5.70ns
ST_42: resultAmplitude_1 (93)  [3/4] 5.70ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:2  %resultAmplitude_1 = fmul float %tmp_38, %tmp_16

ST_42: resultAmplitude_2 (99)  [3/4] 5.70ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:8  %resultAmplitude_2 = fmul float %tmp_38, %tmp_21

ST_42: resultAmplitude_3 (101)  [3/4] 5.70ns  loc: src/Envelope.cpp:80
._crit_edge8.new_ifconv:10  %resultAmplitude_3 = fmul float %tmp_38, %sustainAmplitude_ass

ST_42: resultAmplitude_4 (107)  [3/4] 5.70ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:16  %resultAmplitude_4 = fmul float %tmp_38, %tmp_27


 <State 43>: 5.70ns
ST_43: resultAmplitude_1 (93)  [2/4] 5.70ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:2  %resultAmplitude_1 = fmul float %tmp_38, %tmp_16

ST_43: resultAmplitude_2 (99)  [2/4] 5.70ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:8  %resultAmplitude_2 = fmul float %tmp_38, %tmp_21

ST_43: resultAmplitude_3 (101)  [2/4] 5.70ns  loc: src/Envelope.cpp:80
._crit_edge8.new_ifconv:10  %resultAmplitude_3 = fmul float %tmp_38, %sustainAmplitude_ass

ST_43: resultAmplitude_4 (107)  [2/4] 5.70ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:16  %resultAmplitude_4 = fmul float %tmp_38, %tmp_27


 <State 44>: 7.77ns
ST_44: resultAmplitude_1 (93)  [1/4] 5.70ns  loc: src/Envelope.cpp:72
._crit_edge8.new_ifconv:2  %resultAmplitude_1 = fmul float %tmp_38, %tmp_16

ST_44: resultAmplitude_2 (99)  [1/4] 5.70ns  loc: src/Envelope.cpp:76
._crit_edge8.new_ifconv:8  %resultAmplitude_2 = fmul float %tmp_38, %tmp_21

ST_44: resultAmplitude_3 (101)  [1/4] 5.70ns  loc: src/Envelope.cpp:80
._crit_edge8.new_ifconv:10  %resultAmplitude_3 = fmul float %tmp_38, %sustainAmplitude_ass

ST_44: resultAmplitude_4 (107)  [1/4] 5.70ns  loc: src/Envelope.cpp:84
._crit_edge8.new_ifconv:16  %resultAmplitude_4 = fmul float %tmp_38, %tmp_27

ST_44: or_cond (124)  [1/1] 0.00ns  loc: src/Envelope.cpp:83 (grouped into LUT with out node not_or_cond)
._crit_edge8.new_ifconv:33  %or_cond = or i1 %sel_tmp5, %sel_tmp3

ST_44: or_cond1 (125)  [1/1] 0.00ns  loc: src/Envelope.cpp:75 (grouped into LUT with out node not_or_cond)
._crit_edge8.new_ifconv:34  %or_cond1 = or i1 %sel_tmp2, %tmp_14

ST_44: or_cond2 (126)  [1/1] 0.00ns  loc: src/Envelope.cpp:83 (grouped into LUT with out node not_or_cond)
._crit_edge8.new_ifconv:35  %or_cond2 = or i1 %or_cond, %or_cond1

ST_44: not_or_cond (127)  [1/1] 2.07ns  loc: src/Envelope.cpp:83 (out node of the LUT)
._crit_edge8.new_ifconv:36  %not_or_cond = xor i1 %or_cond2, true

ST_44: resultAmplitude_5 (128)  [1/1] 0.00ns  loc: src/Envelope.cpp:94 (grouped into LUT with out node resultAmplitude_7)
._crit_edge8.new_ifconv:37  %resultAmplitude_5 = select i1 %tmp_14, float %resultAmplitude_1, float 0.000000e+00

ST_44: resultAmplitude_6 (129)  [1/1] 0.00ns  loc: src/Envelope.cpp:94 (grouped into LUT with out node resultAmplitude_7)
._crit_edge8.new_ifconv:38  %resultAmplitude_6 = select i1 %sel_tmp2, float %resultAmplitude_2, float %resultAmplitude_5

ST_44: resultAmplitude_7 (130)  [1/1] 2.07ns  loc: src/Envelope.cpp:94 (out node of the LUT)
._crit_edge8.new_ifconv:39  %resultAmplitude_7 = select i1 %sel_tmp3, float %resultAmplitude_3, float %resultAmplitude_6


 <State 45>: 2.07ns
ST_45: resultAmplitude (131)  [1/1] 2.07ns  loc: src/Envelope.cpp:94 (out node of the LUT)
._crit_edge8.new_ifconv:40  %resultAmplitude = select i1 %sel_tmp5, float %resultAmplitude_4, float %resultAmplitude_7

ST_45: StgValue_275 (133)  [2/2] 0.00ns  loc: src/Envelope.cpp:94
._crit_edge8.new_ifconv:42  call void @_ssdm_op_Write.axis.volatile.floatP(float* %wave_out_V, float %resultAmplitude)


 <State 46>: 0.00ns
ST_46: StgValue_276 (133)  [1/2] 0.00ns  loc: src/Envelope.cpp:94
._crit_edge8.new_ifconv:42  call void @_ssdm_op_Write.axis.volatile.floatP(float* %wave_out_V, float %resultAmplitude)

ST_46: StgValue_277 (135)  [1/1] 0.00ns  loc: src/Envelope.cpp:71
._crit_edge8.new_ifconv:44  br i1 %wait_flag_1, label %mergeST3, label %.new

ST_46: StgValue_278 (137)  [1/1] 0.00ns  loc: src/Envelope.cpp:60
mergeST3:0  store i1 %not_or_cond, i1* @wait_r, align 1

ST_46: StgValue_279 (138)  [1/1] 0.00ns
mergeST3:1  br label %.new

ST_46: StgValue_280 (140)  [1/1] 0.00ns  loc: src/Envelope.cpp:95
.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ wave_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wave_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ press]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ attackDuration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ decayDuration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sustainAmplitude]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ releaseDuration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lastpress]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ releaseTime]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sustainTime]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ wait_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ time_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
releaseDuration_read (read          ) [ 00111111111111111111111110000000000000000000000]
sustainAmplitude_rea (read          ) [ 00111111110000000000000000000000000000000000000]
decayDuration_read   (read          ) [ 00111111111111111111111110000000000000000000000]
attackDuration_read  (read          ) [ 00111111111111111111111111000000000000000000000]
press_read           (read          ) [ 00000000000000000000000000000000000000000000000]
lastpress_load       (load          ) [ 00000000000000000000000000000000000000000000000]
tmp_9                (icmp          ) [ 00111111111111111111111100000000000000000000000]
tmp_s                (icmp          ) [ 00111111111111111111111110000000000000000000000]
StgValue_55          (store         ) [ 00000000000000000000000000000000000000000000000]
wait_load            (load          ) [ 00100000000000000000000000000000000000000000000]
not_tmp_s            (xor           ) [ 00111111111111111111111111100000000000000000000]
tmp_33               (trunc         ) [ 00000000000000000000000000000000000000000000000]
tmp_34               (or            ) [ 00000000000000000000000000000000000000000000000]
tmp_35               (partselect    ) [ 00000000000000000000000000000000000000000000000]
tmp_36               (bitconcatenate) [ 00000000000000000000000000000000000000000000000]
releaseTime_flag_1_s (icmp          ) [ 00111111111111111111111110000000000000000000000]
tmp_3                (sub           ) [ 00011111100000000000000000000000000000000000000]
tmp_6                (sub           ) [ 00011111100000000000000000000000000000000000000]
tmp_38               (read          ) [ 00011111111111111111111111111111111111111111100]
tmp_32               (xor           ) [ 00000000000000000000000000000000000000000000000]
tmp_13               (or            ) [ 00011111111111111111111110000000000000000000000]
time_load            (load          ) [ 00000000000000000000000000000000000000000000000]
time_load_s          (select        ) [ 00011111111111111111111111111111000000000000000]
tmp_14               (icmp          ) [ 00011111111111111111111111111111111111111111100]
tmp_1                (sitofp        ) [ 00000000011111111111111110000000000000000000000]
tmp_2                (fadd          ) [ 00000000011111111111111110000000000000000000000]
tmp_4                (sitofp        ) [ 00000000011111111111111110000000000000000000000]
tmp_7                (sitofp        ) [ 00000000011111111111111110000000000000000000000]
tmp_30               (fcmp          ) [ 00000000010000000000000000000000000000000000000]
tmp_5_to_int         (bitcast       ) [ 00000000000000000000000000000000000000000000000]
tmp_5_neg            (xor           ) [ 00000000000000000000000000000000000000000000000]
tmp_5                (bitcast       ) [ 00000000001111111111111110000000000000000000000]
tmp_8                (partselect    ) [ 00000000000000000000000000000000000000000000000]
tmp                  (trunc         ) [ 00000000000000000000000000000000000000000000000]
notlhs               (icmp          ) [ 00000000000000000000000000000000000000000000000]
notrhs               (icmp          ) [ 00000000000000000000000000000000000000000000000]
tmp_28               (or            ) [ 00000000000000000000000000000000000000000000000]
tmp_31               (and           ) [ 00000000000000000000000000000000000000000000000]
sustainAmplitude_ass (select        ) [ 00000000001111111111111111111111111111111111100]
or_cond_4            (or            ) [ 00000000000000000000000010000000000000000000000]
StgValue_152         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
StgValue_153         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
StgValue_154         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
StgValue_155         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
StgValue_156         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
StgValue_157         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
StgValue_158         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
StgValue_159         (spectopmodule ) [ 00000000000000000000000000000000000000000000000]
StgValue_160         (specinterface ) [ 00000000000000000000000000000000000000000000000]
StgValue_161         (specinterface ) [ 00000000000000000000000000000000000000000000000]
StgValue_162         (specinterface ) [ 00000000000000000000000000000000000000000000000]
StgValue_163         (specinterface ) [ 00000000000000000000000000000000000000000000000]
StgValue_164         (specinterface ) [ 00000000000000000000000000000000000000000000000]
StgValue_165         (specinterface ) [ 00000000000000000000000000000000000000000000000]
StgValue_166         (specinterface ) [ 00000000000000000000000000000000000000000000000]
StgValue_167         (specinterface ) [ 00000000000000000000000000000000000000000000000]
attackSlope          (fdiv          ) [ 00000000000000000000000001111111111100000000000]
decaySlope           (fdiv          ) [ 00000000000000000000000001111111111100000000000]
releaseSlope         (fdiv          ) [ 00000000000000000000000001111111111100000000000]
releaseTime_load     (load          ) [ 00000000000000000000000000000000000000000000000]
sustainTime_load     (load          ) [ 00000000000000000000000000000000000000000000000]
tmp_10               (add           ) [ 00000000000000000000000000000000000000000000000]
releaseTime_load_rel (select        ) [ 00000000000000000000000000000000000000000000000]
sustainTime_load_tmp (select        ) [ 00000000000000000000000000000000000000000000000]
tmp_11               (add           ) [ 00000000000000000000000000000000000000000000000]
tmp_12               (add           ) [ 00000000000000000000000000000000000000000000000]
releaseTime_new_1    (select        ) [ 00000000000000000000000000000000000000000000000]
releaseTime_loc_1    (select        ) [ 00000000000000000000000000000000000000000000000]
sustainTime_new_1    (select        ) [ 00000000000000000000000000000000000000000000000]
releaseTime_new_1_re (select        ) [ 00000000000000000000000000000000000000000000000]
releaseTime_loc_1_re (select        ) [ 00000000000000000000000000000000000000000000000]
sustainTime_new_1_tm (select        ) [ 00000000000000000000000001000000000000000000000]
StgValue_184         (br            ) [ 00000000000000000000000000000000000000000000000]
StgValue_185         (store         ) [ 00000000000000000000000000000000000000000000000]
StgValue_186         (store         ) [ 00000000000000000000000000000000000000000000000]
StgValue_187         (br            ) [ 00000000000000000000000000000000000000000000000]
tmp_17               (icmp          ) [ 00000000000000000000000001000000000000000000000]
tmp_23               (icmp          ) [ 00000000000000000000000001000000000000000000000]
tmp_18               (sub           ) [ 00000000000000000000000000111111000000000000000]
tmp_22               (icmp          ) [ 00000000000000000000000000000000000000000000000]
tmp_24               (sub           ) [ 00000000000000000000000000111111000000000000000]
not_tmp_1            (xor           ) [ 00000000000000000000000000000000000000000000000]
sel_tmp2             (and           ) [ 00000000000000000000000000111111111111111111100]
sel_tmp              (xor           ) [ 00000000000000000000000000000000000000000000000]
sel_tmp6_demorgan    (or            ) [ 00000000000000000000000000000000000000000000000]
tmp_22_not           (xor           ) [ 00000000000000000000000000000000000000000000000]
not_sel_tmp7         (or            ) [ 00000000000000000000000000000000000000000000000]
sel_tmp13_demorgan   (or            ) [ 00000000000000000000000000000000000000000000000]
tmp_23_not           (xor           ) [ 00000000000000000000000000000000000000000000000]
not_sel_tmp          (or            ) [ 00000000000000000000000000000000000000000000000]
tmp1                 (and           ) [ 00000000000000000000000000000000000000000000000]
sel_tmp8             (and           ) [ 00000000000000000000000000100000000000000000000]
sel_tmp1             (xor           ) [ 00000000000000000000000000000000000000000000000]
sel_tmp3             (and           ) [ 00000000000000000000000000111111111111111111100]
sel_tmp4             (xor           ) [ 00000000000000000000000000000000000000000000000]
sel_tmp5             (and           ) [ 00000000000000000000000000111111111111111111110]
wait_flag_1          (or            ) [ 00000000000000000000000000011111111111111111111]
tmp_29               (add           ) [ 00000000000000000000000000000000000000000000000]
StgValue_213         (store         ) [ 00000000000000000000000000000000000000000000000]
tmp_15               (sitofp        ) [ 00000000000000000000000000000000111100000000000]
tmp_19               (sitofp        ) [ 00000000000000000000000000000000111100000000000]
tmp_25               (sitofp        ) [ 00000000000000000000000000000000111100000000000]
tmp_16               (fmul          ) [ 00000000000000000000000000000000000011111111100]
tmp_20               (fmul          ) [ 00000000000000000000000000000000000011111000000]
tmp_26               (fmul          ) [ 00000000000000000000000000000000000011111000000]
tmp_21               (fadd          ) [ 00000000000000000000000000000000000000000111100]
tmp_27               (fadd          ) [ 00000000000000000000000000000000000000000111100]
resultAmplitude_1    (fmul          ) [ 00000000000000000000000000000000000000000000000]
resultAmplitude_2    (fmul          ) [ 00000000000000000000000000000000000000000000000]
resultAmplitude_3    (fmul          ) [ 00000000000000000000000000000000000000000000000]
resultAmplitude_4    (fmul          ) [ 00000000000000000000000000000000000000000000010]
or_cond              (or            ) [ 00000000000000000000000000000000000000000000000]
or_cond1             (or            ) [ 00000000000000000000000000000000000000000000000]
or_cond2             (or            ) [ 00000000000000000000000000000000000000000000000]
not_or_cond          (xor           ) [ 00000000000000000000000000000000000000000000011]
resultAmplitude_5    (select        ) [ 00000000000000000000000000000000000000000000000]
resultAmplitude_6    (select        ) [ 00000000000000000000000000000000000000000000000]
resultAmplitude_7    (select        ) [ 00000000000000000000000000000000000000000000010]
resultAmplitude      (select        ) [ 00000000000000000000000000000000000000000000001]
StgValue_276         (write         ) [ 00000000000000000000000000000000000000000000000]
StgValue_277         (br            ) [ 00000000000000000000000000000000000000000000000]
StgValue_278         (store         ) [ 00000000000000000000000000000000000000000000000]
StgValue_279         (br            ) [ 00000000000000000000000000000000000000000000000]
StgValue_280         (ret           ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wave_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wave_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wave_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wave_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="press">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="press"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="attackDuration">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attackDuration"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="decayDuration">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decayDuration"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sustainAmplitude">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sustainAmplitude"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="releaseDuration">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="releaseDuration"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lastpress">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastpress"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="releaseTime">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="releaseTime"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sustainTime">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sustainTime"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="wait_r">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wait_r"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="time_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="envelope_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="releaseDuration_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="releaseDuration_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sustainAmplitude_rea_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sustainAmplitude_rea/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="decayDuration_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="decayDuration_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="attackDuration_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attackDuration_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="press_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="press_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="39"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_275/45 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/4 tmp_21/36 tmp_27/36 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="8"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_16/32 tmp_20/32 tmp_26/32 resultAmplitude_1/41 resultAmplitude_2/41 resultAmplitude_3/41 resultAmplitude_4/41 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="attackSlope/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="decaySlope/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="releaseSlope/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_1/3 tmp_15/26 tmp_19/26 tmp_25/26 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_30_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="7"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_30/8 "/>
</bind>
</comp>

<comp id="162" class="1005" name="reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_15 tmp_19 tmp_25 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_21 tmp_27 "/>
</bind>
</comp>

<comp id="174" class="1005" name="reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 tmp_20 tmp_26 resultAmplitude_4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="lastpress_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lastpress_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_55_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="wait_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wait_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="not_tmp_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_s/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_33_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_34_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_35_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_36_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="31" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="releaseTime_flag_1_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="releaseTime_flag_1_s/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_32_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_13_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="1"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="time_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="time_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="time_load_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="time_load_s/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_14_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_5_to_int_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="8"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_5_to_int/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_5_neg_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5_neg/9 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="notlhs_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="notrhs_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="23" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_28_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_31_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="1"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sustainAmplitude_ass_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="8"/>
<pin id="336" dir="1" index="3" bw="32" slack="27"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sustainAmplitude_ass/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="or_cond_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="22"/>
<pin id="341" dir="0" index="1" bw="1" slack="22"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_4/23 "/>
</bind>
</comp>

<comp id="343" class="1004" name="releaseTime_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="releaseTime_load/24 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sustainTime_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sustainTime_load/24 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_10_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="23"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/24 "/>
</bind>
</comp>

<comp id="356" class="1004" name="releaseTime_load_rel_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="32" slack="23"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_load_rel/24 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sustainTime_load_tmp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sustainTime_load_tmp/24 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_11_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/24 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_12_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/24 "/>
</bind>
</comp>

<comp id="381" class="1004" name="releaseTime_new_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="23"/>
<pin id="383" dir="0" index="1" bw="32" slack="23"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_new_1/24 "/>
</bind>
</comp>

<comp id="387" class="1004" name="releaseTime_loc_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="23"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="32" slack="0"/>
<pin id="391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_loc_1/24 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sustainTime_new_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="23"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="32" slack="0"/>
<pin id="398" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sustainTime_new_1/24 "/>
</bind>
</comp>

<comp id="401" class="1004" name="releaseTime_new_1_re_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="22"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="23"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_new_1_re/24 "/>
</bind>
</comp>

<comp id="407" class="1004" name="releaseTime_loc_1_re_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="22"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="32" slack="23"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="releaseTime_loc_1_re/24 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sustainTime_new_1_tm_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="22"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sustainTime_new_1_tm/24 "/>
</bind>
</comp>

<comp id="420" class="1004" name="StgValue_185_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_185/24 "/>
</bind>
</comp>

<comp id="426" class="1004" name="StgValue_186_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_186/24 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_17_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="22"/>
<pin id="434" dir="0" index="1" bw="32" slack="23"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/24 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_23_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="22"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/24 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_18_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="23"/>
<pin id="443" dir="0" index="1" bw="32" slack="24"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/25 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_22_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="23"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/25 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_24_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="23"/>
<pin id="451" dir="0" index="1" bw="32" slack="1"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/25 "/>
</bind>
</comp>

<comp id="453" class="1004" name="not_tmp_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="23"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_1/25 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sel_tmp2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/25 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sel_tmp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/25 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sel_tmp6_demorgan_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="23"/>
<pin id="471" dir="0" index="1" bw="1" slack="1"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/25 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_22_not_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22_not/25 "/>
</bind>
</comp>

<comp id="479" class="1004" name="not_sel_tmp7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp7/25 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sel_tmp13_demorgan_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/25 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_23_not_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23_not/25 "/>
</bind>
</comp>

<comp id="496" class="1004" name="not_sel_tmp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_sel_tmp/25 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/25 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sel_tmp8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/25 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sel_tmp1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/25 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sel_tmp3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/25 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sel_tmp4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/25 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sel_tmp5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/25 "/>
</bind>
</comp>

<comp id="537" class="1004" name="wait_flag_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="0" index="1" bw="1" slack="25"/>
<pin id="540" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="wait_flag_1/26 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_29_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="24"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/26 "/>
</bind>
</comp>

<comp id="546" class="1004" name="StgValue_213_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_213/26 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_cond_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="19"/>
<pin id="554" dir="0" index="1" bw="1" slack="19"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/44 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_cond1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="19"/>
<pin id="558" dir="0" index="1" bw="1" slack="42"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/44 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_cond2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/44 "/>
</bind>
</comp>

<comp id="566" class="1004" name="not_or_cond_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_or_cond/44 "/>
</bind>
</comp>

<comp id="572" class="1004" name="resultAmplitude_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="42"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultAmplitude_5/44 "/>
</bind>
</comp>

<comp id="579" class="1004" name="resultAmplitude_6_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="19"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultAmplitude_6/44 "/>
</bind>
</comp>

<comp id="586" class="1004" name="resultAmplitude_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="19"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultAmplitude_7/44 "/>
</bind>
</comp>

<comp id="593" class="1004" name="resultAmplitude_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="20"/>
<pin id="595" dir="0" index="1" bw="32" slack="1"/>
<pin id="596" dir="0" index="2" bw="32" slack="1"/>
<pin id="597" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="resultAmplitude/45 "/>
</bind>
</comp>

<comp id="600" class="1004" name="StgValue_278_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="2"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_278/46 "/>
</bind>
</comp>

<comp id="605" class="1005" name="releaseDuration_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="releaseDuration_read "/>
</bind>
</comp>

<comp id="614" class="1005" name="sustainAmplitude_rea_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="3"/>
<pin id="616" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sustainAmplitude_rea "/>
</bind>
</comp>

<comp id="622" class="1005" name="decayDuration_read_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="decayDuration_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="attackDuration_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="attackDuration_read "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_9_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="22"/>
<pin id="640" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_s_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="22"/>
<pin id="645" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="651" class="1005" name="wait_load_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="wait_load "/>
</bind>
</comp>

<comp id="656" class="1005" name="not_tmp_s_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_s "/>
</bind>
</comp>

<comp id="662" class="1005" name="releaseTime_flag_1_s_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="23"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="releaseTime_flag_1_s "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_3_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_6_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_38_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="39"/>
<pin id="678" dir="1" index="1" bw="32" slack="39"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_13_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="22"/>
<pin id="683" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="688" class="1005" name="time_load_s_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="22"/>
<pin id="690" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="time_load_s "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_14_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_4_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp_7_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_30_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_5_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="727" class="1005" name="sustainAmplitude_ass_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="27"/>
<pin id="729" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="sustainAmplitude_ass "/>
</bind>
</comp>

<comp id="733" class="1005" name="or_cond_4_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_4 "/>
</bind>
</comp>

<comp id="739" class="1005" name="attackSlope_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="8"/>
<pin id="741" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="attackSlope "/>
</bind>
</comp>

<comp id="744" class="1005" name="decaySlope_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="8"/>
<pin id="746" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="decaySlope "/>
</bind>
</comp>

<comp id="749" class="1005" name="releaseSlope_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="8"/>
<pin id="751" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="releaseSlope "/>
</bind>
</comp>

<comp id="754" class="1005" name="sustainTime_new_1_tm_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sustainTime_new_1_tm "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_17_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_23_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_18_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_24_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="782" class="1005" name="sel_tmp2_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="sel_tmp8_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="793" class="1005" name="sel_tmp3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="799" class="1005" name="sel_tmp5_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="805" class="1005" name="wait_flag_1_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="20"/>
<pin id="807" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="wait_flag_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="not_or_cond_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="2"/>
<pin id="811" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_or_cond "/>
</bind>
</comp>

<comp id="814" class="1005" name="resultAmplitude_7_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultAmplitude_7 "/>
</bind>
</comp>

<comp id="819" class="1005" name="resultAmplitude_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultAmplitude "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="80" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="171"><net_src comp="125" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="177"><net_src comp="131" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="106" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="106" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="190" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="106" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="202" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="106" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="222" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="216" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="259" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="281" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="308"><net_src comp="281" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="295" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="305" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="18" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="343" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="347" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="351" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="356" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="343" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="375" pin="2"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="347" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="369" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="381" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="387" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="394" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="351" pin="2"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="18" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="401" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="16" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="440"><net_src comp="407" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="457"><net_src comp="32" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="453" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="477"><net_src comp="445" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="469" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="469" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="445" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="32" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="485" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="479" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="463" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="469" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="32" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="445" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="485" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="32" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="545"><net_src comp="36" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="22" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="564"><net_src comp="552" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="131" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="78" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="131" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="572" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="131" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="579" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="174" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="593" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="604"><net_src comp="20" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="82" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="617"><net_src comp="88" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="625"><net_src comp="94" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="633"><net_src comp="100" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="641"><net_src comp="184" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="646"><net_src comp="190" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="654"><net_src comp="202" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="659"><net_src comp="206" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="665"><net_src comp="240" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="246" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="674"><net_src comp="250" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="679"><net_src comp="112" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="684"><net_src comp="259" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="691"><net_src comp="268" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="697"><net_src comp="688" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="698"><net_src comp="688" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="702"><net_src comp="276" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="706"><net_src comp="699" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="710"><net_src comp="151" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="715"><net_src comp="154" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="720"><net_src comp="157" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="725"><net_src comp="290" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="730"><net_src comp="332" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="736"><net_src comp="339" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="742"><net_src comp="135" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="747"><net_src comp="140" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="752"><net_src comp="144" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="757"><net_src comp="413" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="763"><net_src comp="432" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="769"><net_src comp="436" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="775"><net_src comp="441" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="780"><net_src comp="449" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="785"><net_src comp="458" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="791"><net_src comp="508" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="796"><net_src comp="520" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="802"><net_src comp="532" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="808"><net_src comp="537" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="566" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="817"><net_src comp="586" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="822"><net_src comp="593" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wave_out_V | {46 }
	Port: lastpress | {1 }
	Port: releaseTime | {24 }
	Port: sustainTime | {24 }
	Port: wait_r | {46 }
	Port: time_r | {26 }
 - Input state : 
	Port: envelope : wave_in_V | {1 }
	Port: envelope : press | {1 }
	Port: envelope : attackDuration | {1 }
	Port: envelope : decayDuration | {1 }
	Port: envelope : sustainAmplitude | {1 }
	Port: envelope : releaseDuration | {1 }
	Port: envelope : lastpress | {1 }
	Port: envelope : releaseTime | {24 }
	Port: envelope : sustainTime | {24 }
	Port: envelope : wait_r | {1 }
	Port: envelope : time_r | {2 }
  - Chain level:
	State 1
		tmp_9 : 1
		not_tmp_s : 1
		tmp_34 : 1
		tmp_36 : 1
		releaseTime_flag_1_s : 2
	State 2
		tmp_14 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_5_neg : 1
		tmp_5 : 1
		releaseSlope : 2
		tmp_8 : 1
		tmp : 1
		notlhs : 2
		notrhs : 2
		tmp_28 : 3
		tmp_31 : 3
		sustainAmplitude_ass : 3
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		releaseTime_load_rel : 1
		sustainTime_load_tmp : 1
		tmp_11 : 2
		tmp_12 : 2
		releaseTime_new_1 : 3
		releaseTime_loc_1 : 3
		sustainTime_new_1 : 3
		releaseTime_new_1_re : 4
		releaseTime_loc_1_re : 4
		sustainTime_new_1_tm : 4
		StgValue_185 : 5
		StgValue_186 : 5
		tmp_23 : 5
	State 25
		tmp_22_not : 1
		not_sel_tmp7 : 1
	State 26
		StgValue_213 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		resultAmplitude_5 : 1
		resultAmplitude_6 : 2
		resultAmplitude_7 : 3
	State 45
		StgValue_275 : 1
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_135           |    0    |   761   |   994   |
|   fdiv   |            grp_fu_140           |    0    |   761   |   994   |
|          |            grp_fu_144           |    0    |   761   |   994   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_148           |    0    |   340   |   554   |
|  sitofp  |            grp_fu_151           |    0    |   340   |   554   |
|          |            grp_fu_154           |    0    |   340   |   554   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_125           |    2    |   205   |   390   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_3_fu_246          |    0    |   101   |    37   |
|    sub   |           tmp_6_fu_250          |    0    |   101   |    37   |
|          |          tmp_18_fu_441          |    0    |   101   |    37   |
|          |          tmp_24_fu_449          |    0    |   101   |    37   |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_10_fu_351          |    0    |   101   |    37   |
|    add   |          tmp_11_fu_369          |    0    |   101   |    37   |
|          |          tmp_12_fu_375          |    0    |   101   |    37   |
|          |          tmp_29_fu_541          |    0    |   101   |    37   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_131           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|          |        time_load_s_fu_268       |    0    |    0    |    32   |
|          |   sustainAmplitude_ass_fu_332   |    0    |    0    |    32   |
|          |   releaseTime_load_rel_fu_356   |    0    |    0    |    32   |
|          |   sustainTime_load_tmp_fu_362   |    0    |    0    |    32   |
|          |     releaseTime_new_1_fu_381    |    0    |    0    |    32   |
|          |     releaseTime_loc_1_fu_387    |    0    |    0    |    32   |
|  select  |     sustainTime_new_1_fu_394    |    0    |    0    |    32   |
|          |   releaseTime_new_1_re_fu_401   |    0    |    0    |    32   |
|          |   releaseTime_loc_1_re_fu_407   |    0    |    0    |    32   |
|          |   sustainTime_new_1_tm_fu_413   |    0    |    0    |    32   |
|          |     resultAmplitude_5_fu_572    |    0    |    0    |    32   |
|          |     resultAmplitude_6_fu_579    |    0    |    0    |    32   |
|          |     resultAmplitude_7_fu_586    |    0    |    0    |    32   |
|          |      resultAmplitude_fu_593     |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|   fcmp   |          tmp_30_fu_157          |    0    |    66   |   239   |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_9_fu_184          |    0    |    0    |    16   |
|          |           tmp_s_fu_190          |    0    |    0    |    16   |
|          |   releaseTime_flag_1_s_fu_240   |    0    |    0    |    16   |
|          |          tmp_14_fu_276          |    0    |    0    |    16   |
|   icmp   |          notlhs_fu_309          |    0    |    0    |    4    |
|          |          notrhs_fu_315          |    0    |    0    |    13   |
|          |          tmp_17_fu_432          |    0    |    0    |    16   |
|          |          tmp_23_fu_436          |    0    |    0    |    16   |
|          |          tmp_22_fu_445          |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|          |         not_tmp_s_fu_206        |    0    |    0    |    2    |
|          |          tmp_32_fu_254          |    0    |    0    |    2    |
|          |         tmp_5_neg_fu_284        |    0    |    0    |    32   |
|          |         not_tmp_1_fu_453        |    0    |    0    |    2    |
|    xor   |          sel_tmp_fu_463         |    0    |    0    |    2    |
|          |        tmp_22_not_fu_473        |    0    |    0    |    2    |
|          |        tmp_23_not_fu_491        |    0    |    0    |    2    |
|          |         sel_tmp1_fu_514         |    0    |    0    |    2    |
|          |         sel_tmp4_fu_526         |    0    |    0    |    2    |
|          |        not_or_cond_fu_566       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_34_fu_216          |    0    |    0    |    2    |
|          |          tmp_13_fu_259          |    0    |    0    |    2    |
|          |          tmp_28_fu_321          |    0    |    0    |    2    |
|          |         or_cond_4_fu_339        |    0    |    0    |    2    |
|          |     sel_tmp6_demorgan_fu_469    |    0    |    0    |    2    |
|    or    |       not_sel_tmp7_fu_479       |    0    |    0    |    2    |
|          |    sel_tmp13_demorgan_fu_485    |    0    |    0    |    2    |
|          |        not_sel_tmp_fu_496       |    0    |    0    |    2    |
|          |        wait_flag_1_fu_537       |    0    |    0    |    2    |
|          |          or_cond_fu_552         |    0    |    0    |    2    |
|          |         or_cond1_fu_556         |    0    |    0    |    2    |
|          |         or_cond2_fu_560         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_31_fu_327          |    0    |    0    |    2    |
|          |         sel_tmp2_fu_458         |    0    |    0    |    2    |
|    and   |           tmp1_fu_502           |    0    |    0    |    2    |
|          |         sel_tmp8_fu_508         |    0    |    0    |    2    |
|          |         sel_tmp3_fu_520         |    0    |    0    |    2    |
|          |         sel_tmp5_fu_532         |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          | releaseDuration_read_read_fu_82 |    0    |    0    |    0    |
|          | sustainAmplitude_rea_read_fu_88 |    0    |    0    |    0    |
|   read   |  decayDuration_read_read_fu_94  |    0    |    0    |    0    |
|          | attackDuration_read_read_fu_100 |    0    |    0    |    0    |
|          |      press_read_read_fu_106     |    0    |    0    |    0    |
|          |         grp_read_fu_112         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_118        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |          tmp_33_fu_212          |    0    |    0    |    0    |
|          |            tmp_fu_305           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|          tmp_35_fu_222          |    0    |    0    |    0    |
|          |           tmp_8_fu_295          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_36_fu_232          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    5    |   4525  |   6553  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| attackDuration_read_reg_630|   32   |
|     attackSlope_reg_739    |   32   |
| decayDuration_read_reg_622 |   32   |
|     decaySlope_reg_744     |   32   |
|     not_or_cond_reg_809    |    1   |
|      not_tmp_s_reg_656     |    1   |
|      or_cond_4_reg_733     |    1   |
|           reg_162          |   32   |
|           reg_168          |   32   |
|           reg_174          |   32   |
|releaseDuration_read_reg_605|   32   |
|    releaseSlope_reg_749    |   32   |
|releaseTime_flag_1_s_reg_662|    1   |
|  resultAmplitude_7_reg_814 |   32   |
|   resultAmplitude_reg_819  |   32   |
|      sel_tmp2_reg_782      |    1   |
|      sel_tmp3_reg_793      |    1   |
|      sel_tmp5_reg_799      |    1   |
|      sel_tmp8_reg_788      |    1   |
|sustainAmplitude_ass_reg_727|   32   |
|sustainAmplitude_rea_reg_614|   32   |
|sustainTime_new_1_tm_reg_754|   32   |
|     time_load_s_reg_688    |   32   |
|       tmp_13_reg_681       |    1   |
|       tmp_14_reg_699       |    1   |
|       tmp_17_reg_760       |    1   |
|       tmp_18_reg_772       |   32   |
|       tmp_23_reg_766       |    1   |
|       tmp_24_reg_777       |   32   |
|       tmp_30_reg_717       |    1   |
|       tmp_38_reg_676       |   32   |
|        tmp_3_reg_666       |   32   |
|        tmp_4_reg_707       |   32   |
|        tmp_5_reg_722       |   32   |
|        tmp_6_reg_671       |   32   |
|        tmp_7_reg_712       |   32   |
|        tmp_9_reg_638       |    1   |
|        tmp_s_reg_643       |    1   |
|     wait_flag_1_reg_805    |    1   |
|      wait_load_reg_651     |    1   |
+----------------------------+--------+
|            Total           |   753  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_118 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_fu_125    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_125    |  p1  |   3  |  32  |   96   ||    9    |
|    grp_fu_131    |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_131    |  p1  |   4  |  32  |   128  ||    21   |
|    grp_fu_144    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_148    |  p0  |   4  |  32  |   128  ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   672  ||  12.411 ||    99   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  4525  |  6553  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   99   |
|  Register |    -   |    -   |   753  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |  5278  |  6652  |
+-----------+--------+--------+--------+--------+
