Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 25 15:46:13 2021
| Host         : 969E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIO_timing_summary_routed.rpt -pb DIO_timing_summary_routed.pb -rpx DIO_timing_summary_routed.rpx -warn_on_violation
| Design       : DIO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q0/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q1/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q2/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q4/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q4/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q4/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: q4/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: q8/a0/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.146        0.000                      0                 1069        0.167        0.000                      0                 1069        4.500        0.000                       0                   839  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.146        0.000                      0                 1069        0.167        0.000                      0                 1069        4.500        0.000                       0                   839  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 2.259ns (23.605%)  route 7.311ns (76.395%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.282    14.881    q7/en8
    SLICE_X0Y111         FDRE                                         r  q7/de_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.586    15.008    q7/clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  q7/de_reg[6]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X0Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.027    q7/de_reg[6]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 2.259ns (23.605%)  route 7.311ns (76.395%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.282    14.881    q7/en8
    SLICE_X0Y111         FDRE                                         r  q7/de_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.586    15.008    q7/clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  q7/de_reg[7]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X0Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.027    q7/de_reg[7]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 2.259ns (23.605%)  route 7.311ns (76.395%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.282    14.881    q7/en8
    SLICE_X0Y111         FDRE                                         r  q7/de_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.586    15.008    q7/clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  q7/de_reg[8]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X0Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.027    q7/de_reg[8]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 2.259ns (23.605%)  route 7.311ns (76.395%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.282    14.881    q7/en8
    SLICE_X0Y111         FDRE                                         r  q7/de_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.586    15.008    q7/clk_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  q7/de_reg[9]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X0Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.027    q7/de_reg[9]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.458ns  (logic 2.259ns (23.883%)  route 7.199ns (76.117%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.170    14.770    q7/en8
    SLICE_X0Y113         FDRE                                         r  q7/de_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.584    15.006    q7/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  q7/de_reg[14]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    15.025    q7/de_reg[14]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.458ns  (logic 2.259ns (23.883%)  route 7.199ns (76.117%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.170    14.770    q7/en8
    SLICE_X0Y113         FDRE                                         r  q7/de_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.584    15.006    q7/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  q7/de_reg[15]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    15.025    q7/de_reg[15]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 2.259ns (23.958%)  route 7.170ns (76.042%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.141    14.740    q7/en8
    SLICE_X0Y112         FDRE                                         r  q7/de_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.585    15.007    q7/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  q7/de_reg[10]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X0Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.026    q7/de_reg[10]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 2.259ns (23.958%)  route 7.170ns (76.042%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.141    14.740    q7/en8
    SLICE_X0Y112         FDRE                                         r  q7/de_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.585    15.007    q7/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  q7/de_reg[11]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X0Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.026    q7/de_reg[11]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 2.259ns (23.958%)  route 7.170ns (76.042%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.141    14.740    q7/en8
    SLICE_X0Y112         FDRE                                         r  q7/de_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.585    15.007    q7/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  q7/de_reg[12]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X0Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.026    q7/de_reg[12]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 q6/ra_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/de_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 2.259ns (23.958%)  route 7.170ns (76.042%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.709     5.311    q6/clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  q6/ra_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  q6/ra_reg[0]_rep/Q
                         net (fo=104, routed)         2.073     7.841    q7/nextstate1_carry__0_i_41_0
    SLICE_X16Y164        LUT3 (Prop_lut3_I1_O)        0.154     7.995 r  q7/nextstate1_carry__0_i_133/O
                         net (fo=1, routed)           0.816     8.810    q7/nextstate1_carry__0_i_133_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I0_O)        0.327     9.137 r  q7/nextstate1_carry__0_i_50/O
                         net (fo=1, routed)           0.000     9.137    q7/nextstate1_carry__0_i_50_n_0
    SLICE_X17Y164        MUXF7 (Prop_muxf7_I1_O)      0.245     9.382 r  q7/nextstate1_carry__0_i_25/O
                         net (fo=1, routed)           0.000     9.382    q7/nextstate1_carry__0_i_25_n_0
    SLICE_X17Y164        MUXF8 (Prop_muxf8_I0_O)      0.104     9.486 r  q7/nextstate1_carry__0_i_13/O
                         net (fo=34, routed)          1.195    10.681    q7/rd0[10]
    SLICE_X12Y154        LUT4 (Prop_lut4_I3_O)        0.316    10.997 r  q7/nextstate1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.997    q4/FSM_sequential_state_reg[3]_3[1]
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.530 r  q4/nextstate1_carry__0/CO[3]
                         net (fo=6, routed)           0.945    12.476    q4/nextstate1_carry__0_n_0
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.124    12.600 r  q4/FSM_sequential_state[3]_i_1/O
                         net (fo=527, routed)         2.141    14.740    q7/en8
    SLICE_X0Y112         FDRE                                         r  q7/de_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.585    15.007    q7/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  q7/de_reg[13]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X0Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.026    q7/de_reg[13]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 q5/dr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.231ns (37.868%)  route 0.379ns (62.132%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.570     1.489    q5/clk_IBUF_BUFG
    SLICE_X13Y149        FDRE                                         r  q5/dr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  q5/dr_reg[9]/Q
                         net (fo=4, routed)           0.085     1.716    q4/Q[9]
    SLICE_X12Y149        LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  q4/rf[16][9]_i_3/O
                         net (fo=32, routed)          0.294     2.054    q7/data0[9]
    SLICE_X11Y155        LUT5 (Prop_lut5_I2_O)        0.045     2.099 r  q7/rf[4][9]_i_1/O
                         net (fo=1, routed)           0.000     2.099    q7/rf[4][9]_i_1_n_0
    SLICE_X11Y155        FDRE                                         r  q7/rf_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.926     2.091    q7/clk_IBUF_BUFG
    SLICE_X11Y155        FDRE                                         r  q7/rf_reg[4][9]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X11Y155        FDRE (Hold_fdre_C_D)         0.092     1.933    q7/rf_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 c4/a2/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c4/a3/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.563     1.482    c4/a2/clk_IBUF_BUFG
    SLICE_X8Y132         FDRE                                         r  c4/a2/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  c4/a2/dd_reg/Q
                         net (fo=1, routed)           0.110     1.756    c4/a3/dd_reg_0
    SLICE_X9Y132         FDRE                                         r  c4/a3/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     1.997    c4/a3/clk_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  c4/a3/dd_reg/C
                         clock pessimism             -0.501     1.495    
    SLICE_X9Y132         FDRE (Hold_fdre_C_D)         0.072     1.567    c4/a3/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 q5/dr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q5/dr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.255%)  route 0.121ns (36.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.570     1.489    q5/clk_IBUF_BUFG
    SLICE_X12Y147        FDRE                                         r  q5/dr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  q5/dr_reg[12]/Q
                         net (fo=3, routed)           0.121     1.775    q4/Q[12]
    SLICE_X14Y147        LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  q4/dr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.820    q5/D[8]
    SLICE_X14Y147        FDRE                                         r  q5/dr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.841     2.006    q5/clk_IBUF_BUFG
    SLICE_X14Y147        FDRE                                         r  q5/dr_reg[8]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y147        FDRE (Hold_fdre_C_D)         0.121     1.626    q5/dr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 q4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q4/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.568     1.487    q4/clk_IBUF_BUFG
    SLICE_X13Y142        FDCE                                         r  q4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDCE (Prop_fdce_C_Q)         0.141     1.628 f  q4/FSM_sequential_state_reg[1]/Q
                         net (fo=35, routed)          0.144     1.773    q4/state[1]
    SLICE_X12Y142        LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  q4/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    q4/FSM_sequential_state[0]_i_1_n_0
    SLICE_X12Y142        FDCE                                         r  q4/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.839     2.004    q4/clk_IBUF_BUFG
    SLICE_X12Y142        FDCE                                         r  q4/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X12Y142        FDCE (Hold_fdce_C_D)         0.120     1.620    q4/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 c14/a1/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c14/a2/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.481    c14/a1/clk_IBUF_BUFG
    SLICE_X11Y131        FDRE                                         r  c14/a1/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  c14/a1/dd_reg/Q
                         net (fo=3, routed)           0.139     1.762    c14/a2/s
    SLICE_X10Y131        FDRE                                         r  c14/a2/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     1.996    c14/a2/clk_IBUF_BUFG
    SLICE_X10Y131        FDRE                                         r  c14/a2/dd_reg/C
                         clock pessimism             -0.501     1.494    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.059     1.553    c14/a2/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c15/a2/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c15/a3/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.564     1.483    c15/a2/clk_IBUF_BUFG
    SLICE_X9Y133         FDRE                                         r  c15/a2/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  c15/a2/dd_reg/Q
                         net (fo=1, routed)           0.145     1.770    c15/a3/dd_reg_0
    SLICE_X9Y133         FDRE                                         r  c15/a3/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.833     1.998    c15/a3/clk_IBUF_BUFG
    SLICE_X9Y133         FDRE                                         r  c15/a3/dd_reg/C
                         clock pessimism             -0.514     1.483    
    SLICE_X9Y133         FDRE (Hold_fdre_C_D)         0.075     1.558    c15/a3/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 q5/dr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q5/dr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.386%)  route 0.162ns (46.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.570     1.489    q5/clk_IBUF_BUFG
    SLICE_X13Y148        FDRE                                         r  q5/dr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y148        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  q5/dr_reg[14]/Q
                         net (fo=3, routed)           0.162     1.793    q4/Q[14]
    SLICE_X12Y148        LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  q4/dr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.838    q5/D[10]
    SLICE_X12Y148        FDRE                                         r  q5/dr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.841     2.006    q5/clk_IBUF_BUFG
    SLICE_X12Y148        FDRE                                         r  q5/dr_reg[10]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X12Y148        FDRE (Hold_fdre_C_D)         0.121     1.623    q5/dr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 q5/dr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q7/rf_reg[9][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.293ns (43.522%)  route 0.380ns (56.478%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.570     1.489    q5/clk_IBUF_BUFG
    SLICE_X13Y149        FDRE                                         r  q5/dr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  q5/dr_reg[9]/Q
                         net (fo=4, routed)           0.085     1.716    q4/Q[9]
    SLICE_X12Y149        LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  q4/rf[16][9]_i_3/O
                         net (fo=32, routed)          0.295     2.056    q6/data0[9]
    SLICE_X13Y155        LUT6 (Prop_lut6_I2_O)        0.045     2.101 r  q6/rf[9][9]_i_2/O
                         net (fo=1, routed)           0.000     2.101    q6/rf[9][9]_i_2_n_0
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.062     2.163 r  q6/rf_reg[9][9]_i_1/O
                         net (fo=1, routed)           0.000     2.163    q7/rf_reg[9][15]_1[9]
    SLICE_X13Y155        FDRE                                         r  q7/rf_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.926     2.091    q7/clk_IBUF_BUFG
    SLICE_X13Y155        FDRE                                         r  q7/rf_reg[9][9]/C
                         clock pessimism             -0.250     1.841    
    SLICE_X13Y155        FDRE (Hold_fdre_C_D)         0.105     1.946    q7/rf_reg[9][9]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 q6/ra_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q6/ra_reg[3]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.456%)  route 0.169ns (47.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.569     1.488    q6/clk_IBUF_BUFG
    SLICE_X13Y146        FDRE                                         r  q6/ra_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  q6/ra_reg[3]_rep/Q
                         net (fo=134, routed)         0.169     1.798    q6/ra_reg[3]_rep_n_0
    SLICE_X12Y146        LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  q6/ra[3]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     1.843    q6/ra[3]_rep__3_i_1_n_0
    SLICE_X12Y146        FDRE                                         r  q6/ra_reg[3]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.840     2.005    q6/clk_IBUF_BUFG
    SLICE_X12Y146        FDRE                                         r  q6/ra_reg[3]_rep__3/C
                         clock pessimism             -0.503     1.501    
    SLICE_X12Y146        FDRE (Hold_fdre_C_D)         0.121     1.622    q6/ra_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 c3/a1/dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/a2/dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.764%)  route 0.189ns (57.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.561     1.480    c3/a1/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  c3/a1/dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  c3/a1/dd_reg/Q
                         net (fo=3, routed)           0.189     1.810    c3/a2/s
    SLICE_X11Y132        FDRE                                         r  c3/a2/dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     1.997    c3/a2/clk_IBUF_BUFG
    SLICE_X11Y132        FDRE                                         r  c3/a2/dd_reg/C
                         clock pessimism             -0.479     1.517    
    SLICE_X11Y132        FDRE (Hold_fdre_C_D)         0.070     1.587    c3/a2/dd_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y132   a0/a0/dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y132   a0/a1/dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y137   a0/a2/dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y129   a1/a0/dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y129   a1/a1/dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y137   a1/a2/dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y132   a2/a0/dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y132   a2/a1/dd_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y132   q0/cnt1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y150   q7/rf_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y152   q7/rf_reg[3][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y152   q7/rf_reg[4][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y150   q7/rf_reg[22][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y150   q7/rf_reg[5][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y150   q7/rf_reg[23][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    c2/a2/dd_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    c2/a3/dd_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y151   q7/rf_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y150    q7/rf_reg[7][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y129   a1/a0/dd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y129   a1/a1/dd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y152   q7/rf_reg[31][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y158   q7/rf_reg[31][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y129   q0/cnt1_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y129   q0/cnt1_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y157   q7/rf_reg[3][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y148   q7/rf_reg[21][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y150   q7/rf_reg[21][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y129   q0/cnt_reg[24]/C



