<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - uz_resolver_pl_interface_src_nfp_mod_single.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../uz_resolver_pl_interface_src_nfp_mod_single.vhd" target="rtwreport_document_frame" id="linkToText_plain">uz_resolver_pl_interface_src_nfp_mod_single.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\uz_resolver_pl_interface\uz_resolver_pl_interface_src_nfp_mod_single.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2023-04-19 20:06:55</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: uz_resolver_pl_interface_src_nfp_mod_single</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: uz_resolver_pl_interface/uz_resolver_pl_interface/nfp_mod_single</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- {Latency Strategy = "Max", Denormal Handling = "off"}</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- {CheckResetToZero = "on"}</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- {MaxIterations = "32"}</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="22">   22   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="23">   23   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="24">   24   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="25">   25   </a><span class="KW">USE</span> work.uz_resolver_pl_interface_src_uz_resolver_pl_interface_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="26">   26   </a>
</span><span><a class="LN" name="27">   27   </a><span class="KW">ENTITY</span> uz_resolver_pl_interface_src_nfp_mod_single <span class="KW">IS</span>
</span><span><a class="LN" name="28">   28   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="31">   31   </a>        nfp_in1                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="32">   32   </a>        nfp_in2                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="33">   33   </a>        nfp_out                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="34">   34   </a>        );
</span><span><a class="LN" name="35">   35   </a><span class="KW">END</span> uz_resolver_pl_interface_src_nfp_mod_single;
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> uz_resolver_pl_interface_src_nfp_mod_single <span class="KW">IS</span>
</span><span><a class="LN" name="39">   39   </a>
</span><span><a class="LN" name="40">   40   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">SIGNAL</span> nfp_in2_unsigned                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">SIGNAL</span> bSign                            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">SIGNAL</span> bExponent                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> bMantissa                        : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> Delay17_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> Delay17_reg                      : std_logic_vector(0 <span class="KW">TO</span> 23);  <span class="CT">-- ufix1 [24]</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">SIGNAL</span> Delay17_reg_next                 : std_logic_vector(0 <span class="KW">TO</span> 23);  <span class="CT">-- ufix1 [24]</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> Delay17_out1_1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> Constant8_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> Constant7_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> Relational_Operator_relop1       : std_logic;
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">SIGNAL</span> Add_out1                         : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">SIGNAL</span> Add_add_cast                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> Constant3_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> nfp_in1_unsigned                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> aSign                            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> aExponent                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">SIGNAL</span> aMantissa                        : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1             : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_unsigned23(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix23 [12]</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> reduced_reg_next                 : vector_of_unsigned23(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix23 [12]</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> checkDenormal_out2               : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> aMantissa_0_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> reduced_reg_1                    : vector_of_unsigned8(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix8 [12]</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> reduced_reg_next_1               : vector_of_unsigned8(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix8 [12]</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> checkDenormal_out1               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> aExponent_cfType_Exponent_I_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> Delay3_out1_1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> reduced_reg_2                    : vector_of_unsigned8(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix8 [12]</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> reduced_reg_next_2               : vector_of_unsigned8(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix8 [12]</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> checkDenormal1_out1              : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> bExponent_0_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1_1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> Delay4_out1_1                    : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> Constant_out1_1                  : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> Switch_out1_1                    : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> reduced_reg_3                    : vector_of_unsigned23(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix23 [12]</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> reduced_reg_next_3               : vector_of_unsigned23(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix23 [12]</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> checkDenormal1_out2              : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> aExponent_0_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> alphaaExponent_0_aMantissa_out1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> bExponent_cfType_Exponent_I_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> alphaaExponent_cfType_Exponent_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> alphaaExponent_cfType_Exponent_out1_1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> bMantissa_0_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> alphabExponent_0_bMantissa_out1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> alphaaExponent_cfType_Exponent_out1_2 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> Delay20_reg                      : std_logic_vector(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix1 [12]</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> Delay20_reg_next                 : std_logic_vector(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix1 [12]</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> Delay20_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> alpha0_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> Exponent_0_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> C_out1                           : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_out1               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> Delay3_out1_2                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> DTC_out1                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> Delay7_out1                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> Exponent_0_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> C_out1_1                         : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_out1_1             : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> DTC1_out1                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> Delay4_out1_2                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> exp_a_norm_exp_b_norm_sub_temp   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> exp_a_norm_exp_b_norm_out1       : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> DTC1_out1_1                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> modrem_Prep_out1                 : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> reduced_reg_4                    : vector_of_signed10(0 <span class="KW">TO</span> 12);  <span class="CT">-- sfix10 [13]</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> reduced_reg_next_4               : vector_of_signed10(0 <span class="KW">TO</span> 12);  <span class="CT">-- sfix10 [13]</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> modrem_Prep_out1_1               : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> modrem_Normalize_Exp_Mant_out3   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> alpha1_out1                      : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> cfType_Exponent_Inf_or_NaN_out1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> alphaExponent_0_cfType_Exp_out1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> alpha1_out1_1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> alpha0_out1_1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_cfType_Exp_out1    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1                  : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> Delay1_out1_1                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> Bit_Concat1_out1                 : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> reinterpretcast_bitconcat_fi_0_out1 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> Delay5_out1_1                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> modrem_Normalize_Exp_Mant_out4   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1                   : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> Bit_Slice16_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> Bit_Slice15_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> Bit_Slice14_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> Bit_Slice13_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> Logical_Operator7_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> Logical_Operator6_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> Bit_Slice12_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> Bit_Slice11_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> Bit_Slice10_out1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> Bit_Slice9_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> Logical_Operator14_out1          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> Logical_Operator13_out1          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> Bit_Slice16_out1_1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> Bit_Slice15_out1_1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1_1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> Bit_Slice14_out1_1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> Bit_Slice13_out1_1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> Logical_Operator7_out1_1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> Logical_Operator6_out1_1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> Bit_Slice12_out1_1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">SIGNAL</span> Bit_Slice11_out1_1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1_1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">SIGNAL</span> Bit_Slice10_out1_1               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">SIGNAL</span> Bit_Slice9_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">SIGNAL</span> Logical_Operator14_out1_1        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">SIGNAL</span> Logical_Operator13_out1_1        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">SIGNAL</span> Bit_Slice16_out1_2               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">SIGNAL</span> Bit_Slice15_out1_2               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1_2         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">SIGNAL</span> Bit_Slice14_out1_2               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">SIGNAL</span> Bit_Slice13_out1_2               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">SIGNAL</span> Logical_Operator7_out1_2         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">SIGNAL</span> Bit_Slice12_out1_2               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="173">  173   </a>  <span class="KW">SIGNAL</span> Bit_Slice11_out1_2               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">SIGNAL</span> Bit_Slice10_out1_2               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="175">  175   </a>  <span class="KW">SIGNAL</span> Bit_Slice9_out1_2                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">SIGNAL</span> Constant_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="177">  177   </a>  <span class="KW">SIGNAL</span> Constant9_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="178">  178   </a>  <span class="KW">SIGNAL</span> Switch11_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="179">  179   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1_2         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="180">  180   </a>  <span class="KW">SIGNAL</span> Constant10_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">SIGNAL</span> Switch12_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">SIGNAL</span> Constant11_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="183">  183   </a>  <span class="KW">SIGNAL</span> Switch14_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">SIGNAL</span> Constant12_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">SIGNAL</span> Logical_Operator6_out1_2         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">SIGNAL</span> Switch15_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">SIGNAL</span> Switch16_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">SIGNAL</span> Constant13_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">SIGNAL</span> Switch17_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">SIGNAL</span> Constant14_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">SIGNAL</span> Switch18_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="KW">SIGNAL</span> Constant15_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">SIGNAL</span> Switch19_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">SIGNAL</span> Constant16_out1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">SIGNAL</span> Switch20_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">SIGNAL</span> Logical_Operator12_out1          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">SIGNAL</span> Switch21_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">SIGNAL</span> Switch13_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">SIGNAL</span> Constant_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">SIGNAL</span> Constant9_out1_1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">SIGNAL</span> Switch11_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">SIGNAL</span> Constant10_out1_1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">SIGNAL</span> Switch12_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">SIGNAL</span> Constant11_out1_1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">SIGNAL</span> Switch14_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">SIGNAL</span> Constant12_out1_1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">SIGNAL</span> Switch15_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">SIGNAL</span> Switch16_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">SIGNAL</span> Constant13_out1_1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">SIGNAL</span> Switch17_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">SIGNAL</span> Constant14_out1_1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">SIGNAL</span> Switch18_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">SIGNAL</span> Constant15_out1_1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">SIGNAL</span> Switch19_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">SIGNAL</span> Constant16_out1_1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">SIGNAL</span> Switch20_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">SIGNAL</span> Switch21_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">SIGNAL</span> Logical_Operator12_out1_1        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">SIGNAL</span> Switch13_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">SIGNAL</span> Switch33_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">SIGNAL</span> Constant_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">SIGNAL</span> Constant9_out1_2                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="223">  223   </a>  <span class="KW">SIGNAL</span> Switch11_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">SIGNAL</span> Constant10_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">SIGNAL</span> Switch12_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">SIGNAL</span> Constant11_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">SIGNAL</span> Switch14_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="228">  228   </a>  <span class="KW">SIGNAL</span> Constant12_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">SIGNAL</span> Switch15_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">SIGNAL</span> Switch16_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">SIGNAL</span> Constant13_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="232">  232   </a>  <span class="KW">SIGNAL</span> Switch17_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">SIGNAL</span> Constant14_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="234">  234   </a>  <span class="KW">SIGNAL</span> Switch18_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">SIGNAL</span> Constant15_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">SIGNAL</span> Switch19_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">SIGNAL</span> Constant16_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="238">  238   </a>  <span class="KW">SIGNAL</span> Switch20_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">SIGNAL</span> Switch21_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="240">  240   </a>  <span class="KW">SIGNAL</span> Switch13_out1_2                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">SIGNAL</span> Switch34_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="242">  242   </a>  <span class="KW">SIGNAL</span> exp_norm_p_sub_cast              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="243">  243   </a>  <span class="KW">SIGNAL</span> exp_norm_p_sub_temp              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">SIGNAL</span> exp_norm_p_out1                  : signed(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix12</span>
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_1          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">SIGNAL</span> Delay_reg                        : std_logic_vector(0 <span class="KW">TO</span> 12);  <span class="CT">-- ufix1 [13]</span>
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">SIGNAL</span> Delay_reg_next                   : std_logic_vector(0 <span class="KW">TO</span> 12);  <span class="CT">-- ufix1 [13]</span>
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">SIGNAL</span> Delay_out1_1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1_2           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_2          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="252">  252   </a>  <span class="KW">SIGNAL</span> alpha24_out1                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="254">  254   </a>  <span class="KW">SIGNAL</span> BitSlice_out1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="255">  255   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">SIGNAL</span> C2_out1                          : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="257">  257   </a>  <span class="KW">SIGNAL</span> C_out1_2                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="258">  258   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_3          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="259">  259   </a>  <span class="KW">SIGNAL</span> exp_diff_2_add_temp              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="260">  260   </a>  <span class="KW">SIGNAL</span> exp_diff_2_out1                  : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="261">  261   </a>  <span class="KW">SIGNAL</span> DTC3_out1                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="262">  262   </a>  <span class="KW">SIGNAL</span> exp_diff_1_add_temp              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="263">  263   </a>  <span class="KW">SIGNAL</span> exp_diff_1_out1                  : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="264">  264   </a>  <span class="KW">SIGNAL</span> DTC_out1_1                       : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="265">  265   </a>  <span class="KW">SIGNAL</span> if_exp_diff_0_1_out1             : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="266">  266   </a>  <span class="KW">SIGNAL</span> Delay1_out1_2                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="267">  267   </a>  <span class="KW">SIGNAL</span> C_out1_3                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="268">  268   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="269">  269   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1               : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="270">  270   </a>  <span class="KW">SIGNAL</span> DTC3_out1_1                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="271">  271   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="272">  272   </a>  <span class="KW">SIGNAL</span> C_out1_4                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="273">  273   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_1         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="274">  274   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_1             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="275">  275   </a>  <span class="KW">SIGNAL</span> DTC3_out1_2                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="276">  276   </a>  <span class="KW">SIGNAL</span> Delay11_out1                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="277">  277   </a>  <span class="KW">SIGNAL</span> C_out1_5                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="278">  278   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_2         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="279">  279   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_2             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="280">  280   </a>  <span class="KW">SIGNAL</span> DTC3_out1_3                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="281">  281   </a>  <span class="KW">SIGNAL</span> Delay16_out1                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="282">  282   </a>  <span class="KW">SIGNAL</span> C_out1_6                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="283">  283   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_3         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="284">  284   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_3             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">SIGNAL</span> DTC3_out1_4                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="286">  286   </a>  <span class="KW">SIGNAL</span> Delay1_out1_3                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="287">  287   </a>  <span class="KW">SIGNAL</span> C_out1_7                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="288">  288   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_4         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="289">  289   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_4             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="290">  290   </a>  <span class="KW">SIGNAL</span> DTC3_out1_5                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="291">  291   </a>  <span class="KW">SIGNAL</span> Delay6_out1_1                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="292">  292   </a>  <span class="KW">SIGNAL</span> C_out1_8                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="293">  293   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_5         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="294">  294   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_5             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="295">  295   </a>  <span class="KW">SIGNAL</span> DTC3_out1_6                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="296">  296   </a>  <span class="KW">SIGNAL</span> Delay11_out1_1                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="297">  297   </a>  <span class="KW">SIGNAL</span> C_out1_9                         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="298">  298   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_6         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="299">  299   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_6             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="300">  300   </a>  <span class="KW">SIGNAL</span> DTC3_out1_7                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="301">  301   </a>  <span class="KW">SIGNAL</span> Delay16_out1_1                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="302">  302   </a>  <span class="KW">SIGNAL</span> C_out1_10                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="303">  303   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_7         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="304">  304   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_7             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="305">  305   </a>  <span class="KW">SIGNAL</span> DTC3_out1_8                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="306">  306   </a>  <span class="KW">SIGNAL</span> Delay1_out1_4                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="307">  307   </a>  <span class="KW">SIGNAL</span> C_out1_11                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="308">  308   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_8         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="309">  309   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_8             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="310">  310   </a>  <span class="KW">SIGNAL</span> DTC3_out1_9                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="311">  311   </a>  <span class="KW">SIGNAL</span> Delay6_out1_2                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="312">  312   </a>  <span class="KW">SIGNAL</span> C_out1_12                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="313">  313   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_9         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="314">  314   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_9             : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="315">  315   </a>  <span class="KW">SIGNAL</span> DTC3_out1_10                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="316">  316   </a>  <span class="KW">SIGNAL</span> Delay11_out1_2                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="317">  317   </a>  <span class="KW">SIGNAL</span> C_out1_13                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="318">  318   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_10        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="319">  319   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_10            : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="320">  320   </a>  <span class="KW">SIGNAL</span> DTC3_out1_11                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="321">  321   </a>  <span class="KW">SIGNAL</span> Delay16_out1_2                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="322">  322   </a>  <span class="KW">SIGNAL</span> C_out1_14                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="323">  323   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_11        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="324">  324   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_11            : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="325">  325   </a>  <span class="KW">SIGNAL</span> DTC3_out1_12                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="326">  326   </a>  <span class="KW">SIGNAL</span> modrem_12_Iterations_out2        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="327">  327   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="328">  328   </a>  <span class="KW">SIGNAL</span> alpha1_out1_2                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="329">  329   </a>  <span class="KW">SIGNAL</span> Switch_out1_2                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="330">  330   </a>  <span class="KW">SIGNAL</span> exp_diff_max_exp_2diff_1_sub_temp : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="331">  331   </a>  <span class="KW">SIGNAL</span> exp_diff_max_exp_2diff_1_out1    : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="332">  332   </a>  <span class="KW">SIGNAL</span> DTC1_out1_2                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="333">  333   </a>  <span class="KW">SIGNAL</span> alpha24_pos_sub_temp             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="334">  334   </a>  <span class="KW">SIGNAL</span> alpha24_pos_out1                 : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="335">  335   </a>  <span class="KW">SIGNAL</span> DTC2_out1                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="336">  336   </a>  <span class="KW">SIGNAL</span> Delay5_out1_2                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="337">  337   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="338">  338   </a>  <span class="KW">SIGNAL</span> alpha0_out1_2                    : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="339">  339   </a>  <span class="KW">SIGNAL</span> cfType_Exponent_Inf_or_NaN_out1_1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="340">  340   </a>  <span class="KW">SIGNAL</span> alphaExponent_0_cfType_Exp_out1_1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="341">  341   </a>  <span class="KW">SIGNAL</span> alpha1_out1_3                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="342">  342   </a>  <span class="KW">SIGNAL</span> alpha0_out1_3                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="343">  343   </a>  <span class="KW">SIGNAL</span> if_Exponent_0_cfType_Exp_out1_1  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="344">  344   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_1                : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="345">  345   </a>  <span class="KW">SIGNAL</span> Delay2_out1_1                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="346">  346   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_2                : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28</span>
</span><span><a class="LN" name="347">  347   </a>  <span class="KW">SIGNAL</span> reinterpretcast_bitconcat_fi_0_out1_1 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="348">  348   </a>  <span class="KW">SIGNAL</span> Delay6_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="349">  349   </a>  <span class="KW">SIGNAL</span> modrem_Normalize_Exp_Mant_out2   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="350">  350   </a>  <span class="KW">SIGNAL</span> alphamant_b_norm_in0             : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="351">  351   </a>  <span class="KW">SIGNAL</span> alphamant_b_norm_out1            : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="352">  352   </a>  <span class="KW">SIGNAL</span> Delay2_out1_2                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="353">  353   </a>  <span class="KW">SIGNAL</span> mant_a_norm_mB_add_temp          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="354">  354   </a>  <span class="KW">SIGNAL</span> mant_a_norm_mB_out1              : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="355">  355   </a>  <span class="KW">SIGNAL</span> DTC2_out1_1                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="356">  356   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="357">  357   </a>  <span class="KW">SIGNAL</span> if_tmp_0_out1                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="358">  358   </a>  <span class="KW">SIGNAL</span> bitsll_mant_a_norm_1_out1        : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="359">  359   </a>  <span class="KW">SIGNAL</span> bitsll_mant_b_norm_1_out1        : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="360">  360   </a>  <span class="KW">SIGNAL</span> alphatmp1_in0                    : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="361">  361   </a>  <span class="KW">SIGNAL</span> alphatmp1_out1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="362">  362   </a>  <span class="KW">SIGNAL</span> Delay3_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="363">  363   </a>  <span class="KW">SIGNAL</span> tmp1_m2B_add_temp                : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="364">  364   </a>  <span class="KW">SIGNAL</span> tmp1_m2B_out1                    : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="365">  365   </a>  <span class="KW">SIGNAL</span> DTC5_out1                        : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="366">  366   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_2                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="367">  367   </a>  <span class="KW">SIGNAL</span> tmp1_mant_b_norm_add_temp        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="368">  368   </a>  <span class="KW">SIGNAL</span> tmp1_mant_b_norm_out1            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="369">  369   </a>  <span class="KW">SIGNAL</span> DTC_out1_2                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="370">  370   </a>  <span class="KW">SIGNAL</span> alphatmp2_in0                    : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="371">  371   </a>  <span class="KW">SIGNAL</span> alphatmp2_out1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="372">  372   </a>  <span class="KW">SIGNAL</span> Delay4_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="373">  373   </a>  <span class="KW">SIGNAL</span> tmp1_m3B_add_temp                : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="374">  374   </a>  <span class="KW">SIGNAL</span> tmp1_m3B_out1                    : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="375">  375   </a>  <span class="KW">SIGNAL</span> DTC6_out1                        : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="376">  376   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_2                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="377">  377   </a>  <span class="KW">SIGNAL</span> if_tmp4_0_out1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="378">  378   </a>  <span class="KW">SIGNAL</span> tmp1_mB_add_temp                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="379">  379   </a>  <span class="KW">SIGNAL</span> tmp1_mB_out1                     : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="380">  380   </a>  <span class="KW">SIGNAL</span> DTC4_out1                        : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="381">  381   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="382">  382   </a>  <span class="KW">SIGNAL</span> if_tmp2_0_out1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="383">  383   </a>  <span class="KW">SIGNAL</span> if_tmp3_0_out1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="384">  384   </a>  <span class="KW">SIGNAL</span> if_bitget_exp_diff_1_0_out1      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="385">  385   </a>  <span class="KW">SIGNAL</span> if_exp_diff_0_out1               : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="386">  386   </a>  <span class="KW">SIGNAL</span> Delay_out1_2                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="387">  387   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="388">  388   </a>  <span class="KW">SIGNAL</span> Delay3_out1_4                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="389">  389   </a>  <span class="KW">SIGNAL</span> Add1_add_temp                    : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="390">  390   </a>  <span class="KW">SIGNAL</span> Add1_out1                        : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="391">  391   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_3                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="392">  392   </a>  <span class="KW">SIGNAL</span> Delay4_out1_4                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="393">  393   </a>  <span class="KW">SIGNAL</span> Add2_add_temp                    : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="394">  394   </a>  <span class="KW">SIGNAL</span> Add2_out1                        : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="395">  395   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_2                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="396">  396   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="397">  397   </a>  <span class="KW">SIGNAL</span> Delay2_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="398">  398   </a>  <span class="KW">SIGNAL</span> Add_add_temp                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="399">  399   </a>  <span class="KW">SIGNAL</span> Add_out1_1                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="400">  400   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_3                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="401">  401   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="402">  402   </a>  <span class="KW">SIGNAL</span> Switch_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="403">  403   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="404">  404   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1            : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="405">  405   </a>  <span class="KW">SIGNAL</span> Delay5_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="406">  406   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_1                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="407">  407   </a>  <span class="KW">SIGNAL</span> Delay8_out1                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="408">  408   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_1                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="409">  409   </a>  <span class="KW">SIGNAL</span> Add1_out1_1                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="410">  410   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_4                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="411">  411   </a>  <span class="KW">SIGNAL</span> Delay9_out1                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="412">  412   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_1                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="413">  413   </a>  <span class="KW">SIGNAL</span> Add2_out1_1                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="414">  414   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_3                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="415">  415   </a>  <span class="KW">SIGNAL</span> Switch1_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="416">  416   </a>  <span class="KW">SIGNAL</span> Delay7_out1_1                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="417">  417   </a>  <span class="KW">SIGNAL</span> Add_add_temp_1                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="418">  418   </a>  <span class="KW">SIGNAL</span> Add_out1_2                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="419">  419   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_4                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="420">  420   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_2                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="421">  421   </a>  <span class="KW">SIGNAL</span> Switch_out1_4                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="422">  422   </a>  <span class="KW">SIGNAL</span> Switch2_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="423">  423   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_1          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="424">  424   </a>  <span class="KW">SIGNAL</span> Delay10_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="425">  425   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_2                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="426">  426   </a>  <span class="KW">SIGNAL</span> Delay13_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="427">  427   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_2                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="428">  428   </a>  <span class="KW">SIGNAL</span> Add1_out1_2                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="429">  429   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_5                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="430">  430   </a>  <span class="KW">SIGNAL</span> Delay14_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="431">  431   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_2                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="432">  432   </a>  <span class="KW">SIGNAL</span> Add2_out1_2                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="433">  433   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_4                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="434">  434   </a>  <span class="KW">SIGNAL</span> Switch1_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="435">  435   </a>  <span class="KW">SIGNAL</span> Delay12_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="436">  436   </a>  <span class="KW">SIGNAL</span> Add_add_temp_2                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="437">  437   </a>  <span class="KW">SIGNAL</span> Add_out1_3                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="438">  438   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_5                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="439">  439   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_3                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="440">  440   </a>  <span class="KW">SIGNAL</span> Switch_out1_5                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="441">  441   </a>  <span class="KW">SIGNAL</span> Switch2_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="442">  442   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_2          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="443">  443   </a>  <span class="KW">SIGNAL</span> Delay15_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="444">  444   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_3                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="445">  445   </a>  <span class="KW">SIGNAL</span> Delay18_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="446">  446   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_3                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="447">  447   </a>  <span class="KW">SIGNAL</span> Add1_out1_3                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="448">  448   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_6                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="449">  449   </a>  <span class="KW">SIGNAL</span> Delay19_out1                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="450">  450   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_3                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="451">  451   </a>  <span class="KW">SIGNAL</span> Add2_out1_3                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="452">  452   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_5                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="453">  453   </a>  <span class="KW">SIGNAL</span> Switch1_out1_3                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="454">  454   </a>  <span class="KW">SIGNAL</span> Delay17_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="455">  455   </a>  <span class="KW">SIGNAL</span> Add_add_temp_3                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="456">  456   </a>  <span class="KW">SIGNAL</span> Add_out1_4                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="457">  457   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_6                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="458">  458   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_4                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="459">  459   </a>  <span class="KW">SIGNAL</span> Switch_out1_6                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="460">  460   </a>  <span class="KW">SIGNAL</span> Switch2_out1_3                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="461">  461   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_3          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="462">  462   </a>  <span class="KW">SIGNAL</span> Delay_out1_3                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="463">  463   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_4                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="464">  464   </a>  <span class="KW">SIGNAL</span> Delay3_out1_5                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="465">  465   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_4                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="466">  466   </a>  <span class="KW">SIGNAL</span> Add1_out1_4                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="467">  467   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_7                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="468">  468   </a>  <span class="KW">SIGNAL</span> Delay4_out1_5                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="469">  469   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_4                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="470">  470   </a>  <span class="KW">SIGNAL</span> Add2_out1_4                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="471">  471   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_6                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="472">  472   </a>  <span class="KW">SIGNAL</span> Switch1_out1_4                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="473">  473   </a>  <span class="KW">SIGNAL</span> Delay2_out1_4                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="474">  474   </a>  <span class="KW">SIGNAL</span> Add_add_temp_4                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="475">  475   </a>  <span class="KW">SIGNAL</span> Add_out1_5                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="476">  476   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_7                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="477">  477   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_5                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="478">  478   </a>  <span class="KW">SIGNAL</span> Switch_out1_7                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="479">  479   </a>  <span class="KW">SIGNAL</span> Switch2_out1_4                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="480">  480   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_4          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="481">  481   </a>  <span class="KW">SIGNAL</span> Delay5_out1_4                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="482">  482   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_5                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="483">  483   </a>  <span class="KW">SIGNAL</span> Delay8_out1_1                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="484">  484   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_5                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="485">  485   </a>  <span class="KW">SIGNAL</span> Add1_out1_5                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="486">  486   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_8                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="487">  487   </a>  <span class="KW">SIGNAL</span> Delay9_out1_1                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="488">  488   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_5                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="489">  489   </a>  <span class="KW">SIGNAL</span> Add2_out1_5                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="490">  490   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_7                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="491">  491   </a>  <span class="KW">SIGNAL</span> Switch1_out1_5                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="492">  492   </a>  <span class="KW">SIGNAL</span> Delay7_out1_2                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="493">  493   </a>  <span class="KW">SIGNAL</span> Add_add_temp_5                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="494">  494   </a>  <span class="KW">SIGNAL</span> Add_out1_6                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="495">  495   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_8                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="496">  496   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_6                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="497">  497   </a>  <span class="KW">SIGNAL</span> Switch_out1_8                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="498">  498   </a>  <span class="KW">SIGNAL</span> Switch2_out1_5                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="499">  499   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_5          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="500">  500   </a>  <span class="KW">SIGNAL</span> Delay10_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="501">  501   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_6                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="502">  502   </a>  <span class="KW">SIGNAL</span> Delay13_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="503">  503   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_6                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="504">  504   </a>  <span class="KW">SIGNAL</span> Add1_out1_6                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="505">  505   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_9                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="506">  506   </a>  <span class="KW">SIGNAL</span> Delay14_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="507">  507   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_6                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="508">  508   </a>  <span class="KW">SIGNAL</span> Add2_out1_6                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="509">  509   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_8                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="510">  510   </a>  <span class="KW">SIGNAL</span> Switch1_out1_6                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="511">  511   </a>  <span class="KW">SIGNAL</span> Delay12_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="512">  512   </a>  <span class="KW">SIGNAL</span> Add_add_temp_6                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="513">  513   </a>  <span class="KW">SIGNAL</span> Add_out1_7                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="514">  514   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_9                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="515">  515   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_7                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="516">  516   </a>  <span class="KW">SIGNAL</span> Switch_out1_9                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="517">  517   </a>  <span class="KW">SIGNAL</span> Switch2_out1_6                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="518">  518   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_6          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="519">  519   </a>  <span class="KW">SIGNAL</span> Delay15_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="520">  520   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_7                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="521">  521   </a>  <span class="KW">SIGNAL</span> Delay18_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="522">  522   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_7                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="523">  523   </a>  <span class="KW">SIGNAL</span> Add1_out1_7                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="524">  524   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_10               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="525">  525   </a>  <span class="KW">SIGNAL</span> Delay19_out1_1                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="526">  526   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_7                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="527">  527   </a>  <span class="KW">SIGNAL</span> Add2_out1_7                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="528">  528   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_9                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="529">  529   </a>  <span class="KW">SIGNAL</span> Switch1_out1_7                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="530">  530   </a>  <span class="KW">SIGNAL</span> Delay17_out1_3                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="531">  531   </a>  <span class="KW">SIGNAL</span> Add_add_temp_7                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="532">  532   </a>  <span class="KW">SIGNAL</span> Add_out1_8                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="533">  533   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_10                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="534">  534   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_8                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="535">  535   </a>  <span class="KW">SIGNAL</span> Switch_out1_10                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="536">  536   </a>  <span class="KW">SIGNAL</span> Switch2_out1_7                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="537">  537   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_7          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="538">  538   </a>  <span class="KW">SIGNAL</span> Delay_out1_4                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="539">  539   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_8                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="540">  540   </a>  <span class="KW">SIGNAL</span> Delay3_out1_6                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="541">  541   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_8                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="542">  542   </a>  <span class="KW">SIGNAL</span> Add1_out1_8                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="543">  543   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_11               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="544">  544   </a>  <span class="KW">SIGNAL</span> Delay4_out1_6                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="545">  545   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_8                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="546">  546   </a>  <span class="KW">SIGNAL</span> Add2_out1_8                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="547">  547   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_10               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="548">  548   </a>  <span class="KW">SIGNAL</span> Switch1_out1_8                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="549">  549   </a>  <span class="KW">SIGNAL</span> Delay2_out1_5                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="550">  550   </a>  <span class="KW">SIGNAL</span> Add_add_temp_8                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="551">  551   </a>  <span class="KW">SIGNAL</span> Add_out1_9                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="552">  552   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_11                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="553">  553   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_9                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="554">  554   </a>  <span class="KW">SIGNAL</span> Switch_out1_11                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="555">  555   </a>  <span class="KW">SIGNAL</span> Switch2_out1_8                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="556">  556   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_8          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="557">  557   </a>  <span class="KW">SIGNAL</span> Delay5_out1_5                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="558">  558   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_9                 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="559">  559   </a>  <span class="KW">SIGNAL</span> Delay8_out1_2                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="560">  560   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_9                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="561">  561   </a>  <span class="KW">SIGNAL</span> Add1_out1_9                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="562">  562   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_12               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="563">  563   </a>  <span class="KW">SIGNAL</span> Delay9_out1_2                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="564">  564   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_9                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="565">  565   </a>  <span class="KW">SIGNAL</span> Add2_out1_9                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="566">  566   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_11               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="567">  567   </a>  <span class="KW">SIGNAL</span> Switch1_out1_9                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="568">  568   </a>  <span class="KW">SIGNAL</span> Delay7_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="569">  569   </a>  <span class="KW">SIGNAL</span> Add_add_temp_9                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="570">  570   </a>  <span class="KW">SIGNAL</span> Add_out1_10                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="571">  571   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_12                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="572">  572   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_10               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="573">  573   </a>  <span class="KW">SIGNAL</span> Switch_out1_12                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="574">  574   </a>  <span class="KW">SIGNAL</span> Switch2_out1_9                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="575">  575   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_9          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="576">  576   </a>  <span class="KW">SIGNAL</span> Delay10_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="577">  577   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_10                : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="578">  578   </a>  <span class="KW">SIGNAL</span> Delay13_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="579">  579   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_10                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="580">  580   </a>  <span class="KW">SIGNAL</span> Add1_out1_10                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="581">  581   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_13               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="582">  582   </a>  <span class="KW">SIGNAL</span> Delay14_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="583">  583   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_10                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="584">  584   </a>  <span class="KW">SIGNAL</span> Add2_out1_10                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="585">  585   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_12               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="586">  586   </a>  <span class="KW">SIGNAL</span> Switch1_out1_10                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="587">  587   </a>  <span class="KW">SIGNAL</span> Delay12_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="588">  588   </a>  <span class="KW">SIGNAL</span> Add_add_temp_10                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="589">  589   </a>  <span class="KW">SIGNAL</span> Add_out1_11                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="590">  590   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_13                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="591">  591   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_11               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="592">  592   </a>  <span class="KW">SIGNAL</span> Switch_out1_13                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="593">  593   </a>  <span class="KW">SIGNAL</span> Switch2_out1_10                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="594">  594   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_10         : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="595">  595   </a>  <span class="KW">SIGNAL</span> Delay15_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="596">  596   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_11                : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="597">  597   </a>  <span class="KW">SIGNAL</span> Delay18_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="598">  598   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_11                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="599">  599   </a>  <span class="KW">SIGNAL</span> Add1_out1_11                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="600">  600   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_14               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="601">  601   </a>  <span class="KW">SIGNAL</span> Delay19_out1_2                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="602">  602   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_11                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="603">  603   </a>  <span class="KW">SIGNAL</span> Add2_out1_11                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="604">  604   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_13               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="605">  605   </a>  <span class="KW">SIGNAL</span> Switch1_out1_11                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="606">  606   </a>  <span class="KW">SIGNAL</span> Delay17_out1_4                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="607">  607   </a>  <span class="KW">SIGNAL</span> Add_add_temp_11                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="608">  608   </a>  <span class="KW">SIGNAL</span> Add_out1_12                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="609">  609   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_14                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="610">  610   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_12               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="611">  611   </a>  <span class="KW">SIGNAL</span> Switch_out1_14                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="612">  612   </a>  <span class="KW">SIGNAL</span> Switch2_out1_11                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="613">  613   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_11         : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="614">  614   </a>  <span class="KW">SIGNAL</span> modrem_12_Iterations_out1        : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="615">  615   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_out1                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="616">  616   </a>  <span class="KW">SIGNAL</span> reduced_reg_5                    : vector_of_signed28(0 <span class="KW">TO</span> 12);  <span class="CT">-- sfix28 [13]</span>
</span><span><a class="LN" name="617">  617   </a>  <span class="KW">SIGNAL</span> reduced_reg_next_5               : vector_of_signed28(0 <span class="KW">TO</span> 12);  <span class="CT">-- sfix28 [13]</span>
</span><span><a class="LN" name="618">  618   </a>  <span class="KW">SIGNAL</span> modrem_Normalize_Exp_Mant_out4_1 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="619">  619   </a>  <span class="KW">SIGNAL</span> bitsll_R_1_mant_b_norm_relop1    : std_logic;
</span><span><a class="LN" name="620">  620   </a>  <span class="KW">SIGNAL</span> mant_b_norm_R_sub_temp           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="621">  621   </a>  <span class="KW">SIGNAL</span> mant_b_norm_R_out1               : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="622">  622   </a>  <span class="KW">SIGNAL</span> DTC_out1_3                       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="623">  623   </a>  <span class="KW">SIGNAL</span> if_bitsll_R_1_mant_b_norm_out1   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="624">  624   </a>  <span class="KW">SIGNAL</span> Delay15_out1_3                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="625">  625   </a>  <span class="KW">SIGNAL</span> Delay14_out1_3                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="626">  626   </a>  <span class="KW">SIGNAL</span> shift_arithmetic_zerosig         : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="627">  627   </a>  <span class="KW">SIGNAL</span> shift_arithmetic_selsig          : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="628">  628   </a>  <span class="KW">SIGNAL</span> dynamic_shift_zerosig            : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="629">  629   </a>  <span class="KW">SIGNAL</span> dynamic_shift_selsig             : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="630">  630   </a>  <span class="KW">SIGNAL</span> Shift_Arithmetic_out1            : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="631">  631   </a>  <span class="KW">SIGNAL</span> bitsrl_x_pos_0_out1              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="632">  632   </a>  <span class="KW">SIGNAL</span> bitsll_x_shift_length_zerosig    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="633">  633   </a>  <span class="KW">SIGNAL</span> bitsll_x_shift_length_selsig     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="634">  634   </a>  <span class="KW">SIGNAL</span> dynamic_shift_zerosig_1          : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="635">  635   </a>  <span class="KW">SIGNAL</span> dynamic_shift_selsig_1           : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="636">  636   </a>  <span class="KW">SIGNAL</span> bitsll_x_shift_length_out1       : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="637">  637   </a>  <span class="KW">SIGNAL</span> BitSlice_out1_1                  : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="638">  638   </a>  <span class="KW">SIGNAL</span> reduced_reg_6                    : vector_of_signed28(0 <span class="KW">TO</span> 12);  <span class="CT">-- sfix28 [13]</span>
</span><span><a class="LN" name="639">  639   </a>  <span class="KW">SIGNAL</span> reduced_reg_next_6               : vector_of_signed28(0 <span class="KW">TO</span> 12);  <span class="CT">-- sfix28 [13]</span>
</span><span><a class="LN" name="640">  640   </a>  <span class="KW">SIGNAL</span> modrem_Normalize_Exp_Mant_out2_1 : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="641">  641   </a>  <span class="KW">SIGNAL</span> BitSlice1_out1                   : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="642">  642   </a>  <span class="KW">SIGNAL</span> Delay12_out1_3                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="643">  643   </a>  <span class="KW">SIGNAL</span> Delay4_out1_7                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="644">  644   </a>  <span class="KW">SIGNAL</span> x_0_out1                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="645">  645   </a>  <span class="KW">SIGNAL</span> pos_0_out1                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="646">  646   </a>  <span class="KW">SIGNAL</span> Delay10_out1_3                   : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="647">  647   </a>  <span class="KW">SIGNAL</span> tmp2_tmp3_relop1                 : std_logic;
</span><span><a class="LN" name="648">  648   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="649">  649   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="650">  650   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="651">  651   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1_3         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="652">  652   </a>  <span class="KW">SIGNAL</span> Delay32_reg                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" name="653">  653   </a>  <span class="KW">SIGNAL</span> Delay32_reg_next                 : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" name="654">  654   </a>  <span class="KW">SIGNAL</span> Delay32_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="655">  655   </a>  <span class="KW">SIGNAL</span> Delay6_reg                       : std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix1 [3]</span>
</span><span><a class="LN" name="656">  656   </a>  <span class="KW">SIGNAL</span> Delay6_reg_next                  : std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix1 [3]</span>
</span><span><a class="LN" name="657">  657   </a>  <span class="KW">SIGNAL</span> Delay6_out1_4                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="658">  658   </a>  <span class="KW">SIGNAL</span> Delay_out1_5                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="659">  659   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_4          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="660">  660   </a>  <span class="KW">SIGNAL</span> Delay2_reg                       : std_logic_vector(0 <span class="KW">TO</span> 18);  <span class="CT">-- ufix1 [19]</span>
</span><span><a class="LN" name="661">  661   </a>  <span class="KW">SIGNAL</span> Delay2_reg_next                  : std_logic_vector(0 <span class="KW">TO</span> 18);  <span class="CT">-- ufix1 [19]</span>
</span><span><a class="LN" name="662">  662   </a>  <span class="KW">SIGNAL</span> Delay2_out1_6                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="663">  663   </a>  <span class="KW">SIGNAL</span> C_out1_15                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="664">  664   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_12        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="665">  665   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_12            : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="666">  666   </a>  <span class="KW">SIGNAL</span> DTC3_out1_13                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="667">  667   </a>  <span class="KW">SIGNAL</span> Delay6_out1_5                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="668">  668   </a>  <span class="KW">SIGNAL</span> C_out1_16                        : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="669">  669   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_add_temp_13        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="670">  670   </a>  <span class="KW">SIGNAL</span> exp_diff_in_2_out1_13            : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="671">  671   </a>  <span class="KW">SIGNAL</span> DTC3_out1_14                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="672">  672   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_12                : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="673">  673   </a>  <span class="KW">SIGNAL</span> Delay3_out1_7                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="674">  674   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_12                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="675">  675   </a>  <span class="KW">SIGNAL</span> Add1_out1_12                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="676">  676   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_15               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="677">  677   </a>  <span class="KW">SIGNAL</span> Delay4_out1_8                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="678">  678   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_12                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="679">  679   </a>  <span class="KW">SIGNAL</span> Add2_out1_12                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="680">  680   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_14               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="681">  681   </a>  <span class="KW">SIGNAL</span> Switch1_out1_12                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="682">  682   </a>  <span class="KW">SIGNAL</span> Delay2_out1_7                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="683">  683   </a>  <span class="KW">SIGNAL</span> Add_add_temp_12                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="684">  684   </a>  <span class="KW">SIGNAL</span> Add_out1_13                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="685">  685   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_15                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="686">  686   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_13               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="687">  687   </a>  <span class="KW">SIGNAL</span> Switch_out1_15                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="688">  688   </a>  <span class="KW">SIGNAL</span> Switch2_out1_12                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="689">  689   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_12         : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="690">  690   </a>  <span class="KW">SIGNAL</span> Delay5_out1_6                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="691">  691   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_13                : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="692">  692   </a>  <span class="KW">SIGNAL</span> Delay8_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="693">  693   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_13                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="694">  694   </a>  <span class="KW">SIGNAL</span> Add1_out1_13                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="695">  695   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_16               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="696">  696   </a>  <span class="KW">SIGNAL</span> Delay9_out1_3                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="697">  697   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_13                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="698">  698   </a>  <span class="KW">SIGNAL</span> Add2_out1_13                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="699">  699   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_15               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="700">  700   </a>  <span class="KW">SIGNAL</span> Switch1_out1_13                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="701">  701   </a>  <span class="KW">SIGNAL</span> Delay7_out1_4                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="702">  702   </a>  <span class="KW">SIGNAL</span> Add_add_temp_13                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="703">  703   </a>  <span class="KW">SIGNAL</span> Add_out1_14                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="704">  704   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_16                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="705">  705   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_14               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="706">  706   </a>  <span class="KW">SIGNAL</span> Switch_out1_16                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="707">  707   </a>  <span class="KW">SIGNAL</span> Switch2_out1_13                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="708">  708   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_13         : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="709">  709   </a>  <span class="KW">SIGNAL</span> Delay10_out1_4                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="710">  710   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_14                : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="711">  711   </a>  <span class="KW">SIGNAL</span> Delay13_out1_3                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="712">  712   </a>  <span class="KW">SIGNAL</span> Add1_add_temp_14                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="713">  713   </a>  <span class="KW">SIGNAL</span> Add1_out1_14                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="714">  714   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_17               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="715">  715   </a>  <span class="KW">SIGNAL</span> Delay14_out1_4                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="716">  716   </a>  <span class="KW">SIGNAL</span> Add2_add_temp_14                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="717">  717   </a>  <span class="KW">SIGNAL</span> Add2_out1_14                     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="718">  718   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_16               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="719">  719   </a>  <span class="KW">SIGNAL</span> Switch1_out1_14                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="720">  720   </a>  <span class="KW">SIGNAL</span> Delay12_out1_4                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="721">  721   </a>  <span class="KW">SIGNAL</span> Add_add_temp_14                  : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="722">  722   </a>  <span class="KW">SIGNAL</span> Add_out1_15                      : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="723">  723   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_17                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="724">  724   </a>  <span class="KW">SIGNAL</span> Delay11_out1_3                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="725">  725   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_15               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="726">  726   </a>  <span class="KW">SIGNAL</span> Switch_out1_17                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="727">  727   </a>  <span class="KW">SIGNAL</span> Switch2_out1_14                  : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="728">  728   </a>  <span class="KW">SIGNAL</span> if_exp_diff_in_0_out1_14         : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="729">  729   </a>  <span class="KW">SIGNAL</span> Delay15_out1_4                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="730">  730   </a>  <span class="KW">SIGNAL</span> R_in_0_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="731">  731   </a>  <span class="KW">SIGNAL</span> alphasign_diff_1_R_in_0_out1     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="732">  732   </a>  <span class="KW">SIGNAL</span> Delay18_reg                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" name="733">  733   </a>  <span class="KW">SIGNAL</span> Delay18_reg_next                 : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" name="734">  734   </a>  <span class="KW">SIGNAL</span> Delay18_out1_3                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="735">  735   </a>  <span class="KW">SIGNAL</span> alpha0_out1_4                    : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="736">  736   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_3                : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="737">  737   </a>  <span class="KW">SIGNAL</span> reinterpretcast_bitconcat_R_in_out1 : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="738">  738   </a>  <span class="KW">SIGNAL</span> Delay25_reg                      : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30 [2]</span>
</span><span><a class="LN" name="739">  739   </a>  <span class="KW">SIGNAL</span> Delay25_reg_next                 : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30 [2]</span>
</span><span><a class="LN" name="740">  740   </a>  <span class="KW">SIGNAL</span> Delay25_out1                     : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="741">  741   </a>  <span class="KW">SIGNAL</span> reduced_reg_7                    : vector_of_signed10(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix10 [16]</span>
</span><span><a class="LN" name="742">  742   </a>  <span class="KW">SIGNAL</span> reduced_reg_next_7               : vector_of_signed10(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix10 [16]</span>
</span><span><a class="LN" name="743">  743   </a>  <span class="KW">SIGNAL</span> modrem_Normalize_Exp_Mant_out3_1 : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="744">  744   </a>  <span class="KW">SIGNAL</span> Delay24_reg                      : vector_of_signed10(0 <span class="KW">TO</span> 16);  <span class="CT">-- sfix10 [17]</span>
</span><span><a class="LN" name="745">  745   </a>  <span class="KW">SIGNAL</span> Delay24_reg_next                 : vector_of_signed10(0 <span class="KW">TO</span> 16);  <span class="CT">-- sfix10 [17]</span>
</span><span><a class="LN" name="746">  746   </a>  <span class="KW">SIGNAL</span> Delay24_out1                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="747">  747   </a>  <span class="KW">SIGNAL</span> exp_b_norm_exp_a_norm_sub_temp   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="748">  748   </a>  <span class="KW">SIGNAL</span> exp_b_norm_exp_a_norm_out1       : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="749">  749   </a>  <span class="KW">SIGNAL</span> DTC_out1_4                       : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="750">  750   </a>  <span class="KW">SIGNAL</span> shift_length_0_out1              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="751">  751   </a>  <span class="KW">SIGNAL</span> Delay12_out1_5                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="752">  752   </a>  <span class="KW">SIGNAL</span> alphaR_ext_in0                   : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="753">  753   </a>  <span class="KW">SIGNAL</span> alphaR_ext_out1                  : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="754">  754   </a>  <span class="KW">SIGNAL</span> Delay10_out1_5                   : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="755">  755   </a>  <span class="KW">SIGNAL</span> shift_length_cfType_Mantiss_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="756">  756   </a>  <span class="KW">SIGNAL</span> Delay5_out1_7                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="757">  757   </a>  <span class="KW">SIGNAL</span> Delay11_out1_4                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="758">  758   </a>  <span class="KW">SIGNAL</span> bitsra_r_ext_shift_length_zerosig : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="759">  759   </a>  <span class="KW">SIGNAL</span> bitsra_r_ext_shift_length_selsig : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="760">  760   </a>  <span class="KW">SIGNAL</span> dynamic_shift_zerosig_2          : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="761">  761   </a>  <span class="KW">SIGNAL</span> dynamic_shift_selsig_2           : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="762">  762   </a>  <span class="KW">SIGNAL</span> bitsra_R_ext_shift_length_out1   : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="763">  763   </a>  <span class="KW">SIGNAL</span> C_out1_17                        : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="764">  764   </a>  <span class="KW">SIGNAL</span> if_shift_length_cfType_Mantis_out1 : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="765">  765   </a>  <span class="KW">SIGNAL</span> if_shift_length_0_out1           : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="766">  766   </a>  <span class="KW">SIGNAL</span> Delay23_out1                     : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="767">  767   </a>  <span class="KW">SIGNAL</span> Delay16_out1_3                   : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="768">  768   </a>  <span class="KW">SIGNAL</span> alphamB1_in0                     : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="769">  769   </a>  <span class="KW">SIGNAL</span> alphamB1_out1                    : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28</span>
</span><span><a class="LN" name="770">  770   </a>  <span class="KW">SIGNAL</span> alpha1_out1_4                    : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="771">  771   </a>  <span class="KW">SIGNAL</span> Bit_Concat1_out1_1               : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30</span>
</span><span><a class="LN" name="772">  772   </a>  <span class="KW">SIGNAL</span> reinterpretcast_bitconcat_mB1_out1 : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="773">  773   </a>  <span class="KW">SIGNAL</span> Delay24_reg_1                    : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30 [2]</span>
</span><span><a class="LN" name="774">  774   </a>  <span class="KW">SIGNAL</span> Delay24_reg_next_1               : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30 [2]</span>
</span><span><a class="LN" name="775">  775   </a>  <span class="KW">SIGNAL</span> Delay24_out1_1                   : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="776">  776   </a>  <span class="KW">SIGNAL</span> mB1_ext_R_ext_add_temp           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="777">  777   </a>  <span class="KW">SIGNAL</span> mB1_ext_R_ext_out1               : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="778">  778   </a>  <span class="KW">SIGNAL</span> BitSlice_out1_2                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="779">  779   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1_1         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="780">  780   </a>  <span class="KW">SIGNAL</span> BitSlice1_out1_1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="781">  781   </a>  <span class="KW">SIGNAL</span> alphabitget_R_ext_cfType_Mantissa_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="782">  782   </a>  <span class="KW">SIGNAL</span> bitsll_R_ext_1_out1              : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="783">  783   </a>  <span class="KW">SIGNAL</span> if_bitget_R_ext_cfType_Mantissa_out1 : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="784">  784   </a>  <span class="KW">SIGNAL</span> if_sign_diff_1_R_in_0_out1       : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="785">  785   </a>  <span class="KW">SIGNAL</span> BitSlice3_out1                   : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="786">  786   </a>  <span class="KW">SIGNAL</span> Delay9_out1_4                    : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="787">  787   </a>  <span class="KW">SIGNAL</span> R_0_out1                         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="788">  788   </a>  <span class="KW">SIGNAL</span> reset_to_zero_R_0_out1           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="789">  789   </a>  <span class="KW">SIGNAL</span> Delay3_out1_8                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="790">  790   </a>  <span class="KW">SIGNAL</span> Delay12_out1_6                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="791">  791   </a>  <span class="KW">SIGNAL</span> Delay17_reg_1                    : vector_of_signed10(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix10 [2]</span>
</span><span><a class="LN" name="792">  792   </a>  <span class="KW">SIGNAL</span> Delay17_reg_next_1               : vector_of_signed10(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix10 [2]</span>
</span><span><a class="LN" name="793">  793   </a>  <span class="KW">SIGNAL</span> Delay17_out1_5                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="794">  794   </a>  <span class="KW">SIGNAL</span> Delay19_reg                      : vector_of_signed10(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix10 [2]</span>
</span><span><a class="LN" name="795">  795   </a>  <span class="KW">SIGNAL</span> Delay19_reg_next                 : vector_of_signed10(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix10 [2]</span>
</span><span><a class="LN" name="796">  796   </a>  <span class="KW">SIGNAL</span> Delay19_out1_3                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="797">  797   </a>  <span class="KW">SIGNAL</span> if_exp_a_norm_exp_b_norm_out1    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="798">  798   </a>  <span class="KW">SIGNAL</span> cast_1_like_exp_R_out1           : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="799">  799   </a>  <span class="KW">SIGNAL</span> exp_R_cast_1_like_exp_R_sub_temp : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="800">  800   </a>  <span class="KW">SIGNAL</span> exp_R_cast_1_like_exp_R_out1     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="801">  801   </a>  <span class="KW">SIGNAL</span> if_bitget_R_ext_cfType_Mantissa_1_out1 : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="802">  802   </a>  <span class="KW">SIGNAL</span> if_sign_diff_1_R_in_0_1_out1     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="803">  803   </a>  <span class="KW">SIGNAL</span> Delay7_out1_5                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="804">  804   </a>  <span class="KW">SIGNAL</span> Delay4_out1_9                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="805">  805   </a>  <span class="KW">SIGNAL</span> BitSlice_out1_3                  : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="806">  806   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_17               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="807">  807   </a>  <span class="KW">SIGNAL</span> Bit_Slice16_out1_3               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="808">  808   </a>  <span class="KW">SIGNAL</span> Bit_Slice15_out1_3               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="809">  809   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1_3         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="810">  810   </a>  <span class="KW">SIGNAL</span> Bit_Slice14_out1_3               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="811">  811   </a>  <span class="KW">SIGNAL</span> Bit_Slice13_out1_3               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="812">  812   </a>  <span class="KW">SIGNAL</span> Logical_Operator7_out1_3         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="813">  813   </a>  <span class="KW">SIGNAL</span> Logical_Operator6_out1_3         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="814">  814   </a>  <span class="KW">SIGNAL</span> Bit_Slice12_out1_3               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="815">  815   </a>  <span class="KW">SIGNAL</span> Bit_Slice11_out1_3               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="816">  816   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1_4         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="817">  817   </a>  <span class="KW">SIGNAL</span> Bit_Slice10_out1_3               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="818">  818   </a>  <span class="KW">SIGNAL</span> Bit_Slice9_out1_3                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="819">  819   </a>  <span class="KW">SIGNAL</span> Logical_Operator14_out1_2        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="820">  820   </a>  <span class="KW">SIGNAL</span> Logical_Operator13_out1_2        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="821">  821   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_18               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="822">  822   </a>  <span class="KW">SIGNAL</span> Bit_Slice16_out1_4               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="823">  823   </a>  <span class="KW">SIGNAL</span> Bit_Slice15_out1_4               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="824">  824   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1_4         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="825">  825   </a>  <span class="KW">SIGNAL</span> Bit_Slice14_out1_4               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="826">  826   </a>  <span class="KW">SIGNAL</span> Bit_Slice13_out1_4               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="827">  827   </a>  <span class="KW">SIGNAL</span> Logical_Operator7_out1_4         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="828">  828   </a>  <span class="KW">SIGNAL</span> Logical_Operator6_out1_4         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="829">  829   </a>  <span class="KW">SIGNAL</span> Bit_Slice12_out1_4               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="830">  830   </a>  <span class="KW">SIGNAL</span> Bit_Slice11_out1_4               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="831">  831   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1_5         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="832">  832   </a>  <span class="KW">SIGNAL</span> Bit_Slice10_out1_4               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="833">  833   </a>  <span class="KW">SIGNAL</span> Bit_Slice9_out1_4                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="834">  834   </a>  <span class="KW">SIGNAL</span> Logical_Operator14_out1_3        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="835">  835   </a>  <span class="KW">SIGNAL</span> Logical_Operator13_out1_3        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="836">  836   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="837">  837   </a>  <span class="KW">SIGNAL</span> Bit_Slice8_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="838">  838   </a>  <span class="KW">SIGNAL</span> Bit_Slice7_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="839">  839   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_2         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="840">  840   </a>  <span class="KW">SIGNAL</span> Bit_Slice6_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="841">  841   </a>  <span class="KW">SIGNAL</span> Bit_Slice5_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="842">  842   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1_2         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="843">  843   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_16               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="844">  844   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_18               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="845">  845   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_19               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="846">  846   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_18                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="847">  847   </a>  <span class="KW">SIGNAL</span> Constant_out1_5                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="848">  848   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="849">  849   </a>  <span class="KW">SIGNAL</span> Switch_out1_18                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="850">  850   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_5          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="851">  851   </a>  <span class="KW">SIGNAL</span> Constant2_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="852">  852   </a>  <span class="KW">SIGNAL</span> Switch1_out1_15                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="853">  853   </a>  <span class="KW">SIGNAL</span> Constant3_out1_1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="854">  854   </a>  <span class="KW">SIGNAL</span> Switch2_out1_15                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="855">  855   </a>  <span class="KW">SIGNAL</span> Constant4_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="856">  856   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_2         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="857">  857   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="858">  858   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="859">  859   </a>  <span class="KW">SIGNAL</span> Constant5_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="860">  860   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="861">  861   </a>  <span class="KW">SIGNAL</span> Constant6_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="862">  862   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="863">  863   </a>  <span class="KW">SIGNAL</span> Constant7_out1_1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="864">  864   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="865">  865   </a>  <span class="KW">SIGNAL</span> Constant8_out1_1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="866">  866   </a>  <span class="KW">SIGNAL</span> Switch8_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="867">  867   </a>  <span class="KW">SIGNAL</span> Logical_Operator12_out1_2        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="868">  868   </a>  <span class="KW">SIGNAL</span> Switch9_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="869">  869   </a>  <span class="KW">SIGNAL</span> Switch10_out1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="870">  870   </a>  <span class="KW">SIGNAL</span> Constant_out1_6                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="871">  871   </a>  <span class="KW">SIGNAL</span> Constant9_out1_3                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="872">  872   </a>  <span class="KW">SIGNAL</span> Switch11_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="873">  873   </a>  <span class="KW">SIGNAL</span> Constant10_out1_3                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="874">  874   </a>  <span class="KW">SIGNAL</span> Switch12_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="875">  875   </a>  <span class="KW">SIGNAL</span> Constant11_out1_3                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="876">  876   </a>  <span class="KW">SIGNAL</span> Switch14_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="877">  877   </a>  <span class="KW">SIGNAL</span> Constant12_out1_3                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="878">  878   </a>  <span class="KW">SIGNAL</span> Switch15_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="879">  879   </a>  <span class="KW">SIGNAL</span> Switch16_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="880">  880   </a>  <span class="KW">SIGNAL</span> Constant13_out1_3                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="881">  881   </a>  <span class="KW">SIGNAL</span> Switch17_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="882">  882   </a>  <span class="KW">SIGNAL</span> Constant14_out1_3                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="883">  883   </a>  <span class="KW">SIGNAL</span> Switch18_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="884">  884   </a>  <span class="KW">SIGNAL</span> Constant15_out1_3                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="885">  885   </a>  <span class="KW">SIGNAL</span> Switch19_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="886">  886   </a>  <span class="KW">SIGNAL</span> Constant16_out1_3                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="887">  887   </a>  <span class="KW">SIGNAL</span> Switch20_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="888">  888   </a>  <span class="KW">SIGNAL</span> Switch21_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="889">  889   </a>  <span class="KW">SIGNAL</span> Logical_Operator12_out1_3        : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="890">  890   </a>  <span class="KW">SIGNAL</span> Switch13_out1_3                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="891">  891   </a>  <span class="KW">SIGNAL</span> Switch33_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="892">  892   </a>  <span class="KW">SIGNAL</span> Constant_out1_7                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="893">  893   </a>  <span class="KW">SIGNAL</span> Constant9_out1_4                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="894">  894   </a>  <span class="KW">SIGNAL</span> Switch11_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="895">  895   </a>  <span class="KW">SIGNAL</span> Constant10_out1_4                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="896">  896   </a>  <span class="KW">SIGNAL</span> Switch12_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="897">  897   </a>  <span class="KW">SIGNAL</span> Constant11_out1_4                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="898">  898   </a>  <span class="KW">SIGNAL</span> Switch14_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="899">  899   </a>  <span class="KW">SIGNAL</span> Constant12_out1_4                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="900">  900   </a>  <span class="KW">SIGNAL</span> Switch15_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="901">  901   </a>  <span class="KW">SIGNAL</span> Switch16_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="902">  902   </a>  <span class="KW">SIGNAL</span> Constant13_out1_4                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="903">  903   </a>  <span class="KW">SIGNAL</span> Switch17_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="904">  904   </a>  <span class="KW">SIGNAL</span> Constant14_out1_4                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="905">  905   </a>  <span class="KW">SIGNAL</span> Switch18_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="906">  906   </a>  <span class="KW">SIGNAL</span> Constant15_out1_4                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="907">  907   </a>  <span class="KW">SIGNAL</span> Switch19_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="908">  908   </a>  <span class="KW">SIGNAL</span> Constant16_out1_4                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="909">  909   </a>  <span class="KW">SIGNAL</span> Switch20_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="910">  910   </a>  <span class="KW">SIGNAL</span> Switch21_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="911">  911   </a>  <span class="KW">SIGNAL</span> Switch13_out1_4                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="912">  912   </a>  <span class="KW">SIGNAL</span> Switch34_out1_1                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="913">  913   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion_out1        : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="914">  914   </a>  <span class="KW">SIGNAL</span> Delay2_out1_8                    : unsigned(4 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix5</span>
</span><span><a class="LN" name="915">  915   </a>  <span class="KW">SIGNAL</span> exp_R_shift1_sub_cast            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="916">  916   </a>  <span class="KW">SIGNAL</span> exp_R_shift1_sub_temp            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="917">  917   </a>  <span class="KW">SIGNAL</span> exp_R_shift1_out1                : signed(11 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix12</span>
</span><span><a class="LN" name="918">  918   </a>  <span class="KW">SIGNAL</span> DTC1_out1_3                      : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="919">  919   </a>  <span class="KW">SIGNAL</span> exp_rem_0_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="920">  920   </a>  <span class="KW">SIGNAL</span> shift1_cfType_MantissaLength_out1 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="921">  921   </a>  <span class="KW">SIGNAL</span> Delay1_out1_5                    : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="922">  922   </a>  <span class="KW">SIGNAL</span> bitsll_tmp2_shift1_out1          : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="923">  923   </a>  <span class="KW">SIGNAL</span> C_out1_18                        : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="924">  924   </a>  <span class="KW">SIGNAL</span> if_shift1_cfType_MantissaLengt_out1 : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="925">  925   </a>  <span class="KW">SIGNAL</span> BitSlice2_out1                   : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="926">  926   </a>  <span class="KW">SIGNAL</span> exp_rem_0_out1_1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="927">  927   </a>  <span class="KW">SIGNAL</span> bitsrl_tmp3_1_out1               : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="928">  928   </a>  <span class="KW">SIGNAL</span> BitSlice3_out1_1                 : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="929">  929   </a>  <span class="KW">SIGNAL</span> C1_out1                          : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="930">  930   </a>  <span class="KW">SIGNAL</span> if_exp_rem_0_out1                : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="931">  931   </a>  <span class="KW">SIGNAL</span> if_exp_rem_0_1_out1              : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="932">  932   </a>  <span class="KW">SIGNAL</span> C4_out1                          : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="933">  933   </a>  <span class="KW">SIGNAL</span> if_reset_to_zero_R_0_1_out1      : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="934">  934   </a>  <span class="KW">SIGNAL</span> Delay1_out1_6                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="935">  935   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_4                : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="936">  936   </a>  <span class="KW">SIGNAL</span> BitSlice1_out1_2                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="937">  937   </a>  <span class="KW">SIGNAL</span> cast_R_ext_WordLength_like_out1  : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="938">  938   </a>  <span class="KW">SIGNAL</span> cast_R_ext_WordLength_like_sub_temp : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="939">  939   </a>  <span class="KW">SIGNAL</span> cast_R_ext_WordLength_like_out1_1 : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="940">  940   </a>  <span class="KW">SIGNAL</span> Delay4_out1_10                   : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="941">  941   </a>  <span class="KW">SIGNAL</span> bitsll_r_ext_cast_r_ext_wordl_zerosig : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="942">  942   </a>  <span class="KW">SIGNAL</span> bitsll_r_ext_cast_r_ext_wordl_selsig : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="943">  943   </a>  <span class="KW">SIGNAL</span> dynamic_shift_zerosig_3          : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="944">  944   </a>  <span class="KW">SIGNAL</span> dynamic_shift_selsig_3           : signed(10 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix11</span>
</span><span><a class="LN" name="945">  945   </a>  <span class="KW">SIGNAL</span> bitsll_R_ext_cast_R_ext_WordL_out1 : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="946">  946   </a>  <span class="KW">SIGNAL</span> tmp1_0_out1                      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="947">  947   </a>  <span class="KW">SIGNAL</span> Delay21_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="948">  948   </a>  <span class="KW">SIGNAL</span> Delay22_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="949">  949   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_6          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="950">  950   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_3         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="951">  951   </a>  <span class="KW">SIGNAL</span> BitSlice2_out1_1                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="952">  952   </a>  <span class="KW">SIGNAL</span> sticky_bitget_R_ext_1_out1       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="953">  953   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_3         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="954">  954   </a>  <span class="KW">SIGNAL</span> Delay8_out1_4                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="955">  955   </a>  <span class="KW">SIGNAL</span> Delay_out1_6                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="956">  956   </a>  <span class="KW">SIGNAL</span> BitSlice_out1_4                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="957">  957   </a>  <span class="KW">SIGNAL</span> Delay2_out1_9                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="958">  958   </a>  <span class="KW">SIGNAL</span> alphabitget_Mant_tmp_2_0_out1    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="959">  959   </a>  <span class="KW">SIGNAL</span> alphabitget_Mant_tmp_1_0_out1    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="960">  960   </a>  <span class="KW">SIGNAL</span> cast_2_like_Mant_tmp_out1        : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="961">  961   </a>  <span class="KW">SIGNAL</span> Mant_tmp_cast_2_like_Man_out1    : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="962">  962   </a>  <span class="KW">SIGNAL</span> if_bitget_Mant_tmp_1_0_out1      : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="963">  963   </a>  <span class="KW">SIGNAL</span> BitSlice2_out1_2                 : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="964">  964   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_7          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="965">  965   </a>  <span class="KW">SIGNAL</span> DTC2_out1_2                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="966">  966   </a>  <span class="KW">SIGNAL</span> C3_out1                          : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="967">  967   </a>  <span class="KW">SIGNAL</span> if_reset_to_zero_R_0_out1        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="968">  968   </a>  <span class="KW">SIGNAL</span> Delay_out1_7                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="969">  969   </a>  <span class="KW">SIGNAL</span> cast_1_like_Exp_out1             : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="970">  970   </a>  <span class="KW">SIGNAL</span> Exp_cast_1_like_Exp_out1         : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="971">  971   </a>  <span class="KW">SIGNAL</span> if_bitget_Mant_tmp_Mant_tmp_Wor_out1 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="972">  972   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1_3           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="973">  973   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero1_out1            : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="974">  974   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_8          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="975">  975   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1_1       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="976">  976   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1_1      : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="977">  977   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_4         : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="978">  978   </a>  <span class="KW">SIGNAL</span> Constant_out1_8                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="979">  979   </a>  <span class="KW">SIGNAL</span> Constant2_out1_1                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="980">  980   </a>  <span class="KW">SIGNAL</span> Switch2_out1_16                  : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="981">  981   </a>  <span class="KW">SIGNAL</span> Switch_out1_19                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="982">  982   </a>  <span class="KW">SIGNAL</span> Delay18_reg_1                    : vector_of_unsigned8(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix8 [12]</span>
</span><span><a class="LN" name="983">  983   </a>  <span class="KW">SIGNAL</span> Delay18_reg_next_1               : vector_of_unsigned8(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix8 [12]</span>
</span><span><a class="LN" name="984">  984   </a>  <span class="KW">SIGNAL</span> Delay18_out1_4                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="985">  985   </a>  <span class="KW">SIGNAL</span> if_rem_Exceptional_Check_cfType_out1 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="986">  986   </a>  <span class="KW">SIGNAL</span> Switch6_out1_1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="987">  987   </a>  <span class="KW">SIGNAL</span> Delay6_out1_6                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="988">  988   </a>  <span class="KW">SIGNAL</span> Constant2_out1_2                 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="989">  989   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1_4           : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="990">  990   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_9          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="991">  991   </a>  <span class="KW">SIGNAL</span> BitSlice3_out1_2                 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="992">  992   </a>  <span class="KW">SIGNAL</span> C_out1_19                        : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="993">  993   </a>  <span class="KW">SIGNAL</span> if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="994">  994   </a>  <span class="KW">SIGNAL</span> Constant1_out1_1                 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="995">  995   </a>  <span class="KW">SIGNAL</span> Constant3_out1_2                 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="996">  996   </a>  <span class="KW">SIGNAL</span> Switch3_out1_1                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="997">  997   </a>  <span class="KW">SIGNAL</span> Switch1_out1_16                  : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="998">  998   </a>  <span class="KW">SIGNAL</span> Delay19_reg_1                    : vector_of_unsigned23(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix23 [12]</span>
</span><span><a class="LN" name="999">  999   </a>  <span class="KW">SIGNAL</span> Delay19_reg_next_1               : vector_of_unsigned23(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix23 [12]</span>
</span><span><a class="LN" name="1000"> 1000   </a>  <span class="KW">SIGNAL</span> Delay19_out1_4                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="1001"> 1001   </a>  <span class="KW">SIGNAL</span> if_rem_Exceptional_Check_cfType_1_out1 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="1002"> 1002   </a>  <span class="KW">SIGNAL</span> Switch5_out1_1                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="1003"> 1003   </a>  <span class="KW">SIGNAL</span> Delay7_out1_6                    : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="1004"> 1004   </a>  <span class="KW">SIGNAL</span> nfp_out_pack                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="1005"> 1005   </a>
</span><span><a class="LN" name="1006"> 1006   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="1007"> 1007   </a>  <span class="CT">-- Subsystem</span>
</span><span><a class="LN" name="1008"> 1008   </a>
</span><span><a class="LN" name="1009"> 1009   </a>  nfp_in2_unsigned &lt;= unsigned(nfp_in2);
</span><span><a class="LN" name="1010"> 1010   </a>
</span><span><a class="LN" name="1011"> 1011   </a>  <span class="CT">-- Split 32 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="1012"> 1012   </a>  bSign &lt;= nfp_in2_unsigned(31);
</span><span><a class="LN" name="1013"> 1013   </a>  bExponent &lt;= nfp_in2_unsigned(30 <span class="KW">DOWNTO</span> 23);
</span><span><a class="LN" name="1014"> 1014   </a>  bMantissa &lt;= nfp_in2_unsigned(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1015"> 1015   </a>
</span><span><a class="LN" name="1016"> 1016   </a>  Delay17_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1017"> 1017   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1018"> 1018   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1019"> 1019   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1020"> 1020   </a>        Delay17_out1 &lt;= '0';
</span><span><a class="LN" name="1021"> 1021   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1022"> 1022   </a>        Delay17_out1 &lt;= bSign;
</span><span><a class="LN" name="1023"> 1023   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1024"> 1024   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1025"> 1025   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay17_process;
</span><span><a class="LN" name="1026"> 1026   </a>
</span><span><a class="LN" name="1027"> 1027   </a>
</span><span><a class="LN" name="1028"> 1028   </a>  Delay17_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1029"> 1029   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1030"> 1030   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1031"> 1031   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1032"> 1032   </a>        Delay17_reg(0) &lt;= '0';
</span><span><a class="LN" name="1033"> 1033   </a>        Delay17_reg(1) &lt;= '0';
</span><span><a class="LN" name="1034"> 1034   </a>        Delay17_reg(2) &lt;= '0';
</span><span><a class="LN" name="1035"> 1035   </a>        Delay17_reg(3) &lt;= '0';
</span><span><a class="LN" name="1036"> 1036   </a>        Delay17_reg(4) &lt;= '0';
</span><span><a class="LN" name="1037"> 1037   </a>        Delay17_reg(5) &lt;= '0';
</span><span><a class="LN" name="1038"> 1038   </a>        Delay17_reg(6) &lt;= '0';
</span><span><a class="LN" name="1039"> 1039   </a>        Delay17_reg(7) &lt;= '0';
</span><span><a class="LN" name="1040"> 1040   </a>        Delay17_reg(8) &lt;= '0';
</span><span><a class="LN" name="1041"> 1041   </a>        Delay17_reg(9) &lt;= '0';
</span><span><a class="LN" name="1042"> 1042   </a>        Delay17_reg(10) &lt;= '0';
</span><span><a class="LN" name="1043"> 1043   </a>        Delay17_reg(11) &lt;= '0';
</span><span><a class="LN" name="1044"> 1044   </a>        Delay17_reg(12) &lt;= '0';
</span><span><a class="LN" name="1045"> 1045   </a>        Delay17_reg(13) &lt;= '0';
</span><span><a class="LN" name="1046"> 1046   </a>        Delay17_reg(14) &lt;= '0';
</span><span><a class="LN" name="1047"> 1047   </a>        Delay17_reg(15) &lt;= '0';
</span><span><a class="LN" name="1048"> 1048   </a>        Delay17_reg(16) &lt;= '0';
</span><span><a class="LN" name="1049"> 1049   </a>        Delay17_reg(17) &lt;= '0';
</span><span><a class="LN" name="1050"> 1050   </a>        Delay17_reg(18) &lt;= '0';
</span><span><a class="LN" name="1051"> 1051   </a>        Delay17_reg(19) &lt;= '0';
</span><span><a class="LN" name="1052"> 1052   </a>        Delay17_reg(20) &lt;= '0';
</span><span><a class="LN" name="1053"> 1053   </a>        Delay17_reg(21) &lt;= '0';
</span><span><a class="LN" name="1054"> 1054   </a>        Delay17_reg(22) &lt;= '0';
</span><span><a class="LN" name="1055"> 1055   </a>        Delay17_reg(23) &lt;= '0';
</span><span><a class="LN" name="1056"> 1056   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1057"> 1057   </a>        Delay17_reg(0) &lt;= Delay17_reg_next(0);
</span><span><a class="LN" name="1058"> 1058   </a>        Delay17_reg(1) &lt;= Delay17_reg_next(1);
</span><span><a class="LN" name="1059"> 1059   </a>        Delay17_reg(2) &lt;= Delay17_reg_next(2);
</span><span><a class="LN" name="1060"> 1060   </a>        Delay17_reg(3) &lt;= Delay17_reg_next(3);
</span><span><a class="LN" name="1061"> 1061   </a>        Delay17_reg(4) &lt;= Delay17_reg_next(4);
</span><span><a class="LN" name="1062"> 1062   </a>        Delay17_reg(5) &lt;= Delay17_reg_next(5);
</span><span><a class="LN" name="1063"> 1063   </a>        Delay17_reg(6) &lt;= Delay17_reg_next(6);
</span><span><a class="LN" name="1064"> 1064   </a>        Delay17_reg(7) &lt;= Delay17_reg_next(7);
</span><span><a class="LN" name="1065"> 1065   </a>        Delay17_reg(8) &lt;= Delay17_reg_next(8);
</span><span><a class="LN" name="1066"> 1066   </a>        Delay17_reg(9) &lt;= Delay17_reg_next(9);
</span><span><a class="LN" name="1067"> 1067   </a>        Delay17_reg(10) &lt;= Delay17_reg_next(10);
</span><span><a class="LN" name="1068"> 1068   </a>        Delay17_reg(11) &lt;= Delay17_reg_next(11);
</span><span><a class="LN" name="1069"> 1069   </a>        Delay17_reg(12) &lt;= Delay17_reg_next(12);
</span><span><a class="LN" name="1070"> 1070   </a>        Delay17_reg(13) &lt;= Delay17_reg_next(13);
</span><span><a class="LN" name="1071"> 1071   </a>        Delay17_reg(14) &lt;= Delay17_reg_next(14);
</span><span><a class="LN" name="1072"> 1072   </a>        Delay17_reg(15) &lt;= Delay17_reg_next(15);
</span><span><a class="LN" name="1073"> 1073   </a>        Delay17_reg(16) &lt;= Delay17_reg_next(16);
</span><span><a class="LN" name="1074"> 1074   </a>        Delay17_reg(17) &lt;= Delay17_reg_next(17);
</span><span><a class="LN" name="1075"> 1075   </a>        Delay17_reg(18) &lt;= Delay17_reg_next(18);
</span><span><a class="LN" name="1076"> 1076   </a>        Delay17_reg(19) &lt;= Delay17_reg_next(19);
</span><span><a class="LN" name="1077"> 1077   </a>        Delay17_reg(20) &lt;= Delay17_reg_next(20);
</span><span><a class="LN" name="1078"> 1078   </a>        Delay17_reg(21) &lt;= Delay17_reg_next(21);
</span><span><a class="LN" name="1079"> 1079   </a>        Delay17_reg(22) &lt;= Delay17_reg_next(22);
</span><span><a class="LN" name="1080"> 1080   </a>        Delay17_reg(23) &lt;= Delay17_reg_next(23);
</span><span><a class="LN" name="1081"> 1081   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1082"> 1082   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1083"> 1083   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay17_1_process;
</span><span><a class="LN" name="1084"> 1084   </a>
</span><span><a class="LN" name="1085"> 1085   </a>  Delay17_out1_1 &lt;= Delay17_reg(23);
</span><span><a class="LN" name="1086"> 1086   </a>  Delay17_reg_next(0) &lt;= Delay17_out1;
</span><span><a class="LN" name="1087"> 1087   </a>  Delay17_reg_next(1) &lt;= Delay17_reg(0);
</span><span><a class="LN" name="1088"> 1088   </a>  Delay17_reg_next(2) &lt;= Delay17_reg(1);
</span><span><a class="LN" name="1089"> 1089   </a>  Delay17_reg_next(3) &lt;= Delay17_reg(2);
</span><span><a class="LN" name="1090"> 1090   </a>  Delay17_reg_next(4) &lt;= Delay17_reg(3);
</span><span><a class="LN" name="1091"> 1091   </a>  Delay17_reg_next(5) &lt;= Delay17_reg(4);
</span><span><a class="LN" name="1092"> 1092   </a>  Delay17_reg_next(6) &lt;= Delay17_reg(5);
</span><span><a class="LN" name="1093"> 1093   </a>  Delay17_reg_next(7) &lt;= Delay17_reg(6);
</span><span><a class="LN" name="1094"> 1094   </a>  Delay17_reg_next(8) &lt;= Delay17_reg(7);
</span><span><a class="LN" name="1095"> 1095   </a>  Delay17_reg_next(9) &lt;= Delay17_reg(8);
</span><span><a class="LN" name="1096"> 1096   </a>  Delay17_reg_next(10) &lt;= Delay17_reg(9);
</span><span><a class="LN" name="1097"> 1097   </a>  Delay17_reg_next(11) &lt;= Delay17_reg(10);
</span><span><a class="LN" name="1098"> 1098   </a>  Delay17_reg_next(12) &lt;= Delay17_reg(11);
</span><span><a class="LN" name="1099"> 1099   </a>  Delay17_reg_next(13) &lt;= Delay17_reg(12);
</span><span><a class="LN" name="1100"> 1100   </a>  Delay17_reg_next(14) &lt;= Delay17_reg(13);
</span><span><a class="LN" name="1101"> 1101   </a>  Delay17_reg_next(15) &lt;= Delay17_reg(14);
</span><span><a class="LN" name="1102"> 1102   </a>  Delay17_reg_next(16) &lt;= Delay17_reg(15);
</span><span><a class="LN" name="1103"> 1103   </a>  Delay17_reg_next(17) &lt;= Delay17_reg(16);
</span><span><a class="LN" name="1104"> 1104   </a>  Delay17_reg_next(18) &lt;= Delay17_reg(17);
</span><span><a class="LN" name="1105"> 1105   </a>  Delay17_reg_next(19) &lt;= Delay17_reg(18);
</span><span><a class="LN" name="1106"> 1106   </a>  Delay17_reg_next(20) &lt;= Delay17_reg(19);
</span><span><a class="LN" name="1107"> 1107   </a>  Delay17_reg_next(21) &lt;= Delay17_reg(20);
</span><span><a class="LN" name="1108"> 1108   </a>  Delay17_reg_next(22) &lt;= Delay17_reg(21);
</span><span><a class="LN" name="1109"> 1109   </a>  Delay17_reg_next(23) &lt;= Delay17_reg(22);
</span><span><a class="LN" name="1110"> 1110   </a>
</span><span><a class="LN" name="1111"> 1111   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1112"> 1112   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1113"> 1113   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1114"> 1114   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1115"> 1115   </a>        Delay5_out1 &lt;= '0';
</span><span><a class="LN" name="1116"> 1116   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1117"> 1117   </a>        Delay5_out1 &lt;= Delay17_out1_1;
</span><span><a class="LN" name="1118"> 1118   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1119"> 1119   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1120"> 1120   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" name="1121"> 1121   </a>
</span><span><a class="LN" name="1122"> 1122   </a>
</span><span><a class="LN" name="1123"> 1123   </a>  Constant8_out1 &lt;= '1';
</span><span><a class="LN" name="1124"> 1124   </a>
</span><span><a class="LN" name="1125"> 1125   </a>  Constant7_out1 &lt;= to_unsigned(16#19#, 8);
</span><span><a class="LN" name="1126"> 1126   </a>
</span><span><a class="LN" name="1127"> 1127   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1128"> 1128   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1129"> 1129   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1130"> 1130   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1131"> 1131   </a>        Delay4_out1 &lt;= '0';
</span><span><a class="LN" name="1132"> 1132   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1133"> 1133   </a>        Delay4_out1 &lt;= Relational_Operator_relop1;
</span><span><a class="LN" name="1134"> 1134   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1135"> 1135   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1136"> 1136   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" name="1137"> 1137   </a>
</span><span><a class="LN" name="1138"> 1138   </a>
</span><span><a class="LN" name="1139"> 1139   </a>  Logical_Operator2_out1 &lt;=  <span class="KW">NOT</span> Delay4_out1;
</span><span><a class="LN" name="1140"> 1140   </a>
</span><span><a class="LN" name="1141"> 1141   </a>  Logical_Operator_out1 &lt;= Constant8_out1 <span class="KW">AND</span> Logical_Operator2_out1;
</span><span><a class="LN" name="1142"> 1142   </a>
</span><span><a class="LN" name="1143"> 1143   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1144"> 1144   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1145"> 1145   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1146"> 1146   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1147"> 1147   </a>        Delay3_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1148"> 1148   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1149"> 1149   </a>        Delay3_out1 &lt;= Add_out1;
</span><span><a class="LN" name="1150"> 1150   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1151"> 1151   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1152"> 1152   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" name="1153"> 1153   </a>
</span><span><a class="LN" name="1154"> 1154   </a>
</span><span><a class="LN" name="1155"> 1155   </a>  Add_add_cast &lt;= '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; Logical_Operator_out1;
</span><span><a class="LN" name="1156"> 1156   </a>  Add_out1 &lt;= Delay3_out1 + Add_add_cast;
</span><span><a class="LN" name="1157"> 1157   </a>
</span><span><a class="LN" name="1158"> 1158   </a>  
</span><span><a class="LN" name="1159"> 1159   </a>  Relational_Operator_relop1 &lt;= '1' <span class="KW">WHEN</span> Add_out1 &gt; Constant7_out1 <span class="KW">ELSE</span>
</span><span><a class="LN" name="1160"> 1160   </a>      '0';
</span><span><a class="LN" name="1161"> 1161   </a>
</span><span><a class="LN" name="1162"> 1162   </a>  Constant3_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1163"> 1163   </a>
</span><span><a class="LN" name="1164"> 1164   </a>  nfp_in1_unsigned &lt;= unsigned(nfp_in1);
</span><span><a class="LN" name="1165"> 1165   </a>
</span><span><a class="LN" name="1166"> 1166   </a>  <span class="CT">-- Split 32 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="1167"> 1167   </a>  aSign &lt;= nfp_in1_unsigned(31);
</span><span><a class="LN" name="1168"> 1168   </a>  aExponent &lt;= nfp_in1_unsigned(30 <span class="KW">DOWNTO</span> 23);
</span><span><a class="LN" name="1169"> 1169   </a>  aMantissa &lt;= nfp_in1_unsigned(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1170"> 1170   </a>
</span><span><a class="LN" name="1171"> 1171   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1172"> 1172   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1173"> 1173   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1174"> 1174   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1175"> 1175   </a>        Delay1_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1176"> 1176   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1177"> 1177   </a>        Delay1_out1 &lt;= aExponent;
</span><span><a class="LN" name="1178"> 1178   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1179"> 1179   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1180"> 1180   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" name="1181"> 1181   </a>
</span><span><a class="LN" name="1182"> 1182   </a>
</span><span><a class="LN" name="1183"> 1183   </a>  
</span><span><a class="LN" name="1184"> 1184   </a>  Compare_To_Zero_out1 &lt;= '1' <span class="KW">WHEN</span> Delay1_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1185"> 1185   </a>      '0';
</span><span><a class="LN" name="1186"> 1186   </a>
</span><span><a class="LN" name="1187"> 1187   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1188"> 1188   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1189"> 1189   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1190"> 1190   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1191"> 1191   </a>        Delay2_out1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1192"> 1192   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1193"> 1193   </a>        Delay2_out1 &lt;= aMantissa;
</span><span><a class="LN" name="1194"> 1194   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1195"> 1195   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1196"> 1196   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" name="1197"> 1197   </a>
</span><span><a class="LN" name="1198"> 1198   </a>
</span><span><a class="LN" name="1199"> 1199   </a>  Constant_out1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1200"> 1200   </a>
</span><span><a class="LN" name="1201"> 1201   </a>  
</span><span><a class="LN" name="1202"> 1202   </a>  Switch_out1 &lt;= Delay2_out1 <span class="KW">WHEN</span> Compare_To_Zero_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1203"> 1203   </a>      Constant_out1;
</span><span><a class="LN" name="1204"> 1204   </a>
</span><span><a class="LN" name="1205"> 1205   </a>  reduced_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1206"> 1206   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1207"> 1207   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1208"> 1208   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1209"> 1209   </a>        reduced_reg(0) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1210"> 1210   </a>        reduced_reg(1) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1211"> 1211   </a>        reduced_reg(2) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1212"> 1212   </a>        reduced_reg(3) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1213"> 1213   </a>        reduced_reg(4) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1214"> 1214   </a>        reduced_reg(5) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1215"> 1215   </a>        reduced_reg(6) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1216"> 1216   </a>        reduced_reg(7) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1217"> 1217   </a>        reduced_reg(8) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1218"> 1218   </a>        reduced_reg(9) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1219"> 1219   </a>        reduced_reg(10) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1220"> 1220   </a>        reduced_reg(11) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1221"> 1221   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1222"> 1222   </a>        reduced_reg(0) &lt;= reduced_reg_next(0);
</span><span><a class="LN" name="1223"> 1223   </a>        reduced_reg(1) &lt;= reduced_reg_next(1);
</span><span><a class="LN" name="1224"> 1224   </a>        reduced_reg(2) &lt;= reduced_reg_next(2);
</span><span><a class="LN" name="1225"> 1225   </a>        reduced_reg(3) &lt;= reduced_reg_next(3);
</span><span><a class="LN" name="1226"> 1226   </a>        reduced_reg(4) &lt;= reduced_reg_next(4);
</span><span><a class="LN" name="1227"> 1227   </a>        reduced_reg(5) &lt;= reduced_reg_next(5);
</span><span><a class="LN" name="1228"> 1228   </a>        reduced_reg(6) &lt;= reduced_reg_next(6);
</span><span><a class="LN" name="1229"> 1229   </a>        reduced_reg(7) &lt;= reduced_reg_next(7);
</span><span><a class="LN" name="1230"> 1230   </a>        reduced_reg(8) &lt;= reduced_reg_next(8);
</span><span><a class="LN" name="1231"> 1231   </a>        reduced_reg(9) &lt;= reduced_reg_next(9);
</span><span><a class="LN" name="1232"> 1232   </a>        reduced_reg(10) &lt;= reduced_reg_next(10);
</span><span><a class="LN" name="1233"> 1233   </a>        reduced_reg(11) &lt;= reduced_reg_next(11);
</span><span><a class="LN" name="1234"> 1234   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1235"> 1235   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1236"> 1236   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" name="1237"> 1237   </a>
</span><span><a class="LN" name="1238"> 1238   </a>  checkDenormal_out2 &lt;= reduced_reg(11);
</span><span><a class="LN" name="1239"> 1239   </a>  reduced_reg_next(0) &lt;= Switch_out1;
</span><span><a class="LN" name="1240"> 1240   </a>  reduced_reg_next(1) &lt;= reduced_reg(0);
</span><span><a class="LN" name="1241"> 1241   </a>  reduced_reg_next(2) &lt;= reduced_reg(1);
</span><span><a class="LN" name="1242"> 1242   </a>  reduced_reg_next(3) &lt;= reduced_reg(2);
</span><span><a class="LN" name="1243"> 1243   </a>  reduced_reg_next(4) &lt;= reduced_reg(3);
</span><span><a class="LN" name="1244"> 1244   </a>  reduced_reg_next(5) &lt;= reduced_reg(4);
</span><span><a class="LN" name="1245"> 1245   </a>  reduced_reg_next(6) &lt;= reduced_reg(5);
</span><span><a class="LN" name="1246"> 1246   </a>  reduced_reg_next(7) &lt;= reduced_reg(6);
</span><span><a class="LN" name="1247"> 1247   </a>  reduced_reg_next(8) &lt;= reduced_reg(7);
</span><span><a class="LN" name="1248"> 1248   </a>  reduced_reg_next(9) &lt;= reduced_reg(8);
</span><span><a class="LN" name="1249"> 1249   </a>  reduced_reg_next(10) &lt;= reduced_reg(9);
</span><span><a class="LN" name="1250"> 1250   </a>  reduced_reg_next(11) &lt;= reduced_reg(10);
</span><span><a class="LN" name="1251"> 1251   </a>
</span><span><a class="LN" name="1252"> 1252   </a>  
</span><span><a class="LN" name="1253"> 1253   </a>  aMantissa_0_out1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal_out2 = to_unsigned(16#000000#, 23) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1254"> 1254   </a>      '0';
</span><span><a class="LN" name="1255"> 1255   </a>
</span><span><a class="LN" name="1256"> 1256   </a>  reduced_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1257"> 1257   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1258"> 1258   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1259"> 1259   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1260"> 1260   </a>        reduced_reg_1(0) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1261"> 1261   </a>        reduced_reg_1(1) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1262"> 1262   </a>        reduced_reg_1(2) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1263"> 1263   </a>        reduced_reg_1(3) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1264"> 1264   </a>        reduced_reg_1(4) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1265"> 1265   </a>        reduced_reg_1(5) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1266"> 1266   </a>        reduced_reg_1(6) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1267"> 1267   </a>        reduced_reg_1(7) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1268"> 1268   </a>        reduced_reg_1(8) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1269"> 1269   </a>        reduced_reg_1(9) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1270"> 1270   </a>        reduced_reg_1(10) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1271"> 1271   </a>        reduced_reg_1(11) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1272"> 1272   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1273"> 1273   </a>        reduced_reg_1(0) &lt;= reduced_reg_next_1(0);
</span><span><a class="LN" name="1274"> 1274   </a>        reduced_reg_1(1) &lt;= reduced_reg_next_1(1);
</span><span><a class="LN" name="1275"> 1275   </a>        reduced_reg_1(2) &lt;= reduced_reg_next_1(2);
</span><span><a class="LN" name="1276"> 1276   </a>        reduced_reg_1(3) &lt;= reduced_reg_next_1(3);
</span><span><a class="LN" name="1277"> 1277   </a>        reduced_reg_1(4) &lt;= reduced_reg_next_1(4);
</span><span><a class="LN" name="1278"> 1278   </a>        reduced_reg_1(5) &lt;= reduced_reg_next_1(5);
</span><span><a class="LN" name="1279"> 1279   </a>        reduced_reg_1(6) &lt;= reduced_reg_next_1(6);
</span><span><a class="LN" name="1280"> 1280   </a>        reduced_reg_1(7) &lt;= reduced_reg_next_1(7);
</span><span><a class="LN" name="1281"> 1281   </a>        reduced_reg_1(8) &lt;= reduced_reg_next_1(8);
</span><span><a class="LN" name="1282"> 1282   </a>        reduced_reg_1(9) &lt;= reduced_reg_next_1(9);
</span><span><a class="LN" name="1283"> 1283   </a>        reduced_reg_1(10) &lt;= reduced_reg_next_1(10);
</span><span><a class="LN" name="1284"> 1284   </a>        reduced_reg_1(11) &lt;= reduced_reg_next_1(11);
</span><span><a class="LN" name="1285"> 1285   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1286"> 1286   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1287"> 1287   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_1_process;
</span><span><a class="LN" name="1288"> 1288   </a>
</span><span><a class="LN" name="1289"> 1289   </a>  checkDenormal_out1 &lt;= reduced_reg_1(11);
</span><span><a class="LN" name="1290"> 1290   </a>  reduced_reg_next_1(0) &lt;= Delay1_out1;
</span><span><a class="LN" name="1291"> 1291   </a>  reduced_reg_next_1(1) &lt;= reduced_reg_1(0);
</span><span><a class="LN" name="1292"> 1292   </a>  reduced_reg_next_1(2) &lt;= reduced_reg_1(1);
</span><span><a class="LN" name="1293"> 1293   </a>  reduced_reg_next_1(3) &lt;= reduced_reg_1(2);
</span><span><a class="LN" name="1294"> 1294   </a>  reduced_reg_next_1(4) &lt;= reduced_reg_1(3);
</span><span><a class="LN" name="1295"> 1295   </a>  reduced_reg_next_1(5) &lt;= reduced_reg_1(4);
</span><span><a class="LN" name="1296"> 1296   </a>  reduced_reg_next_1(6) &lt;= reduced_reg_1(5);
</span><span><a class="LN" name="1297"> 1297   </a>  reduced_reg_next_1(7) &lt;= reduced_reg_1(6);
</span><span><a class="LN" name="1298"> 1298   </a>  reduced_reg_next_1(8) &lt;= reduced_reg_1(7);
</span><span><a class="LN" name="1299"> 1299   </a>  reduced_reg_next_1(9) &lt;= reduced_reg_1(8);
</span><span><a class="LN" name="1300"> 1300   </a>  reduced_reg_next_1(10) &lt;= reduced_reg_1(9);
</span><span><a class="LN" name="1301"> 1301   </a>  reduced_reg_next_1(11) &lt;= reduced_reg_1(10);
</span><span><a class="LN" name="1302"> 1302   </a>
</span><span><a class="LN" name="1303"> 1303   </a>  
</span><span><a class="LN" name="1304"> 1304   </a>  aExponent_cfType_Exponent_I_out1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal_out1 = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1305"> 1305   </a>      '0';
</span><span><a class="LN" name="1306"> 1306   </a>
</span><span><a class="LN" name="1307"> 1307   </a>  Delay3_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1308"> 1308   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1309"> 1309   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1310"> 1310   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1311"> 1311   </a>        Delay3_out1_1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1312"> 1312   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1313"> 1313   </a>        Delay3_out1_1 &lt;= bExponent;
</span><span><a class="LN" name="1314"> 1314   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1315"> 1315   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1316"> 1316   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_1_process;
</span><span><a class="LN" name="1317"> 1317   </a>
</span><span><a class="LN" name="1318"> 1318   </a>
</span><span><a class="LN" name="1319"> 1319   </a>  reduced_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1320"> 1320   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1321"> 1321   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1322"> 1322   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1323"> 1323   </a>        reduced_reg_2(0) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1324"> 1324   </a>        reduced_reg_2(1) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1325"> 1325   </a>        reduced_reg_2(2) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1326"> 1326   </a>        reduced_reg_2(3) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1327"> 1327   </a>        reduced_reg_2(4) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1328"> 1328   </a>        reduced_reg_2(5) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1329"> 1329   </a>        reduced_reg_2(6) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1330"> 1330   </a>        reduced_reg_2(7) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1331"> 1331   </a>        reduced_reg_2(8) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1332"> 1332   </a>        reduced_reg_2(9) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1333"> 1333   </a>        reduced_reg_2(10) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1334"> 1334   </a>        reduced_reg_2(11) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1335"> 1335   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1336"> 1336   </a>        reduced_reg_2(0) &lt;= reduced_reg_next_2(0);
</span><span><a class="LN" name="1337"> 1337   </a>        reduced_reg_2(1) &lt;= reduced_reg_next_2(1);
</span><span><a class="LN" name="1338"> 1338   </a>        reduced_reg_2(2) &lt;= reduced_reg_next_2(2);
</span><span><a class="LN" name="1339"> 1339   </a>        reduced_reg_2(3) &lt;= reduced_reg_next_2(3);
</span><span><a class="LN" name="1340"> 1340   </a>        reduced_reg_2(4) &lt;= reduced_reg_next_2(4);
</span><span><a class="LN" name="1341"> 1341   </a>        reduced_reg_2(5) &lt;= reduced_reg_next_2(5);
</span><span><a class="LN" name="1342"> 1342   </a>        reduced_reg_2(6) &lt;= reduced_reg_next_2(6);
</span><span><a class="LN" name="1343"> 1343   </a>        reduced_reg_2(7) &lt;= reduced_reg_next_2(7);
</span><span><a class="LN" name="1344"> 1344   </a>        reduced_reg_2(8) &lt;= reduced_reg_next_2(8);
</span><span><a class="LN" name="1345"> 1345   </a>        reduced_reg_2(9) &lt;= reduced_reg_next_2(9);
</span><span><a class="LN" name="1346"> 1346   </a>        reduced_reg_2(10) &lt;= reduced_reg_next_2(10);
</span><span><a class="LN" name="1347"> 1347   </a>        reduced_reg_2(11) &lt;= reduced_reg_next_2(11);
</span><span><a class="LN" name="1348"> 1348   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1349"> 1349   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1350"> 1350   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_2_process;
</span><span><a class="LN" name="1351"> 1351   </a>
</span><span><a class="LN" name="1352"> 1352   </a>  checkDenormal1_out1 &lt;= reduced_reg_2(11);
</span><span><a class="LN" name="1353"> 1353   </a>  reduced_reg_next_2(0) &lt;= Delay3_out1_1;
</span><span><a class="LN" name="1354"> 1354   </a>  reduced_reg_next_2(1) &lt;= reduced_reg_2(0);
</span><span><a class="LN" name="1355"> 1355   </a>  reduced_reg_next_2(2) &lt;= reduced_reg_2(1);
</span><span><a class="LN" name="1356"> 1356   </a>  reduced_reg_next_2(3) &lt;= reduced_reg_2(2);
</span><span><a class="LN" name="1357"> 1357   </a>  reduced_reg_next_2(4) &lt;= reduced_reg_2(3);
</span><span><a class="LN" name="1358"> 1358   </a>  reduced_reg_next_2(5) &lt;= reduced_reg_2(4);
</span><span><a class="LN" name="1359"> 1359   </a>  reduced_reg_next_2(6) &lt;= reduced_reg_2(5);
</span><span><a class="LN" name="1360"> 1360   </a>  reduced_reg_next_2(7) &lt;= reduced_reg_2(6);
</span><span><a class="LN" name="1361"> 1361   </a>  reduced_reg_next_2(8) &lt;= reduced_reg_2(7);
</span><span><a class="LN" name="1362"> 1362   </a>  reduced_reg_next_2(9) &lt;= reduced_reg_2(8);
</span><span><a class="LN" name="1363"> 1363   </a>  reduced_reg_next_2(10) &lt;= reduced_reg_2(9);
</span><span><a class="LN" name="1364"> 1364   </a>  reduced_reg_next_2(11) &lt;= reduced_reg_2(10);
</span><span><a class="LN" name="1365"> 1365   </a>
</span><span><a class="LN" name="1366"> 1366   </a>  
</span><span><a class="LN" name="1367"> 1367   </a>  bExponent_0_out1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal1_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1368"> 1368   </a>      '0';
</span><span><a class="LN" name="1369"> 1369   </a>
</span><span><a class="LN" name="1370"> 1370   </a>  
</span><span><a class="LN" name="1371"> 1371   </a>  Compare_To_Zero_out1_1 &lt;= '1' <span class="KW">WHEN</span> Delay3_out1_1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1372"> 1372   </a>      '0';
</span><span><a class="LN" name="1373"> 1373   </a>
</span><span><a class="LN" name="1374"> 1374   </a>  Delay4_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1375"> 1375   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1376"> 1376   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1377"> 1377   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1378"> 1378   </a>        Delay4_out1_1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1379"> 1379   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1380"> 1380   </a>        Delay4_out1_1 &lt;= bMantissa;
</span><span><a class="LN" name="1381"> 1381   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1382"> 1382   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1383"> 1383   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_1_process;
</span><span><a class="LN" name="1384"> 1384   </a>
</span><span><a class="LN" name="1385"> 1385   </a>
</span><span><a class="LN" name="1386"> 1386   </a>  Constant_out1_1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1387"> 1387   </a>
</span><span><a class="LN" name="1388"> 1388   </a>  
</span><span><a class="LN" name="1389"> 1389   </a>  Switch_out1_1 &lt;= Delay4_out1_1 <span class="KW">WHEN</span> Compare_To_Zero_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1390"> 1390   </a>      Constant_out1_1;
</span><span><a class="LN" name="1391"> 1391   </a>
</span><span><a class="LN" name="1392"> 1392   </a>  reduced_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1393"> 1393   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1394"> 1394   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1395"> 1395   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1396"> 1396   </a>        reduced_reg_3(0) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1397"> 1397   </a>        reduced_reg_3(1) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1398"> 1398   </a>        reduced_reg_3(2) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1399"> 1399   </a>        reduced_reg_3(3) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1400"> 1400   </a>        reduced_reg_3(4) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1401"> 1401   </a>        reduced_reg_3(5) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1402"> 1402   </a>        reduced_reg_3(6) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1403"> 1403   </a>        reduced_reg_3(7) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1404"> 1404   </a>        reduced_reg_3(8) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1405"> 1405   </a>        reduced_reg_3(9) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1406"> 1406   </a>        reduced_reg_3(10) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1407"> 1407   </a>        reduced_reg_3(11) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1408"> 1408   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1409"> 1409   </a>        reduced_reg_3(0) &lt;= reduced_reg_next_3(0);
</span><span><a class="LN" name="1410"> 1410   </a>        reduced_reg_3(1) &lt;= reduced_reg_next_3(1);
</span><span><a class="LN" name="1411"> 1411   </a>        reduced_reg_3(2) &lt;= reduced_reg_next_3(2);
</span><span><a class="LN" name="1412"> 1412   </a>        reduced_reg_3(3) &lt;= reduced_reg_next_3(3);
</span><span><a class="LN" name="1413"> 1413   </a>        reduced_reg_3(4) &lt;= reduced_reg_next_3(4);
</span><span><a class="LN" name="1414"> 1414   </a>        reduced_reg_3(5) &lt;= reduced_reg_next_3(5);
</span><span><a class="LN" name="1415"> 1415   </a>        reduced_reg_3(6) &lt;= reduced_reg_next_3(6);
</span><span><a class="LN" name="1416"> 1416   </a>        reduced_reg_3(7) &lt;= reduced_reg_next_3(7);
</span><span><a class="LN" name="1417"> 1417   </a>        reduced_reg_3(8) &lt;= reduced_reg_next_3(8);
</span><span><a class="LN" name="1418"> 1418   </a>        reduced_reg_3(9) &lt;= reduced_reg_next_3(9);
</span><span><a class="LN" name="1419"> 1419   </a>        reduced_reg_3(10) &lt;= reduced_reg_next_3(10);
</span><span><a class="LN" name="1420"> 1420   </a>        reduced_reg_3(11) &lt;= reduced_reg_next_3(11);
</span><span><a class="LN" name="1421"> 1421   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1422"> 1422   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1423"> 1423   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_3_process;
</span><span><a class="LN" name="1424"> 1424   </a>
</span><span><a class="LN" name="1425"> 1425   </a>  checkDenormal1_out2 &lt;= reduced_reg_3(11);
</span><span><a class="LN" name="1426"> 1426   </a>  reduced_reg_next_3(0) &lt;= Switch_out1_1;
</span><span><a class="LN" name="1427"> 1427   </a>  reduced_reg_next_3(1) &lt;= reduced_reg_3(0);
</span><span><a class="LN" name="1428"> 1428   </a>  reduced_reg_next_3(2) &lt;= reduced_reg_3(1);
</span><span><a class="LN" name="1429"> 1429   </a>  reduced_reg_next_3(3) &lt;= reduced_reg_3(2);
</span><span><a class="LN" name="1430"> 1430   </a>  reduced_reg_next_3(4) &lt;= reduced_reg_3(3);
</span><span><a class="LN" name="1431"> 1431   </a>  reduced_reg_next_3(5) &lt;= reduced_reg_3(4);
</span><span><a class="LN" name="1432"> 1432   </a>  reduced_reg_next_3(6) &lt;= reduced_reg_3(5);
</span><span><a class="LN" name="1433"> 1433   </a>  reduced_reg_next_3(7) &lt;= reduced_reg_3(6);
</span><span><a class="LN" name="1434"> 1434   </a>  reduced_reg_next_3(8) &lt;= reduced_reg_3(7);
</span><span><a class="LN" name="1435"> 1435   </a>  reduced_reg_next_3(9) &lt;= reduced_reg_3(8);
</span><span><a class="LN" name="1436"> 1436   </a>  reduced_reg_next_3(10) &lt;= reduced_reg_3(9);
</span><span><a class="LN" name="1437"> 1437   </a>  reduced_reg_next_3(11) &lt;= reduced_reg_3(10);
</span><span><a class="LN" name="1438"> 1438   </a>
</span><span><a class="LN" name="1439"> 1439   </a>  
</span><span><a class="LN" name="1440"> 1440   </a>  aExponent_0_out1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1441"> 1441   </a>      '0';
</span><span><a class="LN" name="1442"> 1442   </a>
</span><span><a class="LN" name="1443"> 1443   </a>  alphaaExponent_0_aMantissa_out1 &lt;= aMantissa_0_out1 <span class="KW">AND</span> aExponent_0_out1;
</span><span><a class="LN" name="1444"> 1444   </a>
</span><span><a class="LN" name="1445"> 1445   </a>  
</span><span><a class="LN" name="1446"> 1446   </a>  bExponent_cfType_Exponent_I_out1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal1_out1 = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1447"> 1447   </a>      '0';
</span><span><a class="LN" name="1448"> 1448   </a>
</span><span><a class="LN" name="1449"> 1449   </a>  alphaaExponent_cfType_Exponent_out1 &lt;= aExponent_cfType_Exponent_I_out1 <span class="KW">OR</span> bExponent_cfType_Exponent_I_out1;
</span><span><a class="LN" name="1450"> 1450   </a>
</span><span><a class="LN" name="1451"> 1451   </a>  alphaaExponent_cfType_Exponent_out1_1 &lt;= alphaaExponent_0_aMantissa_out1 <span class="KW">OR</span> alphaaExponent_cfType_Exponent_out1;
</span><span><a class="LN" name="1452"> 1452   </a>
</span><span><a class="LN" name="1453"> 1453   </a>  
</span><span><a class="LN" name="1454"> 1454   </a>  bMantissa_0_out1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal1_out2 = to_unsigned(16#000000#, 23) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1455"> 1455   </a>      '0';
</span><span><a class="LN" name="1456"> 1456   </a>
</span><span><a class="LN" name="1457"> 1457   </a>  alphabExponent_0_bMantissa_out1 &lt;= bExponent_0_out1 <span class="KW">AND</span> bMantissa_0_out1;
</span><span><a class="LN" name="1458"> 1458   </a>
</span><span><a class="LN" name="1459"> 1459   </a>  alphaaExponent_cfType_Exponent_out1_2 &lt;= alphaaExponent_cfType_Exponent_out1_1 <span class="KW">OR</span> alphabExponent_0_bMantissa_out1;
</span><span><a class="LN" name="1460"> 1460   </a>
</span><span><a class="LN" name="1461"> 1461   </a>  Delay20_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1462"> 1462   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1463"> 1463   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1464"> 1464   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1465"> 1465   </a>        Delay20_reg(0) &lt;= '0';
</span><span><a class="LN" name="1466"> 1466   </a>        Delay20_reg(1) &lt;= '0';
</span><span><a class="LN" name="1467"> 1467   </a>        Delay20_reg(2) &lt;= '0';
</span><span><a class="LN" name="1468"> 1468   </a>        Delay20_reg(3) &lt;= '0';
</span><span><a class="LN" name="1469"> 1469   </a>        Delay20_reg(4) &lt;= '0';
</span><span><a class="LN" name="1470"> 1470   </a>        Delay20_reg(5) &lt;= '0';
</span><span><a class="LN" name="1471"> 1471   </a>        Delay20_reg(6) &lt;= '0';
</span><span><a class="LN" name="1472"> 1472   </a>        Delay20_reg(7) &lt;= '0';
</span><span><a class="LN" name="1473"> 1473   </a>        Delay20_reg(8) &lt;= '0';
</span><span><a class="LN" name="1474"> 1474   </a>        Delay20_reg(9) &lt;= '0';
</span><span><a class="LN" name="1475"> 1475   </a>        Delay20_reg(10) &lt;= '0';
</span><span><a class="LN" name="1476"> 1476   </a>        Delay20_reg(11) &lt;= '0';
</span><span><a class="LN" name="1477"> 1477   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1478"> 1478   </a>        Delay20_reg(0) &lt;= Delay20_reg_next(0);
</span><span><a class="LN" name="1479"> 1479   </a>        Delay20_reg(1) &lt;= Delay20_reg_next(1);
</span><span><a class="LN" name="1480"> 1480   </a>        Delay20_reg(2) &lt;= Delay20_reg_next(2);
</span><span><a class="LN" name="1481"> 1481   </a>        Delay20_reg(3) &lt;= Delay20_reg_next(3);
</span><span><a class="LN" name="1482"> 1482   </a>        Delay20_reg(4) &lt;= Delay20_reg_next(4);
</span><span><a class="LN" name="1483"> 1483   </a>        Delay20_reg(5) &lt;= Delay20_reg_next(5);
</span><span><a class="LN" name="1484"> 1484   </a>        Delay20_reg(6) &lt;= Delay20_reg_next(6);
</span><span><a class="LN" name="1485"> 1485   </a>        Delay20_reg(7) &lt;= Delay20_reg_next(7);
</span><span><a class="LN" name="1486"> 1486   </a>        Delay20_reg(8) &lt;= Delay20_reg_next(8);
</span><span><a class="LN" name="1487"> 1487   </a>        Delay20_reg(9) &lt;= Delay20_reg_next(9);
</span><span><a class="LN" name="1488"> 1488   </a>        Delay20_reg(10) &lt;= Delay20_reg_next(10);
</span><span><a class="LN" name="1489"> 1489   </a>        Delay20_reg(11) &lt;= Delay20_reg_next(11);
</span><span><a class="LN" name="1490"> 1490   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1491"> 1491   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1492"> 1492   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay20_process;
</span><span><a class="LN" name="1493"> 1493   </a>
</span><span><a class="LN" name="1494"> 1494   </a>  Delay20_out1 &lt;= Delay20_reg(11);
</span><span><a class="LN" name="1495"> 1495   </a>  Delay20_reg_next(0) &lt;= alphaaExponent_cfType_Exponent_out1_2;
</span><span><a class="LN" name="1496"> 1496   </a>  Delay20_reg_next(1) &lt;= Delay20_reg(0);
</span><span><a class="LN" name="1497"> 1497   </a>  Delay20_reg_next(2) &lt;= Delay20_reg(1);
</span><span><a class="LN" name="1498"> 1498   </a>  Delay20_reg_next(3) &lt;= Delay20_reg(2);
</span><span><a class="LN" name="1499"> 1499   </a>  Delay20_reg_next(4) &lt;= Delay20_reg(3);
</span><span><a class="LN" name="1500"> 1500   </a>  Delay20_reg_next(5) &lt;= Delay20_reg(4);
</span><span><a class="LN" name="1501"> 1501   </a>  Delay20_reg_next(6) &lt;= Delay20_reg(5);
</span><span><a class="LN" name="1502"> 1502   </a>  Delay20_reg_next(7) &lt;= Delay20_reg(6);
</span><span><a class="LN" name="1503"> 1503   </a>  Delay20_reg_next(8) &lt;= Delay20_reg(7);
</span><span><a class="LN" name="1504"> 1504   </a>  Delay20_reg_next(9) &lt;= Delay20_reg(8);
</span><span><a class="LN" name="1505"> 1505   </a>  Delay20_reg_next(10) &lt;= Delay20_reg(9);
</span><span><a class="LN" name="1506"> 1506   </a>  Delay20_reg_next(11) &lt;= Delay20_reg(10);
</span><span><a class="LN" name="1507"> 1507   </a>
</span><span><a class="LN" name="1508"> 1508   </a>  alpha0_out1 &lt;= '0';
</span><span><a class="LN" name="1509"> 1509   </a>
</span><span><a class="LN" name="1510"> 1510   </a>  
</span><span><a class="LN" name="1511"> 1511   </a>  Exponent_0_out1 &lt;= '1' <span class="KW">WHEN</span> Delay1_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1512"> 1512   </a>      '0';
</span><span><a class="LN" name="1513"> 1513   </a>
</span><span><a class="LN" name="1514"> 1514   </a>  C_out1 &lt;= to_unsigned(16#01#, 8);
</span><span><a class="LN" name="1515"> 1515   </a>
</span><span><a class="LN" name="1516"> 1516   </a>  
</span><span><a class="LN" name="1517"> 1517   </a>  if_Exponent_0_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> Exponent_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1518"> 1518   </a>      C_out1;
</span><span><a class="LN" name="1519"> 1519   </a>
</span><span><a class="LN" name="1520"> 1520   </a>  Delay3_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1521"> 1521   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1522"> 1522   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1523"> 1523   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1524"> 1524   </a>        Delay3_out1_2 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1525"> 1525   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1526"> 1526   </a>        Delay3_out1_2 &lt;= if_Exponent_0_out1;
</span><span><a class="LN" name="1527"> 1527   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1528"> 1528   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1529"> 1529   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_2_process;
</span><span><a class="LN" name="1530"> 1530   </a>
</span><span><a class="LN" name="1531"> 1531   </a>
</span><span><a class="LN" name="1532"> 1532   </a>  DTC_out1 &lt;= signed(resize(Delay3_out1_2, 10));
</span><span><a class="LN" name="1533"> 1533   </a>
</span><span><a class="LN" name="1534"> 1534   </a>  Delay7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1535"> 1535   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1536"> 1536   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1537"> 1537   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1538"> 1538   </a>        Delay7_out1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1539"> 1539   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1540"> 1540   </a>        Delay7_out1 &lt;= DTC_out1;
</span><span><a class="LN" name="1541"> 1541   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1542"> 1542   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1543"> 1543   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_process;
</span><span><a class="LN" name="1544"> 1544   </a>
</span><span><a class="LN" name="1545"> 1545   </a>
</span><span><a class="LN" name="1546"> 1546   </a>  
</span><span><a class="LN" name="1547"> 1547   </a>  Exponent_0_out1_1 &lt;= '1' <span class="KW">WHEN</span> Delay3_out1_1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1548"> 1548   </a>      '0';
</span><span><a class="LN" name="1549"> 1549   </a>
</span><span><a class="LN" name="1550"> 1550   </a>  C_out1_1 &lt;= to_unsigned(16#01#, 8);
</span><span><a class="LN" name="1551"> 1551   </a>
</span><span><a class="LN" name="1552"> 1552   </a>  
</span><span><a class="LN" name="1553"> 1553   </a>  if_Exponent_0_out1_1 &lt;= Delay3_out1_1 <span class="KW">WHEN</span> Exponent_0_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1554"> 1554   </a>      C_out1_1;
</span><span><a class="LN" name="1555"> 1555   </a>
</span><span><a class="LN" name="1556"> 1556   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1557"> 1557   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1558"> 1558   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1559"> 1559   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1560"> 1560   </a>        Delay_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1561"> 1561   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1562"> 1562   </a>        Delay_out1 &lt;= if_Exponent_0_out1_1;
</span><span><a class="LN" name="1563"> 1563   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1564"> 1564   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1565"> 1565   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" name="1566"> 1566   </a>
</span><span><a class="LN" name="1567"> 1567   </a>
</span><span><a class="LN" name="1568"> 1568   </a>  DTC1_out1 &lt;= signed(resize(Delay_out1, 10));
</span><span><a class="LN" name="1569"> 1569   </a>
</span><span><a class="LN" name="1570"> 1570   </a>  Delay4_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1571"> 1571   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1572"> 1572   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1573"> 1573   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1574"> 1574   </a>        Delay4_out1_2 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1575"> 1575   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1576"> 1576   </a>        Delay4_out1_2 &lt;= DTC1_out1;
</span><span><a class="LN" name="1577"> 1577   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1578"> 1578   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1579"> 1579   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_2_process;
</span><span><a class="LN" name="1580"> 1580   </a>
</span><span><a class="LN" name="1581"> 1581   </a>
</span><span><a class="LN" name="1582"> 1582   </a>  exp_a_norm_exp_b_norm_sub_temp &lt;= resize(Delay7_out1, 32) - resize(Delay4_out1_2, 32);
</span><span><a class="LN" name="1583"> 1583   </a>  exp_a_norm_exp_b_norm_out1 &lt;= exp_a_norm_exp_b_norm_sub_temp(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1584"> 1584   </a>
</span><span><a class="LN" name="1585"> 1585   </a>  DTC1_out1_1 &lt;= exp_a_norm_exp_b_norm_out1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1586"> 1586   </a>
</span><span><a class="LN" name="1587"> 1587   </a>  reduced_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1588"> 1588   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1589"> 1589   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1590"> 1590   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1591"> 1591   </a>        modrem_Prep_out1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1592"> 1592   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1593"> 1593   </a>        modrem_Prep_out1 &lt;= DTC1_out1_1;
</span><span><a class="LN" name="1594"> 1594   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1595"> 1595   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1596"> 1596   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_4_process;
</span><span><a class="LN" name="1597"> 1597   </a>
</span><span><a class="LN" name="1598"> 1598   </a>
</span><span><a class="LN" name="1599"> 1599   </a>  reduced_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1600"> 1600   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1601"> 1601   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1602"> 1602   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1603"> 1603   </a>        reduced_reg_4(0) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1604"> 1604   </a>        reduced_reg_4(1) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1605"> 1605   </a>        reduced_reg_4(2) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1606"> 1606   </a>        reduced_reg_4(3) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1607"> 1607   </a>        reduced_reg_4(4) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1608"> 1608   </a>        reduced_reg_4(5) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1609"> 1609   </a>        reduced_reg_4(6) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1610"> 1610   </a>        reduced_reg_4(7) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1611"> 1611   </a>        reduced_reg_4(8) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1612"> 1612   </a>        reduced_reg_4(9) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1613"> 1613   </a>        reduced_reg_4(10) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1614"> 1614   </a>        reduced_reg_4(11) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1615"> 1615   </a>        reduced_reg_4(12) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1616"> 1616   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1617"> 1617   </a>        reduced_reg_4(0) &lt;= reduced_reg_next_4(0);
</span><span><a class="LN" name="1618"> 1618   </a>        reduced_reg_4(1) &lt;= reduced_reg_next_4(1);
</span><span><a class="LN" name="1619"> 1619   </a>        reduced_reg_4(2) &lt;= reduced_reg_next_4(2);
</span><span><a class="LN" name="1620"> 1620   </a>        reduced_reg_4(3) &lt;= reduced_reg_next_4(3);
</span><span><a class="LN" name="1621"> 1621   </a>        reduced_reg_4(4) &lt;= reduced_reg_next_4(4);
</span><span><a class="LN" name="1622"> 1622   </a>        reduced_reg_4(5) &lt;= reduced_reg_next_4(5);
</span><span><a class="LN" name="1623"> 1623   </a>        reduced_reg_4(6) &lt;= reduced_reg_next_4(6);
</span><span><a class="LN" name="1624"> 1624   </a>        reduced_reg_4(7) &lt;= reduced_reg_next_4(7);
</span><span><a class="LN" name="1625"> 1625   </a>        reduced_reg_4(8) &lt;= reduced_reg_next_4(8);
</span><span><a class="LN" name="1626"> 1626   </a>        reduced_reg_4(9) &lt;= reduced_reg_next_4(9);
</span><span><a class="LN" name="1627"> 1627   </a>        reduced_reg_4(10) &lt;= reduced_reg_next_4(10);
</span><span><a class="LN" name="1628"> 1628   </a>        reduced_reg_4(11) &lt;= reduced_reg_next_4(11);
</span><span><a class="LN" name="1629"> 1629   </a>        reduced_reg_4(12) &lt;= reduced_reg_next_4(12);
</span><span><a class="LN" name="1630"> 1630   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1631"> 1631   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1632"> 1632   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_5_process;
</span><span><a class="LN" name="1633"> 1633   </a>
</span><span><a class="LN" name="1634"> 1634   </a>  modrem_Prep_out1_1 &lt;= reduced_reg_4(12);
</span><span><a class="LN" name="1635"> 1635   </a>  reduced_reg_next_4(0) &lt;= modrem_Prep_out1;
</span><span><a class="LN" name="1636"> 1636   </a>  reduced_reg_next_4(1) &lt;= reduced_reg_4(0);
</span><span><a class="LN" name="1637"> 1637   </a>  reduced_reg_next_4(2) &lt;= reduced_reg_4(1);
</span><span><a class="LN" name="1638"> 1638   </a>  reduced_reg_next_4(3) &lt;= reduced_reg_4(2);
</span><span><a class="LN" name="1639"> 1639   </a>  reduced_reg_next_4(4) &lt;= reduced_reg_4(3);
</span><span><a class="LN" name="1640"> 1640   </a>  reduced_reg_next_4(5) &lt;= reduced_reg_4(4);
</span><span><a class="LN" name="1641"> 1641   </a>  reduced_reg_next_4(6) &lt;= reduced_reg_4(5);
</span><span><a class="LN" name="1642"> 1642   </a>  reduced_reg_next_4(7) &lt;= reduced_reg_4(6);
</span><span><a class="LN" name="1643"> 1643   </a>  reduced_reg_next_4(8) &lt;= reduced_reg_4(7);
</span><span><a class="LN" name="1644"> 1644   </a>  reduced_reg_next_4(9) &lt;= reduced_reg_4(8);
</span><span><a class="LN" name="1645"> 1645   </a>  reduced_reg_next_4(10) &lt;= reduced_reg_4(9);
</span><span><a class="LN" name="1646"> 1646   </a>  reduced_reg_next_4(11) &lt;= reduced_reg_4(10);
</span><span><a class="LN" name="1647"> 1647   </a>  reduced_reg_next_4(12) &lt;= reduced_reg_4(11);
</span><span><a class="LN" name="1648"> 1648   </a>
</span><span><a class="LN" name="1649"> 1649   </a>  
</span><span><a class="LN" name="1650"> 1650   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> modrem_Prep_out1_1 &gt; to_signed(16#020#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1651"> 1651   </a>      '0';
</span><span><a class="LN" name="1652"> 1652   </a>
</span><span><a class="LN" name="1653"> 1653   </a>  reduced_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1654"> 1654   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1655"> 1655   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1656"> 1656   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1657"> 1657   </a>        modrem_Normalize_Exp_Mant_out3 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="1658"> 1658   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1659"> 1659   </a>        modrem_Normalize_Exp_Mant_out3 &lt;= Delay4_out1_2;
</span><span><a class="LN" name="1660"> 1660   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1661"> 1661   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1662"> 1662   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_6_process;
</span><span><a class="LN" name="1663"> 1663   </a>
</span><span><a class="LN" name="1664"> 1664   </a>
</span><span><a class="LN" name="1665"> 1665   </a>  alpha1_out1 &lt;= to_unsigned(16#0#, 4);
</span><span><a class="LN" name="1666"> 1666   </a>
</span><span><a class="LN" name="1667"> 1667   </a>  
</span><span><a class="LN" name="1668"> 1668   </a>  cfType_Exponent_Inf_or_NaN_out1 &lt;= '1' <span class="KW">WHEN</span> Delay3_out1_1 = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1669"> 1669   </a>      '0';
</span><span><a class="LN" name="1670"> 1670   </a>
</span><span><a class="LN" name="1671"> 1671   </a>  alphaExponent_0_cfType_Exp_out1 &lt;= cfType_Exponent_Inf_or_NaN_out1 <span class="KW">OR</span> Exponent_0_out1_1;
</span><span><a class="LN" name="1672"> 1672   </a>
</span><span><a class="LN" name="1673"> 1673   </a>  alpha1_out1_1 &lt;= '1';
</span><span><a class="LN" name="1674"> 1674   </a>
</span><span><a class="LN" name="1675"> 1675   </a>  alpha0_out1_1 &lt;= '0';
</span><span><a class="LN" name="1676"> 1676   </a>
</span><span><a class="LN" name="1677"> 1677   </a>  
</span><span><a class="LN" name="1678"> 1678   </a>  if_Exponent_0_cfType_Exp_out1 &lt;= alpha1_out1_1 <span class="KW">WHEN</span> alphaExponent_0_cfType_Exp_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1679"> 1679   </a>      alpha0_out1_1;
</span><span><a class="LN" name="1680"> 1680   </a>
</span><span><a class="LN" name="1681"> 1681   </a>  Bit_Concat_out1 &lt;= if_Exponent_0_cfType_Exp_out1 &amp; Switch_out1_1;
</span><span><a class="LN" name="1682"> 1682   </a>
</span><span><a class="LN" name="1683"> 1683   </a>  Delay1_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1684"> 1684   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1685"> 1685   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1686"> 1686   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1687"> 1687   </a>        Delay1_out1_1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="1688"> 1688   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1689"> 1689   </a>        Delay1_out1_1 &lt;= Bit_Concat_out1;
</span><span><a class="LN" name="1690"> 1690   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1691"> 1691   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1692"> 1692   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_1_process;
</span><span><a class="LN" name="1693"> 1693   </a>
</span><span><a class="LN" name="1694"> 1694   </a>
</span><span><a class="LN" name="1695"> 1695   </a>  Bit_Concat1_out1 &lt;= alpha1_out1 &amp; Delay1_out1_1;
</span><span><a class="LN" name="1696"> 1696   </a>
</span><span><a class="LN" name="1697"> 1697   </a>  reinterpretcast_bitconcat_fi_0_out1 &lt;= signed(Bit_Concat1_out1);
</span><span><a class="LN" name="1698"> 1698   </a>
</span><span><a class="LN" name="1699"> 1699   </a>  Delay5_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1700"> 1700   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1701"> 1701   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1702"> 1702   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1703"> 1703   </a>        Delay5_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="1704"> 1704   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1705"> 1705   </a>        Delay5_out1_1 &lt;= reinterpretcast_bitconcat_fi_0_out1;
</span><span><a class="LN" name="1706"> 1706   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1707"> 1707   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1708"> 1708   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_1_process;
</span><span><a class="LN" name="1709"> 1709   </a>
</span><span><a class="LN" name="1710"> 1710   </a>
</span><span><a class="LN" name="1711"> 1711   </a>  reduced_7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1712"> 1712   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1713"> 1713   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1714"> 1714   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1715"> 1715   </a>        modrem_Normalize_Exp_Mant_out4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="1716"> 1716   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1717"> 1717   </a>        modrem_Normalize_Exp_Mant_out4 &lt;= Delay5_out1_1;
</span><span><a class="LN" name="1718"> 1718   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1719"> 1719   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1720"> 1720   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_7_process;
</span><span><a class="LN" name="1721"> 1721   </a>
</span><span><a class="LN" name="1722"> 1722   </a>
</span><span><a class="LN" name="1723"> 1723   </a>  Bit_Slice_out1 &lt;= unsigned(modrem_Normalize_Exp_Mant_out4(23 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="1724"> 1724   </a>
</span><span><a class="LN" name="1725"> 1725   </a>  Bit_Slice2_out1 &lt;= Bit_Slice_out1(7 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1726"> 1726   </a>
</span><span><a class="LN" name="1727"> 1727   </a>  Bit_Slice16_out1 &lt;= Bit_Slice2_out1(0);
</span><span><a class="LN" name="1728"> 1728   </a>
</span><span><a class="LN" name="1729"> 1729   </a>  Bit_Slice15_out1 &lt;= Bit_Slice2_out1(1);
</span><span><a class="LN" name="1730"> 1730   </a>
</span><span><a class="LN" name="1731"> 1731   </a>  Logical_Operator5_out1 &lt;= Bit_Slice16_out1 <span class="KW">OR</span> Bit_Slice15_out1;
</span><span><a class="LN" name="1732"> 1732   </a>
</span><span><a class="LN" name="1733"> 1733   </a>  Bit_Slice14_out1 &lt;= Bit_Slice2_out1(2);
</span><span><a class="LN" name="1734"> 1734   </a>
</span><span><a class="LN" name="1735"> 1735   </a>  Bit_Slice13_out1 &lt;= Bit_Slice2_out1(3);
</span><span><a class="LN" name="1736"> 1736   </a>
</span><span><a class="LN" name="1737"> 1737   </a>  Logical_Operator7_out1 &lt;= Bit_Slice14_out1 <span class="KW">OR</span> Bit_Slice13_out1;
</span><span><a class="LN" name="1738"> 1738   </a>
</span><span><a class="LN" name="1739"> 1739   </a>  Logical_Operator6_out1 &lt;= Logical_Operator5_out1 <span class="KW">OR</span> Logical_Operator7_out1;
</span><span><a class="LN" name="1740"> 1740   </a>
</span><span><a class="LN" name="1741"> 1741   </a>  Bit_Slice12_out1 &lt;= Bit_Slice2_out1(4);
</span><span><a class="LN" name="1742"> 1742   </a>
</span><span><a class="LN" name="1743"> 1743   </a>  Bit_Slice11_out1 &lt;= Bit_Slice2_out1(5);
</span><span><a class="LN" name="1744"> 1744   </a>
</span><span><a class="LN" name="1745"> 1745   </a>  Logical_Operator4_out1 &lt;= Bit_Slice12_out1 <span class="KW">OR</span> Bit_Slice11_out1;
</span><span><a class="LN" name="1746"> 1746   </a>
</span><span><a class="LN" name="1747"> 1747   </a>  Bit_Slice10_out1 &lt;= Bit_Slice2_out1(6);
</span><span><a class="LN" name="1748"> 1748   </a>
</span><span><a class="LN" name="1749"> 1749   </a>  Bit_Slice9_out1 &lt;= Bit_Slice2_out1(7);
</span><span><a class="LN" name="1750"> 1750   </a>
</span><span><a class="LN" name="1751"> 1751   </a>  Logical_Operator14_out1 &lt;= Bit_Slice10_out1 <span class="KW">OR</span> Bit_Slice9_out1;
</span><span><a class="LN" name="1752"> 1752   </a>
</span><span><a class="LN" name="1753"> 1753   </a>  Logical_Operator13_out1 &lt;= Logical_Operator4_out1 <span class="KW">OR</span> Logical_Operator14_out1;
</span><span><a class="LN" name="1754"> 1754   </a>
</span><span><a class="LN" name="1755"> 1755   </a>  Bit_Slice1_out1 &lt;= Bit_Slice_out1(15 <span class="KW">DOWNTO</span> 8);
</span><span><a class="LN" name="1756"> 1756   </a>
</span><span><a class="LN" name="1757"> 1757   </a>  Bit_Slice16_out1_1 &lt;= Bit_Slice1_out1(0);
</span><span><a class="LN" name="1758"> 1758   </a>
</span><span><a class="LN" name="1759"> 1759   </a>  Bit_Slice15_out1_1 &lt;= Bit_Slice1_out1(1);
</span><span><a class="LN" name="1760"> 1760   </a>
</span><span><a class="LN" name="1761"> 1761   </a>  Logical_Operator5_out1_1 &lt;= Bit_Slice16_out1_1 <span class="KW">OR</span> Bit_Slice15_out1_1;
</span><span><a class="LN" name="1762"> 1762   </a>
</span><span><a class="LN" name="1763"> 1763   </a>  Bit_Slice14_out1_1 &lt;= Bit_Slice1_out1(2);
</span><span><a class="LN" name="1764"> 1764   </a>
</span><span><a class="LN" name="1765"> 1765   </a>  Bit_Slice13_out1_1 &lt;= Bit_Slice1_out1(3);
</span><span><a class="LN" name="1766"> 1766   </a>
</span><span><a class="LN" name="1767"> 1767   </a>  Logical_Operator7_out1_1 &lt;= Bit_Slice14_out1_1 <span class="KW">OR</span> Bit_Slice13_out1_1;
</span><span><a class="LN" name="1768"> 1768   </a>
</span><span><a class="LN" name="1769"> 1769   </a>  Logical_Operator6_out1_1 &lt;= Logical_Operator5_out1_1 <span class="KW">OR</span> Logical_Operator7_out1_1;
</span><span><a class="LN" name="1770"> 1770   </a>
</span><span><a class="LN" name="1771"> 1771   </a>  Bit_Slice12_out1_1 &lt;= Bit_Slice1_out1(4);
</span><span><a class="LN" name="1772"> 1772   </a>
</span><span><a class="LN" name="1773"> 1773   </a>  Bit_Slice11_out1_1 &lt;= Bit_Slice1_out1(5);
</span><span><a class="LN" name="1774"> 1774   </a>
</span><span><a class="LN" name="1775"> 1775   </a>  Logical_Operator4_out1_1 &lt;= Bit_Slice12_out1_1 <span class="KW">OR</span> Bit_Slice11_out1_1;
</span><span><a class="LN" name="1776"> 1776   </a>
</span><span><a class="LN" name="1777"> 1777   </a>  Bit_Slice10_out1_1 &lt;= Bit_Slice1_out1(6);
</span><span><a class="LN" name="1778"> 1778   </a>
</span><span><a class="LN" name="1779"> 1779   </a>  Bit_Slice9_out1_1 &lt;= Bit_Slice1_out1(7);
</span><span><a class="LN" name="1780"> 1780   </a>
</span><span><a class="LN" name="1781"> 1781   </a>  Logical_Operator14_out1_1 &lt;= Bit_Slice10_out1_1 <span class="KW">OR</span> Bit_Slice9_out1_1;
</span><span><a class="LN" name="1782"> 1782   </a>
</span><span><a class="LN" name="1783"> 1783   </a>  Logical_Operator13_out1_1 &lt;= Logical_Operator4_out1_1 <span class="KW">OR</span> Logical_Operator14_out1_1;
</span><span><a class="LN" name="1784"> 1784   </a>
</span><span><a class="LN" name="1785"> 1785   </a>  Bit_Slice4_out1 &lt;= Bit_Slice_out1(23 <span class="KW">DOWNTO</span> 16);
</span><span><a class="LN" name="1786"> 1786   </a>
</span><span><a class="LN" name="1787"> 1787   </a>  Bit_Slice16_out1_2 &lt;= Bit_Slice4_out1(0);
</span><span><a class="LN" name="1788"> 1788   </a>
</span><span><a class="LN" name="1789"> 1789   </a>  Bit_Slice15_out1_2 &lt;= Bit_Slice4_out1(1);
</span><span><a class="LN" name="1790"> 1790   </a>
</span><span><a class="LN" name="1791"> 1791   </a>  Logical_Operator5_out1_2 &lt;= Bit_Slice16_out1_2 <span class="KW">OR</span> Bit_Slice15_out1_2;
</span><span><a class="LN" name="1792"> 1792   </a>
</span><span><a class="LN" name="1793"> 1793   </a>  Bit_Slice14_out1_2 &lt;= Bit_Slice4_out1(2);
</span><span><a class="LN" name="1794"> 1794   </a>
</span><span><a class="LN" name="1795"> 1795   </a>  Bit_Slice13_out1_2 &lt;= Bit_Slice4_out1(3);
</span><span><a class="LN" name="1796"> 1796   </a>
</span><span><a class="LN" name="1797"> 1797   </a>  Logical_Operator7_out1_2 &lt;= Bit_Slice14_out1_2 <span class="KW">OR</span> Bit_Slice13_out1_2;
</span><span><a class="LN" name="1798"> 1798   </a>
</span><span><a class="LN" name="1799"> 1799   </a>  Bit_Slice12_out1_2 &lt;= Bit_Slice4_out1(4);
</span><span><a class="LN" name="1800"> 1800   </a>
</span><span><a class="LN" name="1801"> 1801   </a>  Bit_Slice11_out1_2 &lt;= Bit_Slice4_out1(5);
</span><span><a class="LN" name="1802"> 1802   </a>
</span><span><a class="LN" name="1803"> 1803   </a>  Bit_Slice10_out1_2 &lt;= Bit_Slice4_out1(6);
</span><span><a class="LN" name="1804"> 1804   </a>
</span><span><a class="LN" name="1805"> 1805   </a>  Bit_Slice9_out1_2 &lt;= Bit_Slice4_out1(7);
</span><span><a class="LN" name="1806"> 1806   </a>
</span><span><a class="LN" name="1807"> 1807   </a>  Constant_out1_2 &lt;= to_unsigned(16#18#, 8);
</span><span><a class="LN" name="1808"> 1808   </a>
</span><span><a class="LN" name="1809"> 1809   </a>  Constant9_out1 &lt;= to_unsigned(16#7F#, 8);
</span><span><a class="LN" name="1810"> 1810   </a>
</span><span><a class="LN" name="1811"> 1811   </a>  
</span><span><a class="LN" name="1812"> 1812   </a>  Switch11_out1 &lt;= Constant_out1_2 <span class="KW">WHEN</span> Bit_Slice9_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1813"> 1813   </a>      Constant9_out1;
</span><span><a class="LN" name="1814"> 1814   </a>
</span><span><a class="LN" name="1815"> 1815   </a>  Logical_Operator4_out1_2 &lt;= Bit_Slice12_out1_2 <span class="KW">OR</span> Bit_Slice11_out1_2;
</span><span><a class="LN" name="1816"> 1816   </a>
</span><span><a class="LN" name="1817"> 1817   </a>  Constant10_out1 &lt;= to_unsigned(16#80#, 8);
</span><span><a class="LN" name="1818"> 1818   </a>
</span><span><a class="LN" name="1819"> 1819   </a>  
</span><span><a class="LN" name="1820"> 1820   </a>  Switch12_out1 &lt;= Switch11_out1 <span class="KW">WHEN</span> Bit_Slice10_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1821"> 1821   </a>      Constant10_out1;
</span><span><a class="LN" name="1822"> 1822   </a>
</span><span><a class="LN" name="1823"> 1823   </a>  Constant11_out1 &lt;= to_unsigned(16#81#, 8);
</span><span><a class="LN" name="1824"> 1824   </a>
</span><span><a class="LN" name="1825"> 1825   </a>  
</span><span><a class="LN" name="1826"> 1826   </a>  Switch14_out1 &lt;= Constant_out1_2 <span class="KW">WHEN</span> Bit_Slice11_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1827"> 1827   </a>      Constant11_out1;
</span><span><a class="LN" name="1828"> 1828   </a>
</span><span><a class="LN" name="1829"> 1829   </a>  Constant12_out1 &lt;= to_unsigned(16#82#, 8);
</span><span><a class="LN" name="1830"> 1830   </a>
</span><span><a class="LN" name="1831"> 1831   </a>  Logical_Operator6_out1_2 &lt;= Logical_Operator5_out1_2 <span class="KW">OR</span> Logical_Operator7_out1_2;
</span><span><a class="LN" name="1832"> 1832   </a>
</span><span><a class="LN" name="1833"> 1833   </a>  
</span><span><a class="LN" name="1834"> 1834   </a>  Switch15_out1 &lt;= Switch14_out1 <span class="KW">WHEN</span> Bit_Slice12_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1835"> 1835   </a>      Constant12_out1;
</span><span><a class="LN" name="1836"> 1836   </a>
</span><span><a class="LN" name="1837"> 1837   </a>  
</span><span><a class="LN" name="1838"> 1838   </a>  Switch16_out1 &lt;= Switch12_out1 <span class="KW">WHEN</span> Logical_Operator4_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1839"> 1839   </a>      Switch15_out1;
</span><span><a class="LN" name="1840"> 1840   </a>
</span><span><a class="LN" name="1841"> 1841   </a>  Constant13_out1 &lt;= to_unsigned(16#83#, 8);
</span><span><a class="LN" name="1842"> 1842   </a>
</span><span><a class="LN" name="1843"> 1843   </a>  
</span><span><a class="LN" name="1844"> 1844   </a>  Switch17_out1 &lt;= Constant_out1_2 <span class="KW">WHEN</span> Bit_Slice13_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1845"> 1845   </a>      Constant13_out1;
</span><span><a class="LN" name="1846"> 1846   </a>
</span><span><a class="LN" name="1847"> 1847   </a>  Constant14_out1 &lt;= to_unsigned(16#84#, 8);
</span><span><a class="LN" name="1848"> 1848   </a>
</span><span><a class="LN" name="1849"> 1849   </a>  
</span><span><a class="LN" name="1850"> 1850   </a>  Switch18_out1 &lt;= Switch17_out1 <span class="KW">WHEN</span> Bit_Slice14_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1851"> 1851   </a>      Constant14_out1;
</span><span><a class="LN" name="1852"> 1852   </a>
</span><span><a class="LN" name="1853"> 1853   </a>  Constant15_out1 &lt;= to_unsigned(16#85#, 8);
</span><span><a class="LN" name="1854"> 1854   </a>
</span><span><a class="LN" name="1855"> 1855   </a>  
</span><span><a class="LN" name="1856"> 1856   </a>  Switch19_out1 &lt;= Constant_out1_2 <span class="KW">WHEN</span> Bit_Slice15_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1857"> 1857   </a>      Constant15_out1;
</span><span><a class="LN" name="1858"> 1858   </a>
</span><span><a class="LN" name="1859"> 1859   </a>  Constant16_out1 &lt;= to_unsigned(16#86#, 8);
</span><span><a class="LN" name="1860"> 1860   </a>
</span><span><a class="LN" name="1861"> 1861   </a>  
</span><span><a class="LN" name="1862"> 1862   </a>  Switch20_out1 &lt;= Switch19_out1 <span class="KW">WHEN</span> Bit_Slice16_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1863"> 1863   </a>      Constant16_out1;
</span><span><a class="LN" name="1864"> 1864   </a>
</span><span><a class="LN" name="1865"> 1865   </a>  Logical_Operator12_out1 &lt;= Logical_Operator6_out1_1 <span class="KW">OR</span> Logical_Operator13_out1_1;
</span><span><a class="LN" name="1866"> 1866   </a>
</span><span><a class="LN" name="1867"> 1867   </a>  
</span><span><a class="LN" name="1868"> 1868   </a>  Switch21_out1 &lt;= Switch18_out1 <span class="KW">WHEN</span> Logical_Operator5_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1869"> 1869   </a>      Switch20_out1;
</span><span><a class="LN" name="1870"> 1870   </a>
</span><span><a class="LN" name="1871"> 1871   </a>  
</span><span><a class="LN" name="1872"> 1872   </a>  Switch13_out1 &lt;= Switch16_out1 <span class="KW">WHEN</span> Logical_Operator6_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1873"> 1873   </a>      Switch21_out1;
</span><span><a class="LN" name="1874"> 1874   </a>
</span><span><a class="LN" name="1875"> 1875   </a>  Constant_out1_3 &lt;= to_unsigned(16#18#, 8);
</span><span><a class="LN" name="1876"> 1876   </a>
</span><span><a class="LN" name="1877"> 1877   </a>  Constant9_out1_1 &lt;= to_unsigned(16#87#, 8);
</span><span><a class="LN" name="1878"> 1878   </a>
</span><span><a class="LN" name="1879"> 1879   </a>  
</span><span><a class="LN" name="1880"> 1880   </a>  Switch11_out1_1 &lt;= Constant_out1_3 <span class="KW">WHEN</span> Bit_Slice9_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1881"> 1881   </a>      Constant9_out1_1;
</span><span><a class="LN" name="1882"> 1882   </a>
</span><span><a class="LN" name="1883"> 1883   </a>  Constant10_out1_1 &lt;= to_unsigned(16#88#, 8);
</span><span><a class="LN" name="1884"> 1884   </a>
</span><span><a class="LN" name="1885"> 1885   </a>  
</span><span><a class="LN" name="1886"> 1886   </a>  Switch12_out1_1 &lt;= Switch11_out1_1 <span class="KW">WHEN</span> Bit_Slice10_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1887"> 1887   </a>      Constant10_out1_1;
</span><span><a class="LN" name="1888"> 1888   </a>
</span><span><a class="LN" name="1889"> 1889   </a>  Constant11_out1_1 &lt;= to_unsigned(16#89#, 8);
</span><span><a class="LN" name="1890"> 1890   </a>
</span><span><a class="LN" name="1891"> 1891   </a>  
</span><span><a class="LN" name="1892"> 1892   </a>  Switch14_out1_1 &lt;= Constant_out1_3 <span class="KW">WHEN</span> Bit_Slice11_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1893"> 1893   </a>      Constant11_out1_1;
</span><span><a class="LN" name="1894"> 1894   </a>
</span><span><a class="LN" name="1895"> 1895   </a>  Constant12_out1_1 &lt;= to_unsigned(16#8A#, 8);
</span><span><a class="LN" name="1896"> 1896   </a>
</span><span><a class="LN" name="1897"> 1897   </a>  
</span><span><a class="LN" name="1898"> 1898   </a>  Switch15_out1_1 &lt;= Switch14_out1_1 <span class="KW">WHEN</span> Bit_Slice12_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1899"> 1899   </a>      Constant12_out1_1;
</span><span><a class="LN" name="1900"> 1900   </a>
</span><span><a class="LN" name="1901"> 1901   </a>  
</span><span><a class="LN" name="1902"> 1902   </a>  Switch16_out1_1 &lt;= Switch12_out1_1 <span class="KW">WHEN</span> Logical_Operator4_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1903"> 1903   </a>      Switch15_out1_1;
</span><span><a class="LN" name="1904"> 1904   </a>
</span><span><a class="LN" name="1905"> 1905   </a>  Constant13_out1_1 &lt;= to_unsigned(16#8B#, 8);
</span><span><a class="LN" name="1906"> 1906   </a>
</span><span><a class="LN" name="1907"> 1907   </a>  
</span><span><a class="LN" name="1908"> 1908   </a>  Switch17_out1_1 &lt;= Constant_out1_3 <span class="KW">WHEN</span> Bit_Slice13_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1909"> 1909   </a>      Constant13_out1_1;
</span><span><a class="LN" name="1910"> 1910   </a>
</span><span><a class="LN" name="1911"> 1911   </a>  Constant14_out1_1 &lt;= to_unsigned(16#8C#, 8);
</span><span><a class="LN" name="1912"> 1912   </a>
</span><span><a class="LN" name="1913"> 1913   </a>  
</span><span><a class="LN" name="1914"> 1914   </a>  Switch18_out1_1 &lt;= Switch17_out1_1 <span class="KW">WHEN</span> Bit_Slice14_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1915"> 1915   </a>      Constant14_out1_1;
</span><span><a class="LN" name="1916"> 1916   </a>
</span><span><a class="LN" name="1917"> 1917   </a>  Constant15_out1_1 &lt;= to_unsigned(16#8D#, 8);
</span><span><a class="LN" name="1918"> 1918   </a>
</span><span><a class="LN" name="1919"> 1919   </a>  
</span><span><a class="LN" name="1920"> 1920   </a>  Switch19_out1_1 &lt;= Constant_out1_3 <span class="KW">WHEN</span> Bit_Slice15_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1921"> 1921   </a>      Constant15_out1_1;
</span><span><a class="LN" name="1922"> 1922   </a>
</span><span><a class="LN" name="1923"> 1923   </a>  Constant16_out1_1 &lt;= to_unsigned(16#8E#, 8);
</span><span><a class="LN" name="1924"> 1924   </a>
</span><span><a class="LN" name="1925"> 1925   </a>  
</span><span><a class="LN" name="1926"> 1926   </a>  Switch20_out1_1 &lt;= Switch19_out1_1 <span class="KW">WHEN</span> Bit_Slice16_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1927"> 1927   </a>      Constant16_out1_1;
</span><span><a class="LN" name="1928"> 1928   </a>
</span><span><a class="LN" name="1929"> 1929   </a>  
</span><span><a class="LN" name="1930"> 1930   </a>  Switch21_out1_1 &lt;= Switch18_out1_1 <span class="KW">WHEN</span> Logical_Operator5_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1931"> 1931   </a>      Switch20_out1_1;
</span><span><a class="LN" name="1932"> 1932   </a>
</span><span><a class="LN" name="1933"> 1933   </a>  Logical_Operator12_out1_1 &lt;= Logical_Operator6_out1 <span class="KW">OR</span> Logical_Operator13_out1;
</span><span><a class="LN" name="1934"> 1934   </a>
</span><span><a class="LN" name="1935"> 1935   </a>  
</span><span><a class="LN" name="1936"> 1936   </a>  Switch13_out1_1 &lt;= Switch16_out1_1 <span class="KW">WHEN</span> Logical_Operator6_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1937"> 1937   </a>      Switch21_out1_1;
</span><span><a class="LN" name="1938"> 1938   </a>
</span><span><a class="LN" name="1939"> 1939   </a>  
</span><span><a class="LN" name="1940"> 1940   </a>  Switch33_out1 &lt;= Switch13_out1 <span class="KW">WHEN</span> Logical_Operator12_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1941"> 1941   </a>      Switch13_out1_1;
</span><span><a class="LN" name="1942"> 1942   </a>
</span><span><a class="LN" name="1943"> 1943   </a>  Constant_out1_4 &lt;= to_unsigned(16#18#, 8);
</span><span><a class="LN" name="1944"> 1944   </a>
</span><span><a class="LN" name="1945"> 1945   </a>  Constant9_out1_2 &lt;= to_unsigned(16#8F#, 8);
</span><span><a class="LN" name="1946"> 1946   </a>
</span><span><a class="LN" name="1947"> 1947   </a>  
</span><span><a class="LN" name="1948"> 1948   </a>  Switch11_out1_2 &lt;= Constant_out1_4 <span class="KW">WHEN</span> Bit_Slice9_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1949"> 1949   </a>      Constant9_out1_2;
</span><span><a class="LN" name="1950"> 1950   </a>
</span><span><a class="LN" name="1951"> 1951   </a>  Constant10_out1_2 &lt;= to_unsigned(16#90#, 8);
</span><span><a class="LN" name="1952"> 1952   </a>
</span><span><a class="LN" name="1953"> 1953   </a>  
</span><span><a class="LN" name="1954"> 1954   </a>  Switch12_out1_2 &lt;= Switch11_out1_2 <span class="KW">WHEN</span> Bit_Slice10_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1955"> 1955   </a>      Constant10_out1_2;
</span><span><a class="LN" name="1956"> 1956   </a>
</span><span><a class="LN" name="1957"> 1957   </a>  Constant11_out1_2 &lt;= to_unsigned(16#91#, 8);
</span><span><a class="LN" name="1958"> 1958   </a>
</span><span><a class="LN" name="1959"> 1959   </a>  
</span><span><a class="LN" name="1960"> 1960   </a>  Switch14_out1_2 &lt;= Constant_out1_4 <span class="KW">WHEN</span> Bit_Slice11_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1961"> 1961   </a>      Constant11_out1_2;
</span><span><a class="LN" name="1962"> 1962   </a>
</span><span><a class="LN" name="1963"> 1963   </a>  Constant12_out1_2 &lt;= to_unsigned(16#92#, 8);
</span><span><a class="LN" name="1964"> 1964   </a>
</span><span><a class="LN" name="1965"> 1965   </a>  
</span><span><a class="LN" name="1966"> 1966   </a>  Switch15_out1_2 &lt;= Switch14_out1_2 <span class="KW">WHEN</span> Bit_Slice12_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1967"> 1967   </a>      Constant12_out1_2;
</span><span><a class="LN" name="1968"> 1968   </a>
</span><span><a class="LN" name="1969"> 1969   </a>  
</span><span><a class="LN" name="1970"> 1970   </a>  Switch16_out1_2 &lt;= Switch12_out1_2 <span class="KW">WHEN</span> Logical_Operator4_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1971"> 1971   </a>      Switch15_out1_2;
</span><span><a class="LN" name="1972"> 1972   </a>
</span><span><a class="LN" name="1973"> 1973   </a>  Constant13_out1_2 &lt;= to_unsigned(16#93#, 8);
</span><span><a class="LN" name="1974"> 1974   </a>
</span><span><a class="LN" name="1975"> 1975   </a>  
</span><span><a class="LN" name="1976"> 1976   </a>  Switch17_out1_2 &lt;= Constant_out1_4 <span class="KW">WHEN</span> Bit_Slice13_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1977"> 1977   </a>      Constant13_out1_2;
</span><span><a class="LN" name="1978"> 1978   </a>
</span><span><a class="LN" name="1979"> 1979   </a>  Constant14_out1_2 &lt;= to_unsigned(16#94#, 8);
</span><span><a class="LN" name="1980"> 1980   </a>
</span><span><a class="LN" name="1981"> 1981   </a>  
</span><span><a class="LN" name="1982"> 1982   </a>  Switch18_out1_2 &lt;= Switch17_out1_2 <span class="KW">WHEN</span> Bit_Slice14_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1983"> 1983   </a>      Constant14_out1_2;
</span><span><a class="LN" name="1984"> 1984   </a>
</span><span><a class="LN" name="1985"> 1985   </a>  Constant15_out1_2 &lt;= to_unsigned(16#95#, 8);
</span><span><a class="LN" name="1986"> 1986   </a>
</span><span><a class="LN" name="1987"> 1987   </a>  
</span><span><a class="LN" name="1988"> 1988   </a>  Switch19_out1_2 &lt;= Constant_out1_4 <span class="KW">WHEN</span> Bit_Slice15_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1989"> 1989   </a>      Constant15_out1_2;
</span><span><a class="LN" name="1990"> 1990   </a>
</span><span><a class="LN" name="1991"> 1991   </a>  Constant16_out1_2 &lt;= to_unsigned(16#96#, 8);
</span><span><a class="LN" name="1992"> 1992   </a>
</span><span><a class="LN" name="1993"> 1993   </a>  
</span><span><a class="LN" name="1994"> 1994   </a>  Switch20_out1_2 &lt;= Switch19_out1_2 <span class="KW">WHEN</span> Bit_Slice16_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1995"> 1995   </a>      Constant16_out1_2;
</span><span><a class="LN" name="1996"> 1996   </a>
</span><span><a class="LN" name="1997"> 1997   </a>  
</span><span><a class="LN" name="1998"> 1998   </a>  Switch21_out1_2 &lt;= Switch18_out1_2 <span class="KW">WHEN</span> Logical_Operator5_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1999"> 1999   </a>      Switch20_out1_2;
</span><span><a class="LN" name="2000"> 2000   </a>
</span><span><a class="LN" name="2001"> 2001   </a>  
</span><span><a class="LN" name="2002"> 2002   </a>  Switch13_out1_2 &lt;= Switch16_out1_2 <span class="KW">WHEN</span> Logical_Operator6_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2003"> 2003   </a>      Switch21_out1_2;
</span><span><a class="LN" name="2004"> 2004   </a>
</span><span><a class="LN" name="2005"> 2005   </a>  
</span><span><a class="LN" name="2006"> 2006   </a>  Switch34_out1 &lt;= Switch33_out1 <span class="KW">WHEN</span> Logical_Operator12_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2007"> 2007   </a>      Switch13_out1_2;
</span><span><a class="LN" name="2008"> 2008   </a>
</span><span><a class="LN" name="2009"> 2009   </a>  exp_norm_p_sub_cast &lt;= signed(resize(Switch34_out1, 32));
</span><span><a class="LN" name="2010"> 2010   </a>  exp_norm_p_sub_temp &lt;= resize(modrem_Normalize_Exp_Mant_out3, 32) - exp_norm_p_sub_cast;
</span><span><a class="LN" name="2011"> 2011   </a>  exp_norm_p_out1 &lt;= exp_norm_p_sub_temp(11 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2012"> 2012   </a>
</span><span><a class="LN" name="2013"> 2013   </a>  Bit_Slice1_out1_1 &lt;= exp_norm_p_out1(11);
</span><span><a class="LN" name="2014"> 2014   </a>
</span><span><a class="LN" name="2015"> 2015   </a>  Logical_Operator_out1_1 &lt;=  <span class="KW">NOT</span> Bit_Slice1_out1_1;
</span><span><a class="LN" name="2016"> 2016   </a>
</span><span><a class="LN" name="2017"> 2017   </a>  Delay_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2018"> 2018   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2019"> 2019   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2020"> 2020   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2021"> 2021   </a>        Delay_reg(0) &lt;= '0';
</span><span><a class="LN" name="2022"> 2022   </a>        Delay_reg(1) &lt;= '0';
</span><span><a class="LN" name="2023"> 2023   </a>        Delay_reg(2) &lt;= '0';
</span><span><a class="LN" name="2024"> 2024   </a>        Delay_reg(3) &lt;= '0';
</span><span><a class="LN" name="2025"> 2025   </a>        Delay_reg(4) &lt;= '0';
</span><span><a class="LN" name="2026"> 2026   </a>        Delay_reg(5) &lt;= '0';
</span><span><a class="LN" name="2027"> 2027   </a>        Delay_reg(6) &lt;= '0';
</span><span><a class="LN" name="2028"> 2028   </a>        Delay_reg(7) &lt;= '0';
</span><span><a class="LN" name="2029"> 2029   </a>        Delay_reg(8) &lt;= '0';
</span><span><a class="LN" name="2030"> 2030   </a>        Delay_reg(9) &lt;= '0';
</span><span><a class="LN" name="2031"> 2031   </a>        Delay_reg(10) &lt;= '0';
</span><span><a class="LN" name="2032"> 2032   </a>        Delay_reg(11) &lt;= '0';
</span><span><a class="LN" name="2033"> 2033   </a>        Delay_reg(12) &lt;= '0';
</span><span><a class="LN" name="2034"> 2034   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2035"> 2035   </a>        Delay_reg(0) &lt;= Delay_reg_next(0);
</span><span><a class="LN" name="2036"> 2036   </a>        Delay_reg(1) &lt;= Delay_reg_next(1);
</span><span><a class="LN" name="2037"> 2037   </a>        Delay_reg(2) &lt;= Delay_reg_next(2);
</span><span><a class="LN" name="2038"> 2038   </a>        Delay_reg(3) &lt;= Delay_reg_next(3);
</span><span><a class="LN" name="2039"> 2039   </a>        Delay_reg(4) &lt;= Delay_reg_next(4);
</span><span><a class="LN" name="2040"> 2040   </a>        Delay_reg(5) &lt;= Delay_reg_next(5);
</span><span><a class="LN" name="2041"> 2041   </a>        Delay_reg(6) &lt;= Delay_reg_next(6);
</span><span><a class="LN" name="2042"> 2042   </a>        Delay_reg(7) &lt;= Delay_reg_next(7);
</span><span><a class="LN" name="2043"> 2043   </a>        Delay_reg(8) &lt;= Delay_reg_next(8);
</span><span><a class="LN" name="2044"> 2044   </a>        Delay_reg(9) &lt;= Delay_reg_next(9);
</span><span><a class="LN" name="2045"> 2045   </a>        Delay_reg(10) &lt;= Delay_reg_next(10);
</span><span><a class="LN" name="2046"> 2046   </a>        Delay_reg(11) &lt;= Delay_reg_next(11);
</span><span><a class="LN" name="2047"> 2047   </a>        Delay_reg(12) &lt;= Delay_reg_next(12);
</span><span><a class="LN" name="2048"> 2048   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2049"> 2049   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2050"> 2050   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_1_process;
</span><span><a class="LN" name="2051"> 2051   </a>
</span><span><a class="LN" name="2052"> 2052   </a>  Delay_out1_1 &lt;= Delay_reg(12);
</span><span><a class="LN" name="2053"> 2053   </a>  Delay_reg_next(0) &lt;= Logical_Operator_out1_1;
</span><span><a class="LN" name="2054"> 2054   </a>  Delay_reg_next(1) &lt;= Delay_reg(0);
</span><span><a class="LN" name="2055"> 2055   </a>  Delay_reg_next(2) &lt;= Delay_reg(1);
</span><span><a class="LN" name="2056"> 2056   </a>  Delay_reg_next(3) &lt;= Delay_reg(2);
</span><span><a class="LN" name="2057"> 2057   </a>  Delay_reg_next(4) &lt;= Delay_reg(3);
</span><span><a class="LN" name="2058"> 2058   </a>  Delay_reg_next(5) &lt;= Delay_reg(4);
</span><span><a class="LN" name="2059"> 2059   </a>  Delay_reg_next(6) &lt;= Delay_reg(5);
</span><span><a class="LN" name="2060"> 2060   </a>  Delay_reg_next(7) &lt;= Delay_reg(6);
</span><span><a class="LN" name="2061"> 2061   </a>  Delay_reg_next(8) &lt;= Delay_reg(7);
</span><span><a class="LN" name="2062"> 2062   </a>  Delay_reg_next(9) &lt;= Delay_reg(8);
</span><span><a class="LN" name="2063"> 2063   </a>  Delay_reg_next(10) &lt;= Delay_reg(9);
</span><span><a class="LN" name="2064"> 2064   </a>  Delay_reg_next(11) &lt;= Delay_reg(10);
</span><span><a class="LN" name="2065"> 2065   </a>  Delay_reg_next(12) &lt;= Delay_reg(11);
</span><span><a class="LN" name="2066"> 2066   </a>
</span><span><a class="LN" name="2067"> 2067   </a>  
</span><span><a class="LN" name="2068"> 2068   </a>  Compare_To_Zero_out1_2 &lt;= '1' <span class="KW">WHEN</span> modrem_Prep_out1_1 &lt; to_signed(16#000#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2069"> 2069   </a>      '0';
</span><span><a class="LN" name="2070"> 2070   </a>
</span><span><a class="LN" name="2071"> 2071   </a>  Logical_Operator_out1_2 &lt;=  <span class="KW">NOT</span> (Delay_out1_1 <span class="KW">OR</span> Compare_To_Zero_out1_2);
</span><span><a class="LN" name="2072"> 2072   </a>
</span><span><a class="LN" name="2073"> 2073   </a>  alpha24_out1 &lt;= to_signed(16#018#, 10);
</span><span><a class="LN" name="2074"> 2074   </a>
</span><span><a class="LN" name="2075"> 2075   </a>  Bit_Slice4_out1_1 &lt;= modrem_Prep_out1(9);
</span><span><a class="LN" name="2076"> 2076   </a>
</span><span><a class="LN" name="2077"> 2077   </a>  BitSlice_out1 &lt;= modrem_Prep_out1(0);
</span><span><a class="LN" name="2078"> 2078   </a>
</span><span><a class="LN" name="2079"> 2079   </a>  Logical_Operator1_out1 &lt;=  <span class="KW">NOT</span> BitSlice_out1;
</span><span><a class="LN" name="2080"> 2080   </a>
</span><span><a class="LN" name="2081"> 2081   </a>  C2_out1 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2082"> 2082   </a>
</span><span><a class="LN" name="2083"> 2083   </a>  C_out1_2 &lt;= to_signed(-16#001#, 10);
</span><span><a class="LN" name="2084"> 2084   </a>
</span><span><a class="LN" name="2085"> 2085   </a>  Logical_Operator_out1_3 &lt;= Bit_Slice4_out1_1 <span class="KW">OR</span> Logical_Operator1_out1;
</span><span><a class="LN" name="2086"> 2086   </a>
</span><span><a class="LN" name="2087"> 2087   </a>  exp_diff_2_add_temp &lt;= resize(modrem_Prep_out1, 32) + resize(C2_out1, 32);
</span><span><a class="LN" name="2088"> 2088   </a>  exp_diff_2_out1 &lt;= exp_diff_2_add_temp(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2089"> 2089   </a>
</span><span><a class="LN" name="2090"> 2090   </a>  DTC3_out1 &lt;= exp_diff_2_out1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2091"> 2091   </a>
</span><span><a class="LN" name="2092"> 2092   </a>  exp_diff_1_add_temp &lt;= resize(modrem_Prep_out1, 32) + resize(C_out1_2, 32);
</span><span><a class="LN" name="2093"> 2093   </a>  exp_diff_1_out1 &lt;= exp_diff_1_add_temp(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2094"> 2094   </a>
</span><span><a class="LN" name="2095"> 2095   </a>  DTC_out1_1 &lt;= exp_diff_1_out1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2096"> 2096   </a>
</span><span><a class="LN" name="2097"> 2097   </a>  
</span><span><a class="LN" name="2098"> 2098   </a>  if_exp_diff_0_1_out1 &lt;= DTC3_out1 <span class="KW">WHEN</span> Logical_Operator_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2099"> 2099   </a>      DTC_out1_1;
</span><span><a class="LN" name="2100"> 2100   </a>
</span><span><a class="LN" name="2101"> 2101   </a>  Delay1_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2102"> 2102   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2103"> 2103   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2104"> 2104   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2105"> 2105   </a>        Delay1_out1_2 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2106"> 2106   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2107"> 2107   </a>        Delay1_out1_2 &lt;= if_exp_diff_0_1_out1;
</span><span><a class="LN" name="2108"> 2108   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2109"> 2109   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2110"> 2110   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_2_process;
</span><span><a class="LN" name="2111"> 2111   </a>
</span><span><a class="LN" name="2112"> 2112   </a>
</span><span><a class="LN" name="2113"> 2113   </a>  C_out1_3 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2114"> 2114   </a>
</span><span><a class="LN" name="2115"> 2115   </a>  exp_diff_in_2_add_temp &lt;= resize(Delay1_out1_2, 32) + resize(C_out1_3, 32);
</span><span><a class="LN" name="2116"> 2116   </a>  exp_diff_in_2_out1 &lt;= exp_diff_in_2_add_temp(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2117"> 2117   </a>
</span><span><a class="LN" name="2118"> 2118   </a>  DTC3_out1_1 &lt;= exp_diff_in_2_out1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2119"> 2119   </a>
</span><span><a class="LN" name="2120"> 2120   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2121"> 2121   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2122"> 2122   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2123"> 2123   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2124"> 2124   </a>        Delay6_out1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2125"> 2125   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2126"> 2126   </a>        Delay6_out1 &lt;= DTC3_out1_1;
</span><span><a class="LN" name="2127"> 2127   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2128"> 2128   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2129"> 2129   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" name="2130"> 2130   </a>
</span><span><a class="LN" name="2131"> 2131   </a>
</span><span><a class="LN" name="2132"> 2132   </a>  C_out1_4 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2133"> 2133   </a>
</span><span><a class="LN" name="2134"> 2134   </a>  exp_diff_in_2_add_temp_1 &lt;= resize(Delay6_out1, 32) + resize(C_out1_4, 32);
</span><span><a class="LN" name="2135"> 2135   </a>  exp_diff_in_2_out1_1 &lt;= exp_diff_in_2_add_temp_1(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2136"> 2136   </a>
</span><span><a class="LN" name="2137"> 2137   </a>  DTC3_out1_2 &lt;= exp_diff_in_2_out1_1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2138"> 2138   </a>
</span><span><a class="LN" name="2139"> 2139   </a>  Delay11_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2140"> 2140   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2141"> 2141   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2142"> 2142   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2143"> 2143   </a>        Delay11_out1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2144"> 2144   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2145"> 2145   </a>        Delay11_out1 &lt;= DTC3_out1_2;
</span><span><a class="LN" name="2146"> 2146   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2147"> 2147   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2148"> 2148   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_process;
</span><span><a class="LN" name="2149"> 2149   </a>
</span><span><a class="LN" name="2150"> 2150   </a>
</span><span><a class="LN" name="2151"> 2151   </a>  C_out1_5 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2152"> 2152   </a>
</span><span><a class="LN" name="2153"> 2153   </a>  exp_diff_in_2_add_temp_2 &lt;= resize(Delay11_out1, 32) + resize(C_out1_5, 32);
</span><span><a class="LN" name="2154"> 2154   </a>  exp_diff_in_2_out1_2 &lt;= exp_diff_in_2_add_temp_2(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2155"> 2155   </a>
</span><span><a class="LN" name="2156"> 2156   </a>  DTC3_out1_3 &lt;= exp_diff_in_2_out1_2(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2157"> 2157   </a>
</span><span><a class="LN" name="2158"> 2158   </a>  Delay16_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2159"> 2159   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2160"> 2160   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2161"> 2161   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2162"> 2162   </a>        Delay16_out1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2163"> 2163   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2164"> 2164   </a>        Delay16_out1 &lt;= DTC3_out1_3;
</span><span><a class="LN" name="2165"> 2165   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2166"> 2166   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2167"> 2167   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay16_process;
</span><span><a class="LN" name="2168"> 2168   </a>
</span><span><a class="LN" name="2169"> 2169   </a>
</span><span><a class="LN" name="2170"> 2170   </a>  C_out1_6 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2171"> 2171   </a>
</span><span><a class="LN" name="2172"> 2172   </a>  exp_diff_in_2_add_temp_3 &lt;= resize(Delay16_out1, 32) + resize(C_out1_6, 32);
</span><span><a class="LN" name="2173"> 2173   </a>  exp_diff_in_2_out1_3 &lt;= exp_diff_in_2_add_temp_3(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2174"> 2174   </a>
</span><span><a class="LN" name="2175"> 2175   </a>  DTC3_out1_4 &lt;= exp_diff_in_2_out1_3(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2176"> 2176   </a>
</span><span><a class="LN" name="2177"> 2177   </a>  Delay1_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2178"> 2178   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2179"> 2179   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2180"> 2180   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2181"> 2181   </a>        Delay1_out1_3 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2182"> 2182   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2183"> 2183   </a>        Delay1_out1_3 &lt;= DTC3_out1_4;
</span><span><a class="LN" name="2184"> 2184   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2185"> 2185   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2186"> 2186   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_3_process;
</span><span><a class="LN" name="2187"> 2187   </a>
</span><span><a class="LN" name="2188"> 2188   </a>
</span><span><a class="LN" name="2189"> 2189   </a>  C_out1_7 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2190"> 2190   </a>
</span><span><a class="LN" name="2191"> 2191   </a>  exp_diff_in_2_add_temp_4 &lt;= resize(Delay1_out1_3, 32) + resize(C_out1_7, 32);
</span><span><a class="LN" name="2192"> 2192   </a>  exp_diff_in_2_out1_4 &lt;= exp_diff_in_2_add_temp_4(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2193"> 2193   </a>
</span><span><a class="LN" name="2194"> 2194   </a>  DTC3_out1_5 &lt;= exp_diff_in_2_out1_4(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2195"> 2195   </a>
</span><span><a class="LN" name="2196"> 2196   </a>  Delay6_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2197"> 2197   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2198"> 2198   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2199"> 2199   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2200"> 2200   </a>        Delay6_out1_1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2201"> 2201   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2202"> 2202   </a>        Delay6_out1_1 &lt;= DTC3_out1_5;
</span><span><a class="LN" name="2203"> 2203   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2204"> 2204   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2205"> 2205   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_1_process;
</span><span><a class="LN" name="2206"> 2206   </a>
</span><span><a class="LN" name="2207"> 2207   </a>
</span><span><a class="LN" name="2208"> 2208   </a>  C_out1_8 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2209"> 2209   </a>
</span><span><a class="LN" name="2210"> 2210   </a>  exp_diff_in_2_add_temp_5 &lt;= resize(Delay6_out1_1, 32) + resize(C_out1_8, 32);
</span><span><a class="LN" name="2211"> 2211   </a>  exp_diff_in_2_out1_5 &lt;= exp_diff_in_2_add_temp_5(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2212"> 2212   </a>
</span><span><a class="LN" name="2213"> 2213   </a>  DTC3_out1_6 &lt;= exp_diff_in_2_out1_5(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2214"> 2214   </a>
</span><span><a class="LN" name="2215"> 2215   </a>  Delay11_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2216"> 2216   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2217"> 2217   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2218"> 2218   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2219"> 2219   </a>        Delay11_out1_1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2220"> 2220   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2221"> 2221   </a>        Delay11_out1_1 &lt;= DTC3_out1_6;
</span><span><a class="LN" name="2222"> 2222   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2223"> 2223   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2224"> 2224   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_1_process;
</span><span><a class="LN" name="2225"> 2225   </a>
</span><span><a class="LN" name="2226"> 2226   </a>
</span><span><a class="LN" name="2227"> 2227   </a>  C_out1_9 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2228"> 2228   </a>
</span><span><a class="LN" name="2229"> 2229   </a>  exp_diff_in_2_add_temp_6 &lt;= resize(Delay11_out1_1, 32) + resize(C_out1_9, 32);
</span><span><a class="LN" name="2230"> 2230   </a>  exp_diff_in_2_out1_6 &lt;= exp_diff_in_2_add_temp_6(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2231"> 2231   </a>
</span><span><a class="LN" name="2232"> 2232   </a>  DTC3_out1_7 &lt;= exp_diff_in_2_out1_6(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2233"> 2233   </a>
</span><span><a class="LN" name="2234"> 2234   </a>  Delay16_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2235"> 2235   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2236"> 2236   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2237"> 2237   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2238"> 2238   </a>        Delay16_out1_1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2239"> 2239   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2240"> 2240   </a>        Delay16_out1_1 &lt;= DTC3_out1_7;
</span><span><a class="LN" name="2241"> 2241   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2242"> 2242   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2243"> 2243   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay16_1_process;
</span><span><a class="LN" name="2244"> 2244   </a>
</span><span><a class="LN" name="2245"> 2245   </a>
</span><span><a class="LN" name="2246"> 2246   </a>  C_out1_10 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2247"> 2247   </a>
</span><span><a class="LN" name="2248"> 2248   </a>  exp_diff_in_2_add_temp_7 &lt;= resize(Delay16_out1_1, 32) + resize(C_out1_10, 32);
</span><span><a class="LN" name="2249"> 2249   </a>  exp_diff_in_2_out1_7 &lt;= exp_diff_in_2_add_temp_7(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2250"> 2250   </a>
</span><span><a class="LN" name="2251"> 2251   </a>  DTC3_out1_8 &lt;= exp_diff_in_2_out1_7(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2252"> 2252   </a>
</span><span><a class="LN" name="2253"> 2253   </a>  Delay1_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2254"> 2254   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2255"> 2255   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2256"> 2256   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2257"> 2257   </a>        Delay1_out1_4 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2258"> 2258   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2259"> 2259   </a>        Delay1_out1_4 &lt;= DTC3_out1_8;
</span><span><a class="LN" name="2260"> 2260   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2261"> 2261   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2262"> 2262   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_4_process;
</span><span><a class="LN" name="2263"> 2263   </a>
</span><span><a class="LN" name="2264"> 2264   </a>
</span><span><a class="LN" name="2265"> 2265   </a>  C_out1_11 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2266"> 2266   </a>
</span><span><a class="LN" name="2267"> 2267   </a>  exp_diff_in_2_add_temp_8 &lt;= resize(Delay1_out1_4, 32) + resize(C_out1_11, 32);
</span><span><a class="LN" name="2268"> 2268   </a>  exp_diff_in_2_out1_8 &lt;= exp_diff_in_2_add_temp_8(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2269"> 2269   </a>
</span><span><a class="LN" name="2270"> 2270   </a>  DTC3_out1_9 &lt;= exp_diff_in_2_out1_8(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2271"> 2271   </a>
</span><span><a class="LN" name="2272"> 2272   </a>  Delay6_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2273"> 2273   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2274"> 2274   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2275"> 2275   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2276"> 2276   </a>        Delay6_out1_2 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2277"> 2277   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2278"> 2278   </a>        Delay6_out1_2 &lt;= DTC3_out1_9;
</span><span><a class="LN" name="2279"> 2279   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2280"> 2280   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2281"> 2281   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_2_process;
</span><span><a class="LN" name="2282"> 2282   </a>
</span><span><a class="LN" name="2283"> 2283   </a>
</span><span><a class="LN" name="2284"> 2284   </a>  C_out1_12 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2285"> 2285   </a>
</span><span><a class="LN" name="2286"> 2286   </a>  exp_diff_in_2_add_temp_9 &lt;= resize(Delay6_out1_2, 32) + resize(C_out1_12, 32);
</span><span><a class="LN" name="2287"> 2287   </a>  exp_diff_in_2_out1_9 &lt;= exp_diff_in_2_add_temp_9(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2288"> 2288   </a>
</span><span><a class="LN" name="2289"> 2289   </a>  DTC3_out1_10 &lt;= exp_diff_in_2_out1_9(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2290"> 2290   </a>
</span><span><a class="LN" name="2291"> 2291   </a>  Delay11_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2292"> 2292   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2293"> 2293   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2294"> 2294   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2295"> 2295   </a>        Delay11_out1_2 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2296"> 2296   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2297"> 2297   </a>        Delay11_out1_2 &lt;= DTC3_out1_10;
</span><span><a class="LN" name="2298"> 2298   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2299"> 2299   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2300"> 2300   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_2_process;
</span><span><a class="LN" name="2301"> 2301   </a>
</span><span><a class="LN" name="2302"> 2302   </a>
</span><span><a class="LN" name="2303"> 2303   </a>  C_out1_13 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2304"> 2304   </a>
</span><span><a class="LN" name="2305"> 2305   </a>  exp_diff_in_2_add_temp_10 &lt;= resize(Delay11_out1_2, 32) + resize(C_out1_13, 32);
</span><span><a class="LN" name="2306"> 2306   </a>  exp_diff_in_2_out1_10 &lt;= exp_diff_in_2_add_temp_10(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2307"> 2307   </a>
</span><span><a class="LN" name="2308"> 2308   </a>  DTC3_out1_11 &lt;= exp_diff_in_2_out1_10(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2309"> 2309   </a>
</span><span><a class="LN" name="2310"> 2310   </a>  Delay16_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2311"> 2311   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2312"> 2312   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2313"> 2313   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2314"> 2314   </a>        Delay16_out1_2 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2315"> 2315   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2316"> 2316   </a>        Delay16_out1_2 &lt;= DTC3_out1_11;
</span><span><a class="LN" name="2317"> 2317   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2318"> 2318   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2319"> 2319   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay16_2_process;
</span><span><a class="LN" name="2320"> 2320   </a>
</span><span><a class="LN" name="2321"> 2321   </a>
</span><span><a class="LN" name="2322"> 2322   </a>  C_out1_14 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="2323"> 2323   </a>
</span><span><a class="LN" name="2324"> 2324   </a>  exp_diff_in_2_add_temp_11 &lt;= resize(Delay16_out1_2, 32) + resize(C_out1_14, 32);
</span><span><a class="LN" name="2325"> 2325   </a>  exp_diff_in_2_out1_11 &lt;= exp_diff_in_2_add_temp_11(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2326"> 2326   </a>
</span><span><a class="LN" name="2327"> 2327   </a>  DTC3_out1_12 &lt;= exp_diff_in_2_out1_11(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2328"> 2328   </a>
</span><span><a class="LN" name="2329"> 2329   </a>  reduced_8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2330"> 2330   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2331"> 2331   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2332"> 2332   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2333"> 2333   </a>        modrem_12_Iterations_out2 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2334"> 2334   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2335"> 2335   </a>        modrem_12_Iterations_out2 &lt;= DTC3_out1_12;
</span><span><a class="LN" name="2336"> 2336   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2337"> 2337   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2338"> 2338   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_8_process;
</span><span><a class="LN" name="2339"> 2339   </a>
</span><span><a class="LN" name="2340"> 2340   </a>
</span><span><a class="LN" name="2341"> 2341   </a>  
</span><span><a class="LN" name="2342"> 2342   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> modrem_12_Iterations_out2 &gt;= to_signed(-16#001#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2343"> 2343   </a>      '0';
</span><span><a class="LN" name="2344"> 2344   </a>
</span><span><a class="LN" name="2345"> 2345   </a>  alpha1_out1_2 &lt;= to_signed(-16#001#, 10);
</span><span><a class="LN" name="2346"> 2346   </a>
</span><span><a class="LN" name="2347"> 2347   </a>  
</span><span><a class="LN" name="2348"> 2348   </a>  Switch_out1_2 &lt;= alpha1_out1_2 <span class="KW">WHEN</span> Compare_To_Constant_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2349"> 2349   </a>      modrem_12_Iterations_out2;
</span><span><a class="LN" name="2350"> 2350   </a>
</span><span><a class="LN" name="2351"> 2351   </a>  exp_diff_max_exp_2diff_1_sub_temp &lt;= resize(modrem_Prep_out1_1, 32) - resize(Switch_out1_2, 32);
</span><span><a class="LN" name="2352"> 2352   </a>  exp_diff_max_exp_2diff_1_out1 &lt;= exp_diff_max_exp_2diff_1_sub_temp(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2353"> 2353   </a>
</span><span><a class="LN" name="2354"> 2354   </a>  DTC1_out1_2 &lt;= exp_diff_max_exp_2diff_1_out1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2355"> 2355   </a>
</span><span><a class="LN" name="2356"> 2356   </a>  alpha24_pos_sub_temp &lt;= resize(alpha24_out1, 32) - resize(DTC1_out1_2, 32);
</span><span><a class="LN" name="2357"> 2357   </a>  alpha24_pos_out1 &lt;= alpha24_pos_sub_temp(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2358"> 2358   </a>
</span><span><a class="LN" name="2359"> 2359   </a>  DTC2_out1 &lt;= alpha24_pos_out1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2360"> 2360   </a>
</span><span><a class="LN" name="2361"> 2361   </a>  Delay5_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2362"> 2362   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2363"> 2363   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2364"> 2364   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2365"> 2365   </a>        Delay5_out1_2 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="2366"> 2366   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2367"> 2367   </a>        Delay5_out1_2 &lt;= DTC2_out1;
</span><span><a class="LN" name="2368"> 2368   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2369"> 2369   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2370"> 2370   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_2_process;
</span><span><a class="LN" name="2371"> 2371   </a>
</span><span><a class="LN" name="2372"> 2372   </a>
</span><span><a class="LN" name="2373"> 2373   </a>  Bit_Slice_out1_1 &lt;= Delay5_out1_2(9);
</span><span><a class="LN" name="2374"> 2374   </a>
</span><span><a class="LN" name="2375"> 2375   </a>  alpha0_out1_2 &lt;= to_unsigned(16#0#, 4);
</span><span><a class="LN" name="2376"> 2376   </a>
</span><span><a class="LN" name="2377"> 2377   </a>  
</span><span><a class="LN" name="2378"> 2378   </a>  cfType_Exponent_Inf_or_NaN_out1_1 &lt;= '1' <span class="KW">WHEN</span> Delay1_out1 = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2379"> 2379   </a>      '0';
</span><span><a class="LN" name="2380"> 2380   </a>
</span><span><a class="LN" name="2381"> 2381   </a>  alphaExponent_0_cfType_Exp_out1_1 &lt;= cfType_Exponent_Inf_or_NaN_out1_1 <span class="KW">OR</span> Exponent_0_out1;
</span><span><a class="LN" name="2382"> 2382   </a>
</span><span><a class="LN" name="2383"> 2383   </a>  alpha1_out1_3 &lt;= '1';
</span><span><a class="LN" name="2384"> 2384   </a>
</span><span><a class="LN" name="2385"> 2385   </a>  alpha0_out1_3 &lt;= '0';
</span><span><a class="LN" name="2386"> 2386   </a>
</span><span><a class="LN" name="2387"> 2387   </a>  
</span><span><a class="LN" name="2388"> 2388   </a>  if_Exponent_0_cfType_Exp_out1_1 &lt;= alpha1_out1_3 <span class="KW">WHEN</span> alphaExponent_0_cfType_Exp_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2389"> 2389   </a>      alpha0_out1_3;
</span><span><a class="LN" name="2390"> 2390   </a>
</span><span><a class="LN" name="2391"> 2391   </a>  Bit_Concat_out1_1 &lt;= if_Exponent_0_cfType_Exp_out1_1 &amp; Switch_out1;
</span><span><a class="LN" name="2392"> 2392   </a>
</span><span><a class="LN" name="2393"> 2393   </a>  Delay2_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2394"> 2394   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2395"> 2395   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2396"> 2396   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2397"> 2397   </a>        Delay2_out1_1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="2398"> 2398   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2399"> 2399   </a>        Delay2_out1_1 &lt;= Bit_Concat_out1_1;
</span><span><a class="LN" name="2400"> 2400   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2401"> 2401   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2402"> 2402   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_1_process;
</span><span><a class="LN" name="2403"> 2403   </a>
</span><span><a class="LN" name="2404"> 2404   </a>
</span><span><a class="LN" name="2405"> 2405   </a>  Bit_Concat_out1_2 &lt;= alpha0_out1_2 &amp; Delay2_out1_1;
</span><span><a class="LN" name="2406"> 2406   </a>
</span><span><a class="LN" name="2407"> 2407   </a>  reinterpretcast_bitconcat_fi_0_out1_1 &lt;= signed(Bit_Concat_out1_2);
</span><span><a class="LN" name="2408"> 2408   </a>
</span><span><a class="LN" name="2409"> 2409   </a>  Delay6_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2410"> 2410   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2411"> 2411   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2412"> 2412   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2413"> 2413   </a>        Delay6_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2414"> 2414   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2415"> 2415   </a>        Delay6_out1_3 &lt;= reinterpretcast_bitconcat_fi_0_out1_1;
</span><span><a class="LN" name="2416"> 2416   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2417"> 2417   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2418"> 2418   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_3_process;
</span><span><a class="LN" name="2419"> 2419   </a>
</span><span><a class="LN" name="2420"> 2420   </a>
</span><span><a class="LN" name="2421"> 2421   </a>  reduced_9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2422"> 2422   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2423"> 2423   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2424"> 2424   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2425"> 2425   </a>        modrem_Normalize_Exp_Mant_out2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2426"> 2426   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2427"> 2427   </a>        modrem_Normalize_Exp_Mant_out2 &lt;= Delay6_out1_3;
</span><span><a class="LN" name="2428"> 2428   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2429"> 2429   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2430"> 2430   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_9_process;
</span><span><a class="LN" name="2431"> 2431   </a>
</span><span><a class="LN" name="2432"> 2432   </a>
</span><span><a class="LN" name="2433"> 2433   </a>  alphamant_b_norm_in0 &lt;=  - (resize(Delay5_out1_1, 29));
</span><span><a class="LN" name="2434"> 2434   </a>  alphamant_b_norm_out1 &lt;= alphamant_b_norm_in0(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2435"> 2435   </a>
</span><span><a class="LN" name="2436"> 2436   </a>  Delay2_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2437"> 2437   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2438"> 2438   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2439"> 2439   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2440"> 2440   </a>        Delay2_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2441"> 2441   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2442"> 2442   </a>        Delay2_out1_2 &lt;= alphamant_b_norm_out1;
</span><span><a class="LN" name="2443"> 2443   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2444"> 2444   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2445"> 2445   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_2_process;
</span><span><a class="LN" name="2446"> 2446   </a>
</span><span><a class="LN" name="2447"> 2447   </a>
</span><span><a class="LN" name="2448"> 2448   </a>  mant_a_norm_mB_add_temp &lt;= resize(modrem_Normalize_Exp_Mant_out2, 32) + resize(Delay2_out1_2, 32);
</span><span><a class="LN" name="2449"> 2449   </a>  mant_a_norm_mB_out1 &lt;= mant_a_norm_mB_add_temp(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2450"> 2450   </a>
</span><span><a class="LN" name="2451"> 2451   </a>  DTC2_out1_1 &lt;= mant_a_norm_mB_out1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2452"> 2452   </a>
</span><span><a class="LN" name="2453"> 2453   </a>  Bit_Slice3_out1 &lt;= DTC2_out1_1(27);
</span><span><a class="LN" name="2454"> 2454   </a>
</span><span><a class="LN" name="2455"> 2455   </a>  
</span><span><a class="LN" name="2456"> 2456   </a>  if_tmp_0_out1 &lt;= DTC2_out1_1 <span class="KW">WHEN</span> Bit_Slice3_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2457"> 2457   </a>      modrem_Normalize_Exp_Mant_out2;
</span><span><a class="LN" name="2458"> 2458   </a>
</span><span><a class="LN" name="2459"> 2459   </a>  bitsll_mant_a_norm_1_out1 &lt;= modrem_Normalize_Exp_Mant_out2 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="2460"> 2460   </a>
</span><span><a class="LN" name="2461"> 2461   </a>  bitsll_mant_b_norm_1_out1 &lt;= Delay5_out1_1 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="2462"> 2462   </a>
</span><span><a class="LN" name="2463"> 2463   </a>  alphatmp1_in0 &lt;=  - (resize(bitsll_mant_b_norm_1_out1, 29));
</span><span><a class="LN" name="2464"> 2464   </a>  alphatmp1_out1 &lt;= alphatmp1_in0(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2465"> 2465   </a>
</span><span><a class="LN" name="2466"> 2466   </a>  Delay3_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2467"> 2467   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2468"> 2468   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2469"> 2469   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2470"> 2470   </a>        Delay3_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2471"> 2471   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2472"> 2472   </a>        Delay3_out1_3 &lt;= alphatmp1_out1;
</span><span><a class="LN" name="2473"> 2473   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2474"> 2474   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2475"> 2475   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_3_process;
</span><span><a class="LN" name="2476"> 2476   </a>
</span><span><a class="LN" name="2477"> 2477   </a>
</span><span><a class="LN" name="2478"> 2478   </a>  tmp1_m2B_add_temp &lt;= resize(bitsll_mant_a_norm_1_out1, 32) + resize(Delay3_out1_3, 32);
</span><span><a class="LN" name="2479"> 2479   </a>  tmp1_m2B_out1 &lt;= tmp1_m2B_add_temp(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2480"> 2480   </a>
</span><span><a class="LN" name="2481"> 2481   </a>  DTC5_out1 &lt;= tmp1_m2B_out1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2482"> 2482   </a>
</span><span><a class="LN" name="2483"> 2483   </a>  Bit_Slice1_out1_2 &lt;= DTC5_out1(27);
</span><span><a class="LN" name="2484"> 2484   </a>
</span><span><a class="LN" name="2485"> 2485   </a>  tmp1_mant_b_norm_add_temp &lt;= resize(bitsll_mant_b_norm_1_out1, 32) + resize(Delay5_out1_1, 32);
</span><span><a class="LN" name="2486"> 2486   </a>  tmp1_mant_b_norm_out1 &lt;= tmp1_mant_b_norm_add_temp(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2487"> 2487   </a>
</span><span><a class="LN" name="2488"> 2488   </a>  DTC_out1_2 &lt;= tmp1_mant_b_norm_out1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2489"> 2489   </a>
</span><span><a class="LN" name="2490"> 2490   </a>  alphatmp2_in0 &lt;=  - (resize(DTC_out1_2, 29));
</span><span><a class="LN" name="2491"> 2491   </a>  alphatmp2_out1 &lt;= alphatmp2_in0(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2492"> 2492   </a>
</span><span><a class="LN" name="2493"> 2493   </a>  Delay4_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2494"> 2494   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2495"> 2495   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2496"> 2496   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2497"> 2497   </a>        Delay4_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2498"> 2498   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2499"> 2499   </a>        Delay4_out1_3 &lt;= alphatmp2_out1;
</span><span><a class="LN" name="2500"> 2500   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2501"> 2501   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2502"> 2502   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_3_process;
</span><span><a class="LN" name="2503"> 2503   </a>
</span><span><a class="LN" name="2504"> 2504   </a>
</span><span><a class="LN" name="2505"> 2505   </a>  tmp1_m3B_add_temp &lt;= resize(bitsll_mant_a_norm_1_out1, 32) + resize(Delay4_out1_3, 32);
</span><span><a class="LN" name="2506"> 2506   </a>  tmp1_m3B_out1 &lt;= tmp1_m3B_add_temp(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2507"> 2507   </a>
</span><span><a class="LN" name="2508"> 2508   </a>  DTC6_out1 &lt;= tmp1_m3B_out1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2509"> 2509   </a>
</span><span><a class="LN" name="2510"> 2510   </a>  Bit_Slice_out1_2 &lt;= DTC6_out1(27);
</span><span><a class="LN" name="2511"> 2511   </a>
</span><span><a class="LN" name="2512"> 2512   </a>  
</span><span><a class="LN" name="2513"> 2513   </a>  if_tmp4_0_out1 &lt;= DTC6_out1 <span class="KW">WHEN</span> Bit_Slice_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2514"> 2514   </a>      DTC5_out1;
</span><span><a class="LN" name="2515"> 2515   </a>
</span><span><a class="LN" name="2516"> 2516   </a>  tmp1_mB_add_temp &lt;= resize(bitsll_mant_a_norm_1_out1, 32) + resize(Delay2_out1_2, 32);
</span><span><a class="LN" name="2517"> 2517   </a>  tmp1_mB_out1 &lt;= tmp1_mB_add_temp(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2518"> 2518   </a>
</span><span><a class="LN" name="2519"> 2519   </a>  DTC4_out1 &lt;= tmp1_mB_out1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2520"> 2520   </a>
</span><span><a class="LN" name="2521"> 2521   </a>  Bit_Slice2_out1_1 &lt;= DTC4_out1(27);
</span><span><a class="LN" name="2522"> 2522   </a>
</span><span><a class="LN" name="2523"> 2523   </a>  
</span><span><a class="LN" name="2524"> 2524   </a>  if_tmp2_0_out1 &lt;= DTC4_out1 <span class="KW">WHEN</span> Bit_Slice2_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2525"> 2525   </a>      bitsll_mant_a_norm_1_out1;
</span><span><a class="LN" name="2526"> 2526   </a>
</span><span><a class="LN" name="2527"> 2527   </a>  
</span><span><a class="LN" name="2528"> 2528   </a>  if_tmp3_0_out1 &lt;= if_tmp4_0_out1 <span class="KW">WHEN</span> Bit_Slice1_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2529"> 2529   </a>      if_tmp2_0_out1;
</span><span><a class="LN" name="2530"> 2530   </a>
</span><span><a class="LN" name="2531"> 2531   </a>  
</span><span><a class="LN" name="2532"> 2532   </a>  if_bitget_exp_diff_1_0_out1 &lt;= if_tmp_0_out1 <span class="KW">WHEN</span> BitSlice_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2533"> 2533   </a>      if_tmp3_0_out1;
</span><span><a class="LN" name="2534"> 2534   </a>
</span><span><a class="LN" name="2535"> 2535   </a>  
</span><span><a class="LN" name="2536"> 2536   </a>  if_exp_diff_0_out1 &lt;= if_bitget_exp_diff_1_0_out1 <span class="KW">WHEN</span> Bit_Slice4_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2537"> 2537   </a>      modrem_Normalize_Exp_Mant_out2;
</span><span><a class="LN" name="2538"> 2538   </a>
</span><span><a class="LN" name="2539"> 2539   </a>  Delay_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2540"> 2540   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2541"> 2541   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2542"> 2542   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2543"> 2543   </a>        Delay_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2544"> 2544   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2545"> 2545   </a>        Delay_out1_2 &lt;= if_exp_diff_0_out1;
</span><span><a class="LN" name="2546"> 2546   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2547"> 2547   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2548"> 2548   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_2_process;
</span><span><a class="LN" name="2549"> 2549   </a>
</span><span><a class="LN" name="2550"> 2550   </a>
</span><span><a class="LN" name="2551"> 2551   </a>  Bit_Shift_out1 &lt;= Delay_out1_2 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="2552"> 2552   </a>
</span><span><a class="LN" name="2553"> 2553   </a>  Delay3_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2554"> 2554   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2555"> 2555   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2556"> 2556   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2557"> 2557   </a>        Delay3_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2558"> 2558   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2559"> 2559   </a>        Delay3_out1_4 &lt;= Delay3_out1_3;
</span><span><a class="LN" name="2560"> 2560   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2561"> 2561   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2562"> 2562   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_4_process;
</span><span><a class="LN" name="2563"> 2563   </a>
</span><span><a class="LN" name="2564"> 2564   </a>
</span><span><a class="LN" name="2565"> 2565   </a>  Add1_add_temp &lt;= resize(Bit_Shift_out1, 32) + resize(Delay3_out1_4, 32);
</span><span><a class="LN" name="2566"> 2566   </a>  Add1_out1 &lt;= Add1_add_temp(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2567"> 2567   </a>
</span><span><a class="LN" name="2568"> 2568   </a>  Bit_Slice1_out1_3 &lt;= Add1_out1(27);
</span><span><a class="LN" name="2569"> 2569   </a>
</span><span><a class="LN" name="2570"> 2570   </a>  Delay4_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2571"> 2571   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2572"> 2572   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2573"> 2573   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2574"> 2574   </a>        Delay4_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2575"> 2575   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2576"> 2576   </a>        Delay4_out1_4 &lt;= Delay4_out1_3;
</span><span><a class="LN" name="2577"> 2577   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2578"> 2578   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2579"> 2579   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_4_process;
</span><span><a class="LN" name="2580"> 2580   </a>
</span><span><a class="LN" name="2581"> 2581   </a>
</span><span><a class="LN" name="2582"> 2582   </a>  Add2_add_temp &lt;= resize(Bit_Shift_out1, 32) + resize(Delay4_out1_4, 32);
</span><span><a class="LN" name="2583"> 2583   </a>  Add2_out1 &lt;= Add2_add_temp(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2584"> 2584   </a>
</span><span><a class="LN" name="2585"> 2585   </a>  Bit_Slice2_out1_2 &lt;= Add2_out1(27);
</span><span><a class="LN" name="2586"> 2586   </a>
</span><span><a class="LN" name="2587"> 2587   </a>  
</span><span><a class="LN" name="2588"> 2588   </a>  Switch1_out1 &lt;= Add2_out1 <span class="KW">WHEN</span> Bit_Slice2_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2589"> 2589   </a>      Add1_out1;
</span><span><a class="LN" name="2590"> 2590   </a>
</span><span><a class="LN" name="2591"> 2591   </a>  Delay2_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2592"> 2592   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2593"> 2593   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2594"> 2594   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2595"> 2595   </a>        Delay2_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2596"> 2596   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2597"> 2597   </a>        Delay2_out1_3 &lt;= Delay2_out1_2;
</span><span><a class="LN" name="2598"> 2598   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2599"> 2599   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2600"> 2600   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_3_process;
</span><span><a class="LN" name="2601"> 2601   </a>
</span><span><a class="LN" name="2602"> 2602   </a>
</span><span><a class="LN" name="2603"> 2603   </a>  Add_add_temp &lt;= resize(Bit_Shift_out1, 32) + resize(Delay2_out1_3, 32);
</span><span><a class="LN" name="2604"> 2604   </a>  Add_out1_1 &lt;= Add_add_temp(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2605"> 2605   </a>
</span><span><a class="LN" name="2606"> 2606   </a>  Bit_Slice_out1_3 &lt;= Add_out1_1(27);
</span><span><a class="LN" name="2607"> 2607   </a>
</span><span><a class="LN" name="2608"> 2608   </a>  Bit_Slice3_out1_1 &lt;= Delay1_out1_2(9);
</span><span><a class="LN" name="2609"> 2609   </a>
</span><span><a class="LN" name="2610"> 2610   </a>  
</span><span><a class="LN" name="2611"> 2611   </a>  Switch_out1_3 &lt;= Add_out1_1 <span class="KW">WHEN</span> Bit_Slice_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2612"> 2612   </a>      Bit_Shift_out1;
</span><span><a class="LN" name="2613"> 2613   </a>
</span><span><a class="LN" name="2614"> 2614   </a>  
</span><span><a class="LN" name="2615"> 2615   </a>  Switch2_out1 &lt;= Switch1_out1 <span class="KW">WHEN</span> Bit_Slice1_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2616"> 2616   </a>      Switch_out1_3;
</span><span><a class="LN" name="2617"> 2617   </a>
</span><span><a class="LN" name="2618"> 2618   </a>  
</span><span><a class="LN" name="2619"> 2619   </a>  if_exp_diff_in_0_out1 &lt;= Switch2_out1 <span class="KW">WHEN</span> Bit_Slice3_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2620"> 2620   </a>      Delay_out1_2;
</span><span><a class="LN" name="2621"> 2621   </a>
</span><span><a class="LN" name="2622"> 2622   </a>  Delay5_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2623"> 2623   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2624"> 2624   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2625"> 2625   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2626"> 2626   </a>        Delay5_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2627"> 2627   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2628"> 2628   </a>        Delay5_out1_3 &lt;= if_exp_diff_in_0_out1;
</span><span><a class="LN" name="2629"> 2629   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2630"> 2630   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2631"> 2631   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_3_process;
</span><span><a class="LN" name="2632"> 2632   </a>
</span><span><a class="LN" name="2633"> 2633   </a>
</span><span><a class="LN" name="2634"> 2634   </a>  Bit_Shift_out1_1 &lt;= Delay5_out1_3 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="2635"> 2635   </a>
</span><span><a class="LN" name="2636"> 2636   </a>  Delay8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2637"> 2637   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2638"> 2638   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2639"> 2639   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2640"> 2640   </a>        Delay8_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2641"> 2641   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2642"> 2642   </a>        Delay8_out1 &lt;= Delay3_out1_4;
</span><span><a class="LN" name="2643"> 2643   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2644"> 2644   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2645"> 2645   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_process;
</span><span><a class="LN" name="2646"> 2646   </a>
</span><span><a class="LN" name="2647"> 2647   </a>
</span><span><a class="LN" name="2648"> 2648   </a>  Add1_add_temp_1 &lt;= resize(Bit_Shift_out1_1, 32) + resize(Delay8_out1, 32);
</span><span><a class="LN" name="2649"> 2649   </a>  Add1_out1_1 &lt;= Add1_add_temp_1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2650"> 2650   </a>
</span><span><a class="LN" name="2651"> 2651   </a>  Bit_Slice1_out1_4 &lt;= Add1_out1_1(27);
</span><span><a class="LN" name="2652"> 2652   </a>
</span><span><a class="LN" name="2653"> 2653   </a>  Delay9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2654"> 2654   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2655"> 2655   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2656"> 2656   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2657"> 2657   </a>        Delay9_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2658"> 2658   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2659"> 2659   </a>        Delay9_out1 &lt;= Delay4_out1_4;
</span><span><a class="LN" name="2660"> 2660   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2661"> 2661   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2662"> 2662   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_process;
</span><span><a class="LN" name="2663"> 2663   </a>
</span><span><a class="LN" name="2664"> 2664   </a>
</span><span><a class="LN" name="2665"> 2665   </a>  Add2_add_temp_1 &lt;= resize(Bit_Shift_out1_1, 32) + resize(Delay9_out1, 32);
</span><span><a class="LN" name="2666"> 2666   </a>  Add2_out1_1 &lt;= Add2_add_temp_1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2667"> 2667   </a>
</span><span><a class="LN" name="2668"> 2668   </a>  Bit_Slice2_out1_3 &lt;= Add2_out1_1(27);
</span><span><a class="LN" name="2669"> 2669   </a>
</span><span><a class="LN" name="2670"> 2670   </a>  
</span><span><a class="LN" name="2671"> 2671   </a>  Switch1_out1_1 &lt;= Add2_out1_1 <span class="KW">WHEN</span> Bit_Slice2_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2672"> 2672   </a>      Add1_out1_1;
</span><span><a class="LN" name="2673"> 2673   </a>
</span><span><a class="LN" name="2674"> 2674   </a>  Delay7_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2675"> 2675   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2676"> 2676   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2677"> 2677   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2678"> 2678   </a>        Delay7_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2679"> 2679   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2680"> 2680   </a>        Delay7_out1_1 &lt;= Delay2_out1_3;
</span><span><a class="LN" name="2681"> 2681   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2682"> 2682   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2683"> 2683   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_1_process;
</span><span><a class="LN" name="2684"> 2684   </a>
</span><span><a class="LN" name="2685"> 2685   </a>
</span><span><a class="LN" name="2686"> 2686   </a>  Add_add_temp_1 &lt;= resize(Bit_Shift_out1_1, 32) + resize(Delay7_out1_1, 32);
</span><span><a class="LN" name="2687"> 2687   </a>  Add_out1_2 &lt;= Add_add_temp_1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2688"> 2688   </a>
</span><span><a class="LN" name="2689"> 2689   </a>  Bit_Slice_out1_4 &lt;= Add_out1_2(27);
</span><span><a class="LN" name="2690"> 2690   </a>
</span><span><a class="LN" name="2691"> 2691   </a>  Bit_Slice3_out1_2 &lt;= Delay6_out1(9);
</span><span><a class="LN" name="2692"> 2692   </a>
</span><span><a class="LN" name="2693"> 2693   </a>  
</span><span><a class="LN" name="2694"> 2694   </a>  Switch_out1_4 &lt;= Add_out1_2 <span class="KW">WHEN</span> Bit_Slice_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2695"> 2695   </a>      Bit_Shift_out1_1;
</span><span><a class="LN" name="2696"> 2696   </a>
</span><span><a class="LN" name="2697"> 2697   </a>  
</span><span><a class="LN" name="2698"> 2698   </a>  Switch2_out1_1 &lt;= Switch1_out1_1 <span class="KW">WHEN</span> Bit_Slice1_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2699"> 2699   </a>      Switch_out1_4;
</span><span><a class="LN" name="2700"> 2700   </a>
</span><span><a class="LN" name="2701"> 2701   </a>  
</span><span><a class="LN" name="2702"> 2702   </a>  if_exp_diff_in_0_out1_1 &lt;= Switch2_out1_1 <span class="KW">WHEN</span> Bit_Slice3_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2703"> 2703   </a>      Delay5_out1_3;
</span><span><a class="LN" name="2704"> 2704   </a>
</span><span><a class="LN" name="2705"> 2705   </a>  Delay10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2706"> 2706   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2707"> 2707   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2708"> 2708   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2709"> 2709   </a>        Delay10_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2710"> 2710   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2711"> 2711   </a>        Delay10_out1 &lt;= if_exp_diff_in_0_out1_1;
</span><span><a class="LN" name="2712"> 2712   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2713"> 2713   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2714"> 2714   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_process;
</span><span><a class="LN" name="2715"> 2715   </a>
</span><span><a class="LN" name="2716"> 2716   </a>
</span><span><a class="LN" name="2717"> 2717   </a>  Bit_Shift_out1_2 &lt;= Delay10_out1 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="2718"> 2718   </a>
</span><span><a class="LN" name="2719"> 2719   </a>  Delay13_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2720"> 2720   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2721"> 2721   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2722"> 2722   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2723"> 2723   </a>        Delay13_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2724"> 2724   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2725"> 2725   </a>        Delay13_out1 &lt;= Delay8_out1;
</span><span><a class="LN" name="2726"> 2726   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2727"> 2727   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2728"> 2728   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_process;
</span><span><a class="LN" name="2729"> 2729   </a>
</span><span><a class="LN" name="2730"> 2730   </a>
</span><span><a class="LN" name="2731"> 2731   </a>  Add1_add_temp_2 &lt;= resize(Bit_Shift_out1_2, 32) + resize(Delay13_out1, 32);
</span><span><a class="LN" name="2732"> 2732   </a>  Add1_out1_2 &lt;= Add1_add_temp_2(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2733"> 2733   </a>
</span><span><a class="LN" name="2734"> 2734   </a>  Bit_Slice1_out1_5 &lt;= Add1_out1_2(27);
</span><span><a class="LN" name="2735"> 2735   </a>
</span><span><a class="LN" name="2736"> 2736   </a>  Delay14_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2737"> 2737   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2738"> 2738   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2739"> 2739   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2740"> 2740   </a>        Delay14_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2741"> 2741   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2742"> 2742   </a>        Delay14_out1 &lt;= Delay9_out1;
</span><span><a class="LN" name="2743"> 2743   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2744"> 2744   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2745"> 2745   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay14_process;
</span><span><a class="LN" name="2746"> 2746   </a>
</span><span><a class="LN" name="2747"> 2747   </a>
</span><span><a class="LN" name="2748"> 2748   </a>  Add2_add_temp_2 &lt;= resize(Bit_Shift_out1_2, 32) + resize(Delay14_out1, 32);
</span><span><a class="LN" name="2749"> 2749   </a>  Add2_out1_2 &lt;= Add2_add_temp_2(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2750"> 2750   </a>
</span><span><a class="LN" name="2751"> 2751   </a>  Bit_Slice2_out1_4 &lt;= Add2_out1_2(27);
</span><span><a class="LN" name="2752"> 2752   </a>
</span><span><a class="LN" name="2753"> 2753   </a>  
</span><span><a class="LN" name="2754"> 2754   </a>  Switch1_out1_2 &lt;= Add2_out1_2 <span class="KW">WHEN</span> Bit_Slice2_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2755"> 2755   </a>      Add1_out1_2;
</span><span><a class="LN" name="2756"> 2756   </a>
</span><span><a class="LN" name="2757"> 2757   </a>  Delay12_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2758"> 2758   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2759"> 2759   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2760"> 2760   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2761"> 2761   </a>        Delay12_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2762"> 2762   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2763"> 2763   </a>        Delay12_out1 &lt;= Delay7_out1_1;
</span><span><a class="LN" name="2764"> 2764   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2765"> 2765   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2766"> 2766   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_process;
</span><span><a class="LN" name="2767"> 2767   </a>
</span><span><a class="LN" name="2768"> 2768   </a>
</span><span><a class="LN" name="2769"> 2769   </a>  Add_add_temp_2 &lt;= resize(Bit_Shift_out1_2, 32) + resize(Delay12_out1, 32);
</span><span><a class="LN" name="2770"> 2770   </a>  Add_out1_3 &lt;= Add_add_temp_2(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2771"> 2771   </a>
</span><span><a class="LN" name="2772"> 2772   </a>  Bit_Slice_out1_5 &lt;= Add_out1_3(27);
</span><span><a class="LN" name="2773"> 2773   </a>
</span><span><a class="LN" name="2774"> 2774   </a>  Bit_Slice3_out1_3 &lt;= Delay11_out1(9);
</span><span><a class="LN" name="2775"> 2775   </a>
</span><span><a class="LN" name="2776"> 2776   </a>  
</span><span><a class="LN" name="2777"> 2777   </a>  Switch_out1_5 &lt;= Add_out1_3 <span class="KW">WHEN</span> Bit_Slice_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2778"> 2778   </a>      Bit_Shift_out1_2;
</span><span><a class="LN" name="2779"> 2779   </a>
</span><span><a class="LN" name="2780"> 2780   </a>  
</span><span><a class="LN" name="2781"> 2781   </a>  Switch2_out1_2 &lt;= Switch1_out1_2 <span class="KW">WHEN</span> Bit_Slice1_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2782"> 2782   </a>      Switch_out1_5;
</span><span><a class="LN" name="2783"> 2783   </a>
</span><span><a class="LN" name="2784"> 2784   </a>  
</span><span><a class="LN" name="2785"> 2785   </a>  if_exp_diff_in_0_out1_2 &lt;= Switch2_out1_2 <span class="KW">WHEN</span> Bit_Slice3_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2786"> 2786   </a>      Delay10_out1;
</span><span><a class="LN" name="2787"> 2787   </a>
</span><span><a class="LN" name="2788"> 2788   </a>  Delay15_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2789"> 2789   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2790"> 2790   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2791"> 2791   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2792"> 2792   </a>        Delay15_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2793"> 2793   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2794"> 2794   </a>        Delay15_out1 &lt;= if_exp_diff_in_0_out1_2;
</span><span><a class="LN" name="2795"> 2795   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2796"> 2796   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2797"> 2797   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay15_process;
</span><span><a class="LN" name="2798"> 2798   </a>
</span><span><a class="LN" name="2799"> 2799   </a>
</span><span><a class="LN" name="2800"> 2800   </a>  Bit_Shift_out1_3 &lt;= Delay15_out1 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="2801"> 2801   </a>
</span><span><a class="LN" name="2802"> 2802   </a>  Delay18_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2803"> 2803   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2804"> 2804   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2805"> 2805   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2806"> 2806   </a>        Delay18_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2807"> 2807   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2808"> 2808   </a>        Delay18_out1 &lt;= Delay13_out1;
</span><span><a class="LN" name="2809"> 2809   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2810"> 2810   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2811"> 2811   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay18_process;
</span><span><a class="LN" name="2812"> 2812   </a>
</span><span><a class="LN" name="2813"> 2813   </a>
</span><span><a class="LN" name="2814"> 2814   </a>  Add1_add_temp_3 &lt;= resize(Bit_Shift_out1_3, 32) + resize(Delay18_out1, 32);
</span><span><a class="LN" name="2815"> 2815   </a>  Add1_out1_3 &lt;= Add1_add_temp_3(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2816"> 2816   </a>
</span><span><a class="LN" name="2817"> 2817   </a>  Bit_Slice1_out1_6 &lt;= Add1_out1_3(27);
</span><span><a class="LN" name="2818"> 2818   </a>
</span><span><a class="LN" name="2819"> 2819   </a>  Delay19_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2820"> 2820   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2821"> 2821   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2822"> 2822   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2823"> 2823   </a>        Delay19_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2824"> 2824   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2825"> 2825   </a>        Delay19_out1 &lt;= Delay14_out1;
</span><span><a class="LN" name="2826"> 2826   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2827"> 2827   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2828"> 2828   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_process;
</span><span><a class="LN" name="2829"> 2829   </a>
</span><span><a class="LN" name="2830"> 2830   </a>
</span><span><a class="LN" name="2831"> 2831   </a>  Add2_add_temp_3 &lt;= resize(Bit_Shift_out1_3, 32) + resize(Delay19_out1, 32);
</span><span><a class="LN" name="2832"> 2832   </a>  Add2_out1_3 &lt;= Add2_add_temp_3(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2833"> 2833   </a>
</span><span><a class="LN" name="2834"> 2834   </a>  Bit_Slice2_out1_5 &lt;= Add2_out1_3(27);
</span><span><a class="LN" name="2835"> 2835   </a>
</span><span><a class="LN" name="2836"> 2836   </a>  
</span><span><a class="LN" name="2837"> 2837   </a>  Switch1_out1_3 &lt;= Add2_out1_3 <span class="KW">WHEN</span> Bit_Slice2_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2838"> 2838   </a>      Add1_out1_3;
</span><span><a class="LN" name="2839"> 2839   </a>
</span><span><a class="LN" name="2840"> 2840   </a>  Delay17_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2841"> 2841   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2842"> 2842   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2843"> 2843   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2844"> 2844   </a>        Delay17_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2845"> 2845   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2846"> 2846   </a>        Delay17_out1_2 &lt;= Delay12_out1;
</span><span><a class="LN" name="2847"> 2847   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2848"> 2848   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2849"> 2849   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay17_2_process;
</span><span><a class="LN" name="2850"> 2850   </a>
</span><span><a class="LN" name="2851"> 2851   </a>
</span><span><a class="LN" name="2852"> 2852   </a>  Add_add_temp_3 &lt;= resize(Bit_Shift_out1_3, 32) + resize(Delay17_out1_2, 32);
</span><span><a class="LN" name="2853"> 2853   </a>  Add_out1_4 &lt;= Add_add_temp_3(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2854"> 2854   </a>
</span><span><a class="LN" name="2855"> 2855   </a>  Bit_Slice_out1_6 &lt;= Add_out1_4(27);
</span><span><a class="LN" name="2856"> 2856   </a>
</span><span><a class="LN" name="2857"> 2857   </a>  Bit_Slice3_out1_4 &lt;= Delay16_out1(9);
</span><span><a class="LN" name="2858"> 2858   </a>
</span><span><a class="LN" name="2859"> 2859   </a>  
</span><span><a class="LN" name="2860"> 2860   </a>  Switch_out1_6 &lt;= Add_out1_4 <span class="KW">WHEN</span> Bit_Slice_out1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2861"> 2861   </a>      Bit_Shift_out1_3;
</span><span><a class="LN" name="2862"> 2862   </a>
</span><span><a class="LN" name="2863"> 2863   </a>  
</span><span><a class="LN" name="2864"> 2864   </a>  Switch2_out1_3 &lt;= Switch1_out1_3 <span class="KW">WHEN</span> Bit_Slice1_out1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2865"> 2865   </a>      Switch_out1_6;
</span><span><a class="LN" name="2866"> 2866   </a>
</span><span><a class="LN" name="2867"> 2867   </a>  
</span><span><a class="LN" name="2868"> 2868   </a>  if_exp_diff_in_0_out1_3 &lt;= Switch2_out1_3 <span class="KW">WHEN</span> Bit_Slice3_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2869"> 2869   </a>      Delay15_out1;
</span><span><a class="LN" name="2870"> 2870   </a>
</span><span><a class="LN" name="2871"> 2871   </a>  Delay_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2872"> 2872   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2873"> 2873   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2874"> 2874   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2875"> 2875   </a>        Delay_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2876"> 2876   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2877"> 2877   </a>        Delay_out1_3 &lt;= if_exp_diff_in_0_out1_3;
</span><span><a class="LN" name="2878"> 2878   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2879"> 2879   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2880"> 2880   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_3_process;
</span><span><a class="LN" name="2881"> 2881   </a>
</span><span><a class="LN" name="2882"> 2882   </a>
</span><span><a class="LN" name="2883"> 2883   </a>  Bit_Shift_out1_4 &lt;= Delay_out1_3 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="2884"> 2884   </a>
</span><span><a class="LN" name="2885"> 2885   </a>  Delay3_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2886"> 2886   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2887"> 2887   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2888"> 2888   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2889"> 2889   </a>        Delay3_out1_5 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2890"> 2890   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2891"> 2891   </a>        Delay3_out1_5 &lt;= Delay18_out1;
</span><span><a class="LN" name="2892"> 2892   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2893"> 2893   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2894"> 2894   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_5_process;
</span><span><a class="LN" name="2895"> 2895   </a>
</span><span><a class="LN" name="2896"> 2896   </a>
</span><span><a class="LN" name="2897"> 2897   </a>  Add1_add_temp_4 &lt;= resize(Bit_Shift_out1_4, 32) + resize(Delay3_out1_5, 32);
</span><span><a class="LN" name="2898"> 2898   </a>  Add1_out1_4 &lt;= Add1_add_temp_4(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2899"> 2899   </a>
</span><span><a class="LN" name="2900"> 2900   </a>  Bit_Slice1_out1_7 &lt;= Add1_out1_4(27);
</span><span><a class="LN" name="2901"> 2901   </a>
</span><span><a class="LN" name="2902"> 2902   </a>  Delay4_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2903"> 2903   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2904"> 2904   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2905"> 2905   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2906"> 2906   </a>        Delay4_out1_5 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2907"> 2907   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2908"> 2908   </a>        Delay4_out1_5 &lt;= Delay19_out1;
</span><span><a class="LN" name="2909"> 2909   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2910"> 2910   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2911"> 2911   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_5_process;
</span><span><a class="LN" name="2912"> 2912   </a>
</span><span><a class="LN" name="2913"> 2913   </a>
</span><span><a class="LN" name="2914"> 2914   </a>  Add2_add_temp_4 &lt;= resize(Bit_Shift_out1_4, 32) + resize(Delay4_out1_5, 32);
</span><span><a class="LN" name="2915"> 2915   </a>  Add2_out1_4 &lt;= Add2_add_temp_4(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2916"> 2916   </a>
</span><span><a class="LN" name="2917"> 2917   </a>  Bit_Slice2_out1_6 &lt;= Add2_out1_4(27);
</span><span><a class="LN" name="2918"> 2918   </a>
</span><span><a class="LN" name="2919"> 2919   </a>  
</span><span><a class="LN" name="2920"> 2920   </a>  Switch1_out1_4 &lt;= Add2_out1_4 <span class="KW">WHEN</span> Bit_Slice2_out1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2921"> 2921   </a>      Add1_out1_4;
</span><span><a class="LN" name="2922"> 2922   </a>
</span><span><a class="LN" name="2923"> 2923   </a>  Delay2_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2924"> 2924   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2925"> 2925   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2926"> 2926   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2927"> 2927   </a>        Delay2_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2928"> 2928   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2929"> 2929   </a>        Delay2_out1_4 &lt;= Delay17_out1_2;
</span><span><a class="LN" name="2930"> 2930   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2931"> 2931   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2932"> 2932   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_4_process;
</span><span><a class="LN" name="2933"> 2933   </a>
</span><span><a class="LN" name="2934"> 2934   </a>
</span><span><a class="LN" name="2935"> 2935   </a>  Add_add_temp_4 &lt;= resize(Bit_Shift_out1_4, 32) + resize(Delay2_out1_4, 32);
</span><span><a class="LN" name="2936"> 2936   </a>  Add_out1_5 &lt;= Add_add_temp_4(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2937"> 2937   </a>
</span><span><a class="LN" name="2938"> 2938   </a>  Bit_Slice_out1_7 &lt;= Add_out1_5(27);
</span><span><a class="LN" name="2939"> 2939   </a>
</span><span><a class="LN" name="2940"> 2940   </a>  Bit_Slice3_out1_5 &lt;= Delay1_out1_3(9);
</span><span><a class="LN" name="2941"> 2941   </a>
</span><span><a class="LN" name="2942"> 2942   </a>  
</span><span><a class="LN" name="2943"> 2943   </a>  Switch_out1_7 &lt;= Add_out1_5 <span class="KW">WHEN</span> Bit_Slice_out1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2944"> 2944   </a>      Bit_Shift_out1_4;
</span><span><a class="LN" name="2945"> 2945   </a>
</span><span><a class="LN" name="2946"> 2946   </a>  
</span><span><a class="LN" name="2947"> 2947   </a>  Switch2_out1_4 &lt;= Switch1_out1_4 <span class="KW">WHEN</span> Bit_Slice1_out1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2948"> 2948   </a>      Switch_out1_7;
</span><span><a class="LN" name="2949"> 2949   </a>
</span><span><a class="LN" name="2950"> 2950   </a>  
</span><span><a class="LN" name="2951"> 2951   </a>  if_exp_diff_in_0_out1_4 &lt;= Switch2_out1_4 <span class="KW">WHEN</span> Bit_Slice3_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2952"> 2952   </a>      Delay_out1_3;
</span><span><a class="LN" name="2953"> 2953   </a>
</span><span><a class="LN" name="2954"> 2954   </a>  Delay5_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2955"> 2955   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2956"> 2956   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2957"> 2957   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2958"> 2958   </a>        Delay5_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2959"> 2959   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2960"> 2960   </a>        Delay5_out1_4 &lt;= if_exp_diff_in_0_out1_4;
</span><span><a class="LN" name="2961"> 2961   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2962"> 2962   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2963"> 2963   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_4_process;
</span><span><a class="LN" name="2964"> 2964   </a>
</span><span><a class="LN" name="2965"> 2965   </a>
</span><span><a class="LN" name="2966"> 2966   </a>  Bit_Shift_out1_5 &lt;= Delay5_out1_4 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="2967"> 2967   </a>
</span><span><a class="LN" name="2968"> 2968   </a>  Delay8_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2969"> 2969   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2970"> 2970   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2971"> 2971   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2972"> 2972   </a>        Delay8_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2973"> 2973   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2974"> 2974   </a>        Delay8_out1_1 &lt;= Delay3_out1_5;
</span><span><a class="LN" name="2975"> 2975   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2976"> 2976   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2977"> 2977   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_1_process;
</span><span><a class="LN" name="2978"> 2978   </a>
</span><span><a class="LN" name="2979"> 2979   </a>
</span><span><a class="LN" name="2980"> 2980   </a>  Add1_add_temp_5 &lt;= resize(Bit_Shift_out1_5, 32) + resize(Delay8_out1_1, 32);
</span><span><a class="LN" name="2981"> 2981   </a>  Add1_out1_5 &lt;= Add1_add_temp_5(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2982"> 2982   </a>
</span><span><a class="LN" name="2983"> 2983   </a>  Bit_Slice1_out1_8 &lt;= Add1_out1_5(27);
</span><span><a class="LN" name="2984"> 2984   </a>
</span><span><a class="LN" name="2985"> 2985   </a>  Delay9_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="2986"> 2986   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2987"> 2987   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2988"> 2988   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2989"> 2989   </a>        Delay9_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="2990"> 2990   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2991"> 2991   </a>        Delay9_out1_1 &lt;= Delay4_out1_5;
</span><span><a class="LN" name="2992"> 2992   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2993"> 2993   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2994"> 2994   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_1_process;
</span><span><a class="LN" name="2995"> 2995   </a>
</span><span><a class="LN" name="2996"> 2996   </a>
</span><span><a class="LN" name="2997"> 2997   </a>  Add2_add_temp_5 &lt;= resize(Bit_Shift_out1_5, 32) + resize(Delay9_out1_1, 32);
</span><span><a class="LN" name="2998"> 2998   </a>  Add2_out1_5 &lt;= Add2_add_temp_5(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2999"> 2999   </a>
</span><span><a class="LN" name="3000"> 3000   </a>  Bit_Slice2_out1_7 &lt;= Add2_out1_5(27);
</span><span><a class="LN" name="3001"> 3001   </a>
</span><span><a class="LN" name="3002"> 3002   </a>  
</span><span><a class="LN" name="3003"> 3003   </a>  Switch1_out1_5 &lt;= Add2_out1_5 <span class="KW">WHEN</span> Bit_Slice2_out1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3004"> 3004   </a>      Add1_out1_5;
</span><span><a class="LN" name="3005"> 3005   </a>
</span><span><a class="LN" name="3006"> 3006   </a>  Delay7_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3007"> 3007   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3008"> 3008   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3009"> 3009   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3010"> 3010   </a>        Delay7_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3011"> 3011   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3012"> 3012   </a>        Delay7_out1_2 &lt;= Delay2_out1_4;
</span><span><a class="LN" name="3013"> 3013   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3014"> 3014   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3015"> 3015   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_2_process;
</span><span><a class="LN" name="3016"> 3016   </a>
</span><span><a class="LN" name="3017"> 3017   </a>
</span><span><a class="LN" name="3018"> 3018   </a>  Add_add_temp_5 &lt;= resize(Bit_Shift_out1_5, 32) + resize(Delay7_out1_2, 32);
</span><span><a class="LN" name="3019"> 3019   </a>  Add_out1_6 &lt;= Add_add_temp_5(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3020"> 3020   </a>
</span><span><a class="LN" name="3021"> 3021   </a>  Bit_Slice_out1_8 &lt;= Add_out1_6(27);
</span><span><a class="LN" name="3022"> 3022   </a>
</span><span><a class="LN" name="3023"> 3023   </a>  Bit_Slice3_out1_6 &lt;= Delay6_out1_1(9);
</span><span><a class="LN" name="3024"> 3024   </a>
</span><span><a class="LN" name="3025"> 3025   </a>  
</span><span><a class="LN" name="3026"> 3026   </a>  Switch_out1_8 &lt;= Add_out1_6 <span class="KW">WHEN</span> Bit_Slice_out1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3027"> 3027   </a>      Bit_Shift_out1_5;
</span><span><a class="LN" name="3028"> 3028   </a>
</span><span><a class="LN" name="3029"> 3029   </a>  
</span><span><a class="LN" name="3030"> 3030   </a>  Switch2_out1_5 &lt;= Switch1_out1_5 <span class="KW">WHEN</span> Bit_Slice1_out1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3031"> 3031   </a>      Switch_out1_8;
</span><span><a class="LN" name="3032"> 3032   </a>
</span><span><a class="LN" name="3033"> 3033   </a>  
</span><span><a class="LN" name="3034"> 3034   </a>  if_exp_diff_in_0_out1_5 &lt;= Switch2_out1_5 <span class="KW">WHEN</span> Bit_Slice3_out1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3035"> 3035   </a>      Delay5_out1_4;
</span><span><a class="LN" name="3036"> 3036   </a>
</span><span><a class="LN" name="3037"> 3037   </a>  Delay10_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3038"> 3038   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3039"> 3039   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3040"> 3040   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3041"> 3041   </a>        Delay10_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3042"> 3042   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3043"> 3043   </a>        Delay10_out1_1 &lt;= if_exp_diff_in_0_out1_5;
</span><span><a class="LN" name="3044"> 3044   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3045"> 3045   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3046"> 3046   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_1_process;
</span><span><a class="LN" name="3047"> 3047   </a>
</span><span><a class="LN" name="3048"> 3048   </a>
</span><span><a class="LN" name="3049"> 3049   </a>  Bit_Shift_out1_6 &lt;= Delay10_out1_1 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="3050"> 3050   </a>
</span><span><a class="LN" name="3051"> 3051   </a>  Delay13_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3052"> 3052   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3053"> 3053   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3054"> 3054   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3055"> 3055   </a>        Delay13_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3056"> 3056   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3057"> 3057   </a>        Delay13_out1_1 &lt;= Delay8_out1_1;
</span><span><a class="LN" name="3058"> 3058   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3059"> 3059   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3060"> 3060   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_1_process;
</span><span><a class="LN" name="3061"> 3061   </a>
</span><span><a class="LN" name="3062"> 3062   </a>
</span><span><a class="LN" name="3063"> 3063   </a>  Add1_add_temp_6 &lt;= resize(Bit_Shift_out1_6, 32) + resize(Delay13_out1_1, 32);
</span><span><a class="LN" name="3064"> 3064   </a>  Add1_out1_6 &lt;= Add1_add_temp_6(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3065"> 3065   </a>
</span><span><a class="LN" name="3066"> 3066   </a>  Bit_Slice1_out1_9 &lt;= Add1_out1_6(27);
</span><span><a class="LN" name="3067"> 3067   </a>
</span><span><a class="LN" name="3068"> 3068   </a>  Delay14_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3069"> 3069   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3070"> 3070   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3071"> 3071   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3072"> 3072   </a>        Delay14_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3073"> 3073   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3074"> 3074   </a>        Delay14_out1_1 &lt;= Delay9_out1_1;
</span><span><a class="LN" name="3075"> 3075   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3076"> 3076   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3077"> 3077   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay14_1_process;
</span><span><a class="LN" name="3078"> 3078   </a>
</span><span><a class="LN" name="3079"> 3079   </a>
</span><span><a class="LN" name="3080"> 3080   </a>  Add2_add_temp_6 &lt;= resize(Bit_Shift_out1_6, 32) + resize(Delay14_out1_1, 32);
</span><span><a class="LN" name="3081"> 3081   </a>  Add2_out1_6 &lt;= Add2_add_temp_6(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3082"> 3082   </a>
</span><span><a class="LN" name="3083"> 3083   </a>  Bit_Slice2_out1_8 &lt;= Add2_out1_6(27);
</span><span><a class="LN" name="3084"> 3084   </a>
</span><span><a class="LN" name="3085"> 3085   </a>  
</span><span><a class="LN" name="3086"> 3086   </a>  Switch1_out1_6 &lt;= Add2_out1_6 <span class="KW">WHEN</span> Bit_Slice2_out1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3087"> 3087   </a>      Add1_out1_6;
</span><span><a class="LN" name="3088"> 3088   </a>
</span><span><a class="LN" name="3089"> 3089   </a>  Delay12_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3090"> 3090   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3091"> 3091   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3092"> 3092   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3093"> 3093   </a>        Delay12_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3094"> 3094   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3095"> 3095   </a>        Delay12_out1_1 &lt;= Delay7_out1_2;
</span><span><a class="LN" name="3096"> 3096   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3097"> 3097   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3098"> 3098   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_1_process;
</span><span><a class="LN" name="3099"> 3099   </a>
</span><span><a class="LN" name="3100"> 3100   </a>
</span><span><a class="LN" name="3101"> 3101   </a>  Add_add_temp_6 &lt;= resize(Bit_Shift_out1_6, 32) + resize(Delay12_out1_1, 32);
</span><span><a class="LN" name="3102"> 3102   </a>  Add_out1_7 &lt;= Add_add_temp_6(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3103"> 3103   </a>
</span><span><a class="LN" name="3104"> 3104   </a>  Bit_Slice_out1_9 &lt;= Add_out1_7(27);
</span><span><a class="LN" name="3105"> 3105   </a>
</span><span><a class="LN" name="3106"> 3106   </a>  Bit_Slice3_out1_7 &lt;= Delay11_out1_1(9);
</span><span><a class="LN" name="3107"> 3107   </a>
</span><span><a class="LN" name="3108"> 3108   </a>  
</span><span><a class="LN" name="3109"> 3109   </a>  Switch_out1_9 &lt;= Add_out1_7 <span class="KW">WHEN</span> Bit_Slice_out1_9 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3110"> 3110   </a>      Bit_Shift_out1_6;
</span><span><a class="LN" name="3111"> 3111   </a>
</span><span><a class="LN" name="3112"> 3112   </a>  
</span><span><a class="LN" name="3113"> 3113   </a>  Switch2_out1_6 &lt;= Switch1_out1_6 <span class="KW">WHEN</span> Bit_Slice1_out1_9 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3114"> 3114   </a>      Switch_out1_9;
</span><span><a class="LN" name="3115"> 3115   </a>
</span><span><a class="LN" name="3116"> 3116   </a>  
</span><span><a class="LN" name="3117"> 3117   </a>  if_exp_diff_in_0_out1_6 &lt;= Switch2_out1_6 <span class="KW">WHEN</span> Bit_Slice3_out1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3118"> 3118   </a>      Delay10_out1_1;
</span><span><a class="LN" name="3119"> 3119   </a>
</span><span><a class="LN" name="3120"> 3120   </a>  Delay15_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3121"> 3121   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3122"> 3122   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3123"> 3123   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3124"> 3124   </a>        Delay15_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3125"> 3125   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3126"> 3126   </a>        Delay15_out1_1 &lt;= if_exp_diff_in_0_out1_6;
</span><span><a class="LN" name="3127"> 3127   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3128"> 3128   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3129"> 3129   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay15_1_process;
</span><span><a class="LN" name="3130"> 3130   </a>
</span><span><a class="LN" name="3131"> 3131   </a>
</span><span><a class="LN" name="3132"> 3132   </a>  Bit_Shift_out1_7 &lt;= Delay15_out1_1 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="3133"> 3133   </a>
</span><span><a class="LN" name="3134"> 3134   </a>  Delay18_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3135"> 3135   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3136"> 3136   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3137"> 3137   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3138"> 3138   </a>        Delay18_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3139"> 3139   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3140"> 3140   </a>        Delay18_out1_1 &lt;= Delay13_out1_1;
</span><span><a class="LN" name="3141"> 3141   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3142"> 3142   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3143"> 3143   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay18_1_process;
</span><span><a class="LN" name="3144"> 3144   </a>
</span><span><a class="LN" name="3145"> 3145   </a>
</span><span><a class="LN" name="3146"> 3146   </a>  Add1_add_temp_7 &lt;= resize(Bit_Shift_out1_7, 32) + resize(Delay18_out1_1, 32);
</span><span><a class="LN" name="3147"> 3147   </a>  Add1_out1_7 &lt;= Add1_add_temp_7(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3148"> 3148   </a>
</span><span><a class="LN" name="3149"> 3149   </a>  Bit_Slice1_out1_10 &lt;= Add1_out1_7(27);
</span><span><a class="LN" name="3150"> 3150   </a>
</span><span><a class="LN" name="3151"> 3151   </a>  Delay19_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3152"> 3152   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3153"> 3153   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3154"> 3154   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3155"> 3155   </a>        Delay19_out1_1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3156"> 3156   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3157"> 3157   </a>        Delay19_out1_1 &lt;= Delay14_out1_1;
</span><span><a class="LN" name="3158"> 3158   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3159"> 3159   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3160"> 3160   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_1_process;
</span><span><a class="LN" name="3161"> 3161   </a>
</span><span><a class="LN" name="3162"> 3162   </a>
</span><span><a class="LN" name="3163"> 3163   </a>  Add2_add_temp_7 &lt;= resize(Bit_Shift_out1_7, 32) + resize(Delay19_out1_1, 32);
</span><span><a class="LN" name="3164"> 3164   </a>  Add2_out1_7 &lt;= Add2_add_temp_7(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3165"> 3165   </a>
</span><span><a class="LN" name="3166"> 3166   </a>  Bit_Slice2_out1_9 &lt;= Add2_out1_7(27);
</span><span><a class="LN" name="3167"> 3167   </a>
</span><span><a class="LN" name="3168"> 3168   </a>  
</span><span><a class="LN" name="3169"> 3169   </a>  Switch1_out1_7 &lt;= Add2_out1_7 <span class="KW">WHEN</span> Bit_Slice2_out1_9 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3170"> 3170   </a>      Add1_out1_7;
</span><span><a class="LN" name="3171"> 3171   </a>
</span><span><a class="LN" name="3172"> 3172   </a>  Delay17_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3173"> 3173   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3174"> 3174   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3175"> 3175   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3176"> 3176   </a>        Delay17_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3177"> 3177   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3178"> 3178   </a>        Delay17_out1_3 &lt;= Delay12_out1_1;
</span><span><a class="LN" name="3179"> 3179   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3180"> 3180   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3181"> 3181   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay17_3_process;
</span><span><a class="LN" name="3182"> 3182   </a>
</span><span><a class="LN" name="3183"> 3183   </a>
</span><span><a class="LN" name="3184"> 3184   </a>  Add_add_temp_7 &lt;= resize(Bit_Shift_out1_7, 32) + resize(Delay17_out1_3, 32);
</span><span><a class="LN" name="3185"> 3185   </a>  Add_out1_8 &lt;= Add_add_temp_7(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3186"> 3186   </a>
</span><span><a class="LN" name="3187"> 3187   </a>  Bit_Slice_out1_10 &lt;= Add_out1_8(27);
</span><span><a class="LN" name="3188"> 3188   </a>
</span><span><a class="LN" name="3189"> 3189   </a>  Bit_Slice3_out1_8 &lt;= Delay16_out1_1(9);
</span><span><a class="LN" name="3190"> 3190   </a>
</span><span><a class="LN" name="3191"> 3191   </a>  
</span><span><a class="LN" name="3192"> 3192   </a>  Switch_out1_10 &lt;= Add_out1_8 <span class="KW">WHEN</span> Bit_Slice_out1_10 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3193"> 3193   </a>      Bit_Shift_out1_7;
</span><span><a class="LN" name="3194"> 3194   </a>
</span><span><a class="LN" name="3195"> 3195   </a>  
</span><span><a class="LN" name="3196"> 3196   </a>  Switch2_out1_7 &lt;= Switch1_out1_7 <span class="KW">WHEN</span> Bit_Slice1_out1_10 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3197"> 3197   </a>      Switch_out1_10;
</span><span><a class="LN" name="3198"> 3198   </a>
</span><span><a class="LN" name="3199"> 3199   </a>  
</span><span><a class="LN" name="3200"> 3200   </a>  if_exp_diff_in_0_out1_7 &lt;= Switch2_out1_7 <span class="KW">WHEN</span> Bit_Slice3_out1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3201"> 3201   </a>      Delay15_out1_1;
</span><span><a class="LN" name="3202"> 3202   </a>
</span><span><a class="LN" name="3203"> 3203   </a>  Delay_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3204"> 3204   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3205"> 3205   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3206"> 3206   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3207"> 3207   </a>        Delay_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3208"> 3208   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3209"> 3209   </a>        Delay_out1_4 &lt;= if_exp_diff_in_0_out1_7;
</span><span><a class="LN" name="3210"> 3210   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3211"> 3211   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3212"> 3212   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_4_process;
</span><span><a class="LN" name="3213"> 3213   </a>
</span><span><a class="LN" name="3214"> 3214   </a>
</span><span><a class="LN" name="3215"> 3215   </a>  Bit_Shift_out1_8 &lt;= Delay_out1_4 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="3216"> 3216   </a>
</span><span><a class="LN" name="3217"> 3217   </a>  Delay3_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3218"> 3218   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3219"> 3219   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3220"> 3220   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3221"> 3221   </a>        Delay3_out1_6 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3222"> 3222   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3223"> 3223   </a>        Delay3_out1_6 &lt;= Delay18_out1_1;
</span><span><a class="LN" name="3224"> 3224   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3225"> 3225   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3226"> 3226   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_6_process;
</span><span><a class="LN" name="3227"> 3227   </a>
</span><span><a class="LN" name="3228"> 3228   </a>
</span><span><a class="LN" name="3229"> 3229   </a>  Add1_add_temp_8 &lt;= resize(Bit_Shift_out1_8, 32) + resize(Delay3_out1_6, 32);
</span><span><a class="LN" name="3230"> 3230   </a>  Add1_out1_8 &lt;= Add1_add_temp_8(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3231"> 3231   </a>
</span><span><a class="LN" name="3232"> 3232   </a>  Bit_Slice1_out1_11 &lt;= Add1_out1_8(27);
</span><span><a class="LN" name="3233"> 3233   </a>
</span><span><a class="LN" name="3234"> 3234   </a>  Delay4_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3235"> 3235   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3236"> 3236   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3237"> 3237   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3238"> 3238   </a>        Delay4_out1_6 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3239"> 3239   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3240"> 3240   </a>        Delay4_out1_6 &lt;= Delay19_out1_1;
</span><span><a class="LN" name="3241"> 3241   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3242"> 3242   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3243"> 3243   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_6_process;
</span><span><a class="LN" name="3244"> 3244   </a>
</span><span><a class="LN" name="3245"> 3245   </a>
</span><span><a class="LN" name="3246"> 3246   </a>  Add2_add_temp_8 &lt;= resize(Bit_Shift_out1_8, 32) + resize(Delay4_out1_6, 32);
</span><span><a class="LN" name="3247"> 3247   </a>  Add2_out1_8 &lt;= Add2_add_temp_8(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3248"> 3248   </a>
</span><span><a class="LN" name="3249"> 3249   </a>  Bit_Slice2_out1_10 &lt;= Add2_out1_8(27);
</span><span><a class="LN" name="3250"> 3250   </a>
</span><span><a class="LN" name="3251"> 3251   </a>  
</span><span><a class="LN" name="3252"> 3252   </a>  Switch1_out1_8 &lt;= Add2_out1_8 <span class="KW">WHEN</span> Bit_Slice2_out1_10 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3253"> 3253   </a>      Add1_out1_8;
</span><span><a class="LN" name="3254"> 3254   </a>
</span><span><a class="LN" name="3255"> 3255   </a>  Delay2_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3256"> 3256   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3257"> 3257   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3258"> 3258   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3259"> 3259   </a>        Delay2_out1_5 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3260"> 3260   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3261"> 3261   </a>        Delay2_out1_5 &lt;= Delay17_out1_3;
</span><span><a class="LN" name="3262"> 3262   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3263"> 3263   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3264"> 3264   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_5_process;
</span><span><a class="LN" name="3265"> 3265   </a>
</span><span><a class="LN" name="3266"> 3266   </a>
</span><span><a class="LN" name="3267"> 3267   </a>  Add_add_temp_8 &lt;= resize(Bit_Shift_out1_8, 32) + resize(Delay2_out1_5, 32);
</span><span><a class="LN" name="3268"> 3268   </a>  Add_out1_9 &lt;= Add_add_temp_8(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3269"> 3269   </a>
</span><span><a class="LN" name="3270"> 3270   </a>  Bit_Slice_out1_11 &lt;= Add_out1_9(27);
</span><span><a class="LN" name="3271"> 3271   </a>
</span><span><a class="LN" name="3272"> 3272   </a>  Bit_Slice3_out1_9 &lt;= Delay1_out1_4(9);
</span><span><a class="LN" name="3273"> 3273   </a>
</span><span><a class="LN" name="3274"> 3274   </a>  
</span><span><a class="LN" name="3275"> 3275   </a>  Switch_out1_11 &lt;= Add_out1_9 <span class="KW">WHEN</span> Bit_Slice_out1_11 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3276"> 3276   </a>      Bit_Shift_out1_8;
</span><span><a class="LN" name="3277"> 3277   </a>
</span><span><a class="LN" name="3278"> 3278   </a>  
</span><span><a class="LN" name="3279"> 3279   </a>  Switch2_out1_8 &lt;= Switch1_out1_8 <span class="KW">WHEN</span> Bit_Slice1_out1_11 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3280"> 3280   </a>      Switch_out1_11;
</span><span><a class="LN" name="3281"> 3281   </a>
</span><span><a class="LN" name="3282"> 3282   </a>  
</span><span><a class="LN" name="3283"> 3283   </a>  if_exp_diff_in_0_out1_8 &lt;= Switch2_out1_8 <span class="KW">WHEN</span> Bit_Slice3_out1_9 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3284"> 3284   </a>      Delay_out1_4;
</span><span><a class="LN" name="3285"> 3285   </a>
</span><span><a class="LN" name="3286"> 3286   </a>  Delay5_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3287"> 3287   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3288"> 3288   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3289"> 3289   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3290"> 3290   </a>        Delay5_out1_5 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3291"> 3291   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3292"> 3292   </a>        Delay5_out1_5 &lt;= if_exp_diff_in_0_out1_8;
</span><span><a class="LN" name="3293"> 3293   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3294"> 3294   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3295"> 3295   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_5_process;
</span><span><a class="LN" name="3296"> 3296   </a>
</span><span><a class="LN" name="3297"> 3297   </a>
</span><span><a class="LN" name="3298"> 3298   </a>  Bit_Shift_out1_9 &lt;= Delay5_out1_5 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="3299"> 3299   </a>
</span><span><a class="LN" name="3300"> 3300   </a>  Delay8_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3301"> 3301   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3302"> 3302   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3303"> 3303   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3304"> 3304   </a>        Delay8_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3305"> 3305   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3306"> 3306   </a>        Delay8_out1_2 &lt;= Delay3_out1_6;
</span><span><a class="LN" name="3307"> 3307   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3308"> 3308   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3309"> 3309   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_2_process;
</span><span><a class="LN" name="3310"> 3310   </a>
</span><span><a class="LN" name="3311"> 3311   </a>
</span><span><a class="LN" name="3312"> 3312   </a>  Add1_add_temp_9 &lt;= resize(Bit_Shift_out1_9, 32) + resize(Delay8_out1_2, 32);
</span><span><a class="LN" name="3313"> 3313   </a>  Add1_out1_9 &lt;= Add1_add_temp_9(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3314"> 3314   </a>
</span><span><a class="LN" name="3315"> 3315   </a>  Bit_Slice1_out1_12 &lt;= Add1_out1_9(27);
</span><span><a class="LN" name="3316"> 3316   </a>
</span><span><a class="LN" name="3317"> 3317   </a>  Delay9_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3318"> 3318   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3319"> 3319   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3320"> 3320   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3321"> 3321   </a>        Delay9_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3322"> 3322   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3323"> 3323   </a>        Delay9_out1_2 &lt;= Delay4_out1_6;
</span><span><a class="LN" name="3324"> 3324   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3325"> 3325   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3326"> 3326   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_2_process;
</span><span><a class="LN" name="3327"> 3327   </a>
</span><span><a class="LN" name="3328"> 3328   </a>
</span><span><a class="LN" name="3329"> 3329   </a>  Add2_add_temp_9 &lt;= resize(Bit_Shift_out1_9, 32) + resize(Delay9_out1_2, 32);
</span><span><a class="LN" name="3330"> 3330   </a>  Add2_out1_9 &lt;= Add2_add_temp_9(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3331"> 3331   </a>
</span><span><a class="LN" name="3332"> 3332   </a>  Bit_Slice2_out1_11 &lt;= Add2_out1_9(27);
</span><span><a class="LN" name="3333"> 3333   </a>
</span><span><a class="LN" name="3334"> 3334   </a>  
</span><span><a class="LN" name="3335"> 3335   </a>  Switch1_out1_9 &lt;= Add2_out1_9 <span class="KW">WHEN</span> Bit_Slice2_out1_11 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3336"> 3336   </a>      Add1_out1_9;
</span><span><a class="LN" name="3337"> 3337   </a>
</span><span><a class="LN" name="3338"> 3338   </a>  Delay7_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3339"> 3339   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3340"> 3340   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3341"> 3341   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3342"> 3342   </a>        Delay7_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3343"> 3343   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3344"> 3344   </a>        Delay7_out1_3 &lt;= Delay2_out1_5;
</span><span><a class="LN" name="3345"> 3345   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3346"> 3346   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3347"> 3347   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_3_process;
</span><span><a class="LN" name="3348"> 3348   </a>
</span><span><a class="LN" name="3349"> 3349   </a>
</span><span><a class="LN" name="3350"> 3350   </a>  Add_add_temp_9 &lt;= resize(Bit_Shift_out1_9, 32) + resize(Delay7_out1_3, 32);
</span><span><a class="LN" name="3351"> 3351   </a>  Add_out1_10 &lt;= Add_add_temp_9(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3352"> 3352   </a>
</span><span><a class="LN" name="3353"> 3353   </a>  Bit_Slice_out1_12 &lt;= Add_out1_10(27);
</span><span><a class="LN" name="3354"> 3354   </a>
</span><span><a class="LN" name="3355"> 3355   </a>  Bit_Slice3_out1_10 &lt;= Delay6_out1_2(9);
</span><span><a class="LN" name="3356"> 3356   </a>
</span><span><a class="LN" name="3357"> 3357   </a>  
</span><span><a class="LN" name="3358"> 3358   </a>  Switch_out1_12 &lt;= Add_out1_10 <span class="KW">WHEN</span> Bit_Slice_out1_12 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3359"> 3359   </a>      Bit_Shift_out1_9;
</span><span><a class="LN" name="3360"> 3360   </a>
</span><span><a class="LN" name="3361"> 3361   </a>  
</span><span><a class="LN" name="3362"> 3362   </a>  Switch2_out1_9 &lt;= Switch1_out1_9 <span class="KW">WHEN</span> Bit_Slice1_out1_12 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3363"> 3363   </a>      Switch_out1_12;
</span><span><a class="LN" name="3364"> 3364   </a>
</span><span><a class="LN" name="3365"> 3365   </a>  
</span><span><a class="LN" name="3366"> 3366   </a>  if_exp_diff_in_0_out1_9 &lt;= Switch2_out1_9 <span class="KW">WHEN</span> Bit_Slice3_out1_10 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3367"> 3367   </a>      Delay5_out1_5;
</span><span><a class="LN" name="3368"> 3368   </a>
</span><span><a class="LN" name="3369"> 3369   </a>  Delay10_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3370"> 3370   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3371"> 3371   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3372"> 3372   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3373"> 3373   </a>        Delay10_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3374"> 3374   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3375"> 3375   </a>        Delay10_out1_2 &lt;= if_exp_diff_in_0_out1_9;
</span><span><a class="LN" name="3376"> 3376   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3377"> 3377   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3378"> 3378   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_2_process;
</span><span><a class="LN" name="3379"> 3379   </a>
</span><span><a class="LN" name="3380"> 3380   </a>
</span><span><a class="LN" name="3381"> 3381   </a>  Bit_Shift_out1_10 &lt;= Delay10_out1_2 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="3382"> 3382   </a>
</span><span><a class="LN" name="3383"> 3383   </a>  Delay13_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3384"> 3384   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3385"> 3385   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3386"> 3386   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3387"> 3387   </a>        Delay13_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3388"> 3388   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3389"> 3389   </a>        Delay13_out1_2 &lt;= Delay8_out1_2;
</span><span><a class="LN" name="3390"> 3390   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3391"> 3391   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3392"> 3392   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_2_process;
</span><span><a class="LN" name="3393"> 3393   </a>
</span><span><a class="LN" name="3394"> 3394   </a>
</span><span><a class="LN" name="3395"> 3395   </a>  Add1_add_temp_10 &lt;= resize(Bit_Shift_out1_10, 32) + resize(Delay13_out1_2, 32);
</span><span><a class="LN" name="3396"> 3396   </a>  Add1_out1_10 &lt;= Add1_add_temp_10(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3397"> 3397   </a>
</span><span><a class="LN" name="3398"> 3398   </a>  Bit_Slice1_out1_13 &lt;= Add1_out1_10(27);
</span><span><a class="LN" name="3399"> 3399   </a>
</span><span><a class="LN" name="3400"> 3400   </a>  Delay14_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3401"> 3401   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3402"> 3402   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3403"> 3403   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3404"> 3404   </a>        Delay14_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3405"> 3405   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3406"> 3406   </a>        Delay14_out1_2 &lt;= Delay9_out1_2;
</span><span><a class="LN" name="3407"> 3407   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3408"> 3408   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3409"> 3409   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay14_2_process;
</span><span><a class="LN" name="3410"> 3410   </a>
</span><span><a class="LN" name="3411"> 3411   </a>
</span><span><a class="LN" name="3412"> 3412   </a>  Add2_add_temp_10 &lt;= resize(Bit_Shift_out1_10, 32) + resize(Delay14_out1_2, 32);
</span><span><a class="LN" name="3413"> 3413   </a>  Add2_out1_10 &lt;= Add2_add_temp_10(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3414"> 3414   </a>
</span><span><a class="LN" name="3415"> 3415   </a>  Bit_Slice2_out1_12 &lt;= Add2_out1_10(27);
</span><span><a class="LN" name="3416"> 3416   </a>
</span><span><a class="LN" name="3417"> 3417   </a>  
</span><span><a class="LN" name="3418"> 3418   </a>  Switch1_out1_10 &lt;= Add2_out1_10 <span class="KW">WHEN</span> Bit_Slice2_out1_12 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3419"> 3419   </a>      Add1_out1_10;
</span><span><a class="LN" name="3420"> 3420   </a>
</span><span><a class="LN" name="3421"> 3421   </a>  Delay12_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3422"> 3422   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3423"> 3423   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3424"> 3424   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3425"> 3425   </a>        Delay12_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3426"> 3426   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3427"> 3427   </a>        Delay12_out1_2 &lt;= Delay7_out1_3;
</span><span><a class="LN" name="3428"> 3428   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3429"> 3429   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3430"> 3430   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_2_process;
</span><span><a class="LN" name="3431"> 3431   </a>
</span><span><a class="LN" name="3432"> 3432   </a>
</span><span><a class="LN" name="3433"> 3433   </a>  Add_add_temp_10 &lt;= resize(Bit_Shift_out1_10, 32) + resize(Delay12_out1_2, 32);
</span><span><a class="LN" name="3434"> 3434   </a>  Add_out1_11 &lt;= Add_add_temp_10(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3435"> 3435   </a>
</span><span><a class="LN" name="3436"> 3436   </a>  Bit_Slice_out1_13 &lt;= Add_out1_11(27);
</span><span><a class="LN" name="3437"> 3437   </a>
</span><span><a class="LN" name="3438"> 3438   </a>  Bit_Slice3_out1_11 &lt;= Delay11_out1_2(9);
</span><span><a class="LN" name="3439"> 3439   </a>
</span><span><a class="LN" name="3440"> 3440   </a>  
</span><span><a class="LN" name="3441"> 3441   </a>  Switch_out1_13 &lt;= Add_out1_11 <span class="KW">WHEN</span> Bit_Slice_out1_13 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3442"> 3442   </a>      Bit_Shift_out1_10;
</span><span><a class="LN" name="3443"> 3443   </a>
</span><span><a class="LN" name="3444"> 3444   </a>  
</span><span><a class="LN" name="3445"> 3445   </a>  Switch2_out1_10 &lt;= Switch1_out1_10 <span class="KW">WHEN</span> Bit_Slice1_out1_13 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3446"> 3446   </a>      Switch_out1_13;
</span><span><a class="LN" name="3447"> 3447   </a>
</span><span><a class="LN" name="3448"> 3448   </a>  
</span><span><a class="LN" name="3449"> 3449   </a>  if_exp_diff_in_0_out1_10 &lt;= Switch2_out1_10 <span class="KW">WHEN</span> Bit_Slice3_out1_11 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3450"> 3450   </a>      Delay10_out1_2;
</span><span><a class="LN" name="3451"> 3451   </a>
</span><span><a class="LN" name="3452"> 3452   </a>  Delay15_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3453"> 3453   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3454"> 3454   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3455"> 3455   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3456"> 3456   </a>        Delay15_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3457"> 3457   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3458"> 3458   </a>        Delay15_out1_2 &lt;= if_exp_diff_in_0_out1_10;
</span><span><a class="LN" name="3459"> 3459   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3460"> 3460   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3461"> 3461   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay15_2_process;
</span><span><a class="LN" name="3462"> 3462   </a>
</span><span><a class="LN" name="3463"> 3463   </a>
</span><span><a class="LN" name="3464"> 3464   </a>  Bit_Shift_out1_11 &lt;= Delay15_out1_2 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="3465"> 3465   </a>
</span><span><a class="LN" name="3466"> 3466   </a>  Delay18_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3467"> 3467   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3468"> 3468   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3469"> 3469   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3470"> 3470   </a>        Delay18_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3471"> 3471   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3472"> 3472   </a>        Delay18_out1_2 &lt;= Delay13_out1_2;
</span><span><a class="LN" name="3473"> 3473   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3474"> 3474   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3475"> 3475   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay18_2_process;
</span><span><a class="LN" name="3476"> 3476   </a>
</span><span><a class="LN" name="3477"> 3477   </a>
</span><span><a class="LN" name="3478"> 3478   </a>  Add1_add_temp_11 &lt;= resize(Bit_Shift_out1_11, 32) + resize(Delay18_out1_2, 32);
</span><span><a class="LN" name="3479"> 3479   </a>  Add1_out1_11 &lt;= Add1_add_temp_11(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3480"> 3480   </a>
</span><span><a class="LN" name="3481"> 3481   </a>  Bit_Slice1_out1_14 &lt;= Add1_out1_11(27);
</span><span><a class="LN" name="3482"> 3482   </a>
</span><span><a class="LN" name="3483"> 3483   </a>  Delay19_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3484"> 3484   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3485"> 3485   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3486"> 3486   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3487"> 3487   </a>        Delay19_out1_2 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3488"> 3488   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3489"> 3489   </a>        Delay19_out1_2 &lt;= Delay14_out1_2;
</span><span><a class="LN" name="3490"> 3490   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3491"> 3491   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3492"> 3492   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_2_process;
</span><span><a class="LN" name="3493"> 3493   </a>
</span><span><a class="LN" name="3494"> 3494   </a>
</span><span><a class="LN" name="3495"> 3495   </a>  Add2_add_temp_11 &lt;= resize(Bit_Shift_out1_11, 32) + resize(Delay19_out1_2, 32);
</span><span><a class="LN" name="3496"> 3496   </a>  Add2_out1_11 &lt;= Add2_add_temp_11(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3497"> 3497   </a>
</span><span><a class="LN" name="3498"> 3498   </a>  Bit_Slice2_out1_13 &lt;= Add2_out1_11(27);
</span><span><a class="LN" name="3499"> 3499   </a>
</span><span><a class="LN" name="3500"> 3500   </a>  
</span><span><a class="LN" name="3501"> 3501   </a>  Switch1_out1_11 &lt;= Add2_out1_11 <span class="KW">WHEN</span> Bit_Slice2_out1_13 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3502"> 3502   </a>      Add1_out1_11;
</span><span><a class="LN" name="3503"> 3503   </a>
</span><span><a class="LN" name="3504"> 3504   </a>  Delay17_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3505"> 3505   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3506"> 3506   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3507"> 3507   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3508"> 3508   </a>        Delay17_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3509"> 3509   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3510"> 3510   </a>        Delay17_out1_4 &lt;= Delay12_out1_2;
</span><span><a class="LN" name="3511"> 3511   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3512"> 3512   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3513"> 3513   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay17_4_process;
</span><span><a class="LN" name="3514"> 3514   </a>
</span><span><a class="LN" name="3515"> 3515   </a>
</span><span><a class="LN" name="3516"> 3516   </a>  Add_add_temp_11 &lt;= resize(Bit_Shift_out1_11, 32) + resize(Delay17_out1_4, 32);
</span><span><a class="LN" name="3517"> 3517   </a>  Add_out1_12 &lt;= Add_add_temp_11(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3518"> 3518   </a>
</span><span><a class="LN" name="3519"> 3519   </a>  Bit_Slice_out1_14 &lt;= Add_out1_12(27);
</span><span><a class="LN" name="3520"> 3520   </a>
</span><span><a class="LN" name="3521"> 3521   </a>  Bit_Slice3_out1_12 &lt;= Delay16_out1_2(9);
</span><span><a class="LN" name="3522"> 3522   </a>
</span><span><a class="LN" name="3523"> 3523   </a>  
</span><span><a class="LN" name="3524"> 3524   </a>  Switch_out1_14 &lt;= Add_out1_12 <span class="KW">WHEN</span> Bit_Slice_out1_14 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3525"> 3525   </a>      Bit_Shift_out1_11;
</span><span><a class="LN" name="3526"> 3526   </a>
</span><span><a class="LN" name="3527"> 3527   </a>  
</span><span><a class="LN" name="3528"> 3528   </a>  Switch2_out1_11 &lt;= Switch1_out1_11 <span class="KW">WHEN</span> Bit_Slice1_out1_14 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3529"> 3529   </a>      Switch_out1_14;
</span><span><a class="LN" name="3530"> 3530   </a>
</span><span><a class="LN" name="3531"> 3531   </a>  
</span><span><a class="LN" name="3532"> 3532   </a>  if_exp_diff_in_0_out1_11 &lt;= Switch2_out1_11 <span class="KW">WHEN</span> Bit_Slice3_out1_12 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3533"> 3533   </a>      Delay15_out1_2;
</span><span><a class="LN" name="3534"> 3534   </a>
</span><span><a class="LN" name="3535"> 3535   </a>  reduced_10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3536"> 3536   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3537"> 3537   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3538"> 3538   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3539"> 3539   </a>        modrem_12_Iterations_out1 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3540"> 3540   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3541"> 3541   </a>        modrem_12_Iterations_out1 &lt;= if_exp_diff_in_0_out1_11;
</span><span><a class="LN" name="3542"> 3542   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3543"> 3543   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3544"> 3544   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_10_process;
</span><span><a class="LN" name="3545"> 3545   </a>
</span><span><a class="LN" name="3546"> 3546   </a>
</span><span><a class="LN" name="3547"> 3547   </a>  bitsll_R_1_out1 &lt;= modrem_12_Iterations_out1 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="3548"> 3548   </a>
</span><span><a class="LN" name="3549"> 3549   </a>  reduced_11_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3550"> 3550   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3551"> 3551   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3552"> 3552   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3553"> 3553   </a>        reduced_reg_5(0) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3554"> 3554   </a>        reduced_reg_5(1) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3555"> 3555   </a>        reduced_reg_5(2) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3556"> 3556   </a>        reduced_reg_5(3) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3557"> 3557   </a>        reduced_reg_5(4) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3558"> 3558   </a>        reduced_reg_5(5) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3559"> 3559   </a>        reduced_reg_5(6) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3560"> 3560   </a>        reduced_reg_5(7) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3561"> 3561   </a>        reduced_reg_5(8) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3562"> 3562   </a>        reduced_reg_5(9) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3563"> 3563   </a>        reduced_reg_5(10) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3564"> 3564   </a>        reduced_reg_5(11) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3565"> 3565   </a>        reduced_reg_5(12) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3566"> 3566   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3567"> 3567   </a>        reduced_reg_5(0) &lt;= reduced_reg_next_5(0);
</span><span><a class="LN" name="3568"> 3568   </a>        reduced_reg_5(1) &lt;= reduced_reg_next_5(1);
</span><span><a class="LN" name="3569"> 3569   </a>        reduced_reg_5(2) &lt;= reduced_reg_next_5(2);
</span><span><a class="LN" name="3570"> 3570   </a>        reduced_reg_5(3) &lt;= reduced_reg_next_5(3);
</span><span><a class="LN" name="3571"> 3571   </a>        reduced_reg_5(4) &lt;= reduced_reg_next_5(4);
</span><span><a class="LN" name="3572"> 3572   </a>        reduced_reg_5(5) &lt;= reduced_reg_next_5(5);
</span><span><a class="LN" name="3573"> 3573   </a>        reduced_reg_5(6) &lt;= reduced_reg_next_5(6);
</span><span><a class="LN" name="3574"> 3574   </a>        reduced_reg_5(7) &lt;= reduced_reg_next_5(7);
</span><span><a class="LN" name="3575"> 3575   </a>        reduced_reg_5(8) &lt;= reduced_reg_next_5(8);
</span><span><a class="LN" name="3576"> 3576   </a>        reduced_reg_5(9) &lt;= reduced_reg_next_5(9);
</span><span><a class="LN" name="3577"> 3577   </a>        reduced_reg_5(10) &lt;= reduced_reg_next_5(10);
</span><span><a class="LN" name="3578"> 3578   </a>        reduced_reg_5(11) &lt;= reduced_reg_next_5(11);
</span><span><a class="LN" name="3579"> 3579   </a>        reduced_reg_5(12) &lt;= reduced_reg_next_5(12);
</span><span><a class="LN" name="3580"> 3580   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3581"> 3581   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3582"> 3582   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_11_process;
</span><span><a class="LN" name="3583"> 3583   </a>
</span><span><a class="LN" name="3584"> 3584   </a>  modrem_Normalize_Exp_Mant_out4_1 &lt;= reduced_reg_5(12);
</span><span><a class="LN" name="3585"> 3585   </a>  reduced_reg_next_5(0) &lt;= modrem_Normalize_Exp_Mant_out4;
</span><span><a class="LN" name="3586"> 3586   </a>  reduced_reg_next_5(1) &lt;= reduced_reg_5(0);
</span><span><a class="LN" name="3587"> 3587   </a>  reduced_reg_next_5(2) &lt;= reduced_reg_5(1);
</span><span><a class="LN" name="3588"> 3588   </a>  reduced_reg_next_5(3) &lt;= reduced_reg_5(2);
</span><span><a class="LN" name="3589"> 3589   </a>  reduced_reg_next_5(4) &lt;= reduced_reg_5(3);
</span><span><a class="LN" name="3590"> 3590   </a>  reduced_reg_next_5(5) &lt;= reduced_reg_5(4);
</span><span><a class="LN" name="3591"> 3591   </a>  reduced_reg_next_5(6) &lt;= reduced_reg_5(5);
</span><span><a class="LN" name="3592"> 3592   </a>  reduced_reg_next_5(7) &lt;= reduced_reg_5(6);
</span><span><a class="LN" name="3593"> 3593   </a>  reduced_reg_next_5(8) &lt;= reduced_reg_5(7);
</span><span><a class="LN" name="3594"> 3594   </a>  reduced_reg_next_5(9) &lt;= reduced_reg_5(8);
</span><span><a class="LN" name="3595"> 3595   </a>  reduced_reg_next_5(10) &lt;= reduced_reg_5(9);
</span><span><a class="LN" name="3596"> 3596   </a>  reduced_reg_next_5(11) &lt;= reduced_reg_5(10);
</span><span><a class="LN" name="3597"> 3597   </a>  reduced_reg_next_5(12) &lt;= reduced_reg_5(11);
</span><span><a class="LN" name="3598"> 3598   </a>
</span><span><a class="LN" name="3599"> 3599   </a>  
</span><span><a class="LN" name="3600"> 3600   </a>  bitsll_R_1_mant_b_norm_relop1 &lt;= '1' <span class="KW">WHEN</span> bitsll_R_1_out1 &gt;= modrem_Normalize_Exp_Mant_out4_1 <span class="KW">ELSE</span>
</span><span><a class="LN" name="3601"> 3601   </a>      '0';
</span><span><a class="LN" name="3602"> 3602   </a>
</span><span><a class="LN" name="3603"> 3603   </a>  mant_b_norm_R_sub_temp &lt;= resize(modrem_Normalize_Exp_Mant_out4_1, 32) - resize(modrem_12_Iterations_out1, 32);
</span><span><a class="LN" name="3604"> 3604   </a>  mant_b_norm_R_out1 &lt;= mant_b_norm_R_sub_temp(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3605"> 3605   </a>
</span><span><a class="LN" name="3606"> 3606   </a>  DTC_out1_3 &lt;= mant_b_norm_R_out1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3607"> 3607   </a>
</span><span><a class="LN" name="3608"> 3608   </a>  
</span><span><a class="LN" name="3609"> 3609   </a>  if_bitsll_R_1_mant_b_norm_out1 &lt;= modrem_12_Iterations_out1 <span class="KW">WHEN</span> bitsll_R_1_mant_b_norm_relop1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3610"> 3610   </a>      DTC_out1_3;
</span><span><a class="LN" name="3611"> 3611   </a>
</span><span><a class="LN" name="3612"> 3612   </a>  Delay15_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3613"> 3613   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3614"> 3614   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3615"> 3615   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3616"> 3616   </a>        Delay15_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3617"> 3617   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3618"> 3618   </a>        Delay15_out1_3 &lt;= if_bitsll_R_1_mant_b_norm_out1;
</span><span><a class="LN" name="3619"> 3619   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3620"> 3620   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3621"> 3621   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay15_3_process;
</span><span><a class="LN" name="3622"> 3622   </a>
</span><span><a class="LN" name="3623"> 3623   </a>
</span><span><a class="LN" name="3624"> 3624   </a>  Delay14_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3625"> 3625   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3626"> 3626   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3627"> 3627   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3628"> 3628   </a>        Delay14_out1_3 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="3629"> 3629   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3630"> 3630   </a>        Delay14_out1_3 &lt;= DTC1_out1_2;
</span><span><a class="LN" name="3631"> 3631   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3632"> 3632   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3633"> 3633   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay14_3_process;
</span><span><a class="LN" name="3634"> 3634   </a>
</span><span><a class="LN" name="3635"> 3635   </a>
</span><span><a class="LN" name="3636"> 3636   </a>  shift_arithmetic_zerosig &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="3637"> 3637   </a>
</span><span><a class="LN" name="3638"> 3638   </a>  
</span><span><a class="LN" name="3639"> 3639   </a>  shift_arithmetic_selsig &lt;= Delay14_out1_3 <span class="KW">WHEN</span> Delay14_out1_3 &gt;= shift_arithmetic_zerosig <span class="KW">ELSE</span>
</span><span><a class="LN" name="3640"> 3640   </a>      shift_arithmetic_zerosig;
</span><span><a class="LN" name="3641"> 3641   </a>
</span><span><a class="LN" name="3642"> 3642   </a>  dynamic_shift_zerosig &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="3643"> 3643   </a>
</span><span><a class="LN" name="3644"> 3644   </a>  
</span><span><a class="LN" name="3645"> 3645   </a>  dynamic_shift_selsig &lt;= shift_arithmetic_selsig <span class="KW">WHEN</span> shift_arithmetic_selsig &gt;= dynamic_shift_zerosig <span class="KW">ELSE</span>
</span><span><a class="LN" name="3646"> 3646   </a>      dynamic_shift_zerosig;
</span><span><a class="LN" name="3647"> 3647   </a>
</span><span><a class="LN" name="3648"> 3648   </a>  Shift_Arithmetic_out1 &lt;= SHIFT_RIGHT(Delay15_out1_3, to_integer(dynamic_shift_selsig));
</span><span><a class="LN" name="3649"> 3649   </a>
</span><span><a class="LN" name="3650"> 3650   </a>  
</span><span><a class="LN" name="3651"> 3651   </a>  bitsrl_x_pos_0_out1 &lt;= '1' <span class="KW">WHEN</span> Shift_Arithmetic_out1 = to_signed(16#0000000#, 28) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3652"> 3652   </a>      '0';
</span><span><a class="LN" name="3653"> 3653   </a>
</span><span><a class="LN" name="3654"> 3654   </a>  bitsll_x_shift_length_zerosig &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="3655"> 3655   </a>
</span><span><a class="LN" name="3656"> 3656   </a>  
</span><span><a class="LN" name="3657"> 3657   </a>  bitsll_x_shift_length_selsig &lt;= Delay5_out1_2 <span class="KW">WHEN</span> Delay5_out1_2 &gt;= bitsll_x_shift_length_zerosig <span class="KW">ELSE</span>
</span><span><a class="LN" name="3658"> 3658   </a>      bitsll_x_shift_length_zerosig;
</span><span><a class="LN" name="3659"> 3659   </a>
</span><span><a class="LN" name="3660"> 3660   </a>  dynamic_shift_zerosig_1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="3661"> 3661   </a>
</span><span><a class="LN" name="3662"> 3662   </a>  
</span><span><a class="LN" name="3663"> 3663   </a>  dynamic_shift_selsig_1 &lt;= bitsll_x_shift_length_selsig <span class="KW">WHEN</span> bitsll_x_shift_length_selsig &gt;= dynamic_shift_zerosig_1 <span class="KW">ELSE</span>
</span><span><a class="LN" name="3664"> 3664   </a>      dynamic_shift_zerosig_1;
</span><span><a class="LN" name="3665"> 3665   </a>
</span><span><a class="LN" name="3666"> 3666   </a>  bitsll_x_shift_length_out1 &lt;= Delay15_out1_3 <span class="KW">sll</span> to_integer(dynamic_shift_selsig_1);
</span><span><a class="LN" name="3667"> 3667   </a>
</span><span><a class="LN" name="3668"> 3668   </a>  BitSlice_out1_1 &lt;= unsigned(bitsll_x_shift_length_out1(23 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="3669"> 3669   </a>
</span><span><a class="LN" name="3670"> 3670   </a>  reduced_12_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3671"> 3671   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3672"> 3672   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3673"> 3673   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3674"> 3674   </a>        reduced_reg_6(0) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3675"> 3675   </a>        reduced_reg_6(1) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3676"> 3676   </a>        reduced_reg_6(2) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3677"> 3677   </a>        reduced_reg_6(3) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3678"> 3678   </a>        reduced_reg_6(4) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3679"> 3679   </a>        reduced_reg_6(5) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3680"> 3680   </a>        reduced_reg_6(6) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3681"> 3681   </a>        reduced_reg_6(7) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3682"> 3682   </a>        reduced_reg_6(8) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3683"> 3683   </a>        reduced_reg_6(9) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3684"> 3684   </a>        reduced_reg_6(10) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3685"> 3685   </a>        reduced_reg_6(11) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3686"> 3686   </a>        reduced_reg_6(12) &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3687"> 3687   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3688"> 3688   </a>        reduced_reg_6(0) &lt;= reduced_reg_next_6(0);
</span><span><a class="LN" name="3689"> 3689   </a>        reduced_reg_6(1) &lt;= reduced_reg_next_6(1);
</span><span><a class="LN" name="3690"> 3690   </a>        reduced_reg_6(2) &lt;= reduced_reg_next_6(2);
</span><span><a class="LN" name="3691"> 3691   </a>        reduced_reg_6(3) &lt;= reduced_reg_next_6(3);
</span><span><a class="LN" name="3692"> 3692   </a>        reduced_reg_6(4) &lt;= reduced_reg_next_6(4);
</span><span><a class="LN" name="3693"> 3693   </a>        reduced_reg_6(5) &lt;= reduced_reg_next_6(5);
</span><span><a class="LN" name="3694"> 3694   </a>        reduced_reg_6(6) &lt;= reduced_reg_next_6(6);
</span><span><a class="LN" name="3695"> 3695   </a>        reduced_reg_6(7) &lt;= reduced_reg_next_6(7);
</span><span><a class="LN" name="3696"> 3696   </a>        reduced_reg_6(8) &lt;= reduced_reg_next_6(8);
</span><span><a class="LN" name="3697"> 3697   </a>        reduced_reg_6(9) &lt;= reduced_reg_next_6(9);
</span><span><a class="LN" name="3698"> 3698   </a>        reduced_reg_6(10) &lt;= reduced_reg_next_6(10);
</span><span><a class="LN" name="3699"> 3699   </a>        reduced_reg_6(11) &lt;= reduced_reg_next_6(11);
</span><span><a class="LN" name="3700"> 3700   </a>        reduced_reg_6(12) &lt;= reduced_reg_next_6(12);
</span><span><a class="LN" name="3701"> 3701   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3702"> 3702   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3703"> 3703   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_12_process;
</span><span><a class="LN" name="3704"> 3704   </a>
</span><span><a class="LN" name="3705"> 3705   </a>  modrem_Normalize_Exp_Mant_out2_1 &lt;= reduced_reg_6(12);
</span><span><a class="LN" name="3706"> 3706   </a>  reduced_reg_next_6(0) &lt;= modrem_Normalize_Exp_Mant_out2;
</span><span><a class="LN" name="3707"> 3707   </a>  reduced_reg_next_6(1) &lt;= reduced_reg_6(0);
</span><span><a class="LN" name="3708"> 3708   </a>  reduced_reg_next_6(2) &lt;= reduced_reg_6(1);
</span><span><a class="LN" name="3709"> 3709   </a>  reduced_reg_next_6(3) &lt;= reduced_reg_6(2);
</span><span><a class="LN" name="3710"> 3710   </a>  reduced_reg_next_6(4) &lt;= reduced_reg_6(3);
</span><span><a class="LN" name="3711"> 3711   </a>  reduced_reg_next_6(5) &lt;= reduced_reg_6(4);
</span><span><a class="LN" name="3712"> 3712   </a>  reduced_reg_next_6(6) &lt;= reduced_reg_6(5);
</span><span><a class="LN" name="3713"> 3713   </a>  reduced_reg_next_6(7) &lt;= reduced_reg_6(6);
</span><span><a class="LN" name="3714"> 3714   </a>  reduced_reg_next_6(8) &lt;= reduced_reg_6(7);
</span><span><a class="LN" name="3715"> 3715   </a>  reduced_reg_next_6(9) &lt;= reduced_reg_6(8);
</span><span><a class="LN" name="3716"> 3716   </a>  reduced_reg_next_6(10) &lt;= reduced_reg_6(9);
</span><span><a class="LN" name="3717"> 3717   </a>  reduced_reg_next_6(11) &lt;= reduced_reg_6(10);
</span><span><a class="LN" name="3718"> 3718   </a>  reduced_reg_next_6(12) &lt;= reduced_reg_6(11);
</span><span><a class="LN" name="3719"> 3719   </a>
</span><span><a class="LN" name="3720"> 3720   </a>  BitSlice1_out1 &lt;= unsigned(modrem_Normalize_Exp_Mant_out2_1(23 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="3721"> 3721   </a>
</span><span><a class="LN" name="3722"> 3722   </a>  Delay12_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3723"> 3723   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3724"> 3724   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3725"> 3725   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3726"> 3726   </a>        Delay12_out1_3 &lt;= '0';
</span><span><a class="LN" name="3727"> 3727   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3728"> 3728   </a>        Delay12_out1_3 &lt;= Compare_To_Constant1_out1;
</span><span><a class="LN" name="3729"> 3729   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3730"> 3730   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3731"> 3731   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_3_process;
</span><span><a class="LN" name="3732"> 3732   </a>
</span><span><a class="LN" name="3733"> 3733   </a>
</span><span><a class="LN" name="3734"> 3734   </a>  Delay4_7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3735"> 3735   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3736"> 3736   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3737"> 3737   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3738"> 3738   </a>        Delay4_out1_7 &lt;= '0';
</span><span><a class="LN" name="3739"> 3739   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3740"> 3740   </a>        Delay4_out1_7 &lt;= Logical_Operator_out1_2;
</span><span><a class="LN" name="3741"> 3741   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3742"> 3742   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3743"> 3743   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_7_process;
</span><span><a class="LN" name="3744"> 3744   </a>
</span><span><a class="LN" name="3745"> 3745   </a>
</span><span><a class="LN" name="3746"> 3746   </a>  
</span><span><a class="LN" name="3747"> 3747   </a>  x_0_out1 &lt;= '1' <span class="KW">WHEN</span> Delay15_out1_3 = to_signed(16#0000000#, 28) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3748"> 3748   </a>      '0';
</span><span><a class="LN" name="3749"> 3749   </a>
</span><span><a class="LN" name="3750"> 3750   </a>  
</span><span><a class="LN" name="3751"> 3751   </a>  pos_0_out1 &lt;= '1' <span class="KW">WHEN</span> Delay14_out1_3 &gt; to_signed(16#000#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3752"> 3752   </a>      '0';
</span><span><a class="LN" name="3753"> 3753   </a>
</span><span><a class="LN" name="3754"> 3754   </a>  Delay10_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3755"> 3755   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3756"> 3756   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3757"> 3757   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3758"> 3758   </a>        Delay10_out1_3 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="3759"> 3759   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3760"> 3760   </a>        Delay10_out1_3 &lt;= BitSlice1_out1;
</span><span><a class="LN" name="3761"> 3761   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3762"> 3762   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3763"> 3763   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_3_process;
</span><span><a class="LN" name="3764"> 3764   </a>
</span><span><a class="LN" name="3765"> 3765   </a>
</span><span><a class="LN" name="3766"> 3766   </a>  
</span><span><a class="LN" name="3767"> 3767   </a>  tmp2_tmp3_relop1 &lt;= '1' <span class="KW">WHEN</span> BitSlice_out1_1 &lt; Delay10_out1_3 <span class="KW">ELSE</span>
</span><span><a class="LN" name="3768"> 3768   </a>      '0';
</span><span><a class="LN" name="3769"> 3769   </a>
</span><span><a class="LN" name="3770"> 3770   </a>  Logical_Operator2_out1_1 &lt;= tmp2_tmp3_relop1 <span class="KW">AND</span> (bitsrl_x_pos_0_out1 <span class="KW">AND</span> pos_0_out1);
</span><span><a class="LN" name="3771"> 3771   </a>
</span><span><a class="LN" name="3772"> 3772   </a>  Logical_Operator3_out1 &lt;= Logical_Operator2_out1_1 <span class="KW">OR</span> (Bit_Slice_out1_1 <span class="KW">OR</span> x_0_out1);
</span><span><a class="LN" name="3773"> 3773   </a>
</span><span><a class="LN" name="3774"> 3774   </a>  Logical_Operator1_out1_1 &lt;= Delay4_out1_7 <span class="KW">AND</span> Logical_Operator3_out1;
</span><span><a class="LN" name="3775"> 3775   </a>
</span><span><a class="LN" name="3776"> 3776   </a>  Logical_Operator4_out1_3 &lt;= Delay12_out1_3 <span class="KW">OR</span> Logical_Operator1_out1_1;
</span><span><a class="LN" name="3777"> 3777   </a>
</span><span><a class="LN" name="3778"> 3778   </a>  Delay32_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3779"> 3779   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3780"> 3780   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3781"> 3781   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3782"> 3782   </a>        Delay32_reg(0) &lt;= '0';
</span><span><a class="LN" name="3783"> 3783   </a>        Delay32_reg(1) &lt;= '0';
</span><span><a class="LN" name="3784"> 3784   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3785"> 3785   </a>        Delay32_reg(0) &lt;= Delay32_reg_next(0);
</span><span><a class="LN" name="3786"> 3786   </a>        Delay32_reg(1) &lt;= Delay32_reg_next(1);
</span><span><a class="LN" name="3787"> 3787   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3788"> 3788   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3789"> 3789   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay32_process;
</span><span><a class="LN" name="3790"> 3790   </a>
</span><span><a class="LN" name="3791"> 3791   </a>  Delay32_out1 &lt;= Delay32_reg(1);
</span><span><a class="LN" name="3792"> 3792   </a>  Delay32_reg_next(0) &lt;= Logical_Operator4_out1_3;
</span><span><a class="LN" name="3793"> 3793   </a>  Delay32_reg_next(1) &lt;= Delay32_reg(0);
</span><span><a class="LN" name="3794"> 3794   </a>
</span><span><a class="LN" name="3795"> 3795   </a>  Delay6_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3796"> 3796   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3797"> 3797   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3798"> 3798   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3799"> 3799   </a>        Delay6_reg(0) &lt;= '0';
</span><span><a class="LN" name="3800"> 3800   </a>        Delay6_reg(1) &lt;= '0';
</span><span><a class="LN" name="3801"> 3801   </a>        Delay6_reg(2) &lt;= '0';
</span><span><a class="LN" name="3802"> 3802   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3803"> 3803   </a>        Delay6_reg(0) &lt;= Delay6_reg_next(0);
</span><span><a class="LN" name="3804"> 3804   </a>        Delay6_reg(1) &lt;= Delay6_reg_next(1);
</span><span><a class="LN" name="3805"> 3805   </a>        Delay6_reg(2) &lt;= Delay6_reg_next(2);
</span><span><a class="LN" name="3806"> 3806   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3807"> 3807   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3808"> 3808   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_4_process;
</span><span><a class="LN" name="3809"> 3809   </a>
</span><span><a class="LN" name="3810"> 3810   </a>  Delay6_out1_4 &lt;= Delay6_reg(2);
</span><span><a class="LN" name="3811"> 3811   </a>  Delay6_reg_next(0) &lt;= Delay32_out1;
</span><span><a class="LN" name="3812"> 3812   </a>  Delay6_reg_next(1) &lt;= Delay6_reg(0);
</span><span><a class="LN" name="3813"> 3813   </a>  Delay6_reg_next(2) &lt;= Delay6_reg(1);
</span><span><a class="LN" name="3814"> 3814   </a>
</span><span><a class="LN" name="3815"> 3815   </a>  Delay_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3816"> 3816   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3817"> 3817   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3818"> 3818   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3819"> 3819   </a>        Delay_out1_5 &lt;= '0';
</span><span><a class="LN" name="3820"> 3820   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3821"> 3821   </a>        Delay_out1_5 &lt;= aSign;
</span><span><a class="LN" name="3822"> 3822   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3823"> 3823   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3824"> 3824   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_5_process;
</span><span><a class="LN" name="3825"> 3825   </a>
</span><span><a class="LN" name="3826"> 3826   </a>
</span><span><a class="LN" name="3827"> 3827   </a>  Logical_Operator_out1_4 &lt;= Delay_out1_5 <span class="KW">XOR</span> Delay17_out1;
</span><span><a class="LN" name="3828"> 3828   </a>
</span><span><a class="LN" name="3829"> 3829   </a>  Delay2_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3830"> 3830   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3831"> 3831   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3832"> 3832   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3833"> 3833   </a>        Delay2_reg(0) &lt;= '0';
</span><span><a class="LN" name="3834"> 3834   </a>        Delay2_reg(1) &lt;= '0';
</span><span><a class="LN" name="3835"> 3835   </a>        Delay2_reg(2) &lt;= '0';
</span><span><a class="LN" name="3836"> 3836   </a>        Delay2_reg(3) &lt;= '0';
</span><span><a class="LN" name="3837"> 3837   </a>        Delay2_reg(4) &lt;= '0';
</span><span><a class="LN" name="3838"> 3838   </a>        Delay2_reg(5) &lt;= '0';
</span><span><a class="LN" name="3839"> 3839   </a>        Delay2_reg(6) &lt;= '0';
</span><span><a class="LN" name="3840"> 3840   </a>        Delay2_reg(7) &lt;= '0';
</span><span><a class="LN" name="3841"> 3841   </a>        Delay2_reg(8) &lt;= '0';
</span><span><a class="LN" name="3842"> 3842   </a>        Delay2_reg(9) &lt;= '0';
</span><span><a class="LN" name="3843"> 3843   </a>        Delay2_reg(10) &lt;= '0';
</span><span><a class="LN" name="3844"> 3844   </a>        Delay2_reg(11) &lt;= '0';
</span><span><a class="LN" name="3845"> 3845   </a>        Delay2_reg(12) &lt;= '0';
</span><span><a class="LN" name="3846"> 3846   </a>        Delay2_reg(13) &lt;= '0';
</span><span><a class="LN" name="3847"> 3847   </a>        Delay2_reg(14) &lt;= '0';
</span><span><a class="LN" name="3848"> 3848   </a>        Delay2_reg(15) &lt;= '0';
</span><span><a class="LN" name="3849"> 3849   </a>        Delay2_reg(16) &lt;= '0';
</span><span><a class="LN" name="3850"> 3850   </a>        Delay2_reg(17) &lt;= '0';
</span><span><a class="LN" name="3851"> 3851   </a>        Delay2_reg(18) &lt;= '0';
</span><span><a class="LN" name="3852"> 3852   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3853"> 3853   </a>        Delay2_reg(0) &lt;= Delay2_reg_next(0);
</span><span><a class="LN" name="3854"> 3854   </a>        Delay2_reg(1) &lt;= Delay2_reg_next(1);
</span><span><a class="LN" name="3855"> 3855   </a>        Delay2_reg(2) &lt;= Delay2_reg_next(2);
</span><span><a class="LN" name="3856"> 3856   </a>        Delay2_reg(3) &lt;= Delay2_reg_next(3);
</span><span><a class="LN" name="3857"> 3857   </a>        Delay2_reg(4) &lt;= Delay2_reg_next(4);
</span><span><a class="LN" name="3858"> 3858   </a>        Delay2_reg(5) &lt;= Delay2_reg_next(5);
</span><span><a class="LN" name="3859"> 3859   </a>        Delay2_reg(6) &lt;= Delay2_reg_next(6);
</span><span><a class="LN" name="3860"> 3860   </a>        Delay2_reg(7) &lt;= Delay2_reg_next(7);
</span><span><a class="LN" name="3861"> 3861   </a>        Delay2_reg(8) &lt;= Delay2_reg_next(8);
</span><span><a class="LN" name="3862"> 3862   </a>        Delay2_reg(9) &lt;= Delay2_reg_next(9);
</span><span><a class="LN" name="3863"> 3863   </a>        Delay2_reg(10) &lt;= Delay2_reg_next(10);
</span><span><a class="LN" name="3864"> 3864   </a>        Delay2_reg(11) &lt;= Delay2_reg_next(11);
</span><span><a class="LN" name="3865"> 3865   </a>        Delay2_reg(12) &lt;= Delay2_reg_next(12);
</span><span><a class="LN" name="3866"> 3866   </a>        Delay2_reg(13) &lt;= Delay2_reg_next(13);
</span><span><a class="LN" name="3867"> 3867   </a>        Delay2_reg(14) &lt;= Delay2_reg_next(14);
</span><span><a class="LN" name="3868"> 3868   </a>        Delay2_reg(15) &lt;= Delay2_reg_next(15);
</span><span><a class="LN" name="3869"> 3869   </a>        Delay2_reg(16) &lt;= Delay2_reg_next(16);
</span><span><a class="LN" name="3870"> 3870   </a>        Delay2_reg(17) &lt;= Delay2_reg_next(17);
</span><span><a class="LN" name="3871"> 3871   </a>        Delay2_reg(18) &lt;= Delay2_reg_next(18);
</span><span><a class="LN" name="3872"> 3872   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3873"> 3873   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3874"> 3874   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_6_process;
</span><span><a class="LN" name="3875"> 3875   </a>
</span><span><a class="LN" name="3876"> 3876   </a>  Delay2_out1_6 &lt;= Delay2_reg(18);
</span><span><a class="LN" name="3877"> 3877   </a>  Delay2_reg_next(0) &lt;= Logical_Operator_out1_4;
</span><span><a class="LN" name="3878"> 3878   </a>  Delay2_reg_next(1) &lt;= Delay2_reg(0);
</span><span><a class="LN" name="3879"> 3879   </a>  Delay2_reg_next(2) &lt;= Delay2_reg(1);
</span><span><a class="LN" name="3880"> 3880   </a>  Delay2_reg_next(3) &lt;= Delay2_reg(2);
</span><span><a class="LN" name="3881"> 3881   </a>  Delay2_reg_next(4) &lt;= Delay2_reg(3);
</span><span><a class="LN" name="3882"> 3882   </a>  Delay2_reg_next(5) &lt;= Delay2_reg(4);
</span><span><a class="LN" name="3883"> 3883   </a>  Delay2_reg_next(6) &lt;= Delay2_reg(5);
</span><span><a class="LN" name="3884"> 3884   </a>  Delay2_reg_next(7) &lt;= Delay2_reg(6);
</span><span><a class="LN" name="3885"> 3885   </a>  Delay2_reg_next(8) &lt;= Delay2_reg(7);
</span><span><a class="LN" name="3886"> 3886   </a>  Delay2_reg_next(9) &lt;= Delay2_reg(8);
</span><span><a class="LN" name="3887"> 3887   </a>  Delay2_reg_next(10) &lt;= Delay2_reg(9);
</span><span><a class="LN" name="3888"> 3888   </a>  Delay2_reg_next(11) &lt;= Delay2_reg(10);
</span><span><a class="LN" name="3889"> 3889   </a>  Delay2_reg_next(12) &lt;= Delay2_reg(11);
</span><span><a class="LN" name="3890"> 3890   </a>  Delay2_reg_next(13) &lt;= Delay2_reg(12);
</span><span><a class="LN" name="3891"> 3891   </a>  Delay2_reg_next(14) &lt;= Delay2_reg(13);
</span><span><a class="LN" name="3892"> 3892   </a>  Delay2_reg_next(15) &lt;= Delay2_reg(14);
</span><span><a class="LN" name="3893"> 3893   </a>  Delay2_reg_next(16) &lt;= Delay2_reg(15);
</span><span><a class="LN" name="3894"> 3894   </a>  Delay2_reg_next(17) &lt;= Delay2_reg(16);
</span><span><a class="LN" name="3895"> 3895   </a>  Delay2_reg_next(18) &lt;= Delay2_reg(17);
</span><span><a class="LN" name="3896"> 3896   </a>
</span><span><a class="LN" name="3897"> 3897   </a>  C_out1_15 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="3898"> 3898   </a>
</span><span><a class="LN" name="3899"> 3899   </a>  exp_diff_in_2_add_temp_12 &lt;= resize(modrem_12_Iterations_out2, 32) + resize(C_out1_15, 32);
</span><span><a class="LN" name="3900"> 3900   </a>  exp_diff_in_2_out1_12 &lt;= exp_diff_in_2_add_temp_12(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3901"> 3901   </a>
</span><span><a class="LN" name="3902"> 3902   </a>  DTC3_out1_13 &lt;= exp_diff_in_2_out1_12(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3903"> 3903   </a>
</span><span><a class="LN" name="3904"> 3904   </a>  Delay6_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3905"> 3905   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3906"> 3906   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3907"> 3907   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3908"> 3908   </a>        Delay6_out1_5 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="3909"> 3909   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3910"> 3910   </a>        Delay6_out1_5 &lt;= DTC3_out1_13;
</span><span><a class="LN" name="3911"> 3911   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3912"> 3912   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3913"> 3913   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_5_process;
</span><span><a class="LN" name="3914"> 3914   </a>
</span><span><a class="LN" name="3915"> 3915   </a>
</span><span><a class="LN" name="3916"> 3916   </a>  C_out1_16 &lt;= to_signed(-16#002#, 10);
</span><span><a class="LN" name="3917"> 3917   </a>
</span><span><a class="LN" name="3918"> 3918   </a>  exp_diff_in_2_add_temp_13 &lt;= resize(Delay6_out1_5, 32) + resize(C_out1_16, 32);
</span><span><a class="LN" name="3919"> 3919   </a>  exp_diff_in_2_out1_13 &lt;= exp_diff_in_2_add_temp_13(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3920"> 3920   </a>
</span><span><a class="LN" name="3921"> 3921   </a>  DTC3_out1_14 &lt;= exp_diff_in_2_out1_13(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3922"> 3922   </a>
</span><span><a class="LN" name="3923"> 3923   </a>  Bit_Shift_out1_12 &lt;= modrem_12_Iterations_out1 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="3924"> 3924   </a>
</span><span><a class="LN" name="3925"> 3925   </a>  Delay3_7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3926"> 3926   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3927"> 3927   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3928"> 3928   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3929"> 3929   </a>        Delay3_out1_7 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3930"> 3930   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3931"> 3931   </a>        Delay3_out1_7 &lt;= Delay18_out1_2;
</span><span><a class="LN" name="3932"> 3932   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3933"> 3933   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3934"> 3934   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_7_process;
</span><span><a class="LN" name="3935"> 3935   </a>
</span><span><a class="LN" name="3936"> 3936   </a>
</span><span><a class="LN" name="3937"> 3937   </a>  Add1_add_temp_12 &lt;= resize(Bit_Shift_out1_12, 32) + resize(Delay3_out1_7, 32);
</span><span><a class="LN" name="3938"> 3938   </a>  Add1_out1_12 &lt;= Add1_add_temp_12(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3939"> 3939   </a>
</span><span><a class="LN" name="3940"> 3940   </a>  Bit_Slice1_out1_15 &lt;= Add1_out1_12(27);
</span><span><a class="LN" name="3941"> 3941   </a>
</span><span><a class="LN" name="3942"> 3942   </a>  Delay4_8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3943"> 3943   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3944"> 3944   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3945"> 3945   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3946"> 3946   </a>        Delay4_out1_8 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3947"> 3947   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3948"> 3948   </a>        Delay4_out1_8 &lt;= Delay19_out1_2;
</span><span><a class="LN" name="3949"> 3949   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3950"> 3950   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3951"> 3951   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_8_process;
</span><span><a class="LN" name="3952"> 3952   </a>
</span><span><a class="LN" name="3953"> 3953   </a>
</span><span><a class="LN" name="3954"> 3954   </a>  Add2_add_temp_12 &lt;= resize(Bit_Shift_out1_12, 32) + resize(Delay4_out1_8, 32);
</span><span><a class="LN" name="3955"> 3955   </a>  Add2_out1_12 &lt;= Add2_add_temp_12(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3956"> 3956   </a>
</span><span><a class="LN" name="3957"> 3957   </a>  Bit_Slice2_out1_14 &lt;= Add2_out1_12(27);
</span><span><a class="LN" name="3958"> 3958   </a>
</span><span><a class="LN" name="3959"> 3959   </a>  
</span><span><a class="LN" name="3960"> 3960   </a>  Switch1_out1_12 &lt;= Add2_out1_12 <span class="KW">WHEN</span> Bit_Slice2_out1_14 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3961"> 3961   </a>      Add1_out1_12;
</span><span><a class="LN" name="3962"> 3962   </a>
</span><span><a class="LN" name="3963"> 3963   </a>  Delay2_7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3964"> 3964   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3965"> 3965   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3966"> 3966   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3967"> 3967   </a>        Delay2_out1_7 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3968"> 3968   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3969"> 3969   </a>        Delay2_out1_7 &lt;= Delay17_out1_4;
</span><span><a class="LN" name="3970"> 3970   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3971"> 3971   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3972"> 3972   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_7_process;
</span><span><a class="LN" name="3973"> 3973   </a>
</span><span><a class="LN" name="3974"> 3974   </a>
</span><span><a class="LN" name="3975"> 3975   </a>  Add_add_temp_12 &lt;= resize(Bit_Shift_out1_12, 32) + resize(Delay2_out1_7, 32);
</span><span><a class="LN" name="3976"> 3976   </a>  Add_out1_13 &lt;= Add_add_temp_12(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3977"> 3977   </a>
</span><span><a class="LN" name="3978"> 3978   </a>  Bit_Slice_out1_15 &lt;= Add_out1_13(27);
</span><span><a class="LN" name="3979"> 3979   </a>
</span><span><a class="LN" name="3980"> 3980   </a>  Bit_Slice3_out1_13 &lt;= modrem_12_Iterations_out2(9);
</span><span><a class="LN" name="3981"> 3981   </a>
</span><span><a class="LN" name="3982"> 3982   </a>  
</span><span><a class="LN" name="3983"> 3983   </a>  Switch_out1_15 &lt;= Add_out1_13 <span class="KW">WHEN</span> Bit_Slice_out1_15 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3984"> 3984   </a>      Bit_Shift_out1_12;
</span><span><a class="LN" name="3985"> 3985   </a>
</span><span><a class="LN" name="3986"> 3986   </a>  
</span><span><a class="LN" name="3987"> 3987   </a>  Switch2_out1_12 &lt;= Switch1_out1_12 <span class="KW">WHEN</span> Bit_Slice1_out1_15 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3988"> 3988   </a>      Switch_out1_15;
</span><span><a class="LN" name="3989"> 3989   </a>
</span><span><a class="LN" name="3990"> 3990   </a>  
</span><span><a class="LN" name="3991"> 3991   </a>  if_exp_diff_in_0_out1_12 &lt;= Switch2_out1_12 <span class="KW">WHEN</span> Bit_Slice3_out1_13 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3992"> 3992   </a>      modrem_12_Iterations_out1;
</span><span><a class="LN" name="3993"> 3993   </a>
</span><span><a class="LN" name="3994"> 3994   </a>  Delay5_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="3995"> 3995   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3996"> 3996   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3997"> 3997   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3998"> 3998   </a>        Delay5_out1_6 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="3999"> 3999   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4000"> 4000   </a>        Delay5_out1_6 &lt;= if_exp_diff_in_0_out1_12;
</span><span><a class="LN" name="4001"> 4001   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4002"> 4002   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4003"> 4003   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_6_process;
</span><span><a class="LN" name="4004"> 4004   </a>
</span><span><a class="LN" name="4005"> 4005   </a>
</span><span><a class="LN" name="4006"> 4006   </a>  Bit_Shift_out1_13 &lt;= Delay5_out1_6 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="4007"> 4007   </a>
</span><span><a class="LN" name="4008"> 4008   </a>  Delay8_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4009"> 4009   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4010"> 4010   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4011"> 4011   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4012"> 4012   </a>        Delay8_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4013"> 4013   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4014"> 4014   </a>        Delay8_out1_3 &lt;= Delay3_out1_7;
</span><span><a class="LN" name="4015"> 4015   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4016"> 4016   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4017"> 4017   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_3_process;
</span><span><a class="LN" name="4018"> 4018   </a>
</span><span><a class="LN" name="4019"> 4019   </a>
</span><span><a class="LN" name="4020"> 4020   </a>  Add1_add_temp_13 &lt;= resize(Bit_Shift_out1_13, 32) + resize(Delay8_out1_3, 32);
</span><span><a class="LN" name="4021"> 4021   </a>  Add1_out1_13 &lt;= Add1_add_temp_13(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4022"> 4022   </a>
</span><span><a class="LN" name="4023"> 4023   </a>  Bit_Slice1_out1_16 &lt;= Add1_out1_13(27);
</span><span><a class="LN" name="4024"> 4024   </a>
</span><span><a class="LN" name="4025"> 4025   </a>  Delay9_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4026"> 4026   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4027"> 4027   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4028"> 4028   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4029"> 4029   </a>        Delay9_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4030"> 4030   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4031"> 4031   </a>        Delay9_out1_3 &lt;= Delay4_out1_8;
</span><span><a class="LN" name="4032"> 4032   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4033"> 4033   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4034"> 4034   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_3_process;
</span><span><a class="LN" name="4035"> 4035   </a>
</span><span><a class="LN" name="4036"> 4036   </a>
</span><span><a class="LN" name="4037"> 4037   </a>  Add2_add_temp_13 &lt;= resize(Bit_Shift_out1_13, 32) + resize(Delay9_out1_3, 32);
</span><span><a class="LN" name="4038"> 4038   </a>  Add2_out1_13 &lt;= Add2_add_temp_13(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4039"> 4039   </a>
</span><span><a class="LN" name="4040"> 4040   </a>  Bit_Slice2_out1_15 &lt;= Add2_out1_13(27);
</span><span><a class="LN" name="4041"> 4041   </a>
</span><span><a class="LN" name="4042"> 4042   </a>  
</span><span><a class="LN" name="4043"> 4043   </a>  Switch1_out1_13 &lt;= Add2_out1_13 <span class="KW">WHEN</span> Bit_Slice2_out1_15 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4044"> 4044   </a>      Add1_out1_13;
</span><span><a class="LN" name="4045"> 4045   </a>
</span><span><a class="LN" name="4046"> 4046   </a>  Delay7_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4047"> 4047   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4048"> 4048   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4049"> 4049   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4050"> 4050   </a>        Delay7_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4051"> 4051   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4052"> 4052   </a>        Delay7_out1_4 &lt;= Delay2_out1_7;
</span><span><a class="LN" name="4053"> 4053   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4054"> 4054   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4055"> 4055   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_4_process;
</span><span><a class="LN" name="4056"> 4056   </a>
</span><span><a class="LN" name="4057"> 4057   </a>
</span><span><a class="LN" name="4058"> 4058   </a>  Add_add_temp_13 &lt;= resize(Bit_Shift_out1_13, 32) + resize(Delay7_out1_4, 32);
</span><span><a class="LN" name="4059"> 4059   </a>  Add_out1_14 &lt;= Add_add_temp_13(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4060"> 4060   </a>
</span><span><a class="LN" name="4061"> 4061   </a>  Bit_Slice_out1_16 &lt;= Add_out1_14(27);
</span><span><a class="LN" name="4062"> 4062   </a>
</span><span><a class="LN" name="4063"> 4063   </a>  Bit_Slice3_out1_14 &lt;= Delay6_out1_5(9);
</span><span><a class="LN" name="4064"> 4064   </a>
</span><span><a class="LN" name="4065"> 4065   </a>  
</span><span><a class="LN" name="4066"> 4066   </a>  Switch_out1_16 &lt;= Add_out1_14 <span class="KW">WHEN</span> Bit_Slice_out1_16 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4067"> 4067   </a>      Bit_Shift_out1_13;
</span><span><a class="LN" name="4068"> 4068   </a>
</span><span><a class="LN" name="4069"> 4069   </a>  
</span><span><a class="LN" name="4070"> 4070   </a>  Switch2_out1_13 &lt;= Switch1_out1_13 <span class="KW">WHEN</span> Bit_Slice1_out1_16 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4071"> 4071   </a>      Switch_out1_16;
</span><span><a class="LN" name="4072"> 4072   </a>
</span><span><a class="LN" name="4073"> 4073   </a>  
</span><span><a class="LN" name="4074"> 4074   </a>  if_exp_diff_in_0_out1_13 &lt;= Switch2_out1_13 <span class="KW">WHEN</span> Bit_Slice3_out1_14 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4075"> 4075   </a>      Delay5_out1_6;
</span><span><a class="LN" name="4076"> 4076   </a>
</span><span><a class="LN" name="4077"> 4077   </a>  Delay10_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4078"> 4078   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4079"> 4079   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4080"> 4080   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4081"> 4081   </a>        Delay10_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4082"> 4082   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4083"> 4083   </a>        Delay10_out1_4 &lt;= if_exp_diff_in_0_out1_13;
</span><span><a class="LN" name="4084"> 4084   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4085"> 4085   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4086"> 4086   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_4_process;
</span><span><a class="LN" name="4087"> 4087   </a>
</span><span><a class="LN" name="4088"> 4088   </a>
</span><span><a class="LN" name="4089"> 4089   </a>  Bit_Shift_out1_14 &lt;= Delay10_out1_4 <span class="KW">sll</span> 2;
</span><span><a class="LN" name="4090"> 4090   </a>
</span><span><a class="LN" name="4091"> 4091   </a>  Delay13_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4092"> 4092   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4093"> 4093   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4094"> 4094   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4095"> 4095   </a>        Delay13_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4096"> 4096   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4097"> 4097   </a>        Delay13_out1_3 &lt;= Delay8_out1_3;
</span><span><a class="LN" name="4098"> 4098   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4099"> 4099   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4100"> 4100   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_3_process;
</span><span><a class="LN" name="4101"> 4101   </a>
</span><span><a class="LN" name="4102"> 4102   </a>
</span><span><a class="LN" name="4103"> 4103   </a>  Add1_add_temp_14 &lt;= resize(Bit_Shift_out1_14, 32) + resize(Delay13_out1_3, 32);
</span><span><a class="LN" name="4104"> 4104   </a>  Add1_out1_14 &lt;= Add1_add_temp_14(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4105"> 4105   </a>
</span><span><a class="LN" name="4106"> 4106   </a>  Bit_Slice1_out1_17 &lt;= Add1_out1_14(27);
</span><span><a class="LN" name="4107"> 4107   </a>
</span><span><a class="LN" name="4108"> 4108   </a>  Delay14_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4109"> 4109   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4110"> 4110   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4111"> 4111   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4112"> 4112   </a>        Delay14_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4113"> 4113   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4114"> 4114   </a>        Delay14_out1_4 &lt;= Delay9_out1_3;
</span><span><a class="LN" name="4115"> 4115   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4116"> 4116   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4117"> 4117   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay14_4_process;
</span><span><a class="LN" name="4118"> 4118   </a>
</span><span><a class="LN" name="4119"> 4119   </a>
</span><span><a class="LN" name="4120"> 4120   </a>  Add2_add_temp_14 &lt;= resize(Bit_Shift_out1_14, 32) + resize(Delay14_out1_4, 32);
</span><span><a class="LN" name="4121"> 4121   </a>  Add2_out1_14 &lt;= Add2_add_temp_14(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4122"> 4122   </a>
</span><span><a class="LN" name="4123"> 4123   </a>  Bit_Slice2_out1_16 &lt;= Add2_out1_14(27);
</span><span><a class="LN" name="4124"> 4124   </a>
</span><span><a class="LN" name="4125"> 4125   </a>  
</span><span><a class="LN" name="4126"> 4126   </a>  Switch1_out1_14 &lt;= Add2_out1_14 <span class="KW">WHEN</span> Bit_Slice2_out1_16 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4127"> 4127   </a>      Add1_out1_14;
</span><span><a class="LN" name="4128"> 4128   </a>
</span><span><a class="LN" name="4129"> 4129   </a>  Delay12_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4130"> 4130   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4131"> 4131   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4132"> 4132   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4133"> 4133   </a>        Delay12_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4134"> 4134   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4135"> 4135   </a>        Delay12_out1_4 &lt;= Delay7_out1_4;
</span><span><a class="LN" name="4136"> 4136   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4137"> 4137   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4138"> 4138   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_4_process;
</span><span><a class="LN" name="4139"> 4139   </a>
</span><span><a class="LN" name="4140"> 4140   </a>
</span><span><a class="LN" name="4141"> 4141   </a>  Add_add_temp_14 &lt;= resize(Bit_Shift_out1_14, 32) + resize(Delay12_out1_4, 32);
</span><span><a class="LN" name="4142"> 4142   </a>  Add_out1_15 &lt;= Add_add_temp_14(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4143"> 4143   </a>
</span><span><a class="LN" name="4144"> 4144   </a>  Bit_Slice_out1_17 &lt;= Add_out1_15(27);
</span><span><a class="LN" name="4145"> 4145   </a>
</span><span><a class="LN" name="4146"> 4146   </a>  Delay11_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4147"> 4147   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4148"> 4148   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4149"> 4149   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4150"> 4150   </a>        Delay11_out1_3 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4151"> 4151   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4152"> 4152   </a>        Delay11_out1_3 &lt;= DTC3_out1_14;
</span><span><a class="LN" name="4153"> 4153   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4154"> 4154   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4155"> 4155   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_3_process;
</span><span><a class="LN" name="4156"> 4156   </a>
</span><span><a class="LN" name="4157"> 4157   </a>
</span><span><a class="LN" name="4158"> 4158   </a>  Bit_Slice3_out1_15 &lt;= Delay11_out1_3(9);
</span><span><a class="LN" name="4159"> 4159   </a>
</span><span><a class="LN" name="4160"> 4160   </a>  
</span><span><a class="LN" name="4161"> 4161   </a>  Switch_out1_17 &lt;= Add_out1_15 <span class="KW">WHEN</span> Bit_Slice_out1_17 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4162"> 4162   </a>      Bit_Shift_out1_14;
</span><span><a class="LN" name="4163"> 4163   </a>
</span><span><a class="LN" name="4164"> 4164   </a>  
</span><span><a class="LN" name="4165"> 4165   </a>  Switch2_out1_14 &lt;= Switch1_out1_14 <span class="KW">WHEN</span> Bit_Slice1_out1_17 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4166"> 4166   </a>      Switch_out1_17;
</span><span><a class="LN" name="4167"> 4167   </a>
</span><span><a class="LN" name="4168"> 4168   </a>  
</span><span><a class="LN" name="4169"> 4169   </a>  if_exp_diff_in_0_out1_14 &lt;= Switch2_out1_14 <span class="KW">WHEN</span> Bit_Slice3_out1_15 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4170"> 4170   </a>      Delay10_out1_4;
</span><span><a class="LN" name="4171"> 4171   </a>
</span><span><a class="LN" name="4172"> 4172   </a>  Delay15_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4173"> 4173   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4174"> 4174   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4175"> 4175   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4176"> 4176   </a>        Delay15_out1_4 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4177"> 4177   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4178"> 4178   </a>        Delay15_out1_4 &lt;= if_exp_diff_in_0_out1_14;
</span><span><a class="LN" name="4179"> 4179   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4180"> 4180   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4181"> 4181   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay15_4_process;
</span><span><a class="LN" name="4182"> 4182   </a>
</span><span><a class="LN" name="4183"> 4183   </a>
</span><span><a class="LN" name="4184"> 4184   </a>  
</span><span><a class="LN" name="4185"> 4185   </a>  R_in_0_out1 &lt;= '1' <span class="KW">WHEN</span> Delay15_out1_4 /= to_signed(16#0000000#, 28) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4186"> 4186   </a>      '0';
</span><span><a class="LN" name="4187"> 4187   </a>
</span><span><a class="LN" name="4188"> 4188   </a>  alphasign_diff_1_R_in_0_out1 &lt;= Delay2_out1_6 <span class="KW">AND</span> R_in_0_out1;
</span><span><a class="LN" name="4189"> 4189   </a>
</span><span><a class="LN" name="4190"> 4190   </a>  Delay18_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4191"> 4191   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4192"> 4192   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4193"> 4193   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4194"> 4194   </a>        Delay18_reg(0) &lt;= '0';
</span><span><a class="LN" name="4195"> 4195   </a>        Delay18_reg(1) &lt;= '0';
</span><span><a class="LN" name="4196"> 4196   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4197"> 4197   </a>        Delay18_reg(0) &lt;= Delay18_reg_next(0);
</span><span><a class="LN" name="4198"> 4198   </a>        Delay18_reg(1) &lt;= Delay18_reg_next(1);
</span><span><a class="LN" name="4199"> 4199   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4200"> 4200   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4201"> 4201   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay18_3_process;
</span><span><a class="LN" name="4202"> 4202   </a>
</span><span><a class="LN" name="4203"> 4203   </a>  Delay18_out1_3 &lt;= Delay18_reg(1);
</span><span><a class="LN" name="4204"> 4204   </a>  Delay18_reg_next(0) &lt;= alphasign_diff_1_R_in_0_out1;
</span><span><a class="LN" name="4205"> 4205   </a>  Delay18_reg_next(1) &lt;= Delay18_reg(0);
</span><span><a class="LN" name="4206"> 4206   </a>
</span><span><a class="LN" name="4207"> 4207   </a>  alpha0_out1_4 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="4208"> 4208   </a>
</span><span><a class="LN" name="4209"> 4209   </a>  Bit_Concat_out1_3 &lt;= unsigned(Delay15_out1_4) &amp; alpha0_out1_4;
</span><span><a class="LN" name="4210"> 4210   </a>
</span><span><a class="LN" name="4211"> 4211   </a>  reinterpretcast_bitconcat_R_in_out1 &lt;= signed(Bit_Concat_out1_3);
</span><span><a class="LN" name="4212"> 4212   </a>
</span><span><a class="LN" name="4213"> 4213   </a>  Delay25_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4214"> 4214   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4215"> 4215   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4216"> 4216   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4217"> 4217   </a>        Delay25_reg(0) &lt;= to_signed(16#00000000#, 30);
</span><span><a class="LN" name="4218"> 4218   </a>        Delay25_reg(1) &lt;= to_signed(16#00000000#, 30);
</span><span><a class="LN" name="4219"> 4219   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4220"> 4220   </a>        Delay25_reg(0) &lt;= Delay25_reg_next(0);
</span><span><a class="LN" name="4221"> 4221   </a>        Delay25_reg(1) &lt;= Delay25_reg_next(1);
</span><span><a class="LN" name="4222"> 4222   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4223"> 4223   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4224"> 4224   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay25_process;
</span><span><a class="LN" name="4225"> 4225   </a>
</span><span><a class="LN" name="4226"> 4226   </a>  Delay25_out1 &lt;= Delay25_reg(1);
</span><span><a class="LN" name="4227"> 4227   </a>  Delay25_reg_next(0) &lt;= reinterpretcast_bitconcat_R_in_out1;
</span><span><a class="LN" name="4228"> 4228   </a>  Delay25_reg_next(1) &lt;= Delay25_reg(0);
</span><span><a class="LN" name="4229"> 4229   </a>
</span><span><a class="LN" name="4230"> 4230   </a>  reduced_13_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4231"> 4231   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4232"> 4232   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4233"> 4233   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4234"> 4234   </a>        reduced_reg_7(0) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4235"> 4235   </a>        reduced_reg_7(1) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4236"> 4236   </a>        reduced_reg_7(2) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4237"> 4237   </a>        reduced_reg_7(3) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4238"> 4238   </a>        reduced_reg_7(4) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4239"> 4239   </a>        reduced_reg_7(5) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4240"> 4240   </a>        reduced_reg_7(6) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4241"> 4241   </a>        reduced_reg_7(7) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4242"> 4242   </a>        reduced_reg_7(8) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4243"> 4243   </a>        reduced_reg_7(9) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4244"> 4244   </a>        reduced_reg_7(10) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4245"> 4245   </a>        reduced_reg_7(11) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4246"> 4246   </a>        reduced_reg_7(12) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4247"> 4247   </a>        reduced_reg_7(13) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4248"> 4248   </a>        reduced_reg_7(14) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4249"> 4249   </a>        reduced_reg_7(15) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4250"> 4250   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4251"> 4251   </a>        reduced_reg_7(0) &lt;= reduced_reg_next_7(0);
</span><span><a class="LN" name="4252"> 4252   </a>        reduced_reg_7(1) &lt;= reduced_reg_next_7(1);
</span><span><a class="LN" name="4253"> 4253   </a>        reduced_reg_7(2) &lt;= reduced_reg_next_7(2);
</span><span><a class="LN" name="4254"> 4254   </a>        reduced_reg_7(3) &lt;= reduced_reg_next_7(3);
</span><span><a class="LN" name="4255"> 4255   </a>        reduced_reg_7(4) &lt;= reduced_reg_next_7(4);
</span><span><a class="LN" name="4256"> 4256   </a>        reduced_reg_7(5) &lt;= reduced_reg_next_7(5);
</span><span><a class="LN" name="4257"> 4257   </a>        reduced_reg_7(6) &lt;= reduced_reg_next_7(6);
</span><span><a class="LN" name="4258"> 4258   </a>        reduced_reg_7(7) &lt;= reduced_reg_next_7(7);
</span><span><a class="LN" name="4259"> 4259   </a>        reduced_reg_7(8) &lt;= reduced_reg_next_7(8);
</span><span><a class="LN" name="4260"> 4260   </a>        reduced_reg_7(9) &lt;= reduced_reg_next_7(9);
</span><span><a class="LN" name="4261"> 4261   </a>        reduced_reg_7(10) &lt;= reduced_reg_next_7(10);
</span><span><a class="LN" name="4262"> 4262   </a>        reduced_reg_7(11) &lt;= reduced_reg_next_7(11);
</span><span><a class="LN" name="4263"> 4263   </a>        reduced_reg_7(12) &lt;= reduced_reg_next_7(12);
</span><span><a class="LN" name="4264"> 4264   </a>        reduced_reg_7(13) &lt;= reduced_reg_next_7(13);
</span><span><a class="LN" name="4265"> 4265   </a>        reduced_reg_7(14) &lt;= reduced_reg_next_7(14);
</span><span><a class="LN" name="4266"> 4266   </a>        reduced_reg_7(15) &lt;= reduced_reg_next_7(15);
</span><span><a class="LN" name="4267"> 4267   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4268"> 4268   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4269"> 4269   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_13_process;
</span><span><a class="LN" name="4270"> 4270   </a>
</span><span><a class="LN" name="4271"> 4271   </a>  modrem_Normalize_Exp_Mant_out3_1 &lt;= reduced_reg_7(15);
</span><span><a class="LN" name="4272"> 4272   </a>  reduced_reg_next_7(0) &lt;= modrem_Normalize_Exp_Mant_out3;
</span><span><a class="LN" name="4273"> 4273   </a>  reduced_reg_next_7(1) &lt;= reduced_reg_7(0);
</span><span><a class="LN" name="4274"> 4274   </a>  reduced_reg_next_7(2) &lt;= reduced_reg_7(1);
</span><span><a class="LN" name="4275"> 4275   </a>  reduced_reg_next_7(3) &lt;= reduced_reg_7(2);
</span><span><a class="LN" name="4276"> 4276   </a>  reduced_reg_next_7(4) &lt;= reduced_reg_7(3);
</span><span><a class="LN" name="4277"> 4277   </a>  reduced_reg_next_7(5) &lt;= reduced_reg_7(4);
</span><span><a class="LN" name="4278"> 4278   </a>  reduced_reg_next_7(6) &lt;= reduced_reg_7(5);
</span><span><a class="LN" name="4279"> 4279   </a>  reduced_reg_next_7(7) &lt;= reduced_reg_7(6);
</span><span><a class="LN" name="4280"> 4280   </a>  reduced_reg_next_7(8) &lt;= reduced_reg_7(7);
</span><span><a class="LN" name="4281"> 4281   </a>  reduced_reg_next_7(9) &lt;= reduced_reg_7(8);
</span><span><a class="LN" name="4282"> 4282   </a>  reduced_reg_next_7(10) &lt;= reduced_reg_7(9);
</span><span><a class="LN" name="4283"> 4283   </a>  reduced_reg_next_7(11) &lt;= reduced_reg_7(10);
</span><span><a class="LN" name="4284"> 4284   </a>  reduced_reg_next_7(12) &lt;= reduced_reg_7(11);
</span><span><a class="LN" name="4285"> 4285   </a>  reduced_reg_next_7(13) &lt;= reduced_reg_7(12);
</span><span><a class="LN" name="4286"> 4286   </a>  reduced_reg_next_7(14) &lt;= reduced_reg_7(13);
</span><span><a class="LN" name="4287"> 4287   </a>  reduced_reg_next_7(15) &lt;= reduced_reg_7(14);
</span><span><a class="LN" name="4288"> 4288   </a>
</span><span><a class="LN" name="4289"> 4289   </a>  Delay24_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4290"> 4290   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4291"> 4291   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4292"> 4292   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4293"> 4293   </a>        Delay24_reg(0) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4294"> 4294   </a>        Delay24_reg(1) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4295"> 4295   </a>        Delay24_reg(2) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4296"> 4296   </a>        Delay24_reg(3) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4297"> 4297   </a>        Delay24_reg(4) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4298"> 4298   </a>        Delay24_reg(5) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4299"> 4299   </a>        Delay24_reg(6) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4300"> 4300   </a>        Delay24_reg(7) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4301"> 4301   </a>        Delay24_reg(8) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4302"> 4302   </a>        Delay24_reg(9) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4303"> 4303   </a>        Delay24_reg(10) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4304"> 4304   </a>        Delay24_reg(11) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4305"> 4305   </a>        Delay24_reg(12) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4306"> 4306   </a>        Delay24_reg(13) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4307"> 4307   </a>        Delay24_reg(14) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4308"> 4308   </a>        Delay24_reg(15) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4309"> 4309   </a>        Delay24_reg(16) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4310"> 4310   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4311"> 4311   </a>        Delay24_reg(0) &lt;= Delay24_reg_next(0);
</span><span><a class="LN" name="4312"> 4312   </a>        Delay24_reg(1) &lt;= Delay24_reg_next(1);
</span><span><a class="LN" name="4313"> 4313   </a>        Delay24_reg(2) &lt;= Delay24_reg_next(2);
</span><span><a class="LN" name="4314"> 4314   </a>        Delay24_reg(3) &lt;= Delay24_reg_next(3);
</span><span><a class="LN" name="4315"> 4315   </a>        Delay24_reg(4) &lt;= Delay24_reg_next(4);
</span><span><a class="LN" name="4316"> 4316   </a>        Delay24_reg(5) &lt;= Delay24_reg_next(5);
</span><span><a class="LN" name="4317"> 4317   </a>        Delay24_reg(6) &lt;= Delay24_reg_next(6);
</span><span><a class="LN" name="4318"> 4318   </a>        Delay24_reg(7) &lt;= Delay24_reg_next(7);
</span><span><a class="LN" name="4319"> 4319   </a>        Delay24_reg(8) &lt;= Delay24_reg_next(8);
</span><span><a class="LN" name="4320"> 4320   </a>        Delay24_reg(9) &lt;= Delay24_reg_next(9);
</span><span><a class="LN" name="4321"> 4321   </a>        Delay24_reg(10) &lt;= Delay24_reg_next(10);
</span><span><a class="LN" name="4322"> 4322   </a>        Delay24_reg(11) &lt;= Delay24_reg_next(11);
</span><span><a class="LN" name="4323"> 4323   </a>        Delay24_reg(12) &lt;= Delay24_reg_next(12);
</span><span><a class="LN" name="4324"> 4324   </a>        Delay24_reg(13) &lt;= Delay24_reg_next(13);
</span><span><a class="LN" name="4325"> 4325   </a>        Delay24_reg(14) &lt;= Delay24_reg_next(14);
</span><span><a class="LN" name="4326"> 4326   </a>        Delay24_reg(15) &lt;= Delay24_reg_next(15);
</span><span><a class="LN" name="4327"> 4327   </a>        Delay24_reg(16) &lt;= Delay24_reg_next(16);
</span><span><a class="LN" name="4328"> 4328   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4329"> 4329   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4330"> 4330   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay24_process;
</span><span><a class="LN" name="4331"> 4331   </a>
</span><span><a class="LN" name="4332"> 4332   </a>  Delay24_out1 &lt;= Delay24_reg(16);
</span><span><a class="LN" name="4333"> 4333   </a>  Delay24_reg_next(0) &lt;= Delay7_out1;
</span><span><a class="LN" name="4334"> 4334   </a>  Delay24_reg_next(1) &lt;= Delay24_reg(0);
</span><span><a class="LN" name="4335"> 4335   </a>  Delay24_reg_next(2) &lt;= Delay24_reg(1);
</span><span><a class="LN" name="4336"> 4336   </a>  Delay24_reg_next(3) &lt;= Delay24_reg(2);
</span><span><a class="LN" name="4337"> 4337   </a>  Delay24_reg_next(4) &lt;= Delay24_reg(3);
</span><span><a class="LN" name="4338"> 4338   </a>  Delay24_reg_next(5) &lt;= Delay24_reg(4);
</span><span><a class="LN" name="4339"> 4339   </a>  Delay24_reg_next(6) &lt;= Delay24_reg(5);
</span><span><a class="LN" name="4340"> 4340   </a>  Delay24_reg_next(7) &lt;= Delay24_reg(6);
</span><span><a class="LN" name="4341"> 4341   </a>  Delay24_reg_next(8) &lt;= Delay24_reg(7);
</span><span><a class="LN" name="4342"> 4342   </a>  Delay24_reg_next(9) &lt;= Delay24_reg(8);
</span><span><a class="LN" name="4343"> 4343   </a>  Delay24_reg_next(10) &lt;= Delay24_reg(9);
</span><span><a class="LN" name="4344"> 4344   </a>  Delay24_reg_next(11) &lt;= Delay24_reg(10);
</span><span><a class="LN" name="4345"> 4345   </a>  Delay24_reg_next(12) &lt;= Delay24_reg(11);
</span><span><a class="LN" name="4346"> 4346   </a>  Delay24_reg_next(13) &lt;= Delay24_reg(12);
</span><span><a class="LN" name="4347"> 4347   </a>  Delay24_reg_next(14) &lt;= Delay24_reg(13);
</span><span><a class="LN" name="4348"> 4348   </a>  Delay24_reg_next(15) &lt;= Delay24_reg(14);
</span><span><a class="LN" name="4349"> 4349   </a>  Delay24_reg_next(16) &lt;= Delay24_reg(15);
</span><span><a class="LN" name="4350"> 4350   </a>
</span><span><a class="LN" name="4351"> 4351   </a>  exp_b_norm_exp_a_norm_sub_temp &lt;= resize(modrem_Normalize_Exp_Mant_out3_1, 32) - resize(Delay24_out1, 32);
</span><span><a class="LN" name="4352"> 4352   </a>  exp_b_norm_exp_a_norm_out1 &lt;= exp_b_norm_exp_a_norm_sub_temp(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4353"> 4353   </a>
</span><span><a class="LN" name="4354"> 4354   </a>  DTC_out1_4 &lt;= exp_b_norm_exp_a_norm_out1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4355"> 4355   </a>
</span><span><a class="LN" name="4356"> 4356   </a>  
</span><span><a class="LN" name="4357"> 4357   </a>  shift_length_0_out1 &lt;= '1' <span class="KW">WHEN</span> DTC_out1_4 &gt; to_signed(16#000#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4358"> 4358   </a>      '0';
</span><span><a class="LN" name="4359"> 4359   </a>
</span><span><a class="LN" name="4360"> 4360   </a>  Delay12_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4361"> 4361   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4362"> 4362   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4363"> 4363   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4364"> 4364   </a>        Delay12_out1_5 &lt;= '0';
</span><span><a class="LN" name="4365"> 4365   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4366"> 4366   </a>        Delay12_out1_5 &lt;= shift_length_0_out1;
</span><span><a class="LN" name="4367"> 4367   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4368"> 4368   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4369"> 4369   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_5_process;
</span><span><a class="LN" name="4370"> 4370   </a>
</span><span><a class="LN" name="4371"> 4371   </a>
</span><span><a class="LN" name="4372"> 4372   </a>  alphaR_ext_in0 &lt;=  - (resize(reinterpretcast_bitconcat_R_in_out1, 31));
</span><span><a class="LN" name="4373"> 4373   </a>  alphaR_ext_out1 &lt;= alphaR_ext_in0(29 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4374"> 4374   </a>
</span><span><a class="LN" name="4375"> 4375   </a>  Delay10_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4376"> 4376   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4377"> 4377   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4378"> 4378   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4379"> 4379   </a>        Delay10_out1_5 &lt;= to_signed(16#00000000#, 30);
</span><span><a class="LN" name="4380"> 4380   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4381"> 4381   </a>        Delay10_out1_5 &lt;= alphaR_ext_out1;
</span><span><a class="LN" name="4382"> 4382   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4383"> 4383   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4384"> 4384   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_5_process;
</span><span><a class="LN" name="4385"> 4385   </a>
</span><span><a class="LN" name="4386"> 4386   </a>
</span><span><a class="LN" name="4387"> 4387   </a>  
</span><span><a class="LN" name="4388"> 4388   </a>  shift_length_cfType_Mantiss_out1 &lt;= '1' <span class="KW">WHEN</span> DTC_out1_4 &gt;= to_signed(16#01A#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4389"> 4389   </a>      '0';
</span><span><a class="LN" name="4390"> 4390   </a>
</span><span><a class="LN" name="4391"> 4391   </a>  Delay5_7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4392"> 4392   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4393"> 4393   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4394"> 4394   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4395"> 4395   </a>        Delay5_out1_7 &lt;= '0';
</span><span><a class="LN" name="4396"> 4396   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4397"> 4397   </a>        Delay5_out1_7 &lt;= shift_length_cfType_Mantiss_out1;
</span><span><a class="LN" name="4398"> 4398   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4399"> 4399   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4400"> 4400   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_7_process;
</span><span><a class="LN" name="4401"> 4401   </a>
</span><span><a class="LN" name="4402"> 4402   </a>
</span><span><a class="LN" name="4403"> 4403   </a>  Delay11_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4404"> 4404   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4405"> 4405   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4406"> 4406   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4407"> 4407   </a>        Delay11_out1_4 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4408"> 4408   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4409"> 4409   </a>        Delay11_out1_4 &lt;= DTC_out1_4;
</span><span><a class="LN" name="4410"> 4410   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4411"> 4411   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4412"> 4412   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_4_process;
</span><span><a class="LN" name="4413"> 4413   </a>
</span><span><a class="LN" name="4414"> 4414   </a>
</span><span><a class="LN" name="4415"> 4415   </a>  bitsra_r_ext_shift_length_zerosig &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4416"> 4416   </a>
</span><span><a class="LN" name="4417"> 4417   </a>  
</span><span><a class="LN" name="4418"> 4418   </a>  bitsra_r_ext_shift_length_selsig &lt;= Delay11_out1_4 <span class="KW">WHEN</span> Delay11_out1_4 &gt;= bitsra_r_ext_shift_length_zerosig <span class="KW">ELSE</span>
</span><span><a class="LN" name="4419"> 4419   </a>      bitsra_r_ext_shift_length_zerosig;
</span><span><a class="LN" name="4420"> 4420   </a>
</span><span><a class="LN" name="4421"> 4421   </a>  dynamic_shift_zerosig_2 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4422"> 4422   </a>
</span><span><a class="LN" name="4423"> 4423   </a>  
</span><span><a class="LN" name="4424"> 4424   </a>  dynamic_shift_selsig_2 &lt;= bitsra_r_ext_shift_length_selsig <span class="KW">WHEN</span> bitsra_r_ext_shift_length_selsig &gt;= dynamic_shift_zerosig_2 <span class="KW">ELSE</span>
</span><span><a class="LN" name="4425"> 4425   </a>      dynamic_shift_zerosig_2;
</span><span><a class="LN" name="4426"> 4426   </a>
</span><span><a class="LN" name="4427"> 4427   </a>  bitsra_R_ext_shift_length_out1 &lt;= SHIFT_RIGHT(Delay10_out1_5, to_integer(dynamic_shift_selsig_2));
</span><span><a class="LN" name="4428"> 4428   </a>
</span><span><a class="LN" name="4429"> 4429   </a>  C_out1_17 &lt;= to_signed(-16#00000001#, 30);
</span><span><a class="LN" name="4430"> 4430   </a>
</span><span><a class="LN" name="4431"> 4431   </a>  
</span><span><a class="LN" name="4432"> 4432   </a>  if_shift_length_cfType_Mantis_out1 &lt;= bitsra_R_ext_shift_length_out1 <span class="KW">WHEN</span> Delay5_out1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4433"> 4433   </a>      C_out1_17;
</span><span><a class="LN" name="4434"> 4434   </a>
</span><span><a class="LN" name="4435"> 4435   </a>  
</span><span><a class="LN" name="4436"> 4436   </a>  if_shift_length_0_out1 &lt;= Delay10_out1_5 <span class="KW">WHEN</span> Delay12_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4437"> 4437   </a>      if_shift_length_cfType_Mantis_out1;
</span><span><a class="LN" name="4438"> 4438   </a>
</span><span><a class="LN" name="4439"> 4439   </a>  Delay23_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4440"> 4440   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4441"> 4441   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4442"> 4442   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4443"> 4443   </a>        Delay23_out1 &lt;= to_signed(16#00000000#, 30);
</span><span><a class="LN" name="4444"> 4444   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4445"> 4445   </a>        Delay23_out1 &lt;= if_shift_length_0_out1;
</span><span><a class="LN" name="4446"> 4446   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4447"> 4447   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4448"> 4448   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay23_process;
</span><span><a class="LN" name="4449"> 4449   </a>
</span><span><a class="LN" name="4450"> 4450   </a>
</span><span><a class="LN" name="4451"> 4451   </a>  Delay16_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4452"> 4452   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4453"> 4453   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4454"> 4454   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4455"> 4455   </a>        Delay16_out1_3 &lt;= to_signed(16#0000000#, 28);
</span><span><a class="LN" name="4456"> 4456   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4457"> 4457   </a>        Delay16_out1_3 &lt;= Delay12_out1_4;
</span><span><a class="LN" name="4458"> 4458   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4459"> 4459   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4460"> 4460   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay16_3_process;
</span><span><a class="LN" name="4461"> 4461   </a>
</span><span><a class="LN" name="4462"> 4462   </a>
</span><span><a class="LN" name="4463"> 4463   </a>  alphamB1_in0 &lt;=  - (resize(Delay16_out1_3, 29));
</span><span><a class="LN" name="4464"> 4464   </a>  alphamB1_out1 &lt;= alphamB1_in0(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4465"> 4465   </a>
</span><span><a class="LN" name="4466"> 4466   </a>  alpha1_out1_4 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="4467"> 4467   </a>
</span><span><a class="LN" name="4468"> 4468   </a>  Bit_Concat1_out1_1 &lt;= unsigned(alphamB1_out1) &amp; alpha1_out1_4;
</span><span><a class="LN" name="4469"> 4469   </a>
</span><span><a class="LN" name="4470"> 4470   </a>  reinterpretcast_bitconcat_mB1_out1 &lt;= signed(Bit_Concat1_out1_1);
</span><span><a class="LN" name="4471"> 4471   </a>
</span><span><a class="LN" name="4472"> 4472   </a>  Delay24_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4473"> 4473   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4474"> 4474   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4475"> 4475   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4476"> 4476   </a>        Delay24_reg_1(0) &lt;= to_signed(16#00000000#, 30);
</span><span><a class="LN" name="4477"> 4477   </a>        Delay24_reg_1(1) &lt;= to_signed(16#00000000#, 30);
</span><span><a class="LN" name="4478"> 4478   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4479"> 4479   </a>        Delay24_reg_1(0) &lt;= Delay24_reg_next_1(0);
</span><span><a class="LN" name="4480"> 4480   </a>        Delay24_reg_1(1) &lt;= Delay24_reg_next_1(1);
</span><span><a class="LN" name="4481"> 4481   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4482"> 4482   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4483"> 4483   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay24_1_process;
</span><span><a class="LN" name="4484"> 4484   </a>
</span><span><a class="LN" name="4485"> 4485   </a>  Delay24_out1_1 &lt;= Delay24_reg_1(1);
</span><span><a class="LN" name="4486"> 4486   </a>  Delay24_reg_next_1(0) &lt;= reinterpretcast_bitconcat_mB1_out1;
</span><span><a class="LN" name="4487"> 4487   </a>  Delay24_reg_next_1(1) &lt;= Delay24_reg_1(0);
</span><span><a class="LN" name="4488"> 4488   </a>
</span><span><a class="LN" name="4489"> 4489   </a>  mB1_ext_R_ext_add_temp &lt;= resize(Delay23_out1, 32) + resize(Delay24_out1_1, 32);
</span><span><a class="LN" name="4490"> 4490   </a>  mB1_ext_R_ext_out1 &lt;= mB1_ext_R_ext_add_temp(29 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4491"> 4491   </a>
</span><span><a class="LN" name="4492"> 4492   </a>  BitSlice_out1_2 &lt;= mB1_ext_R_ext_out1(25);
</span><span><a class="LN" name="4493"> 4493   </a>
</span><span><a class="LN" name="4494"> 4494   </a>  Logical_Operator3_out1_1 &lt;=  <span class="KW">NOT</span> BitSlice_out1_2;
</span><span><a class="LN" name="4495"> 4495   </a>
</span><span><a class="LN" name="4496"> 4496   </a>  BitSlice1_out1_1 &lt;= mB1_ext_R_ext_out1(24);
</span><span><a class="LN" name="4497"> 4497   </a>
</span><span><a class="LN" name="4498"> 4498   </a>  alphabitget_R_ext_cfType_Mantissa_out1 &lt;= Logical_Operator3_out1_1 <span class="KW">AND</span> BitSlice1_out1_1;
</span><span><a class="LN" name="4499"> 4499   </a>
</span><span><a class="LN" name="4500"> 4500   </a>  bitsll_R_ext_1_out1 &lt;= mB1_ext_R_ext_out1 <span class="KW">sll</span> 1;
</span><span><a class="LN" name="4501"> 4501   </a>
</span><span><a class="LN" name="4502"> 4502   </a>  
</span><span><a class="LN" name="4503"> 4503   </a>  if_bitget_R_ext_cfType_Mantissa_out1 &lt;= mB1_ext_R_ext_out1 <span class="KW">WHEN</span> alphabitget_R_ext_cfType_Mantissa_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4504"> 4504   </a>      bitsll_R_ext_1_out1;
</span><span><a class="LN" name="4505"> 4505   </a>
</span><span><a class="LN" name="4506"> 4506   </a>  
</span><span><a class="LN" name="4507"> 4507   </a>  if_sign_diff_1_R_in_0_out1 &lt;= Delay25_out1 <span class="KW">WHEN</span> Delay18_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4508"> 4508   </a>      if_bitget_R_ext_cfType_Mantissa_out1;
</span><span><a class="LN" name="4509"> 4509   </a>
</span><span><a class="LN" name="4510"> 4510   </a>  BitSlice3_out1 &lt;= unsigned(if_sign_diff_1_R_in_0_out1(25 <span class="KW">DOWNTO</span> 1));
</span><span><a class="LN" name="4511"> 4511   </a>
</span><span><a class="LN" name="4512"> 4512   </a>  Delay9_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4513"> 4513   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4514"> 4514   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4515"> 4515   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4516"> 4516   </a>        Delay9_out1_4 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" name="4517"> 4517   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4518"> 4518   </a>        Delay9_out1_4 &lt;= BitSlice3_out1;
</span><span><a class="LN" name="4519"> 4519   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4520"> 4520   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4521"> 4521   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_4_process;
</span><span><a class="LN" name="4522"> 4522   </a>
</span><span><a class="LN" name="4523"> 4523   </a>
</span><span><a class="LN" name="4524"> 4524   </a>  
</span><span><a class="LN" name="4525"> 4525   </a>  R_0_out1 &lt;= '1' <span class="KW">WHEN</span> Delay9_out1_4 = to_unsigned(16#0000000#, 25) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4526"> 4526   </a>      '0';
</span><span><a class="LN" name="4527"> 4527   </a>
</span><span><a class="LN" name="4528"> 4528   </a>  reset_to_zero_R_0_out1 &lt;= Delay6_out1_4 <span class="KW">OR</span> R_0_out1;
</span><span><a class="LN" name="4529"> 4529   </a>
</span><span><a class="LN" name="4530"> 4530   </a>  Delay3_8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4531"> 4531   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4532"> 4532   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4533"> 4533   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4534"> 4534   </a>        Delay3_out1_8 &lt;= '0';
</span><span><a class="LN" name="4535"> 4535   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4536"> 4536   </a>        Delay3_out1_8 &lt;= reset_to_zero_R_0_out1;
</span><span><a class="LN" name="4537"> 4537   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4538"> 4538   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4539"> 4539   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_8_process;
</span><span><a class="LN" name="4540"> 4540   </a>
</span><span><a class="LN" name="4541"> 4541   </a>
</span><span><a class="LN" name="4542"> 4542   </a>  reduced_14_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4543"> 4543   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4544"> 4544   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4545"> 4545   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4546"> 4546   </a>        Delay12_out1_6 &lt;= '0';
</span><span><a class="LN" name="4547"> 4547   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4548"> 4548   </a>        Delay12_out1_6 &lt;= Delay12_out1_5;
</span><span><a class="LN" name="4549"> 4549   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4550"> 4550   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4551"> 4551   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_14_process;
</span><span><a class="LN" name="4552"> 4552   </a>
</span><span><a class="LN" name="4553"> 4553   </a>
</span><span><a class="LN" name="4554"> 4554   </a>  Delay17_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4555"> 4555   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4556"> 4556   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4557"> 4557   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4558"> 4558   </a>        Delay17_reg_1(0) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4559"> 4559   </a>        Delay17_reg_1(1) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4560"> 4560   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4561"> 4561   </a>        Delay17_reg_1(0) &lt;= Delay17_reg_next_1(0);
</span><span><a class="LN" name="4562"> 4562   </a>        Delay17_reg_1(1) &lt;= Delay17_reg_next_1(1);
</span><span><a class="LN" name="4563"> 4563   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4564"> 4564   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4565"> 4565   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay17_5_process;
</span><span><a class="LN" name="4566"> 4566   </a>
</span><span><a class="LN" name="4567"> 4567   </a>  Delay17_out1_5 &lt;= Delay17_reg_1(1);
</span><span><a class="LN" name="4568"> 4568   </a>  Delay17_reg_next_1(0) &lt;= modrem_Normalize_Exp_Mant_out3_1;
</span><span><a class="LN" name="4569"> 4569   </a>  Delay17_reg_next_1(1) &lt;= Delay17_reg_1(0);
</span><span><a class="LN" name="4570"> 4570   </a>
</span><span><a class="LN" name="4571"> 4571   </a>  Delay19_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4572"> 4572   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4573"> 4573   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4574"> 4574   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4575"> 4575   </a>        Delay19_reg(0) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4576"> 4576   </a>        Delay19_reg(1) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4577"> 4577   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4578"> 4578   </a>        Delay19_reg(0) &lt;= Delay19_reg_next(0);
</span><span><a class="LN" name="4579"> 4579   </a>        Delay19_reg(1) &lt;= Delay19_reg_next(1);
</span><span><a class="LN" name="4580"> 4580   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4581"> 4581   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4582"> 4582   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_3_process;
</span><span><a class="LN" name="4583"> 4583   </a>
</span><span><a class="LN" name="4584"> 4584   </a>  Delay19_out1_3 &lt;= Delay19_reg(1);
</span><span><a class="LN" name="4585"> 4585   </a>  Delay19_reg_next(0) &lt;= Delay24_out1;
</span><span><a class="LN" name="4586"> 4586   </a>  Delay19_reg_next(1) &lt;= Delay19_reg(0);
</span><span><a class="LN" name="4587"> 4587   </a>
</span><span><a class="LN" name="4588"> 4588   </a>  
</span><span><a class="LN" name="4589"> 4589   </a>  if_exp_a_norm_exp_b_norm_out1 &lt;= Delay17_out1_5 <span class="KW">WHEN</span> Delay12_out1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4590"> 4590   </a>      Delay19_out1_3;
</span><span><a class="LN" name="4591"> 4591   </a>
</span><span><a class="LN" name="4592"> 4592   </a>  cast_1_like_exp_R_out1 &lt;= to_signed(16#001#, 10);
</span><span><a class="LN" name="4593"> 4593   </a>
</span><span><a class="LN" name="4594"> 4594   </a>  exp_R_cast_1_like_exp_R_sub_temp &lt;= resize(Delay17_out1_5, 32) - resize(cast_1_like_exp_R_out1, 32);
</span><span><a class="LN" name="4595"> 4595   </a>  exp_R_cast_1_like_exp_R_out1 &lt;= exp_R_cast_1_like_exp_R_sub_temp(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4596"> 4596   </a>
</span><span><a class="LN" name="4597"> 4597   </a>  
</span><span><a class="LN" name="4598"> 4598   </a>  if_bitget_R_ext_cfType_Mantissa_1_out1 &lt;= Delay17_out1_5 <span class="KW">WHEN</span> alphabitget_R_ext_cfType_Mantissa_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4599"> 4599   </a>      exp_R_cast_1_like_exp_R_out1;
</span><span><a class="LN" name="4600"> 4600   </a>
</span><span><a class="LN" name="4601"> 4601   </a>  
</span><span><a class="LN" name="4602"> 4602   </a>  if_sign_diff_1_R_in_0_1_out1 &lt;= if_exp_a_norm_exp_b_norm_out1 <span class="KW">WHEN</span> Delay18_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4603"> 4603   </a>      if_bitget_R_ext_cfType_Mantissa_1_out1;
</span><span><a class="LN" name="4604"> 4604   </a>
</span><span><a class="LN" name="4605"> 4605   </a>  Delay7_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4606"> 4606   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4607"> 4607   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4608"> 4608   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4609"> 4609   </a>        Delay7_out1_5 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4610"> 4610   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4611"> 4611   </a>        Delay7_out1_5 &lt;= if_sign_diff_1_R_in_0_1_out1;
</span><span><a class="LN" name="4612"> 4612   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4613"> 4613   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4614"> 4614   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_5_process;
</span><span><a class="LN" name="4615"> 4615   </a>
</span><span><a class="LN" name="4616"> 4616   </a>
</span><span><a class="LN" name="4617"> 4617   </a>  Delay4_9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4618"> 4618   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4619"> 4619   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4620"> 4620   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4621"> 4621   </a>        Delay4_out1_9 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="4622"> 4622   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4623"> 4623   </a>        Delay4_out1_9 &lt;= Delay7_out1_5;
</span><span><a class="LN" name="4624"> 4624   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4625"> 4625   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4626"> 4626   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_9_process;
</span><span><a class="LN" name="4627"> 4627   </a>
</span><span><a class="LN" name="4628"> 4628   </a>
</span><span><a class="LN" name="4629"> 4629   </a>  BitSlice_out1_3 &lt;= Delay9_out1_4(24 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="4630"> 4630   </a>
</span><span><a class="LN" name="4631"> 4631   </a>  Bit_Slice2_out1_17 &lt;= BitSlice_out1_3(23 <span class="KW">DOWNTO</span> 16);
</span><span><a class="LN" name="4632"> 4632   </a>
</span><span><a class="LN" name="4633"> 4633   </a>  Bit_Slice16_out1_3 &lt;= Bit_Slice2_out1_17(7);
</span><span><a class="LN" name="4634"> 4634   </a>
</span><span><a class="LN" name="4635"> 4635   </a>  Bit_Slice15_out1_3 &lt;= Bit_Slice2_out1_17(6);
</span><span><a class="LN" name="4636"> 4636   </a>
</span><span><a class="LN" name="4637"> 4637   </a>  Logical_Operator5_out1_3 &lt;= Bit_Slice16_out1_3 <span class="KW">OR</span> Bit_Slice15_out1_3;
</span><span><a class="LN" name="4638"> 4638   </a>
</span><span><a class="LN" name="4639"> 4639   </a>  Bit_Slice14_out1_3 &lt;= Bit_Slice2_out1_17(5);
</span><span><a class="LN" name="4640"> 4640   </a>
</span><span><a class="LN" name="4641"> 4641   </a>  Bit_Slice13_out1_3 &lt;= Bit_Slice2_out1_17(4);
</span><span><a class="LN" name="4642"> 4642   </a>
</span><span><a class="LN" name="4643"> 4643   </a>  Logical_Operator7_out1_3 &lt;= Bit_Slice14_out1_3 <span class="KW">OR</span> Bit_Slice13_out1_3;
</span><span><a class="LN" name="4644"> 4644   </a>
</span><span><a class="LN" name="4645"> 4645   </a>  Logical_Operator6_out1_3 &lt;= Logical_Operator5_out1_3 <span class="KW">OR</span> Logical_Operator7_out1_3;
</span><span><a class="LN" name="4646"> 4646   </a>
</span><span><a class="LN" name="4647"> 4647   </a>  Bit_Slice12_out1_3 &lt;= Bit_Slice2_out1_17(3);
</span><span><a class="LN" name="4648"> 4648   </a>
</span><span><a class="LN" name="4649"> 4649   </a>  Bit_Slice11_out1_3 &lt;= Bit_Slice2_out1_17(2);
</span><span><a class="LN" name="4650"> 4650   </a>
</span><span><a class="LN" name="4651"> 4651   </a>  Logical_Operator4_out1_4 &lt;= Bit_Slice12_out1_3 <span class="KW">OR</span> Bit_Slice11_out1_3;
</span><span><a class="LN" name="4652"> 4652   </a>
</span><span><a class="LN" name="4653"> 4653   </a>  Bit_Slice10_out1_3 &lt;= Bit_Slice2_out1_17(1);
</span><span><a class="LN" name="4654"> 4654   </a>
</span><span><a class="LN" name="4655"> 4655   </a>  Bit_Slice9_out1_3 &lt;= Bit_Slice2_out1_17(0);
</span><span><a class="LN" name="4656"> 4656   </a>
</span><span><a class="LN" name="4657"> 4657   </a>  Logical_Operator14_out1_2 &lt;= Bit_Slice10_out1_3 <span class="KW">OR</span> Bit_Slice9_out1_3;
</span><span><a class="LN" name="4658"> 4658   </a>
</span><span><a class="LN" name="4659"> 4659   </a>  Logical_Operator13_out1_2 &lt;= Logical_Operator4_out1_4 <span class="KW">OR</span> Logical_Operator14_out1_2;
</span><span><a class="LN" name="4660"> 4660   </a>
</span><span><a class="LN" name="4661"> 4661   </a>  Bit_Slice1_out1_18 &lt;= BitSlice_out1_3(15 <span class="KW">DOWNTO</span> 8);
</span><span><a class="LN" name="4662"> 4662   </a>
</span><span><a class="LN" name="4663"> 4663   </a>  Bit_Slice16_out1_4 &lt;= Bit_Slice1_out1_18(7);
</span><span><a class="LN" name="4664"> 4664   </a>
</span><span><a class="LN" name="4665"> 4665   </a>  Bit_Slice15_out1_4 &lt;= Bit_Slice1_out1_18(6);
</span><span><a class="LN" name="4666"> 4666   </a>
</span><span><a class="LN" name="4667"> 4667   </a>  Logical_Operator5_out1_4 &lt;= Bit_Slice16_out1_4 <span class="KW">OR</span> Bit_Slice15_out1_4;
</span><span><a class="LN" name="4668"> 4668   </a>
</span><span><a class="LN" name="4669"> 4669   </a>  Bit_Slice14_out1_4 &lt;= Bit_Slice1_out1_18(5);
</span><span><a class="LN" name="4670"> 4670   </a>
</span><span><a class="LN" name="4671"> 4671   </a>  Bit_Slice13_out1_4 &lt;= Bit_Slice1_out1_18(4);
</span><span><a class="LN" name="4672"> 4672   </a>
</span><span><a class="LN" name="4673"> 4673   </a>  Logical_Operator7_out1_4 &lt;= Bit_Slice14_out1_4 <span class="KW">OR</span> Bit_Slice13_out1_4;
</span><span><a class="LN" name="4674"> 4674   </a>
</span><span><a class="LN" name="4675"> 4675   </a>  Logical_Operator6_out1_4 &lt;= Logical_Operator5_out1_4 <span class="KW">OR</span> Logical_Operator7_out1_4;
</span><span><a class="LN" name="4676"> 4676   </a>
</span><span><a class="LN" name="4677"> 4677   </a>  Bit_Slice12_out1_4 &lt;= Bit_Slice1_out1_18(3);
</span><span><a class="LN" name="4678"> 4678   </a>
</span><span><a class="LN" name="4679"> 4679   </a>  Bit_Slice11_out1_4 &lt;= Bit_Slice1_out1_18(2);
</span><span><a class="LN" name="4680"> 4680   </a>
</span><span><a class="LN" name="4681"> 4681   </a>  Logical_Operator4_out1_5 &lt;= Bit_Slice12_out1_4 <span class="KW">OR</span> Bit_Slice11_out1_4;
</span><span><a class="LN" name="4682"> 4682   </a>
</span><span><a class="LN" name="4683"> 4683   </a>  Bit_Slice10_out1_4 &lt;= Bit_Slice1_out1_18(1);
</span><span><a class="LN" name="4684"> 4684   </a>
</span><span><a class="LN" name="4685"> 4685   </a>  Bit_Slice9_out1_4 &lt;= Bit_Slice1_out1_18(0);
</span><span><a class="LN" name="4686"> 4686   </a>
</span><span><a class="LN" name="4687"> 4687   </a>  Logical_Operator14_out1_3 &lt;= Bit_Slice10_out1_4 <span class="KW">OR</span> Bit_Slice9_out1_4;
</span><span><a class="LN" name="4688"> 4688   </a>
</span><span><a class="LN" name="4689"> 4689   </a>  Logical_Operator13_out1_3 &lt;= Logical_Operator4_out1_5 <span class="KW">OR</span> Logical_Operator14_out1_3;
</span><span><a class="LN" name="4690"> 4690   </a>
</span><span><a class="LN" name="4691"> 4691   </a>  Bit_Slice4_out1_2 &lt;= BitSlice_out1_3(7 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4692"> 4692   </a>
</span><span><a class="LN" name="4693"> 4693   </a>  Bit_Slice8_out1 &lt;= Bit_Slice4_out1_2(7);
</span><span><a class="LN" name="4694"> 4694   </a>
</span><span><a class="LN" name="4695"> 4695   </a>  Bit_Slice7_out1 &lt;= Bit_Slice4_out1_2(6);
</span><span><a class="LN" name="4696"> 4696   </a>
</span><span><a class="LN" name="4697"> 4697   </a>  Logical_Operator1_out1_2 &lt;= Bit_Slice8_out1 <span class="KW">OR</span> Bit_Slice7_out1;
</span><span><a class="LN" name="4698"> 4698   </a>
</span><span><a class="LN" name="4699"> 4699   </a>  Bit_Slice6_out1 &lt;= Bit_Slice4_out1_2(5);
</span><span><a class="LN" name="4700"> 4700   </a>
</span><span><a class="LN" name="4701"> 4701   </a>  Bit_Slice5_out1 &lt;= Bit_Slice4_out1_2(4);
</span><span><a class="LN" name="4702"> 4702   </a>
</span><span><a class="LN" name="4703"> 4703   </a>  Logical_Operator3_out1_2 &lt;= Bit_Slice6_out1 <span class="KW">OR</span> Bit_Slice5_out1;
</span><span><a class="LN" name="4704"> 4704   </a>
</span><span><a class="LN" name="4705"> 4705   </a>  Bit_Slice3_out1_16 &lt;= Bit_Slice4_out1_2(3);
</span><span><a class="LN" name="4706"> 4706   </a>
</span><span><a class="LN" name="4707"> 4707   </a>  Bit_Slice2_out1_18 &lt;= Bit_Slice4_out1_2(2);
</span><span><a class="LN" name="4708"> 4708   </a>
</span><span><a class="LN" name="4709"> 4709   </a>  Bit_Slice1_out1_19 &lt;= Bit_Slice4_out1_2(1);
</span><span><a class="LN" name="4710"> 4710   </a>
</span><span><a class="LN" name="4711"> 4711   </a>  Bit_Slice_out1_18 &lt;= Bit_Slice4_out1_2(0);
</span><span><a class="LN" name="4712"> 4712   </a>
</span><span><a class="LN" name="4713"> 4713   </a>  Constant_out1_5 &lt;= to_unsigned(16#18#, 8);
</span><span><a class="LN" name="4714"> 4714   </a>
</span><span><a class="LN" name="4715"> 4715   </a>  Constant1_out1 &lt;= to_unsigned(16#17#, 8);
</span><span><a class="LN" name="4716"> 4716   </a>
</span><span><a class="LN" name="4717"> 4717   </a>  
</span><span><a class="LN" name="4718"> 4718   </a>  Switch_out1_18 &lt;= Constant_out1_5 <span class="KW">WHEN</span> Bit_Slice_out1_18 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4719"> 4719   </a>      Constant1_out1;
</span><span><a class="LN" name="4720"> 4720   </a>
</span><span><a class="LN" name="4721"> 4721   </a>  Logical_Operator_out1_5 &lt;= Bit_Slice3_out1_16 <span class="KW">OR</span> Bit_Slice2_out1_18;
</span><span><a class="LN" name="4722"> 4722   </a>
</span><span><a class="LN" name="4723"> 4723   </a>  Constant2_out1 &lt;= to_unsigned(16#16#, 8);
</span><span><a class="LN" name="4724"> 4724   </a>
</span><span><a class="LN" name="4725"> 4725   </a>  
</span><span><a class="LN" name="4726"> 4726   </a>  Switch1_out1_15 &lt;= Switch_out1_18 <span class="KW">WHEN</span> Bit_Slice1_out1_19 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4727"> 4727   </a>      Constant2_out1;
</span><span><a class="LN" name="4728"> 4728   </a>
</span><span><a class="LN" name="4729"> 4729   </a>  Constant3_out1_1 &lt;= to_unsigned(16#15#, 8);
</span><span><a class="LN" name="4730"> 4730   </a>
</span><span><a class="LN" name="4731"> 4731   </a>  
</span><span><a class="LN" name="4732"> 4732   </a>  Switch2_out1_15 &lt;= Constant_out1_5 <span class="KW">WHEN</span> Bit_Slice2_out1_18 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4733"> 4733   </a>      Constant3_out1_1;
</span><span><a class="LN" name="4734"> 4734   </a>
</span><span><a class="LN" name="4735"> 4735   </a>  Constant4_out1 &lt;= to_unsigned(16#14#, 8);
</span><span><a class="LN" name="4736"> 4736   </a>
</span><span><a class="LN" name="4737"> 4737   </a>  Logical_Operator2_out1_2 &lt;= Logical_Operator1_out1_2 <span class="KW">OR</span> Logical_Operator3_out1_2;
</span><span><a class="LN" name="4738"> 4738   </a>
</span><span><a class="LN" name="4739"> 4739   </a>  
</span><span><a class="LN" name="4740"> 4740   </a>  Switch3_out1 &lt;= Switch2_out1_15 <span class="KW">WHEN</span> Bit_Slice3_out1_16 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4741"> 4741   </a>      Constant4_out1;
</span><span><a class="LN" name="4742"> 4742   </a>
</span><span><a class="LN" name="4743"> 4743   </a>  
</span><span><a class="LN" name="4744"> 4744   </a>  Switch4_out1 &lt;= Switch1_out1_15 <span class="KW">WHEN</span> Logical_Operator_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4745"> 4745   </a>      Switch3_out1;
</span><span><a class="LN" name="4746"> 4746   </a>
</span><span><a class="LN" name="4747"> 4747   </a>  Constant5_out1 &lt;= to_unsigned(16#13#, 8);
</span><span><a class="LN" name="4748"> 4748   </a>
</span><span><a class="LN" name="4749"> 4749   </a>  
</span><span><a class="LN" name="4750"> 4750   </a>  Switch5_out1 &lt;= Constant_out1_5 <span class="KW">WHEN</span> Bit_Slice5_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4751"> 4751   </a>      Constant5_out1;
</span><span><a class="LN" name="4752"> 4752   </a>
</span><span><a class="LN" name="4753"> 4753   </a>  Constant6_out1 &lt;= to_unsigned(16#12#, 8);
</span><span><a class="LN" name="4754"> 4754   </a>
</span><span><a class="LN" name="4755"> 4755   </a>  
</span><span><a class="LN" name="4756"> 4756   </a>  Switch6_out1 &lt;= Switch5_out1 <span class="KW">WHEN</span> Bit_Slice6_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4757"> 4757   </a>      Constant6_out1;
</span><span><a class="LN" name="4758"> 4758   </a>
</span><span><a class="LN" name="4759"> 4759   </a>  Constant7_out1_1 &lt;= to_unsigned(16#11#, 8);
</span><span><a class="LN" name="4760"> 4760   </a>
</span><span><a class="LN" name="4761"> 4761   </a>  
</span><span><a class="LN" name="4762"> 4762   </a>  Switch7_out1 &lt;= Constant_out1_5 <span class="KW">WHEN</span> Bit_Slice7_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4763"> 4763   </a>      Constant7_out1_1;
</span><span><a class="LN" name="4764"> 4764   </a>
</span><span><a class="LN" name="4765"> 4765   </a>  Constant8_out1_1 &lt;= to_unsigned(16#10#, 8);
</span><span><a class="LN" name="4766"> 4766   </a>
</span><span><a class="LN" name="4767"> 4767   </a>  
</span><span><a class="LN" name="4768"> 4768   </a>  Switch8_out1 &lt;= Switch7_out1 <span class="KW">WHEN</span> Bit_Slice8_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4769"> 4769   </a>      Constant8_out1_1;
</span><span><a class="LN" name="4770"> 4770   </a>
</span><span><a class="LN" name="4771"> 4771   </a>  Logical_Operator12_out1_2 &lt;= Logical_Operator6_out1_4 <span class="KW">OR</span> Logical_Operator13_out1_3;
</span><span><a class="LN" name="4772"> 4772   </a>
</span><span><a class="LN" name="4773"> 4773   </a>  
</span><span><a class="LN" name="4774"> 4774   </a>  Switch9_out1 &lt;= Switch6_out1 <span class="KW">WHEN</span> Logical_Operator1_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4775"> 4775   </a>      Switch8_out1;
</span><span><a class="LN" name="4776"> 4776   </a>
</span><span><a class="LN" name="4777"> 4777   </a>  
</span><span><a class="LN" name="4778"> 4778   </a>  Switch10_out1 &lt;= Switch4_out1 <span class="KW">WHEN</span> Logical_Operator2_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4779"> 4779   </a>      Switch9_out1;
</span><span><a class="LN" name="4780"> 4780   </a>
</span><span><a class="LN" name="4781"> 4781   </a>  Constant_out1_6 &lt;= to_unsigned(16#18#, 8);
</span><span><a class="LN" name="4782"> 4782   </a>
</span><span><a class="LN" name="4783"> 4783   </a>  Constant9_out1_3 &lt;= to_unsigned(16#0F#, 8);
</span><span><a class="LN" name="4784"> 4784   </a>
</span><span><a class="LN" name="4785"> 4785   </a>  
</span><span><a class="LN" name="4786"> 4786   </a>  Switch11_out1_3 &lt;= Constant_out1_6 <span class="KW">WHEN</span> Bit_Slice9_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4787"> 4787   </a>      Constant9_out1_3;
</span><span><a class="LN" name="4788"> 4788   </a>
</span><span><a class="LN" name="4789"> 4789   </a>  Constant10_out1_3 &lt;= to_unsigned(16#0E#, 8);
</span><span><a class="LN" name="4790"> 4790   </a>
</span><span><a class="LN" name="4791"> 4791   </a>  
</span><span><a class="LN" name="4792"> 4792   </a>  Switch12_out1_3 &lt;= Switch11_out1_3 <span class="KW">WHEN</span> Bit_Slice10_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4793"> 4793   </a>      Constant10_out1_3;
</span><span><a class="LN" name="4794"> 4794   </a>
</span><span><a class="LN" name="4795"> 4795   </a>  Constant11_out1_3 &lt;= to_unsigned(16#0D#, 8);
</span><span><a class="LN" name="4796"> 4796   </a>
</span><span><a class="LN" name="4797"> 4797   </a>  
</span><span><a class="LN" name="4798"> 4798   </a>  Switch14_out1_3 &lt;= Constant_out1_6 <span class="KW">WHEN</span> Bit_Slice11_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4799"> 4799   </a>      Constant11_out1_3;
</span><span><a class="LN" name="4800"> 4800   </a>
</span><span><a class="LN" name="4801"> 4801   </a>  Constant12_out1_3 &lt;= to_unsigned(16#0C#, 8);
</span><span><a class="LN" name="4802"> 4802   </a>
</span><span><a class="LN" name="4803"> 4803   </a>  
</span><span><a class="LN" name="4804"> 4804   </a>  Switch15_out1_3 &lt;= Switch14_out1_3 <span class="KW">WHEN</span> Bit_Slice12_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4805"> 4805   </a>      Constant12_out1_3;
</span><span><a class="LN" name="4806"> 4806   </a>
</span><span><a class="LN" name="4807"> 4807   </a>  
</span><span><a class="LN" name="4808"> 4808   </a>  Switch16_out1_3 &lt;= Switch12_out1_3 <span class="KW">WHEN</span> Logical_Operator4_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4809"> 4809   </a>      Switch15_out1_3;
</span><span><a class="LN" name="4810"> 4810   </a>
</span><span><a class="LN" name="4811"> 4811   </a>  Constant13_out1_3 &lt;= to_unsigned(16#0B#, 8);
</span><span><a class="LN" name="4812"> 4812   </a>
</span><span><a class="LN" name="4813"> 4813   </a>  
</span><span><a class="LN" name="4814"> 4814   </a>  Switch17_out1_3 &lt;= Constant_out1_6 <span class="KW">WHEN</span> Bit_Slice13_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4815"> 4815   </a>      Constant13_out1_3;
</span><span><a class="LN" name="4816"> 4816   </a>
</span><span><a class="LN" name="4817"> 4817   </a>  Constant14_out1_3 &lt;= to_unsigned(16#0A#, 8);
</span><span><a class="LN" name="4818"> 4818   </a>
</span><span><a class="LN" name="4819"> 4819   </a>  
</span><span><a class="LN" name="4820"> 4820   </a>  Switch18_out1_3 &lt;= Switch17_out1_3 <span class="KW">WHEN</span> Bit_Slice14_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4821"> 4821   </a>      Constant14_out1_3;
</span><span><a class="LN" name="4822"> 4822   </a>
</span><span><a class="LN" name="4823"> 4823   </a>  Constant15_out1_3 &lt;= to_unsigned(16#09#, 8);
</span><span><a class="LN" name="4824"> 4824   </a>
</span><span><a class="LN" name="4825"> 4825   </a>  
</span><span><a class="LN" name="4826"> 4826   </a>  Switch19_out1_3 &lt;= Constant_out1_6 <span class="KW">WHEN</span> Bit_Slice15_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4827"> 4827   </a>      Constant15_out1_3;
</span><span><a class="LN" name="4828"> 4828   </a>
</span><span><a class="LN" name="4829"> 4829   </a>  Constant16_out1_3 &lt;= to_unsigned(16#08#, 8);
</span><span><a class="LN" name="4830"> 4830   </a>
</span><span><a class="LN" name="4831"> 4831   </a>  
</span><span><a class="LN" name="4832"> 4832   </a>  Switch20_out1_3 &lt;= Switch19_out1_3 <span class="KW">WHEN</span> Bit_Slice16_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4833"> 4833   </a>      Constant16_out1_3;
</span><span><a class="LN" name="4834"> 4834   </a>
</span><span><a class="LN" name="4835"> 4835   </a>  
</span><span><a class="LN" name="4836"> 4836   </a>  Switch21_out1_3 &lt;= Switch18_out1_3 <span class="KW">WHEN</span> Logical_Operator5_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4837"> 4837   </a>      Switch20_out1_3;
</span><span><a class="LN" name="4838"> 4838   </a>
</span><span><a class="LN" name="4839"> 4839   </a>  Logical_Operator12_out1_3 &lt;= Logical_Operator6_out1_3 <span class="KW">OR</span> Logical_Operator13_out1_2;
</span><span><a class="LN" name="4840"> 4840   </a>
</span><span><a class="LN" name="4841"> 4841   </a>  
</span><span><a class="LN" name="4842"> 4842   </a>  Switch13_out1_3 &lt;= Switch16_out1_3 <span class="KW">WHEN</span> Logical_Operator6_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4843"> 4843   </a>      Switch21_out1_3;
</span><span><a class="LN" name="4844"> 4844   </a>
</span><span><a class="LN" name="4845"> 4845   </a>  
</span><span><a class="LN" name="4846"> 4846   </a>  Switch33_out1_1 &lt;= Switch10_out1 <span class="KW">WHEN</span> Logical_Operator12_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4847"> 4847   </a>      Switch13_out1_3;
</span><span><a class="LN" name="4848"> 4848   </a>
</span><span><a class="LN" name="4849"> 4849   </a>  Constant_out1_7 &lt;= to_unsigned(16#18#, 8);
</span><span><a class="LN" name="4850"> 4850   </a>
</span><span><a class="LN" name="4851"> 4851   </a>  Constant9_out1_4 &lt;= to_unsigned(16#07#, 8);
</span><span><a class="LN" name="4852"> 4852   </a>
</span><span><a class="LN" name="4853"> 4853   </a>  
</span><span><a class="LN" name="4854"> 4854   </a>  Switch11_out1_4 &lt;= Constant_out1_7 <span class="KW">WHEN</span> Bit_Slice9_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4855"> 4855   </a>      Constant9_out1_4;
</span><span><a class="LN" name="4856"> 4856   </a>
</span><span><a class="LN" name="4857"> 4857   </a>  Constant10_out1_4 &lt;= to_unsigned(16#06#, 8);
</span><span><a class="LN" name="4858"> 4858   </a>
</span><span><a class="LN" name="4859"> 4859   </a>  
</span><span><a class="LN" name="4860"> 4860   </a>  Switch12_out1_4 &lt;= Switch11_out1_4 <span class="KW">WHEN</span> Bit_Slice10_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4861"> 4861   </a>      Constant10_out1_4;
</span><span><a class="LN" name="4862"> 4862   </a>
</span><span><a class="LN" name="4863"> 4863   </a>  Constant11_out1_4 &lt;= to_unsigned(16#05#, 8);
</span><span><a class="LN" name="4864"> 4864   </a>
</span><span><a class="LN" name="4865"> 4865   </a>  
</span><span><a class="LN" name="4866"> 4866   </a>  Switch14_out1_4 &lt;= Constant_out1_7 <span class="KW">WHEN</span> Bit_Slice11_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4867"> 4867   </a>      Constant11_out1_4;
</span><span><a class="LN" name="4868"> 4868   </a>
</span><span><a class="LN" name="4869"> 4869   </a>  Constant12_out1_4 &lt;= to_unsigned(16#04#, 8);
</span><span><a class="LN" name="4870"> 4870   </a>
</span><span><a class="LN" name="4871"> 4871   </a>  
</span><span><a class="LN" name="4872"> 4872   </a>  Switch15_out1_4 &lt;= Switch14_out1_4 <span class="KW">WHEN</span> Bit_Slice12_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4873"> 4873   </a>      Constant12_out1_4;
</span><span><a class="LN" name="4874"> 4874   </a>
</span><span><a class="LN" name="4875"> 4875   </a>  
</span><span><a class="LN" name="4876"> 4876   </a>  Switch16_out1_4 &lt;= Switch12_out1_4 <span class="KW">WHEN</span> Logical_Operator4_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4877"> 4877   </a>      Switch15_out1_4;
</span><span><a class="LN" name="4878"> 4878   </a>
</span><span><a class="LN" name="4879"> 4879   </a>  Constant13_out1_4 &lt;= to_unsigned(16#03#, 8);
</span><span><a class="LN" name="4880"> 4880   </a>
</span><span><a class="LN" name="4881"> 4881   </a>  
</span><span><a class="LN" name="4882"> 4882   </a>  Switch17_out1_4 &lt;= Constant_out1_7 <span class="KW">WHEN</span> Bit_Slice13_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4883"> 4883   </a>      Constant13_out1_4;
</span><span><a class="LN" name="4884"> 4884   </a>
</span><span><a class="LN" name="4885"> 4885   </a>  Constant14_out1_4 &lt;= to_unsigned(16#02#, 8);
</span><span><a class="LN" name="4886"> 4886   </a>
</span><span><a class="LN" name="4887"> 4887   </a>  
</span><span><a class="LN" name="4888"> 4888   </a>  Switch18_out1_4 &lt;= Switch17_out1_4 <span class="KW">WHEN</span> Bit_Slice14_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4889"> 4889   </a>      Constant14_out1_4;
</span><span><a class="LN" name="4890"> 4890   </a>
</span><span><a class="LN" name="4891"> 4891   </a>  Constant15_out1_4 &lt;= to_unsigned(16#01#, 8);
</span><span><a class="LN" name="4892"> 4892   </a>
</span><span><a class="LN" name="4893"> 4893   </a>  
</span><span><a class="LN" name="4894"> 4894   </a>  Switch19_out1_4 &lt;= Constant_out1_7 <span class="KW">WHEN</span> Bit_Slice15_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4895"> 4895   </a>      Constant15_out1_4;
</span><span><a class="LN" name="4896"> 4896   </a>
</span><span><a class="LN" name="4897"> 4897   </a>  Constant16_out1_4 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="4898"> 4898   </a>
</span><span><a class="LN" name="4899"> 4899   </a>  
</span><span><a class="LN" name="4900"> 4900   </a>  Switch20_out1_4 &lt;= Switch19_out1_4 <span class="KW">WHEN</span> Bit_Slice16_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4901"> 4901   </a>      Constant16_out1_4;
</span><span><a class="LN" name="4902"> 4902   </a>
</span><span><a class="LN" name="4903"> 4903   </a>  
</span><span><a class="LN" name="4904"> 4904   </a>  Switch21_out1_4 &lt;= Switch18_out1_4 <span class="KW">WHEN</span> Logical_Operator5_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4905"> 4905   </a>      Switch20_out1_4;
</span><span><a class="LN" name="4906"> 4906   </a>
</span><span><a class="LN" name="4907"> 4907   </a>  
</span><span><a class="LN" name="4908"> 4908   </a>  Switch13_out1_4 &lt;= Switch16_out1_4 <span class="KW">WHEN</span> Logical_Operator6_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4909"> 4909   </a>      Switch21_out1_4;
</span><span><a class="LN" name="4910"> 4910   </a>
</span><span><a class="LN" name="4911"> 4911   </a>  
</span><span><a class="LN" name="4912"> 4912   </a>  Switch34_out1_1 &lt;= Switch33_out1_1 <span class="KW">WHEN</span> Logical_Operator12_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4913"> 4913   </a>      Switch13_out1_4;
</span><span><a class="LN" name="4914"> 4914   </a>
</span><span><a class="LN" name="4915"> 4915   </a>  Data_Type_Conversion_out1 &lt;= Switch34_out1_1(4 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4916"> 4916   </a>
</span><span><a class="LN" name="4917"> 4917   </a>  Delay2_8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4918"> 4918   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4919"> 4919   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4920"> 4920   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4921"> 4921   </a>        Delay2_out1_8 &lt;= to_unsigned(16#00#, 5);
</span><span><a class="LN" name="4922"> 4922   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4923"> 4923   </a>        Delay2_out1_8 &lt;= Data_Type_Conversion_out1;
</span><span><a class="LN" name="4924"> 4924   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4925"> 4925   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4926"> 4926   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_8_process;
</span><span><a class="LN" name="4927"> 4927   </a>
</span><span><a class="LN" name="4928"> 4928   </a>
</span><span><a class="LN" name="4929"> 4929   </a>  exp_R_shift1_sub_cast &lt;= signed(resize(Delay2_out1_8, 32));
</span><span><a class="LN" name="4930"> 4930   </a>  exp_R_shift1_sub_temp &lt;= resize(Delay4_out1_9, 32) - exp_R_shift1_sub_cast;
</span><span><a class="LN" name="4931"> 4931   </a>  exp_R_shift1_out1 &lt;= exp_R_shift1_sub_temp(11 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4932"> 4932   </a>
</span><span><a class="LN" name="4933"> 4933   </a>  DTC1_out1_3 &lt;= exp_R_shift1_out1(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4934"> 4934   </a>
</span><span><a class="LN" name="4935"> 4935   </a>  
</span><span><a class="LN" name="4936"> 4936   </a>  exp_rem_0_out1 &lt;= '1' <span class="KW">WHEN</span> DTC1_out1_3 &lt;= to_signed(16#000#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4937"> 4937   </a>      '0';
</span><span><a class="LN" name="4938"> 4938   </a>
</span><span><a class="LN" name="4939"> 4939   </a>  
</span><span><a class="LN" name="4940"> 4940   </a>  shift1_cfType_MantissaLength_out1 &lt;= '1' <span class="KW">WHEN</span> Delay2_out1_8 &gt; to_unsigned(16#18#, 5) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4941"> 4941   </a>      '0';
</span><span><a class="LN" name="4942"> 4942   </a>
</span><span><a class="LN" name="4943"> 4943   </a>  Delay1_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4944"> 4944   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4945"> 4945   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4946"> 4946   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4947"> 4947   </a>        Delay1_out1_5 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" name="4948"> 4948   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4949"> 4949   </a>        Delay1_out1_5 &lt;= Delay9_out1_4;
</span><span><a class="LN" name="4950"> 4950   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4951"> 4951   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4952"> 4952   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_5_process;
</span><span><a class="LN" name="4953"> 4953   </a>
</span><span><a class="LN" name="4954"> 4954   </a>
</span><span><a class="LN" name="4955"> 4955   </a>  bitsll_tmp2_shift1_out1 &lt;= Delay1_out1_5 <span class="KW">sll</span> to_integer(Delay2_out1_8);
</span><span><a class="LN" name="4956"> 4956   </a>
</span><span><a class="LN" name="4957"> 4957   </a>  C_out1_18 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" name="4958"> 4958   </a>
</span><span><a class="LN" name="4959"> 4959   </a>  
</span><span><a class="LN" name="4960"> 4960   </a>  if_shift1_cfType_MantissaLengt_out1 &lt;= bitsll_tmp2_shift1_out1 <span class="KW">WHEN</span> shift1_cfType_MantissaLength_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4961"> 4961   </a>      C_out1_18;
</span><span><a class="LN" name="4962"> 4962   </a>
</span><span><a class="LN" name="4963"> 4963   </a>  BitSlice2_out1 &lt;= if_shift1_cfType_MantissaLengt_out1(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4964"> 4964   </a>
</span><span><a class="LN" name="4965"> 4965   </a>  
</span><span><a class="LN" name="4966"> 4966   </a>  exp_rem_0_out1_1 &lt;= '1' <span class="KW">WHEN</span> DTC1_out1_3 &lt; to_signed(16#000#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4967"> 4967   </a>      '0';
</span><span><a class="LN" name="4968"> 4968   </a>
</span><span><a class="LN" name="4969"> 4969   </a>  bitsrl_tmp3_1_out1 &lt;= if_shift1_cfType_MantissaLengt_out1 <span class="KW">srl</span> 1;
</span><span><a class="LN" name="4970"> 4970   </a>
</span><span><a class="LN" name="4971"> 4971   </a>  BitSlice3_out1_1 &lt;= bitsrl_tmp3_1_out1(23 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4972"> 4972   </a>
</span><span><a class="LN" name="4973"> 4973   </a>  C1_out1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="4974"> 4974   </a>
</span><span><a class="LN" name="4975"> 4975   </a>  
</span><span><a class="LN" name="4976"> 4976   </a>  if_exp_rem_0_out1 &lt;= BitSlice3_out1_1 <span class="KW">WHEN</span> exp_rem_0_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4977"> 4977   </a>      C1_out1;
</span><span><a class="LN" name="4978"> 4978   </a>
</span><span><a class="LN" name="4979"> 4979   </a>  
</span><span><a class="LN" name="4980"> 4980   </a>  if_exp_rem_0_1_out1 &lt;= BitSlice2_out1 <span class="KW">WHEN</span> exp_rem_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4981"> 4981   </a>      if_exp_rem_0_out1;
</span><span><a class="LN" name="4982"> 4982   </a>
</span><span><a class="LN" name="4983"> 4983   </a>  C4_out1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="4984"> 4984   </a>
</span><span><a class="LN" name="4985"> 4985   </a>  
</span><span><a class="LN" name="4986"> 4986   </a>  if_reset_to_zero_R_0_1_out1 &lt;= if_exp_rem_0_1_out1 <span class="KW">WHEN</span> Delay3_out1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4987"> 4987   </a>      C4_out1;
</span><span><a class="LN" name="4988"> 4988   </a>
</span><span><a class="LN" name="4989"> 4989   </a>  Delay1_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="4990"> 4990   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4991"> 4991   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4992"> 4992   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4993"> 4993   </a>        Delay1_out1_6 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="4994"> 4994   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4995"> 4995   </a>        Delay1_out1_6 &lt;= if_reset_to_zero_R_0_1_out1;
</span><span><a class="LN" name="4996"> 4996   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4997"> 4997   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4998"> 4998   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_6_process;
</span><span><a class="LN" name="4999"> 4999   </a>
</span><span><a class="LN" name="5000"> 5000   </a>
</span><span><a class="LN" name="5001"> 5001   </a>  Bit_Concat_out1_4 &lt;= alpha0_out1 &amp; Delay1_out1_6;
</span><span><a class="LN" name="5002"> 5002   </a>
</span><span><a class="LN" name="5003"> 5003   </a>  BitSlice1_out1_2 &lt;= Bit_Concat_out1_4(1);
</span><span><a class="LN" name="5004"> 5004   </a>
</span><span><a class="LN" name="5005"> 5005   </a>  cast_R_ext_WordLength_like_out1 &lt;= to_signed(16#01E#, 10);
</span><span><a class="LN" name="5006"> 5006   </a>
</span><span><a class="LN" name="5007"> 5007   </a>  cast_R_ext_WordLength_like_sub_temp &lt;= resize(cast_R_ext_WordLength_like_out1, 32) - resize(DTC_out1_4, 32);
</span><span><a class="LN" name="5008"> 5008   </a>  cast_R_ext_WordLength_like_out1_1 &lt;= cast_R_ext_WordLength_like_sub_temp(10 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5009"> 5009   </a>
</span><span><a class="LN" name="5010"> 5010   </a>  Delay4_10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5011"> 5011   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5012"> 5012   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5013"> 5013   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5014"> 5014   </a>        Delay4_out1_10 &lt;= to_signed(16#000#, 11);
</span><span><a class="LN" name="5015"> 5015   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5016"> 5016   </a>        Delay4_out1_10 &lt;= cast_R_ext_WordLength_like_out1_1;
</span><span><a class="LN" name="5017"> 5017   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5018"> 5018   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5019"> 5019   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_10_process;
</span><span><a class="LN" name="5020"> 5020   </a>
</span><span><a class="LN" name="5021"> 5021   </a>
</span><span><a class="LN" name="5022"> 5022   </a>  bitsll_r_ext_cast_r_ext_wordl_zerosig &lt;= to_signed(16#000#, 11);
</span><span><a class="LN" name="5023"> 5023   </a>
</span><span><a class="LN" name="5024"> 5024   </a>  
</span><span><a class="LN" name="5025"> 5025   </a>  bitsll_r_ext_cast_r_ext_wordl_selsig &lt;= Delay4_out1_10 <span class="KW">WHEN</span> Delay4_out1_10 &gt;= bitsll_r_ext_cast_r_ext_wordl_zerosig <span class="KW">ELSE</span>
</span><span><a class="LN" name="5026"> 5026   </a>      bitsll_r_ext_cast_r_ext_wordl_zerosig;
</span><span><a class="LN" name="5027"> 5027   </a>
</span><span><a class="LN" name="5028"> 5028   </a>  dynamic_shift_zerosig_3 &lt;= to_signed(16#000#, 11);
</span><span><a class="LN" name="5029"> 5029   </a>
</span><span><a class="LN" name="5030"> 5030   </a>  
</span><span><a class="LN" name="5031"> 5031   </a>  dynamic_shift_selsig_3 &lt;= bitsll_r_ext_cast_r_ext_wordl_selsig <span class="KW">WHEN</span> bitsll_r_ext_cast_r_ext_wordl_selsig &gt;= dynamic_shift_zerosig_3 <span class="KW">ELSE</span>
</span><span><a class="LN" name="5032"> 5032   </a>      dynamic_shift_zerosig_3;
</span><span><a class="LN" name="5033"> 5033   </a>
</span><span><a class="LN" name="5034"> 5034   </a>  bitsll_R_ext_cast_R_ext_WordL_out1 &lt;= Delay10_out1_5 <span class="KW">sll</span> to_integer(dynamic_shift_selsig_3);
</span><span><a class="LN" name="5035"> 5035   </a>
</span><span><a class="LN" name="5036"> 5036   </a>  
</span><span><a class="LN" name="5037"> 5037   </a>  tmp1_0_out1 &lt;= '1' <span class="KW">WHEN</span> bitsll_R_ext_cast_R_ext_WordL_out1 /= to_signed(16#00000000#, 30) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5038"> 5038   </a>      '0';
</span><span><a class="LN" name="5039"> 5039   </a>
</span><span><a class="LN" name="5040"> 5040   </a>  Delay21_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5041"> 5041   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5042"> 5042   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5043"> 5043   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5044"> 5044   </a>        Delay21_out1 &lt;= '0';
</span><span><a class="LN" name="5045"> 5045   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5046"> 5046   </a>        Delay21_out1 &lt;= tmp1_0_out1;
</span><span><a class="LN" name="5047"> 5047   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5048"> 5048   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5049"> 5049   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay21_process;
</span><span><a class="LN" name="5050"> 5050   </a>
</span><span><a class="LN" name="5051"> 5051   </a>
</span><span><a class="LN" name="5052"> 5052   </a>  Delay22_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5053"> 5053   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5054"> 5054   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5055"> 5055   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5056"> 5056   </a>        Delay22_out1 &lt;= '0';
</span><span><a class="LN" name="5057"> 5057   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5058"> 5058   </a>        Delay22_out1 &lt;= Delay5_out1_7;
</span><span><a class="LN" name="5059"> 5059   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5060"> 5060   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5061"> 5061   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay22_process;
</span><span><a class="LN" name="5062"> 5062   </a>
</span><span><a class="LN" name="5063"> 5063   </a>
</span><span><a class="LN" name="5064"> 5064   </a>  Logical_Operator_out1_6 &lt;= Delay21_out1 <span class="KW">OR</span> Delay22_out1;
</span><span><a class="LN" name="5065"> 5065   </a>
</span><span><a class="LN" name="5066"> 5066   </a>  Logical_Operator1_out1_3 &lt;= Logical_Operator_out1_6 <span class="KW">AND</span> Delay12_out1_6;
</span><span><a class="LN" name="5067"> 5067   </a>
</span><span><a class="LN" name="5068"> 5068   </a>  BitSlice2_out1_1 &lt;= if_bitget_R_ext_cfType_Mantissa_out1(0);
</span><span><a class="LN" name="5069"> 5069   </a>
</span><span><a class="LN" name="5070"> 5070   </a>  sticky_bitget_R_ext_1_out1 &lt;= Logical_Operator1_out1_3 <span class="KW">OR</span> BitSlice2_out1_1;
</span><span><a class="LN" name="5071"> 5071   </a>
</span><span><a class="LN" name="5072"> 5072   </a>  Logical_Operator2_out1_3 &lt;= sticky_bitget_R_ext_1_out1 <span class="KW">AND</span> Delay18_out1_3;
</span><span><a class="LN" name="5073"> 5073   </a>
</span><span><a class="LN" name="5074"> 5074   </a>  Delay8_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5075"> 5075   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5076"> 5076   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5077"> 5077   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5078"> 5078   </a>        Delay8_out1_4 &lt;= '0';
</span><span><a class="LN" name="5079"> 5079   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5080"> 5080   </a>        Delay8_out1_4 &lt;= Logical_Operator2_out1_3;
</span><span><a class="LN" name="5081"> 5081   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5082"> 5082   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5083"> 5083   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_4_process;
</span><span><a class="LN" name="5084"> 5084   </a>
</span><span><a class="LN" name="5085"> 5085   </a>
</span><span><a class="LN" name="5086"> 5086   </a>  Delay_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5087"> 5087   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5088"> 5088   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5089"> 5089   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5090"> 5090   </a>        Delay_out1_6 &lt;= '0';
</span><span><a class="LN" name="5091"> 5091   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5092"> 5092   </a>        Delay_out1_6 &lt;= Delay8_out1_4;
</span><span><a class="LN" name="5093"> 5093   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5094"> 5094   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5095"> 5095   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_6_process;
</span><span><a class="LN" name="5096"> 5096   </a>
</span><span><a class="LN" name="5097"> 5097   </a>
</span><span><a class="LN" name="5098"> 5098   </a>  BitSlice_out1_4 &lt;= Bit_Concat_out1_4(0);
</span><span><a class="LN" name="5099"> 5099   </a>
</span><span><a class="LN" name="5100"> 5100   </a>  Delay2_9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5101"> 5101   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5102"> 5102   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5103"> 5103   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5104"> 5104   </a>        Delay2_out1_9 &lt;= '0';
</span><span><a class="LN" name="5105"> 5105   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5106"> 5106   </a>        Delay2_out1_9 &lt;= Delay_out1_6;
</span><span><a class="LN" name="5107"> 5107   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5108"> 5108   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5109"> 5109   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_9_process;
</span><span><a class="LN" name="5110"> 5110   </a>
</span><span><a class="LN" name="5111"> 5111   </a>
</span><span><a class="LN" name="5112"> 5112   </a>  alphabitget_Mant_tmp_2_0_out1 &lt;= BitSlice1_out1_2 <span class="KW">OR</span> Delay2_out1_9;
</span><span><a class="LN" name="5113"> 5113   </a>
</span><span><a class="LN" name="5114"> 5114   </a>  alphabitget_Mant_tmp_1_0_out1 &lt;= BitSlice_out1_4 <span class="KW">AND</span> alphabitget_Mant_tmp_2_0_out1;
</span><span><a class="LN" name="5115"> 5115   </a>
</span><span><a class="LN" name="5116"> 5116   </a>  cast_2_like_Mant_tmp_out1 &lt;= to_unsigned(16#0000002#, 25);
</span><span><a class="LN" name="5117"> 5117   </a>
</span><span><a class="LN" name="5118"> 5118   </a>  Mant_tmp_cast_2_like_Man_out1 &lt;= resize(resize(Bit_Concat_out1_4, 32) + resize(cast_2_like_Mant_tmp_out1, 32), 25);
</span><span><a class="LN" name="5119"> 5119   </a>
</span><span><a class="LN" name="5120"> 5120   </a>  
</span><span><a class="LN" name="5121"> 5121   </a>  if_bitget_Mant_tmp_1_0_out1 &lt;= Bit_Concat_out1_4 <span class="KW">WHEN</span> alphabitget_Mant_tmp_1_0_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5122"> 5122   </a>      Mant_tmp_cast_2_like_Man_out1;
</span><span><a class="LN" name="5123"> 5123   </a>
</span><span><a class="LN" name="5124"> 5124   </a>  BitSlice2_out1_2 &lt;= if_bitget_Mant_tmp_1_0_out1(24);
</span><span><a class="LN" name="5125"> 5125   </a>
</span><span><a class="LN" name="5126"> 5126   </a>  Logical_Operator_out1_7 &lt;= exp_rem_0_out1 <span class="KW">OR</span> Delay3_out1_8;
</span><span><a class="LN" name="5127"> 5127   </a>
</span><span><a class="LN" name="5128"> 5128   </a>  DTC2_out1_2 &lt;= unsigned(DTC1_out1_3(7 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="5129"> 5129   </a>
</span><span><a class="LN" name="5130"> 5130   </a>  C3_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5131"> 5131   </a>
</span><span><a class="LN" name="5132"> 5132   </a>  
</span><span><a class="LN" name="5133"> 5133   </a>  if_reset_to_zero_R_0_out1 &lt;= DTC2_out1_2 <span class="KW">WHEN</span> Logical_Operator_out1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5134"> 5134   </a>      C3_out1;
</span><span><a class="LN" name="5135"> 5135   </a>
</span><span><a class="LN" name="5136"> 5136   </a>  Delay_7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5137"> 5137   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5138"> 5138   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5139"> 5139   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5140"> 5140   </a>        Delay_out1_7 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5141"> 5141   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5142"> 5142   </a>        Delay_out1_7 &lt;= if_reset_to_zero_R_0_out1;
</span><span><a class="LN" name="5143"> 5143   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5144"> 5144   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5145"> 5145   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_7_process;
</span><span><a class="LN" name="5146"> 5146   </a>
</span><span><a class="LN" name="5147"> 5147   </a>
</span><span><a class="LN" name="5148"> 5148   </a>  cast_1_like_Exp_out1 &lt;= to_unsigned(16#01#, 8);
</span><span><a class="LN" name="5149"> 5149   </a>
</span><span><a class="LN" name="5150"> 5150   </a>  Exp_cast_1_like_Exp_out1 &lt;= Delay_out1_7 + cast_1_like_Exp_out1;
</span><span><a class="LN" name="5151"> 5151   </a>
</span><span><a class="LN" name="5152"> 5152   </a>  
</span><span><a class="LN" name="5153"> 5153   </a>  if_bitget_Mant_tmp_Mant_tmp_Wor_out1 &lt;= Delay_out1_7 <span class="KW">WHEN</span> BitSlice2_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5154"> 5154   </a>      Exp_cast_1_like_Exp_out1;
</span><span><a class="LN" name="5155"> 5155   </a>
</span><span><a class="LN" name="5156"> 5156   </a>  
</span><span><a class="LN" name="5157"> 5157   </a>  Compare_To_Zero_out1_3 &lt;= '1' <span class="KW">WHEN</span> checkDenormal1_out2 = to_unsigned(16#000000#, 23) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5158"> 5158   </a>      '0';
</span><span><a class="LN" name="5159"> 5159   </a>
</span><span><a class="LN" name="5160"> 5160   </a>  
</span><span><a class="LN" name="5161"> 5161   </a>  Compare_To_Zero1_out1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal1_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5162"> 5162   </a>      '0';
</span><span><a class="LN" name="5163"> 5163   </a>
</span><span><a class="LN" name="5164"> 5164   </a>  Logical_Operator_out1_8 &lt;= Compare_To_Zero_out1_3 <span class="KW">AND</span> Compare_To_Zero1_out1;
</span><span><a class="LN" name="5165"> 5165   </a>
</span><span><a class="LN" name="5166"> 5166   </a>  
</span><span><a class="LN" name="5167"> 5167   </a>  Compare_To_Constant_out1_1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal_out1 = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5168"> 5168   </a>      '0';
</span><span><a class="LN" name="5169"> 5169   </a>
</span><span><a class="LN" name="5170"> 5170   </a>  
</span><span><a class="LN" name="5171"> 5171   </a>  Compare_To_Constant1_out1_1 &lt;= '1' <span class="KW">WHEN</span> checkDenormal1_out1 = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5172"> 5172   </a>      '0';
</span><span><a class="LN" name="5173"> 5173   </a>
</span><span><a class="LN" name="5174"> 5174   </a>  Logical_Operator1_out1_4 &lt;= Compare_To_Constant_out1_1 <span class="KW">OR</span> Compare_To_Constant1_out1_1;
</span><span><a class="LN" name="5175"> 5175   </a>
</span><span><a class="LN" name="5176"> 5176   </a>  Constant_out1_8 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5177"> 5177   </a>
</span><span><a class="LN" name="5178"> 5178   </a>  Constant2_out1_1 &lt;= to_unsigned(16#FF#, 8);
</span><span><a class="LN" name="5179"> 5179   </a>
</span><span><a class="LN" name="5180"> 5180   </a>  
</span><span><a class="LN" name="5181"> 5181   </a>  Switch2_out1_16 &lt;= Constant_out1_8 <span class="KW">WHEN</span> Logical_Operator1_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5182"> 5182   </a>      Constant2_out1_1;
</span><span><a class="LN" name="5183"> 5183   </a>
</span><span><a class="LN" name="5184"> 5184   </a>  
</span><span><a class="LN" name="5185"> 5185   </a>  Switch_out1_19 &lt;= Switch2_out1_16 <span class="KW">WHEN</span> Logical_Operator_out1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5186"> 5186   </a>      checkDenormal_out1;
</span><span><a class="LN" name="5187"> 5187   </a>
</span><span><a class="LN" name="5188"> 5188   </a>  Delay18_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5189"> 5189   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5190"> 5190   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5191"> 5191   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5192"> 5192   </a>        Delay18_reg_1(0) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5193"> 5193   </a>        Delay18_reg_1(1) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5194"> 5194   </a>        Delay18_reg_1(2) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5195"> 5195   </a>        Delay18_reg_1(3) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5196"> 5196   </a>        Delay18_reg_1(4) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5197"> 5197   </a>        Delay18_reg_1(5) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5198"> 5198   </a>        Delay18_reg_1(6) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5199"> 5199   </a>        Delay18_reg_1(7) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5200"> 5200   </a>        Delay18_reg_1(8) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5201"> 5201   </a>        Delay18_reg_1(9) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5202"> 5202   </a>        Delay18_reg_1(10) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5203"> 5203   </a>        Delay18_reg_1(11) &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5204"> 5204   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5205"> 5205   </a>        Delay18_reg_1(0) &lt;= Delay18_reg_next_1(0);
</span><span><a class="LN" name="5206"> 5206   </a>        Delay18_reg_1(1) &lt;= Delay18_reg_next_1(1);
</span><span><a class="LN" name="5207"> 5207   </a>        Delay18_reg_1(2) &lt;= Delay18_reg_next_1(2);
</span><span><a class="LN" name="5208"> 5208   </a>        Delay18_reg_1(3) &lt;= Delay18_reg_next_1(3);
</span><span><a class="LN" name="5209"> 5209   </a>        Delay18_reg_1(4) &lt;= Delay18_reg_next_1(4);
</span><span><a class="LN" name="5210"> 5210   </a>        Delay18_reg_1(5) &lt;= Delay18_reg_next_1(5);
</span><span><a class="LN" name="5211"> 5211   </a>        Delay18_reg_1(6) &lt;= Delay18_reg_next_1(6);
</span><span><a class="LN" name="5212"> 5212   </a>        Delay18_reg_1(7) &lt;= Delay18_reg_next_1(7);
</span><span><a class="LN" name="5213"> 5213   </a>        Delay18_reg_1(8) &lt;= Delay18_reg_next_1(8);
</span><span><a class="LN" name="5214"> 5214   </a>        Delay18_reg_1(9) &lt;= Delay18_reg_next_1(9);
</span><span><a class="LN" name="5215"> 5215   </a>        Delay18_reg_1(10) &lt;= Delay18_reg_next_1(10);
</span><span><a class="LN" name="5216"> 5216   </a>        Delay18_reg_1(11) &lt;= Delay18_reg_next_1(11);
</span><span><a class="LN" name="5217"> 5217   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5218"> 5218   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5219"> 5219   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay18_4_process;
</span><span><a class="LN" name="5220"> 5220   </a>
</span><span><a class="LN" name="5221"> 5221   </a>  Delay18_out1_4 &lt;= Delay18_reg_1(11);
</span><span><a class="LN" name="5222"> 5222   </a>  Delay18_reg_next_1(0) &lt;= Switch_out1_19;
</span><span><a class="LN" name="5223"> 5223   </a>  Delay18_reg_next_1(1) &lt;= Delay18_reg_1(0);
</span><span><a class="LN" name="5224"> 5224   </a>  Delay18_reg_next_1(2) &lt;= Delay18_reg_1(1);
</span><span><a class="LN" name="5225"> 5225   </a>  Delay18_reg_next_1(3) &lt;= Delay18_reg_1(2);
</span><span><a class="LN" name="5226"> 5226   </a>  Delay18_reg_next_1(4) &lt;= Delay18_reg_1(3);
</span><span><a class="LN" name="5227"> 5227   </a>  Delay18_reg_next_1(5) &lt;= Delay18_reg_1(4);
</span><span><a class="LN" name="5228"> 5228   </a>  Delay18_reg_next_1(6) &lt;= Delay18_reg_1(5);
</span><span><a class="LN" name="5229"> 5229   </a>  Delay18_reg_next_1(7) &lt;= Delay18_reg_1(6);
</span><span><a class="LN" name="5230"> 5230   </a>  Delay18_reg_next_1(8) &lt;= Delay18_reg_1(7);
</span><span><a class="LN" name="5231"> 5231   </a>  Delay18_reg_next_1(9) &lt;= Delay18_reg_1(8);
</span><span><a class="LN" name="5232"> 5232   </a>  Delay18_reg_next_1(10) &lt;= Delay18_reg_1(9);
</span><span><a class="LN" name="5233"> 5233   </a>  Delay18_reg_next_1(11) &lt;= Delay18_reg_1(10);
</span><span><a class="LN" name="5234"> 5234   </a>
</span><span><a class="LN" name="5235"> 5235   </a>  
</span><span><a class="LN" name="5236"> 5236   </a>  if_rem_Exceptional_Check_cfType_out1 &lt;= if_bitget_Mant_tmp_Mant_tmp_Wor_out1 <span class="KW">WHEN</span> Delay20_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5237"> 5237   </a>      Delay18_out1_4;
</span><span><a class="LN" name="5238"> 5238   </a>
</span><span><a class="LN" name="5239"> 5239   </a>  
</span><span><a class="LN" name="5240"> 5240   </a>  Switch6_out1_1 &lt;= Constant3_out1 <span class="KW">WHEN</span> Relational_Operator_relop1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5241"> 5241   </a>      if_rem_Exceptional_Check_cfType_out1;
</span><span><a class="LN" name="5242"> 5242   </a>
</span><span><a class="LN" name="5243"> 5243   </a>  Delay6_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5244"> 5244   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5245"> 5245   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5246"> 5246   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5247"> 5247   </a>        Delay6_out1_6 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="5248"> 5248   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5249"> 5249   </a>        Delay6_out1_6 &lt;= Switch6_out1_1;
</span><span><a class="LN" name="5250"> 5250   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5251"> 5251   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5252"> 5252   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_6_process;
</span><span><a class="LN" name="5253"> 5253   </a>
</span><span><a class="LN" name="5254"> 5254   </a>
</span><span><a class="LN" name="5255"> 5255   </a>  Constant2_out1_2 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5256"> 5256   </a>
</span><span><a class="LN" name="5257"> 5257   </a>  
</span><span><a class="LN" name="5258"> 5258   </a>  Compare_To_Zero_out1_4 &lt;= '1' <span class="KW">WHEN</span> if_bitget_Mant_tmp_Mant_tmp_Wor_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5259"> 5259   </a>      '0';
</span><span><a class="LN" name="5260"> 5260   </a>
</span><span><a class="LN" name="5261"> 5261   </a>  Logical_Operator_out1_9 &lt;= Compare_To_Zero_out1_4 <span class="KW">OR</span> BitSlice2_out1_2;
</span><span><a class="LN" name="5262"> 5262   </a>
</span><span><a class="LN" name="5263"> 5263   </a>  BitSlice3_out1_2 &lt;= if_bitget_Mant_tmp_1_0_out1(23 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="5264"> 5264   </a>
</span><span><a class="LN" name="5265"> 5265   </a>  C_out1_19 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5266"> 5266   </a>
</span><span><a class="LN" name="5267"> 5267   </a>  
</span><span><a class="LN" name="5268"> 5268   </a>  if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 &lt;= BitSlice3_out1_2 <span class="KW">WHEN</span> Logical_Operator_out1_9 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5269"> 5269   </a>      C_out1_19;
</span><span><a class="LN" name="5270"> 5270   </a>
</span><span><a class="LN" name="5271"> 5271   </a>  Constant1_out1_1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5272"> 5272   </a>
</span><span><a class="LN" name="5273"> 5273   </a>  Constant3_out1_2 &lt;= to_unsigned(16#400000#, 23);
</span><span><a class="LN" name="5274"> 5274   </a>
</span><span><a class="LN" name="5275"> 5275   </a>  
</span><span><a class="LN" name="5276"> 5276   </a>  Switch3_out1_1 &lt;= Constant1_out1_1 <span class="KW">WHEN</span> Logical_Operator1_out1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5277"> 5277   </a>      Constant3_out1_2;
</span><span><a class="LN" name="5278"> 5278   </a>
</span><span><a class="LN" name="5279"> 5279   </a>  
</span><span><a class="LN" name="5280"> 5280   </a>  Switch1_out1_16 &lt;= Switch3_out1_1 <span class="KW">WHEN</span> Logical_Operator_out1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5281"> 5281   </a>      checkDenormal_out2;
</span><span><a class="LN" name="5282"> 5282   </a>
</span><span><a class="LN" name="5283"> 5283   </a>  Delay19_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5284"> 5284   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5285"> 5285   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5286"> 5286   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5287"> 5287   </a>        Delay19_reg_1(0) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5288"> 5288   </a>        Delay19_reg_1(1) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5289"> 5289   </a>        Delay19_reg_1(2) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5290"> 5290   </a>        Delay19_reg_1(3) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5291"> 5291   </a>        Delay19_reg_1(4) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5292"> 5292   </a>        Delay19_reg_1(5) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5293"> 5293   </a>        Delay19_reg_1(6) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5294"> 5294   </a>        Delay19_reg_1(7) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5295"> 5295   </a>        Delay19_reg_1(8) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5296"> 5296   </a>        Delay19_reg_1(9) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5297"> 5297   </a>        Delay19_reg_1(10) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5298"> 5298   </a>        Delay19_reg_1(11) &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5299"> 5299   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5300"> 5300   </a>        Delay19_reg_1(0) &lt;= Delay19_reg_next_1(0);
</span><span><a class="LN" name="5301"> 5301   </a>        Delay19_reg_1(1) &lt;= Delay19_reg_next_1(1);
</span><span><a class="LN" name="5302"> 5302   </a>        Delay19_reg_1(2) &lt;= Delay19_reg_next_1(2);
</span><span><a class="LN" name="5303"> 5303   </a>        Delay19_reg_1(3) &lt;= Delay19_reg_next_1(3);
</span><span><a class="LN" name="5304"> 5304   </a>        Delay19_reg_1(4) &lt;= Delay19_reg_next_1(4);
</span><span><a class="LN" name="5305"> 5305   </a>        Delay19_reg_1(5) &lt;= Delay19_reg_next_1(5);
</span><span><a class="LN" name="5306"> 5306   </a>        Delay19_reg_1(6) &lt;= Delay19_reg_next_1(6);
</span><span><a class="LN" name="5307"> 5307   </a>        Delay19_reg_1(7) &lt;= Delay19_reg_next_1(7);
</span><span><a class="LN" name="5308"> 5308   </a>        Delay19_reg_1(8) &lt;= Delay19_reg_next_1(8);
</span><span><a class="LN" name="5309"> 5309   </a>        Delay19_reg_1(9) &lt;= Delay19_reg_next_1(9);
</span><span><a class="LN" name="5310"> 5310   </a>        Delay19_reg_1(10) &lt;= Delay19_reg_next_1(10);
</span><span><a class="LN" name="5311"> 5311   </a>        Delay19_reg_1(11) &lt;= Delay19_reg_next_1(11);
</span><span><a class="LN" name="5312"> 5312   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5313"> 5313   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5314"> 5314   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_4_process;
</span><span><a class="LN" name="5315"> 5315   </a>
</span><span><a class="LN" name="5316"> 5316   </a>  Delay19_out1_4 &lt;= Delay19_reg_1(11);
</span><span><a class="LN" name="5317"> 5317   </a>  Delay19_reg_next_1(0) &lt;= Switch1_out1_16;
</span><span><a class="LN" name="5318"> 5318   </a>  Delay19_reg_next_1(1) &lt;= Delay19_reg_1(0);
</span><span><a class="LN" name="5319"> 5319   </a>  Delay19_reg_next_1(2) &lt;= Delay19_reg_1(1);
</span><span><a class="LN" name="5320"> 5320   </a>  Delay19_reg_next_1(3) &lt;= Delay19_reg_1(2);
</span><span><a class="LN" name="5321"> 5321   </a>  Delay19_reg_next_1(4) &lt;= Delay19_reg_1(3);
</span><span><a class="LN" name="5322"> 5322   </a>  Delay19_reg_next_1(5) &lt;= Delay19_reg_1(4);
</span><span><a class="LN" name="5323"> 5323   </a>  Delay19_reg_next_1(6) &lt;= Delay19_reg_1(5);
</span><span><a class="LN" name="5324"> 5324   </a>  Delay19_reg_next_1(7) &lt;= Delay19_reg_1(6);
</span><span><a class="LN" name="5325"> 5325   </a>  Delay19_reg_next_1(8) &lt;= Delay19_reg_1(7);
</span><span><a class="LN" name="5326"> 5326   </a>  Delay19_reg_next_1(9) &lt;= Delay19_reg_1(8);
</span><span><a class="LN" name="5327"> 5327   </a>  Delay19_reg_next_1(10) &lt;= Delay19_reg_1(9);
</span><span><a class="LN" name="5328"> 5328   </a>  Delay19_reg_next_1(11) &lt;= Delay19_reg_1(10);
</span><span><a class="LN" name="5329"> 5329   </a>
</span><span><a class="LN" name="5330"> 5330   </a>  
</span><span><a class="LN" name="5331"> 5331   </a>  if_rem_Exceptional_Check_cfType_1_out1 &lt;= if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 <span class="KW">WHEN</span> Delay20_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5332"> 5332   </a>      Delay19_out1_4;
</span><span><a class="LN" name="5333"> 5333   </a>
</span><span><a class="LN" name="5334"> 5334   </a>  
</span><span><a class="LN" name="5335"> 5335   </a>  Switch5_out1_1 &lt;= Constant2_out1_2 <span class="KW">WHEN</span> Relational_Operator_relop1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5336"> 5336   </a>      if_rem_Exceptional_Check_cfType_1_out1;
</span><span><a class="LN" name="5337"> 5337   </a>
</span><span><a class="LN" name="5338"> 5338   </a>  Delay7_6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="5339"> 5339   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5340"> 5340   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5341"> 5341   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5342"> 5342   </a>        Delay7_out1_6 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="5343"> 5343   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5344"> 5344   </a>        Delay7_out1_6 &lt;= Switch5_out1_1;
</span><span><a class="LN" name="5345"> 5345   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5346"> 5346   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5347"> 5347   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_6_process;
</span><span><a class="LN" name="5348"> 5348   </a>
</span><span><a class="LN" name="5349"> 5349   </a>
</span><span><a class="LN" name="5350"> 5350   </a>  <span class="CT">-- Combine FP sign, exponent, mantissa into 32 bit word</span>
</span><span><a class="LN" name="5351"> 5351   </a>  nfp_out_pack &lt;= Delay5_out1 &amp; Delay6_out1_6 &amp; Delay7_out1_6;
</span><span><a class="LN" name="5352"> 5352   </a>
</span><span><a class="LN" name="5353"> 5353   </a>  nfp_out &lt;= std_logic_vector(nfp_out_pack);
</span><span><a class="LN" name="5354"> 5354   </a>
</span><span><a class="LN" name="5355"> 5355   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="5356"> 5356   </a>
</span><span><a class="LN" name="5357"> 5357   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>