<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="UDMA" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="STAT" width="32" description="DMA status
The STAT register returns the status of the uDMA controller. This register cannot be read when the uDMA controller is in the reset state." id="STAT" offset="0x0" >
        <bitfield range="" begin="31" width="11" end="21" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved11" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="5" end="16" rwaccess="RO" description="Available uDMA channels minus 1
This field contains a value equal to the number of uDMA channels the uDMA controller is configured to use, minus one. The value of 0x1F corresponds to 32 uDMA channels." id="DMACHANS" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Control state machine status
This field shows the current status of the control state-machine. Status can be one of the following:
0x0: Idle
0x1: Reading channel controller data
0x2: Reading source end pointer
0x3: Reading destination end pointer
0x4: Reading source data
0x5: Writing destination data
0x6: Waiting for uDMA request to clear
0x7: Writing channel controller data
0x8: Stalled
0x9: Done
0xA-0xF: Undefined" id="STATE" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="3" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved3" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Master enable status
0: The uDMA controller is disabled.
1: The uDMA controller is enabled." id="MASTEN" resetval="" >
        </bitfield>
    </register>
    <register acronym="CFG" width="32" description="DMA configuration
The CFG register controls the configuration of the uDMA controller." id="CFG" offset="0x4" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="WO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved31" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="WO" description="Controller master enable
0: Disables the uDMA controller.
1: Enables the uDMA controller." id="MASTEN" resetval="" >
        </bitfield>
    </register>
    <register acronym="CTLBASE" width="32" description="DMA channel control base pointer
The CTLBASE register must be configured so that the base pointer points to a location in system memory.
The amount of system memory that must be assigned to the uDMA controller depends on the number of uDMA channels used and whether the alternate channel control data structure is used. See Section 10.2.5 for details about the Channel Control Table. The base address must be aligned on a 1024-byte boundary. This register cannot be read when the uDMA controller is in the reset state." id="CTLBASE" offset="0x8" >
        <bitfield range="" begin="31" width="22" end="10" rwaccess="RW" description="Channel control base address
This field contains the pointer to the base address of the channel control table. The base address must be 1024-byte alligned." id="ADDR" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="10" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved10" resetval="" >
        </bitfield>
    </register>
    <register acronym="ALTBASE" width="32" description="DMA alternate channel control base pointer
The ALTBASE register returns the base address of the alternate channel control data. This register removes the necessity for application software to calculate the base address of the alternate channel control structures. This register cannot be read when the uDMA controller is in the reset state." id="ALTBASE" offset="0xc" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Alternate channel address pointer
This field provides the base address of the alternate channel control structures." id="ADDR" resetval="" >
        </bitfield>
    </register>
    <register acronym="WAITSTAT" width="32" description="DMA channel wait-on-request status
This read-only register indicates that the uDMA channel is waiting on a request. A peripheral can hold off the uDMA from performing a single request until the peripheral is ready for a burst request to enhance the uDMA performance. The use of this feature is dependent on the design of the peripheral and is not controllable by software in any way. This register cannot be read when the uDMA controller is in the reset state." id="WAITSTAT" offset="0x10" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Channel [n] wait status
These bits provide the tchannel wait-on-request status. Bit 0 corresponds to channel 0.
1: The corresponding channel is waiting on a request.
0: The corresponding channel is not waiting on a request." id="WAITREQ" resetval="" >
        </bitfield>
    </register>
    <register acronym="SWREQ" width="32" description="DMA channel software request
Each bit of the SWREQ register represents the corresponding uDMA channel. Setting a bit generates a request for the specified uDMA channel." id="SWREQ" offset="0x14" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="WO" description="Channel [n] software request
These bits generate software requests. Bit 0 corresponds to channel 0.
1: Generate a software request for the corresponding channel
0: No request generated
These bits are automatically cleared when the software request has been completed." id="SWREQ" resetval="" >
        </bitfield>
    </register>
    <register acronym="USEBURSTSET" width="32" description="DMA channel useburst set
Each bit of the USEBURSTSET register represents the corresponding uDMA channel. Setting a bit disables the channel single request input from generating requests, configuring the channel to only accept burst requests. Reading the register returns the status of USEBURST.
If the amount of data to transfer is a multiple of the arbitration (burst) size, the corresponding SET[n] bit is cleared after completing the final transfer. If there are fewer items remaining to transfer than the arbitration (burst) size, the uDMA controller automatically clears the corresponding SET[n] bit, allowing the remaining items to transfer using single requests. To resume transfers using burst requests, the corresponding bit must be set again. A bit must not be set if the corresponding peripheral does not support the burst request model." id="USEBURSTSET" offset="0x18" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Channel [n] useburst set
0: uDMA channel [n] responds to single or burst requests.
1: uDMA channel [n] responds only to burst requests.
Bit 0 corresponds to channel 0. This bit is automatically cleared as described above. A bit can also be manually cleared by setting the corresponding CLR[n] bit in the DMAUSEBURSTCLR register." id="SET" resetval="" >
        </bitfield>
    </register>
    <register acronym="USEBURSTCLR" width="32" description="DMA channel useburst clear
Each bit of the USEBURSTCLR register represents the corresponding uDMA channel. Setting a bit clears the corresponding SET[n] bit in the USEBURSTSET register." id="USEBURSTCLR" offset="0x1c" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="WO" description="Channel [n] useburst clear
0: No effect
1: Setting a bit clears the corresponding SET[n] bit in the DMAUSEBURSTSET register meaning that uDMA channel [n] responds to single and burst requests." id="CLR" resetval="" >
        </bitfield>
    </register>
    <register acronym="REQMASKSET" width="32" description="DMA channel request mask set
Each bit of the REQMASKSET register represents the corresponding uDMA channel. Setting a bit disables uDMA requests for the channel. Reading the register returns the request mask status. When a uDMA channel request is masked, that means the peripheral can no longer request uDMA transfers. The channel can then be used for software-initiated transfers." id="REQMASKSET" offset="0x20" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Channel [n] request mask set
0: The peripheral associated with channel [n] is enabled to request uDMA transfers
1: The peripheral associated with channel [n] is not able to request uDMA transfers. Channel [n] may be used for software-initiated transfers.
Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the DMAREQMASKCLR register." id="SET" resetval="" >
        </bitfield>
    </register>
    <register acronym="REQMASKCLR" width="32" description="DMA channel request mask clear
Each bit of the REQMASKCLR register represents the corresponding uDMA channel. Setting a bit clears the corresponding SET[n] bit in the REQMASKSET register." id="REQMASKCLR" offset="0x24" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="WO" description="Channel [n] request mask clear
0: No effect
1: Setting a bit clears the corresponding SET[n] bit in the DMAREQMASKSET register meaning that the peripheral associated with channel [n] is enabled to request uDMA transfers." id="CLR" resetval="" >
        </bitfield>
    </register>
    <register acronym="ENASET" width="32" description="DMA channel enable set
Each bit of the ENASET register represents the corresponding uDMA channel. Setting a bit enables the corresponding uDMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (REQMASKSET), then the channel can be used for software-initiated transfers." id="ENASET" offset="0x28" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Channel [n] enable set
0: uDMA channel [n] is disabled
1: uDMA channel [n] is enabled
Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the DMAENACLR register." id="SET" resetval="" >
        </bitfield>
    </register>
    <register acronym="ENACLR" width="32" description="DMA channel enable clear
Each bit of the ENACLR register represents the corresponding uDMA channel. Setting a bit clears the corresponding SET[n] bit in the ENASET register." id="ENACLR" offset="0x2c" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="WO" description="Channel [n] enable clear
0: No effect
1: Setting a bit clears the corresponding SET[n] bit in the DMAENASET register meaning that channel [n] is disabled for uDMA transfers.
Note: The controller disables a channel when it completes the uDMA cycle." id="CLR" resetval="" >
        </bitfield>
    </register>
    <register acronym="ALTSET" width="32" description="DMA channel primary alternate set
Each bit of the ALTSET register represents the corresponding uDMA channel. Setting a bit configures the uDMA channel to use the alternate control data structure. Reading the register returns the status of which control data structure is in use for the corresponding uDMA channel." id="ALTSET" offset="0x30" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Channel [n] alternate set
0: uDMA channel [n] is using the primary control structure
1: uDMA channel [n] is using the alternate control structure
Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the DMAALTCLR register.
Note: For Ping-Pong and Scatter-Gather cycle types, the uDMA controller automatically sets these bits to select the alternate channel control data structure." id="SET" resetval="" >
        </bitfield>
    </register>
    <register acronym="ALTCLR" width="32" description="DMA channel primary alternate clear
Each bit of the ALTCLR register represents the corresponding uDMA channel. Setting a bit clears the corresponding SET[n] bit in the ALTSET register." id="ALTCLR" offset="0x34" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="WO" description="Channel [n] alternate clear
0: No effect
1: Setting a bit clears the corresponding SET[n] bit in the DMAALTSET register meaning that channel [n] is using the primary control structure.
Note: For Ping-Pong and Scatter-Gather cycle types, the uDMA controller automatically sets these bits to select the alternate channel control data structure." id="CLR" resetval="" >
        </bitfield>
    </register>
    <register acronym="PRIOSET" width="32" description="DMA channel priority set
Each bit of the PRIOSET register represents the corresponding uDMA channel. Setting a bit configures the uDMA channel to have a high priority level. Reading the register returns the status of the channel priority mask." id="PRIOSET" offset="0x38" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Channel [n] priority set
0: uDMA channel [n] is using the default priority level
1: uDMA channel [n] is using a high priority level
Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the DMAPRIOCLR register." id="SET" resetval="" >
        </bitfield>
    </register>
    <register acronym="PRIOCLR" width="32" description="DMA channel priority clear
Each bit of the DMAPRIOCLR register represents the corresponding uDMA channel. Setting a bit clears the corresponding SET[n] bit in the PRIOSET register." id="PRIOCLR" offset="0x3c" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="WO" description="Channel [n] priority clear
0: No effect
1: Setting a bit clears the corresponding SET[n] bit in the DMAPRIOSET register meaning that channel [n] is using the default priority level." id="CLR" resetval="" >
        </bitfield>
    </register>
    <register acronym="ERRCLR" width="32" description="DMA bus error clear
The ERRCLR register is used to read and clear the uDMA bus error status. The error status is set if the uDMA controller encountered a bus error while performing a transfer. If a bus error occurs on a channel, that channel is automatically disabled by the uDMA controller. The other channels are unaffected." id="ERRCLR" offset="0x4c" >
        <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved31" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="uDMA bus error status
0: No bus error is pending
1: A bus error is pending
This bit is cleared by writing 1 to it." id="ERRCLR" resetval="" >
        </bitfield>
    </register>
    <register acronym="CHASGN" width="32" description="DMA channel assignment
Each bit of the CHASGN register represents the corresponding uDMA channel. Setting a bit selects the secondary channel assignment as specified in the section &quot;Channel Assignments&quot;" id="CHASGN" offset="0x500" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Channel [n] assignment select
0: Use the primary channel assignment
1: Use the secondary channel assignment" id="CHASGN" resetval="" >
        </bitfield>
    </register>
    <register acronym="CHIS" width="32" description="DMA channel interrupt status
Each bit of the CHIS register represents the corresponding uDMA channel. A bit is set when that uDMA channel causes a completion interrupt. The bits are cleared by writing 1." id="CHIS" offset="0x504" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Channel [n] interrupt status
0: The corresponding uDMA channel has not caused an interrupt.
1: The corresponding uDMA channel has caused an interrupt.
This bit is cleared by writing 1 to it." id="CHIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="CHMAP0" width="32" description="DMA channel map select 0
Each 4-bit field of the CHMAP0 register configures the uDMA channel assignment as specified in the uDMA channel assignment table in the &quot;Channel Assignments&quot; section." id="CHMAP0" offset="0x510" >
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="uDMA channel 7 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH7SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="uDMA channel 6 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH6SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="uDMA channel 5 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH5SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="uDMA channel 4 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH4SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RW" description="uDMA channel 3 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH3SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="uDMA channel 2 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH2SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="uDMA channel 1 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH1SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="uDMA channel 0 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH0SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="CHMAP1" width="32" description="DMA channel map select 1
Each 4-bit field of the CHMAP1 register configures the uDMA channel assignment as specified in the uDMA channel assignment table in the &quot;Channel Assignments&quot; section." id="CHMAP1" offset="0x514" >
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="uDMA channel 15 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH15SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="uDMA channel 14 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH14SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="uDMA channel 13 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH13SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="uDMA channel 12 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH12SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RW" description="uDMA channel 11 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH11SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="uDMA channel 10 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH10SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="uDMA channel 9 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH9SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="uDMA channel 8 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH8SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="CHMAP2" width="32" description="DMA channel map select 2
Each 4-bit field of the CHMAP2 register configures the uDMA channel assignment as specified in the uDMA channel assignment table in the &quot;Channel Assignments&quot; section." id="CHMAP2" offset="0x518" >
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="uDMA channel 23 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH23SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="uDMA channel 22 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH22SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="uDMA channel 21 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH21SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="uDMA channel 20 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH20SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RW" description="uDMA channel 19 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH19SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="uDMA channel 18 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH18SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="uDMA channel 17 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH17SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="uDMA channel 16 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH16SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="CHMAP3" width="32" description="DMA channel map select 3
Each 4-bit field of the CHMAP3 register configures the uDMA channel assignment as specified in the uDMA channel assignment table in the &quot;Channel Assignments&quot; section." id="CHMAP3" offset="0x51c" >
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="uDMA channel 31 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH31SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="uDMA channel 30 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH30SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="uDMA channel 29 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH29SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="uDMA channel 28 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH28SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RW" description="uDMA channel 27 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH27SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="uDMA channel 26 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH26SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="uDMA channel 25 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH25SEL" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="uDMA channel 24 source select
See section titled &quot;Channel Assignments&quot; in Micro Direct Memory Access chapter." id="CH24SEL" resetval="" >
        </bitfield>
    </register>
</module>
