// Seed: 4180986788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout uwire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = -1'b0;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd24
) (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    output tri0 id_4,
    input tri id_5,
    output uwire _id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri id_9,
    input wire id_10,
    output uwire id_11
    , id_33,
    input supply1 id_12,
    input tri id_13,
    input tri id_14,
    input wire id_15,
    output uwire id_16,
    output logic id_17,
    input tri id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri0 id_21
    , id_34,
    input tri id_22,
    input uwire id_23,
    input wand id_24,
    input wand id_25,
    input supply1 id_26,
    output supply0 id_27,
    output wor id_28,
    input wor id_29,
    input wand id_30,
    output wire id_31
);
  logic [(  -1  || "" ==  id_6  ) : -1] id_35;
  ;
  always @(*) if (1) id_17 <= -1;
  module_0 modCall_1 (
      id_33,
      id_33,
      id_33,
      id_33,
      id_34,
      id_33,
      id_33,
      id_35
  );
endmodule
