
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003307                       # Number of seconds simulated
sim_ticks                                  3307401723                       # Number of ticks simulated
final_tick                               574810324842                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60271                       # Simulator instruction rate (inst/s)
host_op_rate                                    79174                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  94745                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891092                       # Number of bytes of host memory used
host_seconds                                 34908.55                       # Real time elapsed on the host
sim_insts                                  2103962245                       # Number of instructions simulated
sim_ops                                    2763840110                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       209024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       108288                       # Number of bytes read from this memory
system.physmem.bytes_read::total               321024                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        90112                       # Number of bytes written to this memory
system.physmem.bytes_written::total             90112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1633                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          846                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2508                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             704                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  704                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       580516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63198854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       541815                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32741109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97062294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       580516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       541815                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1122331                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27245556                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27245556                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27245556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       580516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63198854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       541815                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32741109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              124307851                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7931420                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874301                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510622                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185478                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1417788                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374163                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207606                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5906                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15980345                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874301                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581769                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291139                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910098                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        394112                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668230                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7792946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.363263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4501807     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164052      2.11%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299806      3.85%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          279645      3.59%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457004      5.86%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475277      6.10%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113484      1.46%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86089      1.10%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415782     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7792946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362394                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.014815                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3493455                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       381112                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182604                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12897                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722868                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313918                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17886896                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722868                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3642661                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         133567                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43905                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045086                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204850                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17404454                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69358                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83702                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23113925                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79242783                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79242783                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8200875                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2036                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           548816                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2671317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9887                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       217248                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16458459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13846505                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18782                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5029698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13800165                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7792946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776800                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839350                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2725272     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1443616     18.52%     53.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1269130     16.29%     69.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772288      9.91%     79.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803583     10.31%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       474115      6.08%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210291      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56096      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38555      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7792946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54971     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17931     21.63%     87.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10015     12.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10865508     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109555      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376093     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494349      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13846505                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.745779                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82917                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005988                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35587654                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21490211                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13384318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13929422                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34628                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       786363                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144443                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722868                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          72827                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5958                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16460464                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2671317                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583384                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3011                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97496                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110582                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208078                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13581108                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281082                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265396                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763392                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048927                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482310                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712317                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13399795                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13384318                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8221231                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20106897                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687506                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408876                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5088756                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185767                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7070078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608437                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.308719                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3274493     46.31%     46.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493644     21.13%     67.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832713     11.78%     79.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283939      4.02%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272789      3.86%     87.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114512      1.62%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298971      4.23%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88787      1.26%     94.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410230      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7070078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410230                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23120382                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33644556                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 138474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.793142                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.793142                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.260809                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.260809                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62798335                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17553396                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18406563                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7931420                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2917180                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2379205                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196534                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1221945                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1133874                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          313250                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8737                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2915768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16027990                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2917180                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1447124                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3553942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1041010                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        508460                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1438799                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94951                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7820317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.539558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4266375     54.56%     54.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          234374      3.00%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          434779      5.56%     63.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          437573      5.60%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          270497      3.46%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217943      2.79%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135854      1.74%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          126706      1.62%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1696216     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7820317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367800                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.020822                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3041200                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       503402                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3412773                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21114                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841827                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       492624                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19217451                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841827                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3263600                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          93229                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       108105                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3207327                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       306225                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18521401                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127191                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26028505                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86382103                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86382103                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16020717                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10007667                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3302                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1578                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           858358                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1711852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       870726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11152                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       311134                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17445495                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13874789                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27606                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5934146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18142215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7820317                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774198                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895250                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2695153     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1691643     21.63%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1127386     14.42%     70.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       731822      9.36%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       772554      9.88%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       370752      4.74%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       296070      3.79%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66984      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67953      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7820317                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86558     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16352     13.71%     86.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16377     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11606451     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186258      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1577      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1342990      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       737513      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13874789                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749345                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119287                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008597                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35716786                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23382830                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13554379                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13994076                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44043                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       667631                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       209241                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841827                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          47932                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8306                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17448658                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1711852                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       870726                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1578                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231640                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13688990                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1280883                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       185797                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2001110                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1940140                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            720227                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725919                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13558931                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13554379                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8634437                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24774016                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708947                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348528                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9330206                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11487853                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5960780                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198642                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6978490                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.646180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145740                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2664902     38.19%     38.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1947963     27.91%     66.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       808900     11.59%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       403265      5.78%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       402551      5.77%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163160      2.34%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       164122      2.35%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87457      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       336170      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6978490                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9330206                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11487853                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1705692                       # Number of memory references committed
system.switch_cpus1.commit.loads              1044214                       # Number of loads committed
system.switch_cpus1.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1658018                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10349724                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236897                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       336170                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24090953                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35739762                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 111103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9330206                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11487853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9330206                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850080                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850080                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176360                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176360                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61489123                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18837888                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17658145                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3156                       # number of misc regfile writes
system.l2.replacements                           2509                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           275312                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10701                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.727689                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            95.234125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.685658                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    834.858270                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.958370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    424.376176                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4023.136431                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2785.750969                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.101911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001704                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.051804                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.491106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.340057                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3419                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2850                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6269                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1689                       # number of Writeback hits
system.l2.Writeback_hits::total                  1689                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3419                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2850                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6269                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3419                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2850                       # number of overall hits
system.l2.overall_hits::total                    6269                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1633                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          846                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2508                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1633                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          846                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2508                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1633                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          846                       # number of overall misses
system.l2.overall_misses::total                  2508                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       779730                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    101250548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       616998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     55257542                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       157904818                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       779730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    101250548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       616998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     55257542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        157904818                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       779730                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    101250548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       616998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     55257542                       # number of overall miss cycles
system.l2.overall_miss_latency::total       157904818                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5052                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8777                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1689                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1689                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5052                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3696                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8777                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5052                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3696                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8777                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.323238                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.228896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.285747                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.323238                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.228896                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.285747                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.323238                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.228896                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.285747                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        51982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62002.785058                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44071.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 65316.243499                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62960.453748                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        51982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62002.785058                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44071.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 65316.243499                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62960.453748                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        51982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62002.785058                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44071.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 65316.243499                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62960.453748                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  704                       # number of writebacks
system.l2.writebacks::total                       704                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          846                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2508                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2508                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       694664                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     91789604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       535955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     50361898                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    143382121                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       694664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     91789604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       535955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     50361898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    143382121                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       694664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     91789604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       535955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     50361898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    143382121                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323238                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228896                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.285747                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.323238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.228896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.285747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.323238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.228896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.285747                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46310.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56209.187998                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38282.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 59529.430260                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57169.904705                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46310.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56209.187998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38282.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 59529.430260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57169.904705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46310.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56209.187998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38282.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 59529.430260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57169.904705                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.906589                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700325                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848155.581181                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.906589                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023889                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868440                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668211                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668211                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668211                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668211                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668211                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668211                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       974781                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       974781                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       974781                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       974781                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       974781                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       974781                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668230                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668230                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668230                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668230                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51304.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51304.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51304.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51304.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51304.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51304.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       797017                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       797017                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       797017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       797017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       797017                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       797017                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53134.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53134.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53134.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53134.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53134.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53134.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5052                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936681                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5308                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42188.523173                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.011315                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.988685                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777388                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222612                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068324                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068324                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505264                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505264                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505264                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505264                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16261                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16261                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16261                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16261                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16261                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    753188793                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    753188793                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    753188793                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    753188793                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    753188793                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    753188793                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084585                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084585                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521525                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521525                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521525                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521525                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007801                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007801                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006449                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006449                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006449                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006449                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46318.725355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46318.725355                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46318.725355                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46318.725355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46318.725355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46318.725355                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          880                       # number of writebacks
system.cpu0.dcache.writebacks::total              880                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11209                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11209                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11209                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11209                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5052                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5052                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5052                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5052                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5052                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    127855515                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    127855515                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    127855515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127855515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    127855515                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127855515                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002004                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25307.900831                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25307.900831                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25307.900831                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25307.900831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25307.900831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25307.900831                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958340                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086078467                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345741.829374                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958340                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1438783                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1438783                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1438783                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1438783                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1438783                       # number of overall hits
system.cpu1.icache.overall_hits::total        1438783                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       753617                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       753617                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       753617                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       753617                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       753617                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       753617                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1438799                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1438799                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1438799                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1438799                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1438799                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1438799                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47101.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47101.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47101.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47101.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47101.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47101.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       648008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       648008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       648008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       648008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       648008                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       648008                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46286.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46286.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46286.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46286.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46286.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46286.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3696                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166194838                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3952                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              42053.349696                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.068792                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.931208                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855737                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144263                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       976867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         976867                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       658373                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        658373                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1578                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1578                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1635240                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1635240                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1635240                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1635240                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9650                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9650                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9650                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9650                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9650                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    363080296                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    363080296                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    363080296                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    363080296                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    363080296                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    363080296                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       986517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       986517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       658373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       658373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1644890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1644890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1644890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1644890                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009782                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005867                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005867                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005867                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37624.901140                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37624.901140                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37624.901140                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37624.901140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37624.901140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37624.901140                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          809                       # number of writebacks
system.cpu1.dcache.writebacks::total              809                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5954                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5954                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5954                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5954                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5954                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5954                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3696                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3696                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3696                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3696                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3696                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3696                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     75236575                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75236575                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     75236575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     75236575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     75236575                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     75236575                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20356.216180                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20356.216180                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20356.216180                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20356.216180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20356.216180                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20356.216180                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
