ncsim: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> database -open -shm -default waveforms
Created default SHM database waveforms
ncsim> probe -shm -create -depth all -all 
Created probe 1
ncsim> run 
=== Simulation Cycle                  150 ===
[pc=00400000, inst=24020400] [op=09, rs= 0, rt= 2, rd= 0, imm=0400, f2=00] [reset=0, halted=0]
Store address:          0,        256, Store word:          0, ALUOUT:       1024, en:  0
=== Simulation Cycle                  250 ===
[pc=00400004, inst=00421821] [op=00, rs= 2, rt= 2, rd= 3, imm=1821, f2=21] [reset=0, halted=0]
Store address:       1024,        512, Store word:       1024, ALUOUT:       2048, en:  0
=== Simulation Cycle                  350 ===
[pc=00400008, inst=00622025] [op=00, rs= 3, rt= 2, rd= 4, imm=2025, f2=25] [reset=0, halted=0]
Store address:       1024,        768, Store word:       1024, ALUOUT:       3072, en:  0
=== Simulation Cycle                  450 ===
[pc=0040000c, inst=200504d2] [op=08, rs= 0, rt= 5, rd= 0, imm=04d2, f2=12] [reset=0, halted=0]
Store address:          0,        308, Store word:          0, ALUOUT:       1234, en:  0
=== Simulation Cycle                  550 ===
[pc=00400010, inst=00053400] [op=00, rs= 0, rt= 5, rd= 6, imm=3400, f2=00] [reset=0, halted=0]
Store address:       1234,   20217856, Store word:       1234, ALUOUT:   80871424, en:  0
=== Simulation Cycle                  650 ===
[pc=00400014, inst=24c7270f] [op=09, rs= 6, rt= 7, rd= 4, imm=270f, f2=0f] [reset=0, halted=0]
Store address:          0,   20220355, Store word:          0, ALUOUT:   80881423, en:  0
=== Simulation Cycle                  750 ===
[pc=00400018, inst=00e24023] [op=00, rs= 7, rt= 2, rd= 8, imm=4023, f2=23] [reset=0, halted=0]
Store address:       1024,   20220099, Store word:       1024, ALUOUT:   80880399, en:  0
=== Simulation Cycle                  850 ===
[pc=0040001c, inst=00834826] [op=00, rs= 4, rt= 3, rd= 9, imm=4826, f2=26] [reset=0, halted=0]
Store address:       2048,        256, Store word:       2048, ALUOUT:       1024, en:  0
=== Simulation Cycle                  950 ===
[pc=00400020, inst=384a00ff] [op=0e, rs= 2, rt=10, rd= 0, imm=00ff, f2=3f] [reset=0, halted=0]
Store address:          0,        319, Store word:          0, ALUOUT:       1279, en:  0
=== Simulation Cycle                 1050 ===
[pc=00400024, inst=00065942] [op=00, rs= 0, rt= 6, rd=11, imm=5942, f2=02] [reset=0, halted=0]
Store address:   80871424,     631808, Store word:   80871424, ALUOUT:    2527232, en:  0
=== Simulation Cycle                 1150 ===
[pc=00400028, inst=00066103] [op=00, rs= 0, rt= 6, rd=12, imm=6103, f2=03] [reset=0, halted=0]
Store address:   80871424,    1263616, Store word:   80871424, ALUOUT:    5054464, en:  0
=== Simulation Cycle                 1250 ===
[pc=0040002c, inst=01656824] [op=00, rs=11, rt= 5, rd=13, imm=6824, f2=24] [reset=0, halted=0]
Store address:       1234,          0, Store word:       1234, ALUOUT:          0, en:  0
=== Simulation Cycle                 1350 ===
[pc=00400030, inst=308e0064] [op=0c, rs= 4, rt=14, rd= 0, imm=0064, f2=24] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
=== Simulation Cycle                 1450 ===
[pc=00400034, inst=000a7822] [op=00, rs= 0, rt=10, rd=15, imm=7822, f2=22] [reset=0, halted=0]
Store address:       1279, 1073741504, Store word:       1279, ALUOUT: 4294966017, en:  0
=== Simulation Cycle                 1550 ===
[pc=00400038, inst=3c110064] [op=0f, rs= 0, rt=17, rd= 0, imm=0064, f2=24] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
=== Simulation Cycle                 1650 ===
[pc=0040003c, inst=2402000a] [op=09, rs= 0, rt= 2, rd= 0, imm=000a, f2=0a] [reset=0, halted=0]
Store address:       1024,          2, Store word:       1024, ALUOUT:         10, en:  0
[End of program at 0x00400040]
=== Simulation Cycle                 1750 ===
[pc=00400040, inst=0000000c] [op=00, rs= 0, rt= 0, rd= 0, imm=000c, f2=0c] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
--- 18-447 Register file dump ---
=== Simulation Cycle                 1750 ===
R          0	= 0x00000000	( 0 )
R          1	= 0x00000000	( 0 )
R          2	= 0x0000000a	( 10 )
R          3	= 0x00000800	( 2048 )
R          4	= 0x00000c00	( 3072 )
R          5	= 0x000004d2	( 1234 )
R          6	= 0x04d20000	( 80871424 )
R          7	= 0x04d2270f	( 80881423 )
R          8	= 0x04d2230f	( 80880399 )
R          9	= 0x00000400	( 1024 )
R         10	= 0x000004ff	( 1279 )
R         11	= 0x00269000	( 2527232 )
R         12	= 0x004d2000	( 5054464 )
R         13	= 0x00000000	( 0 )
R         14	= 0x00000000	( 0 )
R         15	= 0xfffffb01	( 4294966017 )
R         16	= 0x00000000	( 0 )
R         17	= 0x00640000	( 6553600 )
R         18	= 0x00000000	( 0 )
R         19	= 0x00000000	( 0 )
R         20	= 0x00000000	( 0 )
R         21	= 0x00000000	( 0 )
R         22	= 0x00000000	( 0 )
R         23	= 0x00000000	( 0 )
R         24	= 0x00000000	( 0 )
R         25	= 0x00000000	( 0 )
R         26	= 0x00000000	( 0 )
R         27	= 0x00000000	( 0 )
R         28	= 0x00000000	( 0 )
R         29	= 0x00000000	( 0 )
R         30	= 0x00000000	( 0 )
R         31	= 0x00000000	( 0 )
--- End register file dump ---
Simulation complete via $finish(1) at time 1750 NS + 4
./src/testbench.v:85 	  $finish;
ncsim> exit 
