	component lab1_sys is
		port (
			clk_clk          : in  std_logic                    := 'X';             -- clk
			pio_0_led_export : out std_logic_vector(7 downto 0);                    -- export
			pio_1_bp_export  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			reset_reset_n    : in  std_logic                    := 'X'              -- reset_n
		);
	end component lab1_sys;

