/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     scbs3 block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/lw20_60_373_generic_reg.xml
 *     block_uri "../docs/rda/lw20_60_373_reg.xml"
 *     block_part_number "LW20_60_373"
 *     block_mnemonic "SCBS3"
 * 
 *****************************************************************************/
#ifndef _SCBS3_REGS_H
#define _SCBS3_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_SCBS3_REG_CFG                          0x00000000
#define PMC_SCBS3_REG_RAM_PAGE_CTRL                0x00000004
#define PMC_SCBS3_REG_RAM_PAGE_STATUS              0x00000008
#define PMC_SCBS3_REG_GROUP_N_STBY_CTXT_MEM( N )   (0x00000100 + (N) * 0x4)
#define PMC_SCBS3_REG_GROUP_N_ACTV_CTXT_MEM( N )   (0x00000200 + (N) * 0x4)
#define PMC_SCBS3_REG_CAL_STBY_PAGE_RAM( N )       (0x00000400 + (N) * 0x4)
#define PMC_SCBS3_REG_CAL_ACTV_PAGE_RAM( N )       (0x00000600 + (N) * 0x4)
#define PMC_SCBS3_REG_USER_BITS_STBY_PAGE_RAM( N ) (0x00000800 + (N) * 0x4)
#define PMC_SCBS3_REG_USER_BITS_ACTV_PAGE_RAM( N ) (0x00000a00 + (N) * 0x4)

/*---------------------------.
 | Register 0x00000000 CFG   |
 +---------------------------+
 | bit  31  R/W  SCBS_RESET  |
 | bit  25  R/W  USER_LS     |
 | bit  24  R/W  CAL_LS      |
 | bit  16  R/W  SCHD_MODE   |
 | bit  15  R/W  TOC_SYNC_EN |
 | bit  8:0 R/W  TOC_SYNC    |
 +--------------------------*/
#define PMC_SCBS3_REG_CFG_UNUSED_MASK     0x7cfe7e00
#define SCBS3_REG_CFG_BIT_SCBS_RESET_MSK  0x80000000
#define SCBS3_REG_CFG_BIT_SCBS_RESET_OFF  31
#define SCBS3_REG_CFG_BIT_USER_LS_MSK     0x02000000
#define SCBS3_REG_CFG_BIT_USER_LS_OFF     25
#define SCBS3_REG_CFG_BIT_CAL_LS_MSK      0x01000000
#define SCBS3_REG_CFG_BIT_CAL_LS_OFF      24
#define SCBS3_REG_CFG_BIT_SCHD_MODE_MSK   0x00010000
#define SCBS3_REG_CFG_BIT_SCHD_MODE_OFF   16
#define SCBS3_REG_CFG_BIT_TOC_SYNC_EN_MSK 0x00008000
#define SCBS3_REG_CFG_BIT_TOC_SYNC_EN_OFF 15
#define SCBS3_REG_CFG_BIT_TOC_SYNC_MSK    0x000001ff
#define SCBS3_REG_CFG_BIT_TOC_SYNC_OFF    0

/*-----------------------------------.
 | Register 0x00000004 RAM_PAGE_CTRL |
 +-----------------------------------+
 | bit  0 R/W  PAGE_SWAP_REQ         |
 +----------------------------------*/
#define PMC_SCBS3_REG_RAM_PAGE_CTRL_UNUSED_MASK       0xfffffffe
#define SCBS3_REG_RAM_PAGE_CTRL_BIT_PAGE_SWAP_REQ_MSK 0x00000001
#define SCBS3_REG_RAM_PAGE_CTRL_BIT_PAGE_SWAP_REQ_OFF 0

/*-------------------------------------.
 | Register 0x00000008 RAM_PAGE_STATUS |
 +-------------------------------------+
 | bit  0  R  RAM_ACTIVE_PAGE          |
 | bit  31 R  WORK_PAGE_SEL_V          |
 +------------------------------------*/
#define PMC_SCBS3_REG_RAM_PAGE_STATUS_UNUSED_MASK         0x7ffffffe
#define SCBS3_REG_RAM_PAGE_STATUS_BIT_RAM_ACTIVE_PAGE_MSK 0x00000001
#define SCBS3_REG_RAM_PAGE_STATUS_BIT_RAM_ACTIVE_PAGE_OFF 0
#define SCBS3_REG_RAM_PAGE_STATUS_BIT_WORK_PAGE_SEL_V_MSK 0x80000000
#define SCBS3_REG_RAM_PAGE_STATUS_BIT_WORK_PAGE_SEL_V_OFF 31

/* index definitions for PMC_SCBS3_REG_GROUP_N_STBY_CTXT_MEM */
#define PMC_SCBS3_REG_GROUP_N_STBY_CTXT_MEM_INDEX_N_MIN         0
#define PMC_SCBS3_REG_GROUP_N_STBY_CTXT_MEM_INDEX_N_MAX         63
#define PMC_SCBS3_REG_GROUP_N_STBY_CTXT_MEM_INDEX_N_SIZE        64
#define PMC_SCBS3_REG_GROUP_N_STBY_CTXT_MEM_INDEX_N_OFFSET      0x4

/*---------------------------------------------------------.
 | Register (0x00000100 + (N) * 0x4) GROUP_N_STBY_CTXT_MEM |
 +---------------------------------------------------------+
 | bit  24:16 R/W  STBY_END_ADDR                           |
 | bit  8:0   R/W  STBY_START_ADDR                         |
 +--------------------------------------------------------*/
#define PMC_SCBS3_REG_GROUP_N_STBY_CTXT_MEM_UNUSED_MASK         0xfe00fe00
#define SCBS3_REG_GROUP_N_STBY_CTXT_MEM_BIT_STBY_END_ADDR_MSK   0x01ff0000
#define SCBS3_REG_GROUP_N_STBY_CTXT_MEM_BIT_STBY_END_ADDR_OFF   16
#define SCBS3_REG_GROUP_N_STBY_CTXT_MEM_BIT_STBY_START_ADDR_MSK 0x000001ff
#define SCBS3_REG_GROUP_N_STBY_CTXT_MEM_BIT_STBY_START_ADDR_OFF 0

/* index definitions for PMC_SCBS3_REG_GROUP_N_ACTV_CTXT_MEM */
#define PMC_SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_INDEX_N_MIN         0
#define PMC_SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_INDEX_N_MAX         63
#define PMC_SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_INDEX_N_SIZE        64
#define PMC_SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_INDEX_N_OFFSET      0x4

/*---------------------------------------------------------.
 | Register (0x00000200 + (N) * 0x4) GROUP_N_ACTV_CTXT_MEM |
 +---------------------------------------------------------+
 | bit  24:16 R/W  ACTV_END_ADDR                           |
 | bit  8:0   R/W  ACTV_START_ADDR                         |
 +--------------------------------------------------------*/
#define PMC_SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_UNUSED_MASK         0xfe00fe00
#define SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_BIT_ACTV_END_ADDR_MSK   0x01ff0000
#define SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_BIT_ACTV_END_ADDR_OFF   16
#define SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_BIT_ACTV_START_ADDR_MSK 0x000001ff
#define SCBS3_REG_GROUP_N_ACTV_CTXT_MEM_BIT_ACTV_START_ADDR_OFF 0

/* index definitions for PMC_SCBS3_REG_CAL_STBY_PAGE_RAM */
#define PMC_SCBS3_REG_CAL_STBY_PAGE_RAM_INDEX_N_MIN           0
#define PMC_SCBS3_REG_CAL_STBY_PAGE_RAM_INDEX_N_MAX           127
#define PMC_SCBS3_REG_CAL_STBY_PAGE_RAM_INDEX_N_SIZE          128
#define PMC_SCBS3_REG_CAL_STBY_PAGE_RAM_INDEX_N_OFFSET        0x4

/*-----------------------------------------------------.
 | Register (0x00000400 + (N) * 0x4) CAL_STBY_PAGE_RAM |
 +-----------------------------------------------------+
 | bit  31:0 R/W  STBY_CALENDAR_DAT                    |
 +----------------------------------------------------*/
#define PMC_SCBS3_REG_CAL_STBY_PAGE_RAM_UNUSED_MASK           0x00000000
#define SCBS3_REG_CAL_STBY_PAGE_RAM_BIT_STBY_CALENDAR_DAT_MSK 0xffffffff
#define SCBS3_REG_CAL_STBY_PAGE_RAM_BIT_STBY_CALENDAR_DAT_OFF 0

/* index definitions for PMC_SCBS3_REG_CAL_ACTV_PAGE_RAM */
#define PMC_SCBS3_REG_CAL_ACTV_PAGE_RAM_INDEX_N_MIN           0
#define PMC_SCBS3_REG_CAL_ACTV_PAGE_RAM_INDEX_N_MAX           127
#define PMC_SCBS3_REG_CAL_ACTV_PAGE_RAM_INDEX_N_SIZE          128
#define PMC_SCBS3_REG_CAL_ACTV_PAGE_RAM_INDEX_N_OFFSET        0x4

/*-----------------------------------------------------.
 | Register (0x00000600 + (N) * 0x4) CAL_ACTV_PAGE_RAM |
 +-----------------------------------------------------+
 | bit  31:0 R/W  ACTV_CALENDAR_DAT                    |
 +----------------------------------------------------*/
#define PMC_SCBS3_REG_CAL_ACTV_PAGE_RAM_UNUSED_MASK           0x00000000
#define SCBS3_REG_CAL_ACTV_PAGE_RAM_BIT_ACTV_CALENDAR_DAT_MSK 0xffffffff
#define SCBS3_REG_CAL_ACTV_PAGE_RAM_BIT_ACTV_CALENDAR_DAT_OFF 0

/* index definitions for PMC_SCBS3_REG_USER_BITS_STBY_PAGE_RAM */
#define PMC_SCBS3_REG_USER_BITS_STBY_PAGE_RAM_INDEX_N_MIN           0
#define PMC_SCBS3_REG_USER_BITS_STBY_PAGE_RAM_INDEX_N_MAX           127
#define PMC_SCBS3_REG_USER_BITS_STBY_PAGE_RAM_INDEX_N_SIZE          128
#define PMC_SCBS3_REG_USER_BITS_STBY_PAGE_RAM_INDEX_N_OFFSET        0x4

/*-----------------------------------------------------------.
 | Register (0x00000800 + (N) * 0x4) USER_BITS_STBY_PAGE_RAM |
 +-----------------------------------------------------------+
 | bit  31:0 R/W  STBY_USERBITS_DAT                          |
 +----------------------------------------------------------*/
#define PMC_SCBS3_REG_USER_BITS_STBY_PAGE_RAM_UNUSED_MASK           0x00000000
#define SCBS3_REG_USER_BITS_STBY_PAGE_RAM_BIT_STBY_USERBITS_DAT_MSK 0xffffffff
#define SCBS3_REG_USER_BITS_STBY_PAGE_RAM_BIT_STBY_USERBITS_DAT_OFF 0

/* index definitions for PMC_SCBS3_REG_USER_BITS_ACTV_PAGE_RAM */
#define PMC_SCBS3_REG_USER_BITS_ACTV_PAGE_RAM_INDEX_N_MIN           0
#define PMC_SCBS3_REG_USER_BITS_ACTV_PAGE_RAM_INDEX_N_MAX           127
#define PMC_SCBS3_REG_USER_BITS_ACTV_PAGE_RAM_INDEX_N_SIZE          128
#define PMC_SCBS3_REG_USER_BITS_ACTV_PAGE_RAM_INDEX_N_OFFSET        0x4

/*-----------------------------------------------------------.
 | Register (0x00000a00 + (N) * 0x4) USER_BITS_ACTV_PAGE_RAM |
 +-----------------------------------------------------------+
 | bit  31:0 R/W  ACTV_USERBITS_DAT                          |
 +----------------------------------------------------------*/
#define PMC_SCBS3_REG_USER_BITS_ACTV_PAGE_RAM_UNUSED_MASK           0x00000000
#define SCBS3_REG_USER_BITS_ACTV_PAGE_RAM_BIT_ACTV_USERBITS_DAT_MSK 0xffffffff
#define SCBS3_REG_USER_BITS_ACTV_PAGE_RAM_BIT_ACTV_USERBITS_DAT_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _SCBS3_REGS_H */
