Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_sseg_behav --prj /home/mikel/Desktop/Project 6.2/Count_clk_div/Count_clk_div.sim/sim_1/behav/test_sseg.prj xil_defaultlib.test_sseg xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6.2/Count_clk_div/Count_clk_div.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6.2/Count_clk_div/Count_clk_div.srcs/sources_1/new/ClkDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDivider
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6.2/Count_clk_div/Count_clk_div.srcs/sources_1/new/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6.2/Count_clk_div/Count_clk_div.srcs/sim_1/new/test_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_sseg
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/mikel/Desktop/Project 6.2/Count_clk_div/Count_clk_div.srcs/sim_1/new/test_sseg.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClkDivider
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.test_sseg
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_sseg_behav
