Release 12.3 - par M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Fri Feb 24 11:01:05 2012

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   xps_bram_if_cntlr_1_port_BRAM_Addr<30>
   xps_bram_if_cntlr_1_port_BRAM_Addr<31>


