module term_reg(input clk,rst,ldterm,input[15:0]indata,output[15:0]outdata);
always@(posedge clk,posedge rst) begin
if (rst) outdata<=16'b0;
else if (ldterm) outdata<=indata;
end
endmodule
