{"Source Block": ["oh/common/hdl/oh_fifo_cdc.v@57:69@HdlStmProcess", "   oh_rsync sync_reset(.nrst_out  (nreset_out),\n                       .clk       (clk_out),\n                       .nrst_in   (nreset));\n   \n   //align valid signal with FIFO read delay\n   always @ (posedge clk_out or negedge nreset_out)\n     if(!nreset_out)\n       valid_out <= 1'b0;   \n     else if(~wait_in)\n       valid_out <= rd_en;\n   \nendmodule // oh_fifo_cdc\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[65, "     else if(~wait_in)\n"]], "Add": [[65, "     else if(ready_in)\n"]]}}