
L476_FreeRTOS_Snake_git.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae3c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  0800afd0  0800afd0  0001afd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3f0  0800b3f0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3f0  0800b3f0  0001b3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3f8  0800b3f8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3f8  0800b3f8  0001b3f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3fc  0800b3fc  0001b3fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b400  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008c14  20000074  0800b474  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008c88  0800b474  00028c88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fdc2  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004068  00000000  00000000  0003fe66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a98  00000000  00000000  00043ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001910  00000000  00000000  00045968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005bbc  00000000  00000000  00047278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d96e  00000000  00000000  0004ce34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103965  00000000  00000000  0006a7a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016e107  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f38  00000000  00000000  0016e158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  00176090  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  001760b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800afb4 	.word	0x0800afb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800afb4 	.word	0x0800afb4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b974 	b.w	8000e98 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	468e      	mov	lr, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14d      	bne.n	8000c72 <__udivmoddi4+0xaa>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4694      	mov	ip, r2
 8000bda:	d969      	bls.n	8000cb0 <__udivmoddi4+0xe8>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b152      	cbz	r2, 8000bf8 <__udivmoddi4+0x30>
 8000be2:	fa01 f302 	lsl.w	r3, r1, r2
 8000be6:	f1c2 0120 	rsb	r1, r2, #32
 8000bea:	fa20 f101 	lsr.w	r1, r0, r1
 8000bee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bf6:	4094      	lsls	r4, r2
 8000bf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bfc:	0c21      	lsrs	r1, r4, #16
 8000bfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000c02:	fa1f f78c 	uxth.w	r7, ip
 8000c06:	fb08 e316 	mls	r3, r8, r6, lr
 8000c0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c0e:	fb06 f107 	mul.w	r1, r6, r7
 8000c12:	4299      	cmp	r1, r3
 8000c14:	d90a      	bls.n	8000c2c <__udivmoddi4+0x64>
 8000c16:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c1e:	f080 811f 	bcs.w	8000e60 <__udivmoddi4+0x298>
 8000c22:	4299      	cmp	r1, r3
 8000c24:	f240 811c 	bls.w	8000e60 <__udivmoddi4+0x298>
 8000c28:	3e02      	subs	r6, #2
 8000c2a:	4463      	add	r3, ip
 8000c2c:	1a5b      	subs	r3, r3, r1
 8000c2e:	b2a4      	uxth	r4, r4
 8000c30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c34:	fb08 3310 	mls	r3, r8, r0, r3
 8000c38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3c:	fb00 f707 	mul.w	r7, r0, r7
 8000c40:	42a7      	cmp	r7, r4
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x92>
 8000c44:	eb1c 0404 	adds.w	r4, ip, r4
 8000c48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4c:	f080 810a 	bcs.w	8000e64 <__udivmoddi4+0x29c>
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	f240 8107 	bls.w	8000e64 <__udivmoddi4+0x29c>
 8000c56:	4464      	add	r4, ip
 8000c58:	3802      	subs	r0, #2
 8000c5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c5e:	1be4      	subs	r4, r4, r7
 8000c60:	2600      	movs	r6, #0
 8000c62:	b11d      	cbz	r5, 8000c6c <__udivmoddi4+0xa4>
 8000c64:	40d4      	lsrs	r4, r2
 8000c66:	2300      	movs	r3, #0
 8000c68:	e9c5 4300 	strd	r4, r3, [r5]
 8000c6c:	4631      	mov	r1, r6
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0xc2>
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	f000 80ef 	beq.w	8000e5a <__udivmoddi4+0x292>
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c82:	4630      	mov	r0, r6
 8000c84:	4631      	mov	r1, r6
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	fab3 f683 	clz	r6, r3
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	d14a      	bne.n	8000d28 <__udivmoddi4+0x160>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d302      	bcc.n	8000c9c <__udivmoddi4+0xd4>
 8000c96:	4282      	cmp	r2, r0
 8000c98:	f200 80f9 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c9c:	1a84      	subs	r4, r0, r2
 8000c9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	469e      	mov	lr, r3
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	d0e0      	beq.n	8000c6c <__udivmoddi4+0xa4>
 8000caa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cae:	e7dd      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000cb0:	b902      	cbnz	r2, 8000cb4 <__udivmoddi4+0xec>
 8000cb2:	deff      	udf	#255	; 0xff
 8000cb4:	fab2 f282 	clz	r2, r2
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	f040 8092 	bne.w	8000de2 <__udivmoddi4+0x21a>
 8000cbe:	eba1 010c 	sub.w	r1, r1, ip
 8000cc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cc6:	fa1f fe8c 	uxth.w	lr, ip
 8000cca:	2601      	movs	r6, #1
 8000ccc:	0c20      	lsrs	r0, r4, #16
 8000cce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cda:	fb0e f003 	mul.w	r0, lr, r3
 8000cde:	4288      	cmp	r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x12c>
 8000ce2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ce6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x12a>
 8000cec:	4288      	cmp	r0, r1
 8000cee:	f200 80cb 	bhi.w	8000e88 <__udivmoddi4+0x2c0>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	1a09      	subs	r1, r1, r0
 8000cf6:	b2a4      	uxth	r4, r4
 8000cf8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000d00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d04:	fb0e fe00 	mul.w	lr, lr, r0
 8000d08:	45a6      	cmp	lr, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x156>
 8000d0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d14:	d202      	bcs.n	8000d1c <__udivmoddi4+0x154>
 8000d16:	45a6      	cmp	lr, r4
 8000d18:	f200 80bb 	bhi.w	8000e92 <__udivmoddi4+0x2ca>
 8000d1c:	4608      	mov	r0, r1
 8000d1e:	eba4 040e 	sub.w	r4, r4, lr
 8000d22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d26:	e79c      	b.n	8000c62 <__udivmoddi4+0x9a>
 8000d28:	f1c6 0720 	rsb	r7, r6, #32
 8000d2c:	40b3      	lsls	r3, r6
 8000d2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d36:	fa20 f407 	lsr.w	r4, r0, r7
 8000d3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d3e:	431c      	orrs	r4, r3
 8000d40:	40f9      	lsrs	r1, r7
 8000d42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d46:	fa00 f306 	lsl.w	r3, r0, r6
 8000d4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d4e:	0c20      	lsrs	r0, r4, #16
 8000d50:	fa1f fe8c 	uxth.w	lr, ip
 8000d54:	fb09 1118 	mls	r1, r9, r8, r1
 8000d58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d60:	4288      	cmp	r0, r1
 8000d62:	fa02 f206 	lsl.w	r2, r2, r6
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b8>
 8000d68:	eb1c 0101 	adds.w	r1, ip, r1
 8000d6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d70:	f080 8088 	bcs.w	8000e84 <__udivmoddi4+0x2bc>
 8000d74:	4288      	cmp	r0, r1
 8000d76:	f240 8085 	bls.w	8000e84 <__udivmoddi4+0x2bc>
 8000d7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7e:	4461      	add	r1, ip
 8000d80:	1a09      	subs	r1, r1, r0
 8000d82:	b2a4      	uxth	r4, r4
 8000d84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d88:	fb09 1110 	mls	r1, r9, r0, r1
 8000d8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d94:	458e      	cmp	lr, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1e2>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da0:	d26c      	bcs.n	8000e7c <__udivmoddi4+0x2b4>
 8000da2:	458e      	cmp	lr, r1
 8000da4:	d96a      	bls.n	8000e7c <__udivmoddi4+0x2b4>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4461      	add	r1, ip
 8000daa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dae:	fba0 9402 	umull	r9, r4, r0, r2
 8000db2:	eba1 010e 	sub.w	r1, r1, lr
 8000db6:	42a1      	cmp	r1, r4
 8000db8:	46c8      	mov	r8, r9
 8000dba:	46a6      	mov	lr, r4
 8000dbc:	d356      	bcc.n	8000e6c <__udivmoddi4+0x2a4>
 8000dbe:	d053      	beq.n	8000e68 <__udivmoddi4+0x2a0>
 8000dc0:	b15d      	cbz	r5, 8000dda <__udivmoddi4+0x212>
 8000dc2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dc6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dca:	fa01 f707 	lsl.w	r7, r1, r7
 8000dce:	fa22 f306 	lsr.w	r3, r2, r6
 8000dd2:	40f1      	lsrs	r1, r6
 8000dd4:	431f      	orrs	r7, r3
 8000dd6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dda:	2600      	movs	r6, #0
 8000ddc:	4631      	mov	r1, r6
 8000dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de2:	f1c2 0320 	rsb	r3, r2, #32
 8000de6:	40d8      	lsrs	r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa21 f303 	lsr.w	r3, r1, r3
 8000df0:	4091      	lsls	r1, r2
 8000df2:	4301      	orrs	r1, r0
 8000df4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df8:	fa1f fe8c 	uxth.w	lr, ip
 8000dfc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e00:	fb07 3610 	mls	r6, r7, r0, r3
 8000e04:	0c0b      	lsrs	r3, r1, #16
 8000e06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x260>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e1e:	d22f      	bcs.n	8000e80 <__udivmoddi4+0x2b8>
 8000e20:	429e      	cmp	r6, r3
 8000e22:	d92d      	bls.n	8000e80 <__udivmoddi4+0x2b8>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	b289      	uxth	r1, r1
 8000e2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e30:	fb07 3316 	mls	r3, r7, r6, r3
 8000e34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e38:	fb06 f30e 	mul.w	r3, r6, lr
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x28a>
 8000e40:	eb1c 0101 	adds.w	r1, ip, r1
 8000e44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e48:	d216      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d914      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4e:	3e02      	subs	r6, #2
 8000e50:	4461      	add	r1, ip
 8000e52:	1ac9      	subs	r1, r1, r3
 8000e54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e58:	e738      	b.n	8000ccc <__udivmoddi4+0x104>
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e705      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e3      	b.n	8000c2c <__udivmoddi4+0x64>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6f8      	b.n	8000c5a <__udivmoddi4+0x92>
 8000e68:	454b      	cmp	r3, r9
 8000e6a:	d2a9      	bcs.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7a3      	b.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e78:	4646      	mov	r6, r8
 8000e7a:	e7ea      	b.n	8000e52 <__udivmoddi4+0x28a>
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	e794      	b.n	8000daa <__udivmoddi4+0x1e2>
 8000e80:	4640      	mov	r0, r8
 8000e82:	e7d1      	b.n	8000e28 <__udivmoddi4+0x260>
 8000e84:	46d0      	mov	r8, sl
 8000e86:	e77b      	b.n	8000d80 <__udivmoddi4+0x1b8>
 8000e88:	3b02      	subs	r3, #2
 8000e8a:	4461      	add	r1, ip
 8000e8c:	e732      	b.n	8000cf4 <__udivmoddi4+0x12c>
 8000e8e:	4630      	mov	r0, r6
 8000e90:	e709      	b.n	8000ca6 <__udivmoddi4+0xde>
 8000e92:	4464      	add	r4, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	e742      	b.n	8000d1e <__udivmoddi4+0x156>

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <llist_create>:
#include <stdio.h>
#include <string.h>
#include "llist.h"

llist *llist_create(void *new_data)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
    struct node *new_node;

    llist *new_list = (llist *)malloc(sizeof (llist));
 8000ea4:	2004      	movs	r0, #4
 8000ea6:	f008 f8b5 	bl	8009014 <malloc>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	60fb      	str	r3, [r7, #12]
    *new_list = (struct node *)malloc(sizeof (struct node));
 8000eae:	2010      	movs	r0, #16
 8000eb0:	f008 f8b0 	bl	8009014 <malloc>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	601a      	str	r2, [r3, #0]


    new_node = *new_list;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60bb      	str	r3, [r7, #8]
    new_node->display = 0;
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
    new_node->x = 0;
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
    new_node->y = 4;
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	609a      	str	r2, [r3, #8]
    new_node->next = NULL;
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
    return new_list;
 8000eda:	68fb      	ldr	r3, [r7, #12]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3710      	adds	r7, #16
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <llist_push>:

// Returns 0 on failure


void llist_push(llist *list, int display, int y, int x /*void *data*/)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
 8000ef0:	603b      	str	r3, [r7, #0]
    struct node *head;
    struct node *new_node;
    if (list == NULL || *list == NULL) {
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d003      	beq.n	8000f00 <llist_push+0x1c>
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d107      	bne.n	8000f10 <llist_push+0x2c>
        fprintf(stderr, "llist_add_inorder: list is null\n");
 8000f00:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <llist_push+0x64>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	2220      	movs	r2, #32
 8000f08:	2101      	movs	r1, #1
 8000f0a:	4810      	ldr	r0, [pc, #64]	; (8000f4c <llist_push+0x68>)
 8000f0c:	f008 f84c 	bl	8008fa8 <fwrite>
    }

    head = *list;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	617b      	str	r3, [r7, #20]

    // Head is not empty, add new node to front



        new_node = malloc(sizeof (struct node));
 8000f16:	2010      	movs	r0, #16
 8000f18:	f008 f87c 	bl	8009014 <malloc>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	613b      	str	r3, [r7, #16]
        new_node->display = display;
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	601a      	str	r2, [r3, #0]
        new_node->x = x;
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
        new_node->y = y;
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	609a      	str	r2, [r3, #8]
        new_node->next = head;
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	697a      	ldr	r2, [r7, #20]
 8000f36:	60da      	str	r2, [r3, #12]
        *list = new_node;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	601a      	str	r2, [r3, #0]

}
 8000f3e:	bf00      	nop
 8000f40:	3718      	adds	r7, #24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000010 	.word	0x20000010
 8000f4c:	0800afd0 	.word	0x0800afd0

08000f50 <llist_printSnake>:


void llist_printSnake(llist *list, int board[][8][8]) {
 8000f50:	b480      	push	{r7}
 8000f52:	b087      	sub	sp, #28
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]

	 struct node *curr = *list;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	617b      	str	r3, [r7, #20]
	 int display ;
	int x;
	int y;


	    while (curr != NULL) {
 8000f60:	e016      	b.n	8000f90 <llist_printSnake+0x40>
	    	int display = curr->display;
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	613b      	str	r3, [r7, #16]
			int x = curr->x;
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	60fb      	str	r3, [r7, #12]
			int y = curr->y;
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	60bb      	str	r3, [r7, #8]


	    	board[display][y][x] = 1;
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	021b      	lsls	r3, r3, #8
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	68ba      	ldr	r2, [r7, #8]
 8000f7e:	00d1      	lsls	r1, r2, #3
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	440a      	add	r2, r1
 8000f84:	2101      	movs	r1, #1
 8000f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	        curr = curr->next;
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	617b      	str	r3, [r7, #20]
	    while (curr != NULL) {
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1e5      	bne.n	8000f62 <llist_printSnake+0x12>
	    }

}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	371c      	adds	r7, #28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <checkOccupiedRight>:
}




int checkOccupiedRight(llist *list, int boardState[][8][8]) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000fb0:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8000fb4:	6018      	str	r0, [r3, #0]
 8000fb6:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000fba:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8000fbe:	6019      	str	r1, [r3, #0]
	struct node *head = *list;
 8000fc0:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000fc4:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
	int nextCellState = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	int display = head->display;
 8000fd6:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
	int x = head->x;
 8000fe0:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
	int y = head->y;
 8000fea:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
	int temp[4][8][8];
	memcpy(temp, boardState, sizeof(temp));
 8000ff4:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000ff8:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8000ffc:	f107 000c 	add.w	r0, r7, #12
 8001000:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001004:	6819      	ldr	r1, [r3, #0]
 8001006:	f008 f815 	bl	8009034 <memcpy>
	if (x == 7){
 800100a:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 800100e:	2b07      	cmp	r3, #7
 8001010:	d117      	bne.n	8001042 <checkOccupiedRight+0x9e>
		 if (display == 3) return -1;// ran into wall
 8001012:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8001016:	2b03      	cmp	r3, #3
 8001018:	d102      	bne.n	8001020 <checkOccupiedRight+0x7c>
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
 800101e:	e025      	b.n	800106c <checkOccupiedRight+0xc8>


		 nextCellState = temp[display+1][y][0];
 8001020:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8001024:	3301      	adds	r3, #1
 8001026:	f507 6284 	add.w	r2, r7, #1056	; 0x420
 800102a:	f2a2 4214 	subw	r2, r2, #1044	; 0x414
 800102e:	00d9      	lsls	r1, r3, #3
 8001030:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8001034:	440b      	add	r3, r1
 8001036:	015b      	lsls	r3, r3, #5
 8001038:	4413      	add	r3, r2
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 8001040:	e012      	b.n	8001068 <checkOccupiedRight+0xc4>

	} else {
		nextCellState = temp[display][y][x+1];//todo change all to +1 and -1
 8001042:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 8001046:	1c5a      	adds	r2, r3, #1
 8001048:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800104c:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8001050:	f8d7 1414 	ldr.w	r1, [r7, #1044]	; 0x414
 8001054:	00c8      	lsls	r0, r1, #3
 8001056:	f8d7 140c 	ldr.w	r1, [r7, #1036]	; 0x40c
 800105a:	4401      	add	r1, r0
 800105c:	00c9      	lsls	r1, r1, #3
 800105e:	440a      	add	r2, r1
 8001060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001064:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c


	}


	return nextCellState;
 8001068:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
}
 800106c:	4618      	mov	r0, r3
 800106e:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <checkOccupiedLeft>:

int checkOccupiedLeft(llist *list, int boardState[][8][8]) {
 8001076:	b580      	push	{r7, lr}
 8001078:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 800107c:	af00      	add	r7, sp, #0
 800107e:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001082:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8001086:	6018      	str	r0, [r3, #0]
 8001088:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800108c:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8001090:	6019      	str	r1, [r3, #0]
	struct node *head = *list;
 8001092:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001096:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418

	int nextCellState=0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	int display = head->display;
 80010a8:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
		int x = head->x;
 80010b2:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
		int y = head->y;
 80010bc:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
	int temp[4][8][8];
		memcpy(temp, boardState, sizeof(temp));
 80010c6:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80010ca:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 80010ce:	f107 000c 	add.w	r0, r7, #12
 80010d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010d6:	6819      	ldr	r1, [r3, #0]
 80010d8:	f007 ffac 	bl	8009034 <memcpy>
	if (head->x == 0){
 80010dc:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d119      	bne.n	800111a <checkOccupiedLeft+0xa4>
		 if (head->display == 0) return -1;// ran into wall
 80010e6:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d102      	bne.n	80010f6 <checkOccupiedLeft+0x80>
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
 80010f4:	e026      	b.n	8001144 <checkOccupiedLeft+0xce>

		 nextCellState = temp[display-1][y][7];
 80010f6:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 80010fa:	3b01      	subs	r3, #1
 80010fc:	f507 6284 	add.w	r2, r7, #1056	; 0x420
 8001100:	f2a2 4214 	subw	r2, r2, #1044	; 0x414
 8001104:	00d9      	lsls	r1, r3, #3
 8001106:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800110a:	440b      	add	r3, r1
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	4413      	add	r3, r2
 8001110:	331c      	adds	r3, #28
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 8001118:	e012      	b.n	8001140 <checkOccupiedLeft+0xca>

	} else {

		nextCellState = temp[display][y][x-1];
 800111a:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 800111e:	1e5a      	subs	r2, r3, #1
 8001120:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001124:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8001128:	f8d7 1414 	ldr.w	r1, [r7, #1044]	; 0x414
 800112c:	00c8      	lsls	r0, r1, #3
 800112e:	f8d7 140c 	ldr.w	r1, [r7, #1036]	; 0x40c
 8001132:	4401      	add	r1, r0
 8001134:	00c9      	lsls	r1, r1, #3
 8001136:	440a      	add	r2, r1
 8001138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800113c:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c

	}


	return nextCellState;
 8001140:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
}
 8001144:	4618      	mov	r0, r3
 8001146:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <checkOccupiedUp>:

int checkOccupiedUp(llist *list, int boardState[][8][8]) {
 800114e:	b580      	push	{r7, lr}
 8001150:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 8001154:	af00      	add	r7, sp, #0
 8001156:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800115a:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800115e:	6018      	str	r0, [r3, #0]
 8001160:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001164:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8001168:	6019      	str	r1, [r3, #0]
	struct node *head = *list;
 800116a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800116e:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	int display = head->display;
 800117a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
		int x = head->x;
 8001184:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
		int y = head->y;
 800118e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
	int nextCellState=0;
 8001198:	2300      	movs	r3, #0
 800119a:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	int temp[4][8][8];
			memcpy(temp, boardState, sizeof(temp));
 800119e:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80011a2:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 80011a6:	f107 000c 	add.w	r0, r7, #12
 80011aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011ae:	6819      	ldr	r1, [r3, #0]
 80011b0:	f007 ff40 	bl	8009034 <memcpy>
	if (head->y == 0) return -1;// ran into wall
 80011b4:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d102      	bne.n	80011c4 <checkOccupiedUp+0x76>
 80011be:	f04f 33ff 	mov.w	r3, #4294967295
 80011c2:	e014      	b.n	80011ee <checkOccupiedUp+0xa0>

	nextCellState = temp[display][y-1][x];
 80011c4:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 80011c8:	1e5a      	subs	r2, r3, #1
 80011ca:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80011ce:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 80011d2:	f8d7 1418 	ldr.w	r1, [r7, #1048]	; 0x418
 80011d6:	00c9      	lsls	r1, r1, #3
 80011d8:	440a      	add	r2, r1
 80011da:	00d1      	lsls	r1, r2, #3
 80011dc:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 80011e0:	440a      	add	r2, r1
 80011e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011e6:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	return nextCellState;
 80011ea:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <checkOccupiedDown>:

int checkOccupiedDown(llist *list, int boardState[][8][8]) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 80011fe:	af00      	add	r7, sp, #0
 8001200:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001204:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8001208:	6018      	str	r0, [r3, #0]
 800120a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800120e:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8001212:	6019      	str	r1, [r3, #0]
	struct node *head = *list;
 8001214:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001218:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	int display = head->display;
 8001224:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
		int x = head->x;
 800122e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
		int y = head->y;
 8001238:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410

	int temp[4][8][8];
				memcpy(temp, boardState, sizeof(temp));
 8001242:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001246:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 800124a:	f107 000c 	add.w	r0, r7, #12
 800124e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001252:	6819      	ldr	r1, [r3, #0]
 8001254:	f007 feee 	bl	8009034 <memcpy>

	int nextCellState=0;
 8001258:	2300      	movs	r3, #0
 800125a:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	if (head->y == 7) return -1;// ran into wall
 800125e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	2b07      	cmp	r3, #7
 8001266:	d102      	bne.n	800126e <checkOccupiedDown+0x76>
 8001268:	f04f 33ff 	mov.w	r3, #4294967295
 800126c:	e014      	b.n	8001298 <checkOccupiedDown+0xa0>

	nextCellState = temp[display][y+1][x];
 800126e:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 8001272:	1c5a      	adds	r2, r3, #1
 8001274:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001278:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 800127c:	f8d7 1418 	ldr.w	r1, [r7, #1048]	; 0x418
 8001280:	00c9      	lsls	r1, r1, #3
 8001282:	440a      	add	r2, r1
 8001284:	00d1      	lsls	r1, r2, #3
 8001286:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 800128a:	440a      	add	r2, r1
 800128c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001290:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	return nextCellState;
 8001294:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
}
 8001298:	4618      	mov	r0, r3
 800129a:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <deleteLastNode>:

void deleteLastNode(llist *list) {
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b084      	sub	sp, #16
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
	struct node *curr = *list;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	60fb      	str	r3, [r7, #12]
	while (curr->next->next != NULL) {
 80012b0:	e002      	b.n	80012b8 <deleteLastNode+0x16>

		curr = curr->next;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	60fb      	str	r3, [r7, #12]
	while (curr->next->next != NULL) {
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f7      	bne.n	80012b2 <deleteLastNode+0x10>
	}
	struct node* lastNode = curr->next;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	60bb      	str	r3, [r7, #8]
	curr->next = NULL;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
	free(lastNode);
 80012ce:	68b8      	ldr	r0, [r7, #8]
 80012d0:	f007 fea8 	bl	8009024 <free>
}
 80012d4:	bf00      	nop
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <moveRight>:


void moveRight(llist *list,  int grow) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]

	struct node *head = *list;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	617b      	str	r3, [r7, #20]

	int display = head->display;
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	613b      	str	r3, [r7, #16]
	int x = head->x;
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	60fb      	str	r3, [r7, #12]
	int y = head->y;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	60bb      	str	r3, [r7, #8]

	if (x == 7) {
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2b07      	cmp	r3, #7
 8001302:	d107      	bne.n	8001314 <moveRight+0x38>
		llist_push(list, display+1, y, 0 );
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1c59      	adds	r1, r3, #1
 8001308:	2300      	movs	r3, #0
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fde9 	bl	8000ee4 <llist_push>
 8001312:	e006      	b.n	8001322 <moveRight+0x46>
	} else {
		llist_push(list, display, y, x+1 );
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3301      	adds	r3, #1
 8001318:	68ba      	ldr	r2, [r7, #8]
 800131a:	6939      	ldr	r1, [r7, #16]
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f7ff fde1 	bl	8000ee4 <llist_push>
	}


		if (grow == 0) deleteLastNode(list);
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d102      	bne.n	800132e <moveRight+0x52>
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ffba 	bl	80012a2 <deleteLastNode>





}
 800132e:	bf00      	nop
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <moveLeft>:


void moveLeft(llist *list,  int grow) {
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	6039      	str	r1, [r7, #0]

	struct node *head = *list;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	617b      	str	r3, [r7, #20]

	int display = head->display;
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	613b      	str	r3, [r7, #16]
	int x = head->x;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	60fb      	str	r3, [r7, #12]
	int y = head->y;
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	60bb      	str	r3, [r7, #8]

		if (head->x == 0) {
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d107      	bne.n	8001370 <moveLeft+0x3a>
			llist_push(list, display-1, y, 7 );
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	1e59      	subs	r1, r3, #1
 8001364:	2307      	movs	r3, #7
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff fdbb 	bl	8000ee4 <llist_push>
 800136e:	e006      	b.n	800137e <moveLeft+0x48>
		} else {
			llist_push(list, display, y, x-1 );
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	3b01      	subs	r3, #1
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	6939      	ldr	r1, [r7, #16]
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff fdb3 	bl	8000ee4 <llist_push>
		}

		if (grow == 0) deleteLastNode(list);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d102      	bne.n	800138a <moveLeft+0x54>
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff ff8c 	bl	80012a2 <deleteLastNode>
//		    free (second_last->next);
//
//		    // Change next of second last
//		    second_last->next = NULL;

}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <moveDown>:

void moveDown(llist *list,  int grow) {
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6039      	str	r1, [r7, #0]

	struct node *head = *list;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	617b      	str	r3, [r7, #20]

	int display = head->display;
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	613b      	str	r3, [r7, #16]
		int x = head->x;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	60fb      	str	r3, [r7, #12]
		int y = head->y;
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	60bb      	str	r3, [r7, #8]
	llist_push(list, display, y+1, x );
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6939      	ldr	r1, [r7, #16]
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff fd91 	bl	8000ee4 <llist_push>

	if (grow == 0) deleteLastNode(list);
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d102      	bne.n	80013ce <moveDown+0x3c>
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff6a 	bl	80012a2 <deleteLastNode>
//	free (second_last->next);
//
//	// Change next of second last
//	second_last->next = NULL;

}
 80013ce:	bf00      	nop
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <moveUp>:

void moveUp(llist *list,  int grow) {
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b086      	sub	sp, #24
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
 80013de:	6039      	str	r1, [r7, #0]


	struct node *head = *list;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	617b      	str	r3, [r7, #20]

	int display = head->display;
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	613b      	str	r3, [r7, #16]
			int x = head->x;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	60fb      	str	r3, [r7, #12]
			int y = head->y;
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	60bb      	str	r3, [r7, #8]

	llist_push(list, display, y-1, x );
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	1e5a      	subs	r2, r3, #1
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6939      	ldr	r1, [r7, #16]
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff fd6f 	bl	8000ee4 <llist_push>

	if (grow == 0) deleteLastNode(list);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <moveUp+0x3c>
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff ff48 	bl	80012a2 <deleteLastNode>
//	// Delete last node
//	free (second_last->next);
//
//	// Change next of second last
//	second_last->next = NULL;
}
 8001412:	bf00      	nop
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8001422:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001424:	f001 fc1c 	bl	8002c60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001428:	f000 f8ec 	bl	8001604 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  time_t t;
  srand((unsigned) time(&t));
 800142c:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 8001430:	4618      	mov	r0, r3
 8001432:	f007 ff71 	bl	8009318 <time>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4613      	mov	r3, r2
 800143c:	4618      	mov	r0, r3
 800143e:	f007 feef 	bl	8009220 <srand>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001442:	f000 f99f 	bl	8001784 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001446:	f000 f96d 	bl	8001724 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800144a:	f000 f92d 	bl	80016a8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  MAX7219_MatrixInit(&hspi1, SPI_CS_GPIO_Port, SPI_CS_Pin);
 800144e:	2210      	movs	r2, #16
 8001450:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001454:	4852      	ldr	r0, [pc, #328]	; (80015a0 <main+0x184>)
 8001456:	f001 f8cd 	bl	80025f4 <MAX7219_MatrixInit>
  MAX7219_MatrixUpdate();
 800145a:	f001 f961 	bl	8002720 <MAX7219_MatrixUpdate>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800145e:	f004 fd8f 	bl	8005f80 <osKernelInitialize>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  xButtonPressedSem = xSemaphoreCreateBinary();
 8001462:	2203      	movs	r2, #3
 8001464:	2100      	movs	r1, #0
 8001466:	2001      	movs	r0, #1
 8001468:	f005 f84a 	bl	8006500 <xQueueGenericCreate>
 800146c:	4603      	mov	r3, r0
 800146e:	4a4d      	ldr	r2, [pc, #308]	; (80015a4 <main+0x188>)
 8001470:	6013      	str	r3, [r2, #0]
  xGameOverSem = xSemaphoreCreateBinary();
 8001472:	2203      	movs	r2, #3
 8001474:	2100      	movs	r1, #0
 8001476:	2001      	movs	r0, #1
 8001478:	f005 f842 	bl	8006500 <xQueueGenericCreate>
 800147c:	4603      	mov	r3, r0
 800147e:	4a4a      	ldr	r2, [pc, #296]	; (80015a8 <main+0x18c>)
 8001480:	6013      	str	r3, [r2, #0]
  xCheckCollison = xSemaphoreCreateBinary();
 8001482:	2203      	movs	r2, #3
 8001484:	2100      	movs	r1, #0
 8001486:	2001      	movs	r0, #1
 8001488:	f005 f83a 	bl	8006500 <xQueueGenericCreate>
 800148c:	4603      	mov	r3, r0
 800148e:	4a47      	ldr	r2, [pc, #284]	; (80015ac <main+0x190>)
 8001490:	6013      	str	r3, [r2, #0]
  xCollisionChecked = xSemaphoreCreateBinary();
 8001492:	2203      	movs	r2, #3
 8001494:	2100      	movs	r1, #0
 8001496:	2001      	movs	r0, #1
 8001498:	f005 f832 	bl	8006500 <xQueueGenericCreate>
 800149c:	4603      	mov	r3, r0
 800149e:	4a44      	ldr	r2, [pc, #272]	; (80015b0 <main+0x194>)
 80014a0:	6013      	str	r3, [r2, #0]
  xGenerateFood = xSemaphoreCreateBinary();
 80014a2:	2203      	movs	r2, #3
 80014a4:	2100      	movs	r1, #0
 80014a6:	2001      	movs	r0, #1
 80014a8:	f005 f82a 	bl	8006500 <xQueueGenericCreate>
 80014ac:	4603      	mov	r3, r0
 80014ae:	4a41      	ldr	r2, [pc, #260]	; (80015b4 <main+0x198>)
 80014b0:	6013      	str	r3, [r2, #0]
  xFoodGenerated = xSemaphoreCreateBinary();
 80014b2:	2203      	movs	r2, #3
 80014b4:	2100      	movs	r1, #0
 80014b6:	2001      	movs	r0, #1
 80014b8:	f005 f822 	bl	8006500 <xQueueGenericCreate>
 80014bc:	4603      	mov	r3, r0
 80014be:	4a3e      	ldr	r2, [pc, #248]	; (80015b8 <main+0x19c>)
 80014c0:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  int test[4][8][8];
  memset(test, 0, sizeof(test));
 80014c2:	463b      	mov	r3, r7
 80014c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f007 fdc0 	bl	8009050 <memset>
  xDirectionQ = xQueueCreate( 10, sizeof( char ) );
 80014d0:	2200      	movs	r2, #0
 80014d2:	2101      	movs	r1, #1
 80014d4:	200a      	movs	r0, #10
 80014d6:	f005 f813 	bl	8006500 <xQueueGenericCreate>
 80014da:	4603      	mov	r3, r0
 80014dc:	4a37      	ldr	r2, [pc, #220]	; (80015bc <main+0x1a0>)
 80014de:	6013      	str	r3, [r2, #0]
  xBoardQ = xQueueCreate( 2, sizeof( test ) );
 80014e0:	2200      	movs	r2, #0
 80014e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014e6:	2002      	movs	r0, #2
 80014e8:	f005 f80a 	bl	8006500 <xQueueGenericCreate>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4a34      	ldr	r2, [pc, #208]	; (80015c0 <main+0x1a4>)
 80014f0:	6013      	str	r3, [r2, #0]
  xSnakeQ = xQueueCreate( 2, sizeof(  llist ) );
 80014f2:	2200      	movs	r2, #0
 80014f4:	2104      	movs	r1, #4
 80014f6:	2002      	movs	r0, #2
 80014f8:	f005 f802 	bl	8006500 <xQueueGenericCreate>
 80014fc:	4603      	mov	r3, r0
 80014fe:	4a31      	ldr	r2, [pc, #196]	; (80015c4 <main+0x1a8>)
 8001500:	6013      	str	r3, [r2, #0]
  xCellStateQ = xQueueCreate( 5, sizeof( int ));
 8001502:	2200      	movs	r2, #0
 8001504:	2104      	movs	r1, #4
 8001506:	2005      	movs	r0, #5
 8001508:	f004 fffa 	bl	8006500 <xQueueGenericCreate>
 800150c:	4603      	mov	r3, r0
 800150e:	4a2e      	ldr	r2, [pc, #184]	; (80015c8 <main+0x1ac>)
 8001510:	6013      	str	r3, [r2, #0]
  xFoodPositionQ = xQueueCreate( 5, sizeof( int ) * 3);
 8001512:	2200      	movs	r2, #0
 8001514:	210c      	movs	r1, #12
 8001516:	2005      	movs	r0, #5
 8001518:	f004 fff2 	bl	8006500 <xQueueGenericCreate>
 800151c:	4603      	mov	r3, r0
 800151e:	4a2b      	ldr	r2, [pc, #172]	; (80015cc <main+0x1b0>)
 8001520:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001522:	4a2b      	ldr	r2, [pc, #172]	; (80015d0 <main+0x1b4>)
 8001524:	2100      	movs	r1, #0
 8001526:	482b      	ldr	r0, [pc, #172]	; (80015d4 <main+0x1b8>)
 8001528:	f004 fd74 	bl	8006014 <osThreadNew>
 800152c:	4603      	mov	r3, r0
 800152e:	4a2a      	ldr	r2, [pc, #168]	; (80015d8 <main+0x1bc>)
 8001530:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(GameLoop, "GameLoop", configMINIMAL_STACK_SIZE*8, NULL, 1, NULL );
 8001532:	2300      	movs	r3, #0
 8001534:	9301      	str	r3, [sp, #4]
 8001536:	2301      	movs	r3, #1
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	2300      	movs	r3, #0
 800153c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001540:	4926      	ldr	r1, [pc, #152]	; (80015dc <main+0x1c0>)
 8001542:	4827      	ldr	r0, [pc, #156]	; (80015e0 <main+0x1c4>)
 8001544:	f005 fda3 	bl	800708e <xTaskCreate>
  xTaskCreate(ButtonHandler, "ButtonHandler", configMINIMAL_STACK_SIZE, NULL, 2, NULL );
 8001548:	2300      	movs	r3, #0
 800154a:	9301      	str	r3, [sp, #4]
 800154c:	2302      	movs	r3, #2
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	2300      	movs	r3, #0
 8001552:	2280      	movs	r2, #128	; 0x80
 8001554:	4923      	ldr	r1, [pc, #140]	; (80015e4 <main+0x1c8>)
 8001556:	4824      	ldr	r0, [pc, #144]	; (80015e8 <main+0x1cc>)
 8001558:	f005 fd99 	bl	800708e <xTaskCreate>
  xTaskCreate(CollisionCheck, "CollisionCheck", configMINIMAL_STACK_SIZE*8, NULL, 2, NULL );
 800155c:	2300      	movs	r3, #0
 800155e:	9301      	str	r3, [sp, #4]
 8001560:	2302      	movs	r3, #2
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2300      	movs	r3, #0
 8001566:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800156a:	4920      	ldr	r1, [pc, #128]	; (80015ec <main+0x1d0>)
 800156c:	4820      	ldr	r0, [pc, #128]	; (80015f0 <main+0x1d4>)
 800156e:	f005 fd8e 	bl	800708e <xTaskCreate>
  xTaskCreate(Task3, "Task3", configMINIMAL_STACK_SIZE, NULL, 3, NULL );
 8001572:	2300      	movs	r3, #0
 8001574:	9301      	str	r3, [sp, #4]
 8001576:	2303      	movs	r3, #3
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	2300      	movs	r3, #0
 800157c:	2280      	movs	r2, #128	; 0x80
 800157e:	491d      	ldr	r1, [pc, #116]	; (80015f4 <main+0x1d8>)
 8001580:	481d      	ldr	r0, [pc, #116]	; (80015f8 <main+0x1dc>)
 8001582:	f005 fd84 	bl	800708e <xTaskCreate>
  xTaskCreate(FoodPositionGenerator, "FoodPositionGenerator", configMINIMAL_STACK_SIZE, NULL, 1, NULL );
 8001586:	2300      	movs	r3, #0
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	2301      	movs	r3, #1
 800158c:	9300      	str	r3, [sp, #0]
 800158e:	2300      	movs	r3, #0
 8001590:	2280      	movs	r2, #128	; 0x80
 8001592:	491a      	ldr	r1, [pc, #104]	; (80015fc <main+0x1e0>)
 8001594:	481a      	ldr	r0, [pc, #104]	; (8001600 <main+0x1e4>)
 8001596:	f005 fd7a 	bl	800708e <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800159a:	f004 fd15 	bl	8005fc8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800159e:	e7fe      	b.n	800159e <main+0x182>
 80015a0:	20000090 	.word	0x20000090
 80015a4:	20000190 	.word	0x20000190
 80015a8:	20000194 	.word	0x20000194
 80015ac:	20000198 	.word	0x20000198
 80015b0:	2000019c 	.word	0x2000019c
 80015b4:	200001a0 	.word	0x200001a0
 80015b8:	200001a4 	.word	0x200001a4
 80015bc:	2000017c 	.word	0x2000017c
 80015c0:	20000180 	.word	0x20000180
 80015c4:	20000184 	.word	0x20000184
 80015c8:	20000188 	.word	0x20000188
 80015cc:	2000018c 	.word	0x2000018c
 80015d0:	0800b064 	.word	0x0800b064
 80015d4:	080020e9 	.word	0x080020e9
 80015d8:	20000178 	.word	0x20000178
 80015dc:	0800b000 	.word	0x0800b000
 80015e0:	080018e9 	.word	0x080018e9
 80015e4:	0800b00c 	.word	0x0800b00c
 80015e8:	08001f85 	.word	0x08001f85
 80015ec:	0800b01c 	.word	0x0800b01c
 80015f0:	08001ebd 	.word	0x08001ebd
 80015f4:	0800b02c 	.word	0x0800b02c
 80015f8:	08002095 	.word	0x08002095
 80015fc:	0800b034 	.word	0x0800b034
 8001600:	08001d9d 	.word	0x08001d9d

08001604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b096      	sub	sp, #88	; 0x58
 8001608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	2244      	movs	r2, #68	; 0x44
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f007 fd1c 	bl	8009050 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001618:	463b      	mov	r3, r7
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001626:	f44f 7000 	mov.w	r0, #512	; 0x200
 800162a:	f001 fe23 	bl	8003274 <HAL_PWREx_ControlVoltageScaling>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001634:	f000 fd72 	bl	800211c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001638:	2302      	movs	r3, #2
 800163a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800163c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001640:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001642:	2310      	movs	r3, #16
 8001644:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001646:	2302      	movs	r3, #2
 8001648:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800164a:	2302      	movs	r3, #2
 800164c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800164e:	2301      	movs	r3, #1
 8001650:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001652:	230a      	movs	r3, #10
 8001654:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001656:	2307      	movs	r3, #7
 8001658:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800165a:	2302      	movs	r3, #2
 800165c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800165e:	2302      	movs	r3, #2
 8001660:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4618      	mov	r0, r3
 8001668:	f001 fe5a 	bl	8003320 <HAL_RCC_OscConfig>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001672:	f000 fd53 	bl	800211c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001676:	230f      	movs	r3, #15
 8001678:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800167a:	2303      	movs	r3, #3
 800167c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800167e:	2300      	movs	r3, #0
 8001680:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001682:	2300      	movs	r3, #0
 8001684:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001686:	2300      	movs	r3, #0
 8001688:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800168a:	463b      	mov	r3, r7
 800168c:	2104      	movs	r1, #4
 800168e:	4618      	mov	r0, r3
 8001690:	f002 fa22 	bl	8003ad8 <HAL_RCC_ClockConfig>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800169a:	f000 fd3f 	bl	800211c <Error_Handler>
  }
}
 800169e:	bf00      	nop
 80016a0:	3758      	adds	r7, #88	; 0x58
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016ac:	4b1b      	ldr	r3, [pc, #108]	; (800171c <MX_SPI1_Init+0x74>)
 80016ae:	4a1c      	ldr	r2, [pc, #112]	; (8001720 <MX_SPI1_Init+0x78>)
 80016b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016b2:	4b1a      	ldr	r3, [pc, #104]	; (800171c <MX_SPI1_Init+0x74>)
 80016b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016ba:	4b18      	ldr	r3, [pc, #96]	; (800171c <MX_SPI1_Init+0x74>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016c0:	4b16      	ldr	r3, [pc, #88]	; (800171c <MX_SPI1_Init+0x74>)
 80016c2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80016c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016c8:	4b14      	ldr	r3, [pc, #80]	; (800171c <MX_SPI1_Init+0x74>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ce:	4b13      	ldr	r3, [pc, #76]	; (800171c <MX_SPI1_Init+0x74>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <MX_SPI1_Init+0x74>)
 80016d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <MX_SPI1_Init+0x74>)
 80016de:	2218      	movs	r2, #24
 80016e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016e2:	4b0e      	ldr	r3, [pc, #56]	; (800171c <MX_SPI1_Init+0x74>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <MX_SPI1_Init+0x74>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <MX_SPI1_Init+0x74>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <MX_SPI1_Init+0x74>)
 80016f6:	2207      	movs	r2, #7
 80016f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	; (800171c <MX_SPI1_Init+0x74>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <MX_SPI1_Init+0x74>)
 8001702:	2208      	movs	r2, #8
 8001704:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001706:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_SPI1_Init+0x74>)
 8001708:	f003 f8f8 	bl	80048fc <HAL_SPI_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001712:	f000 fd03 	bl	800211c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000090 	.word	0x20000090
 8001720:	40013000 	.word	0x40013000

08001724 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <MX_USART2_UART_Init+0x58>)
 800172a:	4a15      	ldr	r2, [pc, #84]	; (8001780 <MX_USART2_UART_Init+0x5c>)
 800172c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800172e:	4b13      	ldr	r3, [pc, #76]	; (800177c <MX_USART2_UART_Init+0x58>)
 8001730:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001734:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001736:	4b11      	ldr	r3, [pc, #68]	; (800177c <MX_USART2_UART_Init+0x58>)
 8001738:	2200      	movs	r2, #0
 800173a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800173c:	4b0f      	ldr	r3, [pc, #60]	; (800177c <MX_USART2_UART_Init+0x58>)
 800173e:	2200      	movs	r2, #0
 8001740:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001742:	4b0e      	ldr	r3, [pc, #56]	; (800177c <MX_USART2_UART_Init+0x58>)
 8001744:	2200      	movs	r2, #0
 8001746:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001748:	4b0c      	ldr	r3, [pc, #48]	; (800177c <MX_USART2_UART_Init+0x58>)
 800174a:	220c      	movs	r2, #12
 800174c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174e:	4b0b      	ldr	r3, [pc, #44]	; (800177c <MX_USART2_UART_Init+0x58>)
 8001750:	2200      	movs	r2, #0
 8001752:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001754:	4b09      	ldr	r3, [pc, #36]	; (800177c <MX_USART2_UART_Init+0x58>)
 8001756:	2200      	movs	r2, #0
 8001758:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800175a:	4b08      	ldr	r3, [pc, #32]	; (800177c <MX_USART2_UART_Init+0x58>)
 800175c:	2200      	movs	r2, #0
 800175e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001760:	4b06      	ldr	r3, [pc, #24]	; (800177c <MX_USART2_UART_Init+0x58>)
 8001762:	2200      	movs	r2, #0
 8001764:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001766:	4805      	ldr	r0, [pc, #20]	; (800177c <MX_USART2_UART_Init+0x58>)
 8001768:	f003 ff10 	bl	800558c <HAL_UART_Init>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001772:	f000 fcd3 	bl	800211c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200000f4 	.word	0x200000f4
 8001780:	40004400 	.word	0x40004400

08001784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	; 0x28
 8001788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178a:	f107 0314 	add.w	r3, r7, #20
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800179a:	4b50      	ldr	r3, [pc, #320]	; (80018dc <MX_GPIO_Init+0x158>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179e:	4a4f      	ldr	r2, [pc, #316]	; (80018dc <MX_GPIO_Init+0x158>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017a6:	4b4d      	ldr	r3, [pc, #308]	; (80018dc <MX_GPIO_Init+0x158>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017aa:	f003 0304 	and.w	r3, r3, #4
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017b2:	4b4a      	ldr	r3, [pc, #296]	; (80018dc <MX_GPIO_Init+0x158>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b6:	4a49      	ldr	r2, [pc, #292]	; (80018dc <MX_GPIO_Init+0x158>)
 80017b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017be:	4b47      	ldr	r3, [pc, #284]	; (80018dc <MX_GPIO_Init+0x158>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	4b44      	ldr	r3, [pc, #272]	; (80018dc <MX_GPIO_Init+0x158>)
 80017cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ce:	4a43      	ldr	r2, [pc, #268]	; (80018dc <MX_GPIO_Init+0x158>)
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017d6:	4b41      	ldr	r3, [pc, #260]	; (80018dc <MX_GPIO_Init+0x158>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e2:	4b3e      	ldr	r3, [pc, #248]	; (80018dc <MX_GPIO_Init+0x158>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e6:	4a3d      	ldr	r2, [pc, #244]	; (80018dc <MX_GPIO_Init+0x158>)
 80017e8:	f043 0302 	orr.w	r3, r3, #2
 80017ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ee:	4b3b      	ldr	r3, [pc, #236]	; (80018dc <MX_GPIO_Init+0x158>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2107      	movs	r1, #7
 80017fe:	4838      	ldr	r0, [pc, #224]	; (80018e0 <MX_GPIO_Init+0x15c>)
 8001800:	f001 fd12 	bl	8003228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8001804:	2200      	movs	r2, #0
 8001806:	2150      	movs	r1, #80	; 0x50
 8001808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180c:	f001 fd0c 	bl	8003228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001810:	2200      	movs	r2, #0
 8001812:	2140      	movs	r1, #64	; 0x40
 8001814:	4833      	ldr	r0, [pc, #204]	; (80018e4 <MX_GPIO_Init+0x160>)
 8001816:	f001 fd07 	bl	8003228 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800181a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800181e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001820:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800182a:	f107 0314 	add.w	r3, r7, #20
 800182e:	4619      	mov	r1, r3
 8001830:	482b      	ldr	r0, [pc, #172]	; (80018e0 <MX_GPIO_Init+0x15c>)
 8001832:	f001 fb37 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001836:	2307      	movs	r3, #7
 8001838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183a:	2301      	movs	r3, #1
 800183c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001842:	2300      	movs	r3, #0
 8001844:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001846:	f107 0314 	add.w	r3, r7, #20
 800184a:	4619      	mov	r1, r3
 800184c:	4824      	ldr	r0, [pc, #144]	; (80018e0 <MX_GPIO_Init+0x15c>)
 800184e:	f001 fb29 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 Shield_Btn_A_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8|Shield_Btn_A_Pin;
 8001852:	f240 5302 	movw	r3, #1282	; 0x502
 8001856:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001858:	2300      	movs	r3, #0
 800185a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186a:	f001 fb1b 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_CS_Pin PA6 */
  GPIO_InitStruct.Pin = SPI_CS_Pin|GPIO_PIN_6;
 800186e:	2350      	movs	r3, #80	; 0x50
 8001870:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001872:	2301      	movs	r3, #1
 8001874:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187a:	2300      	movs	r3, #0
 800187c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187e:	f107 0314 	add.w	r3, r7, #20
 8001882:	4619      	mov	r1, r3
 8001884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001888:	f001 fb0c 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_A3_Pin PB10 PB3 PB4
                           Shield_Btn_C_Pin */
  GPIO_InitStruct.Pin = Button_A3_Pin|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 800188c:	f240 4339 	movw	r3, #1081	; 0x439
 8001890:	617b      	str	r3, [r7, #20]
                          |Shield_Btn_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001892:	2300      	movs	r3, #0
 8001894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	4619      	mov	r1, r3
 80018a0:	4810      	ldr	r0, [pc, #64]	; (80018e4 <MX_GPIO_Init+0x160>)
 80018a2:	f001 faff 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018a6:	2340      	movs	r3, #64	; 0x40
 80018a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018aa:	2301      	movs	r3, #1
 80018ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b6:	f107 0314 	add.w	r3, r7, #20
 80018ba:	4619      	mov	r1, r3
 80018bc:	4809      	ldr	r0, [pc, #36]	; (80018e4 <MX_GPIO_Init+0x160>)
 80018be:	f001 faf1 	bl	8002ea4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80018c2:	2200      	movs	r2, #0
 80018c4:	2105      	movs	r1, #5
 80018c6:	2028      	movs	r0, #40	; 0x28
 80018c8:	f001 fac2 	bl	8002e50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018cc:	2028      	movs	r0, #40	; 0x28
 80018ce:	f001 fadb 	bl	8002e88 <HAL_NVIC_EnableIRQ>

}
 80018d2:	bf00      	nop
 80018d4:	3728      	adds	r7, #40	; 0x28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000
 80018e0:	48000800 	.word	0x48000800
 80018e4:	48000400 	.word	0x48000400

080018e8 <GameLoop>:
/* USER CODE BEGIN 4 */



void GameLoop( void * pvParameters )
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	f5ad 6d86 	sub.w	sp, sp, #1072	; 0x430
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 80018f4:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 80018f8:	6018      	str	r0, [r3, #0]
	int board[4][8][8] = {
 80018fa:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 80018fe:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8001902:	4618      	mov	r0, r3
 8001904:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001908:	461a      	mov	r2, r3
 800190a:	2100      	movs	r1, #0
 800190c:	f007 fba0 	bl	8009050 <memset>
			{0,0,0,0,0,0,0,0},
			{0,0,0,0,0,0,0,0}}
		};


	llist *snake = llist_create(NULL);
 8001910:	2000      	movs	r0, #0
 8001912:	f7ff fac3 	bl	8000e9c <llist_create>
 8001916:	4602      	mov	r2, r0
 8001918:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800191c:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001920:	601a      	str	r2, [r3, #0]
	llist_push(snake, 0,4,1);
 8001922:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001926:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 800192a:	6818      	ldr	r0, [r3, #0]
 800192c:	2301      	movs	r3, #1
 800192e:	2204      	movs	r2, #4
 8001930:	2100      	movs	r1, #0
 8001932:	f7ff fad7 	bl	8000ee4 <llist_push>
	llist_push(snake, 0,4,2);
 8001936:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800193a:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 800193e:	6818      	ldr	r0, [r3, #0]
 8001940:	2302      	movs	r3, #2
 8001942:	2204      	movs	r2, #4
 8001944:	2100      	movs	r1, #0
 8001946:	f7ff facd 	bl	8000ee4 <llist_push>
	//llist_push(snake, 0,4,3);


	char direction = 'a';
 800194a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800194e:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001952:	2261      	movs	r2, #97	; 0x61
 8001954:	701a      	strb	r2, [r3, #0]
	char previousDirection = 'a';
 8001956:	2361      	movs	r3, #97	; 0x61
 8001958:	f887 342f 	strb.w	r3, [r7, #1071]	; 0x42f
	int delay = 350;
 800195c:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8001960:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
	int cellState = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c

	llist_printSnake(snake, board);
 800196a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800196e:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f107 021c 	add.w	r2, r7, #28
 8001978:	4611      	mov	r1, r2
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fae8 	bl	8000f50 <llist_printSnake>

	MAX7219_paintPoints(0, board[0]);
 8001980:	f107 031c 	add.w	r3, r7, #28
 8001984:	4619      	mov	r1, r3
 8001986:	2000      	movs	r0, #0
 8001988:	f000 fe0a 	bl	80025a0 <MAX7219_paintPoints>
	MAX7219_paintPoints(1, board[1]);
 800198c:	f107 031c 	add.w	r3, r7, #28
 8001990:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001994:	4619      	mov	r1, r3
 8001996:	2001      	movs	r0, #1
 8001998:	f000 fe02 	bl	80025a0 <MAX7219_paintPoints>
	MAX7219_paintPoints(2, board[2]);
 800199c:	f107 031c 	add.w	r3, r7, #28
 80019a0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80019a4:	4619      	mov	r1, r3
 80019a6:	2002      	movs	r0, #2
 80019a8:	f000 fdfa 	bl	80025a0 <MAX7219_paintPoints>
	MAX7219_paintPoints(3, board[3]);
 80019ac:	f107 031c 	add.w	r3, r7, #28
 80019b0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80019b4:	4619      	mov	r1, r3
 80019b6:	2003      	movs	r0, #3
 80019b8:	f000 fdf2 	bl	80025a0 <MAX7219_paintPoints>
	MAX7219_MatrixUpdate();
 80019bc:	f000 feb0 	bl	8002720 <MAX7219_MatrixUpdate>
	vTaskDelay(delay);
 80019c0:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 80019c4:	4618      	mov	r0, r3
 80019c6:	f005 fca7 	bl	8007318 <vTaskDelay>

	int foodTimeout = 3;
 80019ca:	2303      	movs	r3, #3
 80019cc:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
	int food[3];
	int grow = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420

    for(;;)
    {


    	if( xSemaphoreTake( xButtonPressedSem, ( TickType_t ) 1) == pdTRUE ){
 80019d6:	4bad      	ldr	r3, [pc, #692]	; (8001c8c <GameLoop+0x3a4>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2101      	movs	r1, #1
 80019dc:	4618      	mov	r0, r3
 80019de:	f005 f867 	bl	8006ab0 <xQueueSemaphoreTake>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d10f      	bne.n	8001a08 <GameLoop+0x120>
    		previousDirection = direction;
 80019e8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 80019ec:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	f887 342f 	strb.w	r3, [r7, #1071]	; 0x42f
    		xQueueReceive( xDirectionQ, &direction, ( TickType_t ) 10 );
 80019f6:	4ba6      	ldr	r3, [pc, #664]	; (8001c90 <GameLoop+0x3a8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f107 0117 	add.w	r1, r7, #23
 80019fe:	220a      	movs	r2, #10
 8001a00:	4618      	mov	r0, r3
 8001a02:	f004 ff75 	bl	80068f0 <xQueueReceive>
 8001a06:	e7e6      	b.n	80019d6 <GameLoop+0xee>

//    		int checkOccupiedRight(struct node* head, int boardState[][8][8]);
//    		int checkOccupiedLeft(struct node* head, int boardState[][8][8]);
//    		int checkOccupiedUp(struct node* head, int boardState[][8][8]);
//    		int checkOccupiedDown(struct node* head, int boardState[][8][8]);
    		switch (direction)
 8001a08:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001a0c:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	3b61      	subs	r3, #97	; 0x61
 8001a14:	2b03      	cmp	r3, #3
 8001a16:	f200 80d1 	bhi.w	8001bbc <GameLoop+0x2d4>
 8001a1a:	a201      	add	r2, pc, #4	; (adr r2, 8001a20 <GameLoop+0x138>)
 8001a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a20:	08001b5b 	.word	0x08001b5b
 8001a24:	08001a31 	.word	0x08001a31
 8001a28:	08001af9 	.word	0x08001af9
 8001a2c:	08001a97 	.word	0x08001a97
			{
			case 'b':
				cellState = checkOccupiedDown( snake, board);
 8001a30:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001a34:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f107 021c 	add.w	r2, r7, #28
 8001a3e:	4611      	mov	r1, r2
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fbd9 	bl	80011f8 <checkOccupiedDown>
 8001a46:	f8c7 041c 	str.w	r0, [r7, #1052]	; 0x41c
				if (cellState == 1 || cellState == -1) xSemaphoreGive( xGameOverSem );
 8001a4a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d004      	beq.n	8001a5c <GameLoop+0x174>
 8001a52:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a5a:	d106      	bne.n	8001a6a <GameLoop+0x182>
 8001a5c:	4b8d      	ldr	r3, [pc, #564]	; (8001c94 <GameLoop+0x3ac>)
 8001a5e:	6818      	ldr	r0, [r3, #0]
 8001a60:	2300      	movs	r3, #0
 8001a62:	2200      	movs	r2, #0
 8001a64:	2100      	movs	r1, #0
 8001a66:	f004 fda9 	bl	80065bc <xQueueGenericSend>
				if (cellState == 2 ) {
 8001a6a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	f040 80a6 	bne.w	8001bc0 <GameLoop+0x2d8>
					foodTimeout = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
					grow = 1;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
					if (delay > 55) delay = delay - 15;
 8001a80:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001a84:	2b37      	cmp	r3, #55	; 0x37
 8001a86:	f340 809b 	ble.w	8001bc0 <GameLoop+0x2d8>
 8001a8a:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001a8e:	3b0f      	subs	r3, #15
 8001a90:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
				}
				break;
 8001a94:	e094      	b.n	8001bc0 <GameLoop+0x2d8>
			case 'd':
				cellState = checkOccupiedUp( snake, board);
 8001a96:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001a9a:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f107 021c 	add.w	r2, r7, #28
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff fb51 	bl	800114e <checkOccupiedUp>
 8001aac:	f8c7 041c 	str.w	r0, [r7, #1052]	; 0x41c

				if (cellState == 1 || cellState == -1) xSemaphoreGive( xGameOverSem );
 8001ab0:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d004      	beq.n	8001ac2 <GameLoop+0x1da>
 8001ab8:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac0:	d106      	bne.n	8001ad0 <GameLoop+0x1e8>
 8001ac2:	4b74      	ldr	r3, [pc, #464]	; (8001c94 <GameLoop+0x3ac>)
 8001ac4:	6818      	ldr	r0, [r3, #0]
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	2200      	movs	r2, #0
 8001aca:	2100      	movs	r1, #0
 8001acc:	f004 fd76 	bl	80065bc <xQueueGenericSend>
				if (cellState == 2 ) {
 8001ad0:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d175      	bne.n	8001bc4 <GameLoop+0x2dc>
									foodTimeout = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
									grow = 1;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
									if (delay > 55) delay = delay - 15;
 8001ae4:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001ae8:	2b37      	cmp	r3, #55	; 0x37
 8001aea:	dd6b      	ble.n	8001bc4 <GameLoop+0x2dc>
 8001aec:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001af0:	3b0f      	subs	r3, #15
 8001af2:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
								}

				break;
 8001af6:	e065      	b.n	8001bc4 <GameLoop+0x2dc>
			case 'c':
				cellState = checkOccupiedLeft( snake, board);
 8001af8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001afc:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f107 021c 	add.w	r2, r7, #28
 8001b06:	4611      	mov	r1, r2
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff fab4 	bl	8001076 <checkOccupiedLeft>
 8001b0e:	f8c7 041c 	str.w	r0, [r7, #1052]	; 0x41c
				if (cellState == 1 || cellState == -1) xSemaphoreGive( xGameOverSem );
 8001b12:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d004      	beq.n	8001b24 <GameLoop+0x23c>
 8001b1a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b22:	d106      	bne.n	8001b32 <GameLoop+0x24a>
 8001b24:	4b5b      	ldr	r3, [pc, #364]	; (8001c94 <GameLoop+0x3ac>)
 8001b26:	6818      	ldr	r0, [r3, #0]
 8001b28:	2300      	movs	r3, #0
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	f004 fd45 	bl	80065bc <xQueueGenericSend>
				if (cellState == 2 ) {
 8001b32:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d146      	bne.n	8001bc8 <GameLoop+0x2e0>
									foodTimeout = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
									grow = 1;
 8001b40:	2301      	movs	r3, #1
 8001b42:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
									if (delay > 55) delay = delay - 15;
 8001b46:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001b4a:	2b37      	cmp	r3, #55	; 0x37
 8001b4c:	dd3c      	ble.n	8001bc8 <GameLoop+0x2e0>
 8001b4e:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001b52:	3b0f      	subs	r3, #15
 8001b54:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
								}
				break;
 8001b58:	e036      	b.n	8001bc8 <GameLoop+0x2e0>
			case 'a':
				cellState = checkOccupiedRight( snake, board);
 8001b5a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001b5e:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f107 021c 	add.w	r2, r7, #28
 8001b68:	4611      	mov	r1, r2
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff fa1a 	bl	8000fa4 <checkOccupiedRight>
 8001b70:	f8c7 041c 	str.w	r0, [r7, #1052]	; 0x41c
				if (cellState == 1 || cellState == -1) xSemaphoreGive( xGameOverSem );
 8001b74:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d004      	beq.n	8001b86 <GameLoop+0x29e>
 8001b7c:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b84:	d106      	bne.n	8001b94 <GameLoop+0x2ac>
 8001b86:	4b43      	ldr	r3, [pc, #268]	; (8001c94 <GameLoop+0x3ac>)
 8001b88:	6818      	ldr	r0, [r3, #0]
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2100      	movs	r1, #0
 8001b90:	f004 fd14 	bl	80065bc <xQueueGenericSend>
				if (cellState == 2 ) {
 8001b94:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d117      	bne.n	8001bcc <GameLoop+0x2e4>
									foodTimeout = 0;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
									grow = 1;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
									if (delay > 55) delay = delay - 15;
 8001ba8:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001bac:	2b37      	cmp	r3, #55	; 0x37
 8001bae:	dd0d      	ble.n	8001bcc <GameLoop+0x2e4>
 8001bb0:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001bb4:	3b0f      	subs	r3, #15
 8001bb6:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
//				xQueueSend( xBoardQ, ( void * ) &board,  1 );
//				xQueueSend( xSnakeQ, ( void * ) &snake,  1 );
//				xSemaphoreGive( xCheckCollison );
//				if(xSemaphoreTake( xCollisionChecked, ( TickType_t ) portMAX_DELAY) == pdTRUE);
//				xQueueReceive( xCellStateQ, &cellState, ( TickType_t ) 10 );
				break;
 8001bba:	e007      	b.n	8001bcc <GameLoop+0x2e4>
			default:
				break;
 8001bbc:	bf00      	nop
 8001bbe:	e006      	b.n	8001bce <GameLoop+0x2e6>
				break;
 8001bc0:	bf00      	nop
 8001bc2:	e004      	b.n	8001bce <GameLoop+0x2e6>
				break;
 8001bc4:	bf00      	nop
 8001bc6:	e002      	b.n	8001bce <GameLoop+0x2e6>
				break;
 8001bc8:	bf00      	nop
 8001bca:	e000      	b.n	8001bce <GameLoop+0x2e6>
				break;
 8001bcc:	bf00      	nop
			}

    		memset(board, 0, sizeof(board));
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f007 fa39 	bl	8009050 <memset>
//	}
    		//llist_setZero(snake, board);


//todo check grow error on all directions
    		switch (direction)
 8001bde:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001be2:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	3b61      	subs	r3, #97	; 0x61
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d846      	bhi.n	8001c7c <GameLoop+0x394>
 8001bee:	a201      	add	r2, pc, #4	; (adr r2, 8001bf4 <GameLoop+0x30c>)
 8001bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bf4:	08001c5f 	.word	0x08001c5f
 8001bf8:	08001c05 	.word	0x08001c05
 8001bfc:	08001c41 	.word	0x08001c41
 8001c00:	08001c23 	.word	0x08001c23
			{
			case 'b':
				if (previousDirection != 'd') moveDown(snake, grow);
 8001c04:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001c08:	2b64      	cmp	r3, #100	; 0x64
 8001c0a:	d039      	beq.n	8001c80 <GameLoop+0x398>
 8001c0c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c10:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff fbb9 	bl	8001392 <moveDown>
				break;
 8001c20:	e02e      	b.n	8001c80 <GameLoop+0x398>
			case 'd':

				 if (previousDirection != 'b') moveUp(snake, grow);
 8001c22:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001c26:	2b62      	cmp	r3, #98	; 0x62
 8001c28:	d02c      	beq.n	8001c84 <GameLoop+0x39c>
 8001c2a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c2e:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fbcc 	bl	80013d6 <moveUp>
				break;
 8001c3e:	e021      	b.n	8001c84 <GameLoop+0x39c>
			case 'c':

				if (previousDirection != 'a') moveLeft(snake, grow);
 8001c40:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001c44:	2b61      	cmp	r3, #97	; 0x61
 8001c46:	d01f      	beq.n	8001c88 <GameLoop+0x3a0>
 8001c48:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c4c:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff fb6d 	bl	8001336 <moveLeft>
				break;
 8001c5c:	e014      	b.n	8001c88 <GameLoop+0x3a0>
			case 'a':
				if (previousDirection != 'c') moveRight(snake, grow);
 8001c5e:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001c62:	2b63      	cmp	r3, #99	; 0x63
 8001c64:	d018      	beq.n	8001c98 <GameLoop+0x3b0>
 8001c66:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c6a:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff fb31 	bl	80012dc <moveRight>

				break;
 8001c7a:	e00d      	b.n	8001c98 <GameLoop+0x3b0>
			default:
				break;
 8001c7c:	bf00      	nop
 8001c7e:	e00c      	b.n	8001c9a <GameLoop+0x3b2>
				break;
 8001c80:	bf00      	nop
 8001c82:	e00a      	b.n	8001c9a <GameLoop+0x3b2>
				break;
 8001c84:	bf00      	nop
 8001c86:	e008      	b.n	8001c9a <GameLoop+0x3b2>
				break;
 8001c88:	bf00      	nop
 8001c8a:	e006      	b.n	8001c9a <GameLoop+0x3b2>
 8001c8c:	20000190 	.word	0x20000190
 8001c90:	2000017c 	.word	0x2000017c
 8001c94:	20000194 	.word	0x20000194
				break;
 8001c98:	bf00      	nop
			}
    		grow = 0;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420

    		if (foodTimeout == 4){
 8001ca0:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 8001ca4:	2b04      	cmp	r3, #4
 8001ca6:	d11d      	bne.n	8001ce4 <GameLoop+0x3fc>
				xQueueSend( xSnakeQ, ( void * ) &snake,  1 );
 8001ca8:	4b38      	ldr	r3, [pc, #224]	; (8001d8c <GameLoop+0x4a4>)
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	f107 0118 	add.w	r1, r7, #24
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f004 fc82 	bl	80065bc <xQueueGenericSend>
				xSemaphoreGive( xGenerateFood );
 8001cb8:	4b35      	ldr	r3, [pc, #212]	; (8001d90 <GameLoop+0x4a8>)
 8001cba:	6818      	ldr	r0, [r3, #0]
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	f004 fc7b 	bl	80065bc <xQueueGenericSend>

				if(xSemaphoreTake( xFoodGenerated, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 8001cc6:	4b33      	ldr	r3, [pc, #204]	; (8001d94 <GameLoop+0x4ac>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f04f 31ff 	mov.w	r1, #4294967295
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f004 feee 	bl	8006ab0 <xQueueSemaphoreTake>
				xQueueReceive( xFoodPositionQ, &food, ( TickType_t ) 10 );
 8001cd4:	4b30      	ldr	r3, [pc, #192]	; (8001d98 <GameLoop+0x4b0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f107 0108 	add.w	r1, r7, #8
 8001cdc:	220a      	movs	r2, #10
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f004 fe06 	bl	80068f0 <xQueueReceive>

			}
    		if (foodTimeout >= 4) board[food[0]][food[0]][food[0]] = 2;
 8001ce4:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 8001ce8:	2b03      	cmp	r3, #3
 8001cea:	dd19      	ble.n	8001d20 <GameLoop+0x438>
 8001cec:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001cf0:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8001cf4:	6818      	ldr	r0, [r3, #0]
 8001cf6:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001cfa:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8001cfe:	6819      	ldr	r1, [r3, #0]
 8001d00:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001d04:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001d0e:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8001d12:	00c0      	lsls	r0, r0, #3
 8001d14:	4401      	add	r1, r0
 8001d16:	00c9      	lsls	r1, r1, #3
 8001d18:	440a      	add	r2, r1
 8001d1a:	2102      	movs	r1, #2
 8001d1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        	llist_printSnake(snake, board);
 8001d20:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001d24:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f107 021c 	add.w	r2, r7, #28
 8001d2e:	4611      	mov	r1, r2
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff f90d 	bl	8000f50 <llist_printSnake>

//        	board[3][0][0] = 1;
//        	board[3][0][1] = 1;
//        	board[3][2][0] = 1;

    		MAX7219_paintPoints(0, board[0]);
 8001d36:	f107 031c 	add.w	r3, r7, #28
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f000 fc2f 	bl	80025a0 <MAX7219_paintPoints>
    		MAX7219_paintPoints(1, board[1]);
 8001d42:	f107 031c 	add.w	r3, r7, #28
 8001d46:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f000 fc27 	bl	80025a0 <MAX7219_paintPoints>
    		MAX7219_paintPoints(2, board[2]);
 8001d52:	f107 031c 	add.w	r3, r7, #28
 8001d56:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	2002      	movs	r0, #2
 8001d5e:	f000 fc1f 	bl	80025a0 <MAX7219_paintPoints>
    		MAX7219_paintPoints(3, board[3]);
 8001d62:	f107 031c 	add.w	r3, r7, #28
 8001d66:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	f000 fc17 	bl	80025a0 <MAX7219_paintPoints>
    		MAX7219_MatrixUpdate();
 8001d72:	f000 fcd5 	bl	8002720 <MAX7219_MatrixUpdate>

    		vTaskDelay(delay);
 8001d76:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f005 facc 	bl	8007318 <vTaskDelay>
    		foodTimeout++;
 8001d80:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 8001d84:	3301      	adds	r3, #1
 8001d86:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
    	if( xSemaphoreTake( xButtonPressedSem, ( TickType_t ) 1) == pdTRUE ){
 8001d8a:	e624      	b.n	80019d6 <GameLoop+0xee>
 8001d8c:	20000184 	.word	0x20000184
 8001d90:	200001a0 	.word	0x200001a0
 8001d94:	200001a4 	.word	0x200001a4
 8001d98:	2000018c 	.word	0x2000018c

08001d9c <FoodPositionGenerator>:

    }

}

void FoodPositionGenerator(void *  pvParameters){
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08c      	sub	sp, #48	; 0x30
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]

	llist *snakeBody = llist_create(NULL);
 8001da4:	2000      	movs	r0, #0
 8001da6:	f7ff f879 	bl	8000e9c <llist_create>
 8001daa:	4603      	mov	r3, r0
 8001dac:	61bb      	str	r3, [r7, #24]
	int display;
	int x;
	int y;
	int valid = 0;
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
	int food[3] = {0,0,0};
 8001db2:	2300      	movs	r3, #0
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	2300      	movs	r3, #0
 8001dbc:	617b      	str	r3, [r7, #20]
	for(;;) {
		display = rand() % 4;
 8001dbe:	f007 fa5d 	bl	800927c <rand>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	425a      	negs	r2, r3
 8001dc6:	f003 0303 	and.w	r3, r3, #3
 8001dca:	f002 0203 	and.w	r2, r2, #3
 8001dce:	bf58      	it	pl
 8001dd0:	4253      	negpl	r3, r2
 8001dd2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if(xSemaphoreTake( xGenerateFood, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 8001dd4:	4b35      	ldr	r3, [pc, #212]	; (8001eac <FoodPositionGenerator+0x110>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f004 fe67 	bl	8006ab0 <xQueueSemaphoreTake>
		xQueueReceive( xSnakeQ, &snakeBody, ( TickType_t ) 10 );
 8001de2:	4b33      	ldr	r3, [pc, #204]	; (8001eb0 <FoodPositionGenerator+0x114>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f107 0118 	add.w	r1, r7, #24
 8001dea:	220a      	movs	r2, #10
 8001dec:	4618      	mov	r0, r3
 8001dee:	f004 fd7f 	bl	80068f0 <xQueueReceive>

		while(valid == 0 ){
 8001df2:	e041      	b.n	8001e78 <FoodPositionGenerator+0xdc>
			valid = 1;
 8001df4:	2301      	movs	r3, #1
 8001df6:	623b      	str	r3, [r7, #32]
			display = rand() % 4;
 8001df8:	f007 fa40 	bl	800927c <rand>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	425a      	negs	r2, r3
 8001e00:	f003 0303 	and.w	r3, r3, #3
 8001e04:	f002 0203 	and.w	r2, r2, #3
 8001e08:	bf58      	it	pl
 8001e0a:	4253      	negpl	r3, r2
 8001e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
			x = rand() % 8;
 8001e0e:	f007 fa35 	bl	800927c <rand>
 8001e12:	4603      	mov	r3, r0
 8001e14:	425a      	negs	r2, r3
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	f002 0207 	and.w	r2, r2, #7
 8001e1e:	bf58      	it	pl
 8001e20:	4253      	negpl	r3, r2
 8001e22:	62bb      	str	r3, [r7, #40]	; 0x28
			y = rand() % 8;
 8001e24:	f007 fa2a 	bl	800927c <rand>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	425a      	negs	r2, r3
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	f002 0207 	and.w	r2, r2, #7
 8001e34:	bf58      	it	pl
 8001e36:	4253      	negpl	r3, r2
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24

			struct node *curr = *snakeBody;
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	61fb      	str	r3, [r7, #28]


			while (curr != NULL) {
 8001e40:	e017      	b.n	8001e72 <FoodPositionGenerator+0xd6>

				if (curr->display == display) {
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d101      	bne.n	8001e50 <FoodPositionGenerator+0xb4>
									valid = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	623b      	str	r3, [r7, #32]

								};

				if (curr->x == x) {
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d101      	bne.n	8001e5e <FoodPositionGenerator+0xc2>
					valid = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	623b      	str	r3, [r7, #32]

				};
				if (curr->y == y){
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d101      	bne.n	8001e6c <FoodPositionGenerator+0xd0>
					valid = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	623b      	str	r3, [r7, #32]
				}

				curr = curr->next;
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	61fb      	str	r3, [r7, #28]
			while (curr != NULL) {
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d1e4      	bne.n	8001e42 <FoodPositionGenerator+0xa6>
		while(valid == 0 ){
 8001e78:	6a3b      	ldr	r3, [r7, #32]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0ba      	beq.n	8001df4 <FoodPositionGenerator+0x58>
			}
		}

		food[0] = display;
 8001e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e80:	60fb      	str	r3, [r7, #12]
		food[1] = x;
 8001e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e84:	613b      	str	r3, [r7, #16]
		food[2] = y;
 8001e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e88:	617b      	str	r3, [r7, #20]

		xQueueSend( xFoodPositionQ, (void *) &food,  1 );
 8001e8a:	4b0a      	ldr	r3, [pc, #40]	; (8001eb4 <FoodPositionGenerator+0x118>)
 8001e8c:	6818      	ldr	r0, [r3, #0]
 8001e8e:	f107 010c 	add.w	r1, r7, #12
 8001e92:	2300      	movs	r3, #0
 8001e94:	2201      	movs	r2, #1
 8001e96:	f004 fb91 	bl	80065bc <xQueueGenericSend>
		xSemaphoreGive( xFoodGenerated );
 8001e9a:	4b07      	ldr	r3, [pc, #28]	; (8001eb8 <FoodPositionGenerator+0x11c>)
 8001e9c:	6818      	ldr	r0, [r3, #0]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	f004 fb8a 	bl	80065bc <xQueueGenericSend>
		display = rand() % 4;
 8001ea8:	e789      	b.n	8001dbe <FoodPositionGenerator+0x22>
 8001eaa:	bf00      	nop
 8001eac:	200001a0 	.word	0x200001a0
 8001eb0:	20000184 	.word	0x20000184
 8001eb4:	2000018c 	.word	0x2000018c
 8001eb8:	200001a4 	.word	0x200001a4

08001ebc <CollisionCheck>:
	}
}


void CollisionCheck( void * pvParameters )
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001ec8:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8001ecc:	6018      	str	r0, [r3, #0]

	int board[4][8][8];
	llist *snakeBody = llist_create(NULL);
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f7fe ffe4 	bl	8000e9c <llist_create>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001eda:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8001ede:	601a      	str	r2, [r3, #0]
	int cellState;
    for(;;)
    {
    	if(xSemaphoreTake( xCheckCollison, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 8001ee0:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <CollisionCheck+0xb0>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f004 fde1 	bl	8006ab0 <xQueueSemaphoreTake>

    	xQueueReceive( xBoardQ, &board, ( TickType_t ) 10 );
 8001eee:	4b20      	ldr	r3, [pc, #128]	; (8001f70 <CollisionCheck+0xb4>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f107 0110 	add.w	r1, r7, #16
 8001ef6:	220a      	movs	r2, #10
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f004 fcf9 	bl	80068f0 <xQueueReceive>
    	xQueueReceive( xSnakeQ, &snakeBody, ( TickType_t ) 10 );
 8001efe:	4b1d      	ldr	r3, [pc, #116]	; (8001f74 <CollisionCheck+0xb8>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f107 010c 	add.w	r1, r7, #12
 8001f06:	220a      	movs	r2, #10
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f004 fcf1 	bl	80068f0 <xQueueReceive>


    	cellState = checkOccupiedRight( snakeBody, board);
 8001f0e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001f12:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f107 0210 	add.w	r2, r7, #16
 8001f1c:	4611      	mov	r1, r2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff f840 	bl	8000fa4 <checkOccupiedRight>
 8001f24:	4602      	mov	r2, r0
 8001f26:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001f2a:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8001f2e:	601a      	str	r2, [r3, #0]
    	if (cellState != 0 ) xSemaphoreGive( xGameOverSem );
 8001f30:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001f34:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d006      	beq.n	8001f4c <CollisionCheck+0x90>
 8001f3e:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <CollisionCheck+0xbc>)
 8001f40:	6818      	ldr	r0, [r3, #0]
 8001f42:	2300      	movs	r3, #0
 8001f44:	2200      	movs	r2, #0
 8001f46:	2100      	movs	r1, #0
 8001f48:	f004 fb38 	bl	80065bc <xQueueGenericSend>
    	xQueueSend( xCellStateQ, (void *) &cellState,  1 );
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <CollisionCheck+0xc0>)
 8001f4e:	6818      	ldr	r0, [r3, #0]
 8001f50:	f107 0108 	add.w	r1, r7, #8
 8001f54:	2300      	movs	r3, #0
 8001f56:	2201      	movs	r2, #1
 8001f58:	f004 fb30 	bl	80065bc <xQueueGenericSend>
    	xSemaphoreGive( xCollisionChecked );
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <CollisionCheck+0xc4>)
 8001f5e:	6818      	ldr	r0, [r3, #0]
 8001f60:	2300      	movs	r3, #0
 8001f62:	2200      	movs	r2, #0
 8001f64:	2100      	movs	r1, #0
 8001f66:	f004 fb29 	bl	80065bc <xQueueGenericSend>
    	if(xSemaphoreTake( xCheckCollison, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 8001f6a:	e7b9      	b.n	8001ee0 <CollisionCheck+0x24>
 8001f6c:	20000198 	.word	0x20000198
 8001f70:	20000180 	.word	0x20000180
 8001f74:	20000184 	.word	0x20000184
 8001f78:	20000194 	.word	0x20000194
 8001f7c:	20000188 	.word	0x20000188
 8001f80:	2000019c 	.word	0x2000019c

08001f84 <ButtonHandler>:

    }
}

void ButtonHandler( void * pvParameters )
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]

	char buttonPressed;
    for(;;)
    {

    	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == 0) {
 8001f8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f94:	f001 f930 	bl	80031f8 <HAL_GPIO_ReadPin>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d116      	bne.n	8001fcc <ButtonHandler+0x48>
      		buttonPressed = 'a';
 8001f9e:	2361      	movs	r3, #97	; 0x61
 8001fa0:	73fb      	strb	r3, [r7, #15]
      		xQueueReset(xDirectionQ);
 8001fa2:	4b39      	ldr	r3, [pc, #228]	; (8002088 <ButtonHandler+0x104>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f004 f9c9 	bl	8006340 <xQueueGenericReset>
      		xQueueSend( xDirectionQ, ( void * ) &buttonPressed,  1 );
 8001fae:	4b36      	ldr	r3, [pc, #216]	; (8002088 <ButtonHandler+0x104>)
 8001fb0:	6818      	ldr	r0, [r3, #0]
 8001fb2:	f107 010f 	add.w	r1, r7, #15
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f004 faff 	bl	80065bc <xQueueGenericSend>
      		xSemaphoreGive( xButtonPressedSem );
 8001fbe:	4b33      	ldr	r3, [pc, #204]	; (800208c <ButtonHandler+0x108>)
 8001fc0:	6818      	ldr	r0, [r3, #0]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	f004 faf8 	bl	80065bc <xQueueGenericSend>
      	}
    	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == 0) {
 8001fcc:	2108      	movs	r1, #8
 8001fce:	4830      	ldr	r0, [pc, #192]	; (8002090 <ButtonHandler+0x10c>)
 8001fd0:	f001 f912 	bl	80031f8 <HAL_GPIO_ReadPin>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d116      	bne.n	8002008 <ButtonHandler+0x84>
    	      		buttonPressed = 'b';
 8001fda:	2362      	movs	r3, #98	; 0x62
 8001fdc:	73fb      	strb	r3, [r7, #15]
    	      		xQueueReset(xDirectionQ);
 8001fde:	4b2a      	ldr	r3, [pc, #168]	; (8002088 <ButtonHandler+0x104>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f004 f9ab 	bl	8006340 <xQueueGenericReset>
    	      		xQueueSend( xDirectionQ, ( void * ) &buttonPressed,  1 );
 8001fea:	4b27      	ldr	r3, [pc, #156]	; (8002088 <ButtonHandler+0x104>)
 8001fec:	6818      	ldr	r0, [r3, #0]
 8001fee:	f107 010f 	add.w	r1, r7, #15
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f004 fae1 	bl	80065bc <xQueueGenericSend>
    	      		xSemaphoreGive( xButtonPressedSem );
 8001ffa:	4b24      	ldr	r3, [pc, #144]	; (800208c <ButtonHandler+0x108>)
 8001ffc:	6818      	ldr	r0, [r3, #0]
 8001ffe:	2300      	movs	r3, #0
 8002000:	2200      	movs	r2, #0
 8002002:	2100      	movs	r1, #0
 8002004:	f004 fada 	bl	80065bc <xQueueGenericSend>
    	      	}
    	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0) {
 8002008:	2120      	movs	r1, #32
 800200a:	4821      	ldr	r0, [pc, #132]	; (8002090 <ButtonHandler+0x10c>)
 800200c:	f001 f8f4 	bl	80031f8 <HAL_GPIO_ReadPin>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d116      	bne.n	8002044 <ButtonHandler+0xc0>
    	      		buttonPressed = 'c';
 8002016:	2363      	movs	r3, #99	; 0x63
 8002018:	73fb      	strb	r3, [r7, #15]
    	      		xQueueReset(xDirectionQ);
 800201a:	4b1b      	ldr	r3, [pc, #108]	; (8002088 <ButtonHandler+0x104>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2100      	movs	r1, #0
 8002020:	4618      	mov	r0, r3
 8002022:	f004 f98d 	bl	8006340 <xQueueGenericReset>
    	      		xQueueSend( xDirectionQ, ( void * ) &buttonPressed,  1 );
 8002026:	4b18      	ldr	r3, [pc, #96]	; (8002088 <ButtonHandler+0x104>)
 8002028:	6818      	ldr	r0, [r3, #0]
 800202a:	f107 010f 	add.w	r1, r7, #15
 800202e:	2300      	movs	r3, #0
 8002030:	2201      	movs	r2, #1
 8002032:	f004 fac3 	bl	80065bc <xQueueGenericSend>
    	      		xSemaphoreGive( xButtonPressedSem );
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <ButtonHandler+0x108>)
 8002038:	6818      	ldr	r0, [r3, #0]
 800203a:	2300      	movs	r3, #0
 800203c:	2200      	movs	r2, #0
 800203e:	2100      	movs	r1, #0
 8002040:	f004 fabc 	bl	80065bc <xQueueGenericSend>
    	      	}
    	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0) {
 8002044:	2110      	movs	r1, #16
 8002046:	4812      	ldr	r0, [pc, #72]	; (8002090 <ButtonHandler+0x10c>)
 8002048:	f001 f8d6 	bl	80031f8 <HAL_GPIO_ReadPin>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d116      	bne.n	8002080 <ButtonHandler+0xfc>
    	      		buttonPressed = 'd';
 8002052:	2364      	movs	r3, #100	; 0x64
 8002054:	73fb      	strb	r3, [r7, #15]
    	      		xQueueReset(xDirectionQ);
 8002056:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <ButtonHandler+0x104>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2100      	movs	r1, #0
 800205c:	4618      	mov	r0, r3
 800205e:	f004 f96f 	bl	8006340 <xQueueGenericReset>
    	      		xQueueSend( xDirectionQ, ( void * ) &buttonPressed,  1 );
 8002062:	4b09      	ldr	r3, [pc, #36]	; (8002088 <ButtonHandler+0x104>)
 8002064:	6818      	ldr	r0, [r3, #0]
 8002066:	f107 010f 	add.w	r1, r7, #15
 800206a:	2300      	movs	r3, #0
 800206c:	2201      	movs	r2, #1
 800206e:	f004 faa5 	bl	80065bc <xQueueGenericSend>
    	      		xSemaphoreGive( xButtonPressedSem );
 8002072:	4b06      	ldr	r3, [pc, #24]	; (800208c <ButtonHandler+0x108>)
 8002074:	6818      	ldr	r0, [r3, #0]
 8002076:	2300      	movs	r3, #0
 8002078:	2200      	movs	r2, #0
 800207a:	2100      	movs	r1, #0
 800207c:	f004 fa9e 	bl	80065bc <xQueueGenericSend>
    	      	}
    	vTaskDelay(50);
 8002080:	2032      	movs	r0, #50	; 0x32
 8002082:	f005 f949 	bl	8007318 <vTaskDelay>
    	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == 0) {
 8002086:	e781      	b.n	8001f8c <ButtonHandler+0x8>
 8002088:	2000017c 	.word	0x2000017c
 800208c:	20000190 	.word	0x20000190
 8002090:	48000400 	.word	0x48000400

08002094 <Task3>:

    }
}

void Task3( void * pvParameters )
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
	if(xSemaphoreTake( xGameOverSem, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 800209c:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <Task3+0x4c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f04f 31ff 	mov.w	r1, #4294967295
 80020a4:	4618      	mov	r0, r3
 80020a6:	f004 fd03 	bl	8006ab0 <xQueueSemaphoreTake>
    for(;;)
    {
    	 MAX7219_MatrixSetRow64(0, CHR('D'));
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <Task3+0x50>)
 80020ac:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80020b0:	2000      	movs	r0, #0
 80020b2:	f000 fb03 	bl	80026bc <MAX7219_MatrixSetRow64>
    	 	    MAX7219_MatrixSetRow64(1, CHR('E'));
 80020b6:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <Task3+0x50>)
 80020b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80020bc:	2001      	movs	r0, #1
 80020be:	f000 fafd 	bl	80026bc <MAX7219_MatrixSetRow64>
    	 	  MAX7219_MatrixSetRow64(2, CHR('A'));
 80020c2:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <Task3+0x50>)
 80020c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c8:	2002      	movs	r0, #2
 80020ca:	f000 faf7 	bl	80026bc <MAX7219_MatrixSetRow64>
    	  	MAX7219_MatrixSetRow64(3, CHR('D'));
 80020ce:	4b05      	ldr	r3, [pc, #20]	; (80020e4 <Task3+0x50>)
 80020d0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80020d4:	2003      	movs	r0, #3
 80020d6:	f000 faf1 	bl	80026bc <MAX7219_MatrixSetRow64>
    	  	MAX7219_MatrixUpdate();
 80020da:	f000 fb21 	bl	8002720 <MAX7219_MatrixUpdate>
    	 MAX7219_MatrixSetRow64(0, CHR('D'));
 80020de:	e7e4      	b.n	80020aa <Task3+0x16>
 80020e0:	20000194 	.word	0x20000194
 80020e4:	0800b088 	.word	0x0800b088

080020e8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80020f0:	2001      	movs	r0, #1
 80020f2:	f004 f821 	bl	8006138 <osDelay>
 80020f6:	e7fb      	b.n	80020f0 <StartDefaultTask+0x8>

080020f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a04      	ldr	r2, [pc, #16]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d101      	bne.n	800210e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800210a:	f000 fdc9 	bl	8002ca0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40001400 	.word	0x40001400

0800211c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002120:	b672      	cpsid	i
}
 8002122:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002124:	e7fe      	b.n	8002124 <Error_Handler+0x8>
	...

08002128 <MAX7219_Init>:
static bool SPI_Tx(uint8_t data);
static void DelayInit(void);
static void DelayUS(uint32_t);

void MAX7219_Init(SPI_HandleTypeDef* spi, GPIO_TypeDef* ss_port, uint16_t ss_pin)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	4613      	mov	r3, r2
 8002134:	80fb      	strh	r3, [r7, #6]
	Max7219_SPI = spi;
 8002136:	4a08      	ldr	r2, [pc, #32]	; (8002158 <MAX7219_Init+0x30>)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6013      	str	r3, [r2, #0]
	Max7219_SS_Port = ss_port;
 800213c:	4a07      	ldr	r2, [pc, #28]	; (800215c <MAX7219_Init+0x34>)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	6013      	str	r3, [r2, #0]
	Max7219_SS_Pin = ss_pin;
 8002142:	4a07      	ldr	r2, [pc, #28]	; (8002160 <MAX7219_Init+0x38>)
 8002144:	88fb      	ldrh	r3, [r7, #6]
 8002146:	8013      	strh	r3, [r2, #0]

	/* Us delay */
	DelayInit();
 8002148:	f000 f998 	bl	800247c <DelayInit>

	/* Deselect SS */
	SS_Deselect();
 800214c:	f000 f968 	bl	8002420 <SS_Deselect>
}
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	200001a8 	.word	0x200001a8
 800215c:	200001ac 	.word	0x200001ac
 8002160:	200001b0 	.word	0x200001b0

08002164 <MAX7219_Write>:

bool MAX7219_Write(uint8_t index, uint8_t reg, uint8_t data)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	71fb      	strb	r3, [r7, #7]
 800216e:	460b      	mov	r3, r1
 8002170:	71bb      	strb	r3, [r7, #6]
 8002172:	4613      	mov	r3, r2
 8002174:	717b      	strb	r3, [r7, #5]
	if(index >= MAX7219_IC_NUM) return false;
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	2b03      	cmp	r3, #3
 800217a:	d901      	bls.n	8002180 <MAX7219_Write+0x1c>
 800217c:	2300      	movs	r3, #0
 800217e:	e05b      	b.n	8002238 <MAX7219_Write+0xd4>

	SS_Select();
 8002180:	f000 f93a 	bl	80023f8 <SS_Select>

	/* NOOP to following ic */
	for(int i = index; i < MAX7219_IC_NUM-1; i++)
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	e018      	b.n	80021bc <MAX7219_Write+0x58>
	{
		if(!SPI_Tx(MAX7219_REG_NOOP)) return false;		/* Reg */
 800218a:	2000      	movs	r0, #0
 800218c:	f000 f95c 	bl	8002448 <SPI_Tx>
 8002190:	4603      	mov	r3, r0
 8002192:	f083 0301 	eor.w	r3, r3, #1
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MAX7219_Write+0x3c>
 800219c:	2300      	movs	r3, #0
 800219e:	e04b      	b.n	8002238 <MAX7219_Write+0xd4>
		if(!SPI_Tx(MAX7219_REG_NOOP)) return false;		/* Data */
 80021a0:	2000      	movs	r0, #0
 80021a2:	f000 f951 	bl	8002448 <SPI_Tx>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f083 0301 	eor.w	r3, r3, #1
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MAX7219_Write+0x52>
 80021b2:	2300      	movs	r3, #0
 80021b4:	e040      	b.n	8002238 <MAX7219_Write+0xd4>
	for(int i = index; i < MAX7219_IC_NUM-1; i++)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	3301      	adds	r3, #1
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2b02      	cmp	r3, #2
 80021c0:	dde3      	ble.n	800218a <MAX7219_Write+0x26>
	}

	/* Write register */
	if(!SPI_Tx(reg)) return false;
 80021c2:	79bb      	ldrb	r3, [r7, #6]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f000 f93f 	bl	8002448 <SPI_Tx>
 80021ca:	4603      	mov	r3, r0
 80021cc:	f083 0301 	eor.w	r3, r3, #1
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MAX7219_Write+0x76>
 80021d6:	2300      	movs	r3, #0
 80021d8:	e02e      	b.n	8002238 <MAX7219_Write+0xd4>
	if(!SPI_Tx(data)) return false;
 80021da:	797b      	ldrb	r3, [r7, #5]
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 f933 	bl	8002448 <SPI_Tx>
 80021e2:	4603      	mov	r3, r0
 80021e4:	f083 0301 	eor.w	r3, r3, #1
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MAX7219_Write+0x8e>
 80021ee:	2300      	movs	r3, #0
 80021f0:	e022      	b.n	8002238 <MAX7219_Write+0xd4>

	/* NOOP to previous ic */
	for(int i = 0; i < index; i++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	e018      	b.n	800222a <MAX7219_Write+0xc6>
	{
		if(!SPI_Tx(MAX7219_REG_NOOP)) return false;		/* Reg */
 80021f8:	2000      	movs	r0, #0
 80021fa:	f000 f925 	bl	8002448 <SPI_Tx>
 80021fe:	4603      	mov	r3, r0
 8002200:	f083 0301 	eor.w	r3, r3, #1
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MAX7219_Write+0xaa>
 800220a:	2300      	movs	r3, #0
 800220c:	e014      	b.n	8002238 <MAX7219_Write+0xd4>
		if(!SPI_Tx(MAX7219_REG_NOOP)) return false;		/* Data */
 800220e:	2000      	movs	r0, #0
 8002210:	f000 f91a 	bl	8002448 <SPI_Tx>
 8002214:	4603      	mov	r3, r0
 8002216:	f083 0301 	eor.w	r3, r3, #1
 800221a:	b2db      	uxtb	r3, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MAX7219_Write+0xc0>
 8002220:	2300      	movs	r3, #0
 8002222:	e009      	b.n	8002238 <MAX7219_Write+0xd4>
	for(int i = 0; i < index; i++)
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	3301      	adds	r3, #1
 8002228:	60bb      	str	r3, [r7, #8]
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	429a      	cmp	r2, r3
 8002230:	dbe2      	blt.n	80021f8 <MAX7219_Write+0x94>
	}

	SS_Deselect();
 8002232:	f000 f8f5 	bl	8002420 <SS_Deselect>

	return true;
 8002236:	2301      	movs	r3, #1
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <MAX7219_Digit>:

bool MAX7219_Digit(uint8_t index, uint8_t digit, int8_t value)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	71fb      	strb	r3, [r7, #7]
 800224a:	460b      	mov	r3, r1
 800224c:	71bb      	strb	r3, [r7, #6]
 800224e:	4613      	mov	r3, r2
 8002250:	717b      	strb	r3, [r7, #5]
	if(index >= MAX7219_IC_NUM) return false;
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	2b03      	cmp	r3, #3
 8002256:	d901      	bls.n	800225c <MAX7219_Digit+0x1c>
 8002258:	2300      	movs	r3, #0
 800225a:	e015      	b.n	8002288 <MAX7219_Digit+0x48>
	if(digit > 0x07) return false;
 800225c:	79bb      	ldrb	r3, [r7, #6]
 800225e:	2b07      	cmp	r3, #7
 8002260:	d901      	bls.n	8002266 <MAX7219_Digit+0x26>
 8002262:	2300      	movs	r3, #0
 8002264:	e010      	b.n	8002288 <MAX7219_Digit+0x48>

	if(!MAX7219_Write(index, digit+1, value)) return false;
 8002266:	79bb      	ldrb	r3, [r7, #6]
 8002268:	3301      	adds	r3, #1
 800226a:	b2d9      	uxtb	r1, r3
 800226c:	797a      	ldrb	r2, [r7, #5]
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff ff77 	bl	8002164 <MAX7219_Write>
 8002276:	4603      	mov	r3, r0
 8002278:	f083 0301 	eor.w	r3, r3, #1
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MAX7219_Digit+0x46>
 8002282:	2300      	movs	r3, #0
 8002284:	e000      	b.n	8002288 <MAX7219_Digit+0x48>

	return true;
 8002286:	2301      	movs	r3, #1
}
 8002288:	4618      	mov	r0, r3
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <MAX7219_Decode>:

bool MAX7219_Decode(uint8_t index, uint8_t value)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	460a      	mov	r2, r1
 800229a:	71fb      	strb	r3, [r7, #7]
 800229c:	4613      	mov	r3, r2
 800229e:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	2b03      	cmp	r3, #3
 80022a4:	d901      	bls.n	80022aa <MAX7219_Decode+0x1a>
 80022a6:	2300      	movs	r3, #0
 80022a8:	e00e      	b.n	80022c8 <MAX7219_Decode+0x38>

	if(!MAX7219_Write(index, MAX7219_REG_DECODE, value)) return false;
 80022aa:	79ba      	ldrb	r2, [r7, #6]
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	2109      	movs	r1, #9
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7ff ff57 	bl	8002164 <MAX7219_Write>
 80022b6:	4603      	mov	r3, r0
 80022b8:	f083 0301 	eor.w	r3, r3, #1
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <MAX7219_Decode+0x36>
 80022c2:	2300      	movs	r3, #0
 80022c4:	e000      	b.n	80022c8 <MAX7219_Decode+0x38>

	return true;
 80022c6:	2301      	movs	r3, #1
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <MAX7219_Intensity>:

bool MAX7219_Intensity(uint8_t index, uint8_t value)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	460a      	mov	r2, r1
 80022da:	71fb      	strb	r3, [r7, #7]
 80022dc:	4613      	mov	r3, r2
 80022de:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	2b03      	cmp	r3, #3
 80022e4:	d901      	bls.n	80022ea <MAX7219_Intensity+0x1a>
 80022e6:	2300      	movs	r3, #0
 80022e8:	e013      	b.n	8002312 <MAX7219_Intensity+0x42>
	if(value > 0x0F) value = 0x0F;
 80022ea:	79bb      	ldrb	r3, [r7, #6]
 80022ec:	2b0f      	cmp	r3, #15
 80022ee:	d901      	bls.n	80022f4 <MAX7219_Intensity+0x24>
 80022f0:	230f      	movs	r3, #15
 80022f2:	71bb      	strb	r3, [r7, #6]

	if(!MAX7219_Write(index, MAX7219_REG_INTENSITY, value)) return false;
 80022f4:	79ba      	ldrb	r2, [r7, #6]
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	210a      	movs	r1, #10
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff ff32 	bl	8002164 <MAX7219_Write>
 8002300:	4603      	mov	r3, r0
 8002302:	f083 0301 	eor.w	r3, r3, #1
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MAX7219_Intensity+0x40>
 800230c:	2300      	movs	r3, #0
 800230e:	e000      	b.n	8002312 <MAX7219_Intensity+0x42>

	return true;
 8002310:	2301      	movs	r3, #1
}
 8002312:	4618      	mov	r0, r3
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <MAX7219_ScanLimit>:

bool MAX7219_ScanLimit(uint8_t index, uint8_t value)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b082      	sub	sp, #8
 800231e:	af00      	add	r7, sp, #0
 8002320:	4603      	mov	r3, r0
 8002322:	460a      	mov	r2, r1
 8002324:	71fb      	strb	r3, [r7, #7]
 8002326:	4613      	mov	r3, r2
 8002328:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	2b03      	cmp	r3, #3
 800232e:	d901      	bls.n	8002334 <MAX7219_ScanLimit+0x1a>
 8002330:	2300      	movs	r3, #0
 8002332:	e013      	b.n	800235c <MAX7219_ScanLimit+0x42>
	if(value > 0x07) value = 0x07;
 8002334:	79bb      	ldrb	r3, [r7, #6]
 8002336:	2b07      	cmp	r3, #7
 8002338:	d901      	bls.n	800233e <MAX7219_ScanLimit+0x24>
 800233a:	2307      	movs	r3, #7
 800233c:	71bb      	strb	r3, [r7, #6]

	if(!MAX7219_Write(index, MAX7219_REG_SCANLIMIT, value)) return false;
 800233e:	79ba      	ldrb	r2, [r7, #6]
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	210b      	movs	r1, #11
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff ff0d 	bl	8002164 <MAX7219_Write>
 800234a:	4603      	mov	r3, r0
 800234c:	f083 0301 	eor.w	r3, r3, #1
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MAX7219_ScanLimit+0x40>
 8002356:	2300      	movs	r3, #0
 8002358:	e000      	b.n	800235c <MAX7219_ScanLimit+0x42>

	return true;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <MAX7219_ShutDown>:

bool MAX7219_ShutDown(uint8_t index, uint8_t value)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	4603      	mov	r3, r0
 800236c:	460a      	mov	r2, r1
 800236e:	71fb      	strb	r3, [r7, #7]
 8002370:	4613      	mov	r3, r2
 8002372:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 8002374:	79fb      	ldrb	r3, [r7, #7]
 8002376:	2b03      	cmp	r3, #3
 8002378:	d901      	bls.n	800237e <MAX7219_ShutDown+0x1a>
 800237a:	2300      	movs	r3, #0
 800237c:	e013      	b.n	80023a6 <MAX7219_ShutDown+0x42>
	if(value > 0x01) value = 0x01;
 800237e:	79bb      	ldrb	r3, [r7, #6]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d901      	bls.n	8002388 <MAX7219_ShutDown+0x24>
 8002384:	2301      	movs	r3, #1
 8002386:	71bb      	strb	r3, [r7, #6]

	if(!MAX7219_Write(index, MAX7219_REG_SHUTDOWN, value)) return false;
 8002388:	79ba      	ldrb	r2, [r7, #6]
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	210c      	movs	r1, #12
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff fee8 	bl	8002164 <MAX7219_Write>
 8002394:	4603      	mov	r3, r0
 8002396:	f083 0301 	eor.w	r3, r3, #1
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MAX7219_ShutDown+0x40>
 80023a0:	2300      	movs	r3, #0
 80023a2:	e000      	b.n	80023a6 <MAX7219_ShutDown+0x42>

	return true;
 80023a4:	2301      	movs	r3, #1
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <MAX7219_Test>:

bool MAX7219_Test(uint8_t index, uint8_t value)
{
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b082      	sub	sp, #8
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	4603      	mov	r3, r0
 80023b6:	460a      	mov	r2, r1
 80023b8:	71fb      	strb	r3, [r7, #7]
 80023ba:	4613      	mov	r3, r2
 80023bc:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	2b03      	cmp	r3, #3
 80023c2:	d901      	bls.n	80023c8 <MAX7219_Test+0x1a>
 80023c4:	2300      	movs	r3, #0
 80023c6:	e013      	b.n	80023f0 <MAX7219_Test+0x42>
	if(value > 0x01) value = 0x01;
 80023c8:	79bb      	ldrb	r3, [r7, #6]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d901      	bls.n	80023d2 <MAX7219_Test+0x24>
 80023ce:	2301      	movs	r3, #1
 80023d0:	71bb      	strb	r3, [r7, #6]

	if(!MAX7219_Write(index, MAX7219_REG_TEST, value)) return false;
 80023d2:	79ba      	ldrb	r2, [r7, #6]
 80023d4:	79fb      	ldrb	r3, [r7, #7]
 80023d6:	210f      	movs	r1, #15
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff fec3 	bl	8002164 <MAX7219_Write>
 80023de:	4603      	mov	r3, r0
 80023e0:	f083 0301 	eor.w	r3, r3, #1
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MAX7219_Test+0x40>
 80023ea:	2300      	movs	r3, #0
 80023ec:	e000      	b.n	80023f0 <MAX7219_Test+0x42>

	return true;
 80023ee:	2301      	movs	r3, #1
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <SS_Select>:

static void SS_Select()
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Max7219_SS_Port, Max7219_SS_Pin, GPIO_PIN_RESET);
 80023fc:	4b06      	ldr	r3, [pc, #24]	; (8002418 <SS_Select+0x20>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a06      	ldr	r2, [pc, #24]	; (800241c <SS_Select+0x24>)
 8002402:	8811      	ldrh	r1, [r2, #0]
 8002404:	2200      	movs	r2, #0
 8002406:	4618      	mov	r0, r3
 8002408:	f000 ff0e 	bl	8003228 <HAL_GPIO_WritePin>
	DelayUS(1);
 800240c:	2001      	movs	r0, #1
 800240e:	f000 f85f 	bl	80024d0 <DelayUS>
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200001ac 	.word	0x200001ac
 800241c:	200001b0 	.word	0x200001b0

08002420 <SS_Deselect>:

static void SS_Deselect()
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Max7219_SS_Port, Max7219_SS_Pin, GPIO_PIN_SET);
 8002424:	4b06      	ldr	r3, [pc, #24]	; (8002440 <SS_Deselect+0x20>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a06      	ldr	r2, [pc, #24]	; (8002444 <SS_Deselect+0x24>)
 800242a:	8811      	ldrh	r1, [r2, #0]
 800242c:	2201      	movs	r2, #1
 800242e:	4618      	mov	r0, r3
 8002430:	f000 fefa 	bl	8003228 <HAL_GPIO_WritePin>
	DelayUS(1);
 8002434:	2001      	movs	r0, #1
 8002436:	f000 f84b 	bl	80024d0 <DelayUS>
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	200001ac 	.word	0x200001ac
 8002444:	200001b0 	.word	0x200001b0

08002448 <SPI_Tx>:

static bool SPI_Tx(uint8_t data)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	71fb      	strb	r3, [r7, #7]
	if(HAL_SPI_Transmit(Max7219_SPI, &data, 1, HAL_MAX_DELAY) != HAL_OK) return false;
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <SPI_Tx+0x30>)
 8002454:	6818      	ldr	r0, [r3, #0]
 8002456:	1df9      	adds	r1, r7, #7
 8002458:	f04f 33ff 	mov.w	r3, #4294967295
 800245c:	2201      	movs	r2, #1
 800245e:	f002 faf0 	bl	8004a42 <HAL_SPI_Transmit>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <SPI_Tx+0x24>
 8002468:	2300      	movs	r3, #0
 800246a:	e000      	b.n	800246e <SPI_Tx+0x26>
	return true;
 800246c:	2301      	movs	r3, #1
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200001a8 	.word	0x200001a8

0800247c <DelayInit>:

static void DelayInit(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8002480:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <DelayInit+0x4c>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	4a10      	ldr	r2, [pc, #64]	; (80024c8 <DelayInit+0x4c>)
 8002486:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800248a:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 800248c:	4b0e      	ldr	r3, [pc, #56]	; (80024c8 <DelayInit+0x4c>)
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	4a0d      	ldr	r2, [pc, #52]	; (80024c8 <DelayInit+0x4c>)
 8002492:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002496:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002498:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <DelayInit+0x50>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a0b      	ldr	r2, [pc, #44]	; (80024cc <DelayInit+0x50>)
 800249e:	f023 0301 	bic.w	r3, r3, #1
 80024a2:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80024a4:	4b09      	ldr	r3, [pc, #36]	; (80024cc <DelayInit+0x50>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a08      	ldr	r2, [pc, #32]	; (80024cc <DelayInit+0x50>)
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 80024b0:	4b06      	ldr	r3, [pc, #24]	; (80024cc <DelayInit+0x50>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 80024b6:	bf00      	nop
  __ASM volatile ("NOP");
 80024b8:	bf00      	nop
  __ASM volatile ("NOP");
 80024ba:	bf00      	nop
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	e000edf0 	.word	0xe000edf0
 80024cc:	e0001000 	.word	0xe0001000

080024d0 <DelayUS>:

static void DelayUS(uint32_t us) {
 80024d0:	b480      	push	{r7}
 80024d2:	b087      	sub	sp, #28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80024d8:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <DelayUS+0x44>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0e      	ldr	r2, [pc, #56]	; (8002518 <DelayUS+0x48>)
 80024de:	fba2 2303 	umull	r2, r3, r2, r3
 80024e2:	0c9a      	lsrs	r2, r3, #18
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	fb02 f303 	mul.w	r3, r2, r3
 80024ea:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80024ec:	4b0b      	ldr	r3, [pc, #44]	; (800251c <DelayUS+0x4c>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80024f2:	4b0a      	ldr	r3, [pc, #40]	; (800251c <DelayUS+0x4c>)
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	429a      	cmp	r2, r3
 8002502:	d8f6      	bhi.n	80024f2 <DelayUS+0x22>
}
 8002504:	bf00      	nop
 8002506:	bf00      	nop
 8002508:	371c      	adds	r7, #28
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	20000000 	.word	0x20000000
 8002518:	431bde83 	.word	0x431bde83
 800251c:	e0001000 	.word	0xe0001000

08002520 <MAX7219_paintPointsInRow>:
};

volatile uint8_t FrameBuffer[MAX7219_IC_NUM][8];


uint8_t MAX7219_paintPointsInRow(int rowArray[]){
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]

	uint8_t row = 0x0;
 8002528:	2300      	movs	r3, #0
 800252a:	75fb      	strb	r3, [r7, #23]
	for (int i = 0;  i < 8; ++ i) {
 800252c:	2300      	movs	r3, #0
 800252e:	613b      	str	r3, [r7, #16]
 8002530:	e02a      	b.n	8002588 <MAX7219_paintPointsInRow+0x68>
		int colPosition = pow(2, i);
 8002532:	6938      	ldr	r0, [r7, #16]
 8002534:	f7fd ffee 	bl	8000514 <__aeabi_i2d>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	ec43 2b11 	vmov	d1, r2, r3
 8002540:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8002598 <MAX7219_paintPointsInRow+0x78>
 8002544:	f007 fe14 	bl	800a170 <pow>
 8002548:	ec53 2b10 	vmov	r2, r3, d0
 800254c:	4610      	mov	r0, r2
 800254e:	4619      	mov	r1, r3
 8002550:	f7fe fafa 	bl	8000b48 <__aeabi_d2iz>
 8002554:	4603      	mov	r3, r0
 8002556:	60fb      	str	r3, [r7, #12]
		int ledActive = rowArray[i] > 0 ? 1 : 0;
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	4413      	add	r3, r2
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	bfcc      	ite	gt
 8002566:	2301      	movgt	r3, #1
 8002568:	2300      	movle	r3, #0
 800256a:	b2db      	uxtb	r3, r3
 800256c:	60bb      	str	r3, [r7, #8]
		row += ledActive * colPosition;
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	b2da      	uxtb	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	fb12 f303 	smulbb	r3, r2, r3
 800257a:	b2da      	uxtb	r2, r3
 800257c:	7dfb      	ldrb	r3, [r7, #23]
 800257e:	4413      	add	r3, r2
 8002580:	75fb      	strb	r3, [r7, #23]
	for (int i = 0;  i < 8; ++ i) {
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	3301      	adds	r3, #1
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	2b07      	cmp	r3, #7
 800258c:	ddd1      	ble.n	8002532 <MAX7219_paintPointsInRow+0x12>
	}
	return row;
 800258e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	00000000 	.word	0x00000000
 800259c:	40000000 	.word	0x40000000

080025a0 <MAX7219_paintPoints>:

void MAX7219_paintPoints(uint8_t displayIndex, int matrixArray[][8]){
 80025a0:	b5b0      	push	{r4, r5, r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	6039      	str	r1, [r7, #0]
 80025aa:	71fb      	strb	r3, [r7, #7]

	for (int i = 0;  i < 8; ++ i) {
 80025ac:	2300      	movs	r3, #0
 80025ae:	60fb      	str	r3, [r7, #12]
 80025b0:	e015      	b.n	80025de <MAX7219_paintPoints+0x3e>

		FrameBuffer[displayIndex][7-i] = MAX7219_paintPointsInRow(matrixArray[i]);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	015b      	lsls	r3, r3, #5
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	441a      	add	r2, r3
 80025ba:	79fd      	ldrb	r5, [r7, #7]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f1c3 0407 	rsb	r4, r3, #7
 80025c2:	4610      	mov	r0, r2
 80025c4:	f7ff ffac 	bl	8002520 <MAX7219_paintPointsInRow>
 80025c8:	4603      	mov	r3, r0
 80025ca:	4619      	mov	r1, r3
 80025cc:	4a08      	ldr	r2, [pc, #32]	; (80025f0 <MAX7219_paintPoints+0x50>)
 80025ce:	00eb      	lsls	r3, r5, #3
 80025d0:	4413      	add	r3, r2
 80025d2:	4423      	add	r3, r4
 80025d4:	460a      	mov	r2, r1
 80025d6:	701a      	strb	r2, [r3, #0]
	for (int i = 0;  i < 8; ++ i) {
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	3301      	adds	r3, #1
 80025dc:	60fb      	str	r3, [r7, #12]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2b07      	cmp	r3, #7
 80025e2:	dde6      	ble.n	80025b2 <MAX7219_paintPoints+0x12>

	}

}
 80025e4:	bf00      	nop
 80025e6:	bf00      	nop
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bdb0      	pop	{r4, r5, r7, pc}
 80025ee:	bf00      	nop
 80025f0:	200001b4 	.word	0x200001b4

080025f4 <MAX7219_MatrixInit>:

void MAX7219_MatrixInit(SPI_HandleTypeDef* spi, GPIO_TypeDef* cs_port, uint16_t cs_pin)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	4613      	mov	r3, r2
 8002600:	80fb      	strh	r3, [r7, #6]
	MAX7219_Init(spi, cs_port, cs_pin);
 8002602:	88fb      	ldrh	r3, [r7, #6]
 8002604:	461a      	mov	r2, r3
 8002606:	68b9      	ldr	r1, [r7, #8]
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f7ff fd8d 	bl	8002128 <MAX7219_Init>

	for(int i = 0; i < MAX7219_IC_NUM; i++)
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
 8002612:	e02a      	b.n	800266a <MAX7219_MatrixInit+0x76>
	{
		MAX7219_MatrixClear(i);
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	b2db      	uxtb	r3, r3
 8002618:	4618      	mov	r0, r3
 800261a:	f000 f82f 	bl	800267c <MAX7219_MatrixClear>
		MAX7219_ShutDown(i, 1);
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2101      	movs	r1, #1
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff fe9d 	bl	8002364 <MAX7219_ShutDown>
		MAX7219_Test(i, 0);
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2100      	movs	r1, #0
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff febc 	bl	80023ae <MAX7219_Test>
		MAX7219_Decode(i, 0);
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2100      	movs	r1, #0
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff fe27 	bl	8002290 <MAX7219_Decode>
		MAX7219_Intensity(i, 1);
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2101      	movs	r1, #1
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff fe41 	bl	80022d0 <MAX7219_Intensity>
		MAX7219_ScanLimit(i, 7);
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2107      	movs	r1, #7
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff fe60 	bl	800231a <MAX7219_ScanLimit>
		MAX7219_MatrixClear(i);
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	b2db      	uxtb	r3, r3
 800265e:	4618      	mov	r0, r3
 8002660:	f000 f80c 	bl	800267c <MAX7219_MatrixClear>
	for(int i = 0; i < MAX7219_IC_NUM; i++)
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	3301      	adds	r3, #1
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	2b03      	cmp	r3, #3
 800266e:	ddd1      	ble.n	8002614 <MAX7219_MatrixInit+0x20>
	}
}
 8002670:	bf00      	nop
 8002672:	bf00      	nop
 8002674:	3718      	adds	r7, #24
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
	...

0800267c <MAX7219_MatrixClear>:

void MAX7219_MatrixClear(uint8_t index)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
	for(int i =0; i < 8; i++)
 8002686:	2300      	movs	r3, #0
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	e00a      	b.n	80026a2 <MAX7219_MatrixClear+0x26>
	{
		FrameBuffer[index][i] = 0;
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	4a0a      	ldr	r2, [pc, #40]	; (80026b8 <MAX7219_MatrixClear+0x3c>)
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	441a      	add	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	4413      	add	r3, r2
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
	for(int i =0; i < 8; i++)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	3301      	adds	r3, #1
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2b07      	cmp	r3, #7
 80026a6:	ddf1      	ble.n	800268c <MAX7219_MatrixClear+0x10>
	}
}
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	200001b4 	.word	0x200001b4

080026bc <MAX7219_MatrixSetRow64>:
		FrameBuffer[index][i] = rows[i];
	}
}

void MAX7219_MatrixSetRow64(uint8_t index,  uint64_t rows)
{
 80026bc:	b480      	push	{r7}
 80026be:	b087      	sub	sp, #28
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4601      	mov	r1, r0
 80026c4:	e9c7 2300 	strd	r2, r3, [r7]
 80026c8:	460b      	mov	r3, r1
 80026ca:	73fb      	strb	r3, [r7, #15]
	for(int i =0; i < 8; i++)
 80026cc:	2300      	movs	r3, #0
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	e01a      	b.n	8002708 <MAX7219_MatrixSetRow64+0x4c>
	{
		uint8_t row = rows & 0xFF;
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	74fb      	strb	r3, [r7, #19]
		FrameBuffer[index][7-i] = row;
 80026d6:	7bfa      	ldrb	r2, [r7, #15]
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	f1c3 0307 	rsb	r3, r3, #7
 80026de:	490f      	ldr	r1, [pc, #60]	; (800271c <MAX7219_MatrixSetRow64+0x60>)
 80026e0:	00d2      	lsls	r2, r2, #3
 80026e2:	440a      	add	r2, r1
 80026e4:	4413      	add	r3, r2
 80026e6:	7cfa      	ldrb	r2, [r7, #19]
 80026e8:	701a      	strb	r2, [r3, #0]
		rows = rows >> 8;
 80026ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026ee:	f04f 0200 	mov.w	r2, #0
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	0a02      	lsrs	r2, r0, #8
 80026f8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80026fc:	0a0b      	lsrs	r3, r1, #8
 80026fe:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i =0; i < 8; i++)
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	3301      	adds	r3, #1
 8002706:	617b      	str	r3, [r7, #20]
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	2b07      	cmp	r3, #7
 800270c:	dde1      	ble.n	80026d2 <MAX7219_MatrixSetRow64+0x16>
	}
}
 800270e:	bf00      	nop
 8002710:	bf00      	nop
 8002712:	371c      	adds	r7, #28
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	200001b4 	.word	0x200001b4

08002720 <MAX7219_MatrixUpdate>:
		FrameBuffer[3][i] |= lsbD0;
	}
}

bool MAX7219_MatrixUpdate()
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
	for(int index = 0; index < MAX7219_IC_NUM; index++)
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	e024      	b.n	8002776 <MAX7219_MatrixUpdate+0x56>
	{
		for(int digit = 0; digit < 8; digit++)
 800272c:	2300      	movs	r3, #0
 800272e:	60bb      	str	r3, [r7, #8]
 8002730:	e01b      	b.n	800276a <MAX7219_MatrixUpdate+0x4a>
		{

			uint8_t row = FrameBuffer[index][digit];
 8002732:	4a15      	ldr	r2, [pc, #84]	; (8002788 <MAX7219_MatrixUpdate+0x68>)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	441a      	add	r2, r3
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	4413      	add	r3, r2
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	71fb      	strb	r3, [r7, #7]
			if(!MAX7219_Digit(index, digit, row)) return false;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	b2db      	uxtb	r3, r3
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	b2d1      	uxtb	r1, r2
 800274a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800274e:	4618      	mov	r0, r3
 8002750:	f7ff fd76 	bl	8002240 <MAX7219_Digit>
 8002754:	4603      	mov	r3, r0
 8002756:	f083 0301 	eor.w	r3, r3, #1
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MAX7219_MatrixUpdate+0x44>
 8002760:	2300      	movs	r3, #0
 8002762:	e00c      	b.n	800277e <MAX7219_MatrixUpdate+0x5e>
		for(int digit = 0; digit < 8; digit++)
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	3301      	adds	r3, #1
 8002768:	60bb      	str	r3, [r7, #8]
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2b07      	cmp	r3, #7
 800276e:	dde0      	ble.n	8002732 <MAX7219_MatrixUpdate+0x12>
	for(int index = 0; index < MAX7219_IC_NUM; index++)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	3301      	adds	r3, #1
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2b03      	cmp	r3, #3
 800277a:	ddd7      	ble.n	800272c <MAX7219_MatrixUpdate+0xc>
		}
	}

	return true;
 800277c:	2301      	movs	r3, #1
}
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	200001b4 	.word	0x200001b4

0800278c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002792:	4b11      	ldr	r3, [pc, #68]	; (80027d8 <HAL_MspInit+0x4c>)
 8002794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002796:	4a10      	ldr	r2, [pc, #64]	; (80027d8 <HAL_MspInit+0x4c>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6613      	str	r3, [r2, #96]	; 0x60
 800279e:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <HAL_MspInit+0x4c>)
 80027a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027aa:	4b0b      	ldr	r3, [pc, #44]	; (80027d8 <HAL_MspInit+0x4c>)
 80027ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ae:	4a0a      	ldr	r2, [pc, #40]	; (80027d8 <HAL_MspInit+0x4c>)
 80027b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b4:	6593      	str	r3, [r2, #88]	; 0x58
 80027b6:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <HAL_MspInit+0x4c>)
 80027b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027be:	603b      	str	r3, [r7, #0]
 80027c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80027c2:	2200      	movs	r2, #0
 80027c4:	210f      	movs	r1, #15
 80027c6:	f06f 0001 	mvn.w	r0, #1
 80027ca:	f000 fb41 	bl	8002e50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	40021000 	.word	0x40021000

080027dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08a      	sub	sp, #40	; 0x28
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
 80027f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a17      	ldr	r2, [pc, #92]	; (8002858 <HAL_SPI_MspInit+0x7c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d128      	bne.n	8002850 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027fe:	4b17      	ldr	r3, [pc, #92]	; (800285c <HAL_SPI_MspInit+0x80>)
 8002800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002802:	4a16      	ldr	r2, [pc, #88]	; (800285c <HAL_SPI_MspInit+0x80>)
 8002804:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002808:	6613      	str	r3, [r2, #96]	; 0x60
 800280a:	4b14      	ldr	r3, [pc, #80]	; (800285c <HAL_SPI_MspInit+0x80>)
 800280c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800280e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002816:	4b11      	ldr	r3, [pc, #68]	; (800285c <HAL_SPI_MspInit+0x80>)
 8002818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281a:	4a10      	ldr	r2, [pc, #64]	; (800285c <HAL_SPI_MspInit+0x80>)
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002822:	4b0e      	ldr	r3, [pc, #56]	; (800285c <HAL_SPI_MspInit+0x80>)
 8002824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800282e:	23a0      	movs	r3, #160	; 0xa0
 8002830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002832:	2302      	movs	r3, #2
 8002834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002836:	2300      	movs	r3, #0
 8002838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283a:	2303      	movs	r3, #3
 800283c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800283e:	2305      	movs	r3, #5
 8002840:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002842:	f107 0314 	add.w	r3, r7, #20
 8002846:	4619      	mov	r1, r3
 8002848:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800284c:	f000 fb2a 	bl	8002ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002850:	bf00      	nop
 8002852:	3728      	adds	r7, #40	; 0x28
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40013000 	.word	0x40013000
 800285c:	40021000 	.word	0x40021000

08002860 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b0ac      	sub	sp, #176	; 0xb0
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002868:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	605a      	str	r2, [r3, #4]
 8002872:	609a      	str	r2, [r3, #8]
 8002874:	60da      	str	r2, [r3, #12]
 8002876:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002878:	f107 0314 	add.w	r3, r7, #20
 800287c:	2288      	movs	r2, #136	; 0x88
 800287e:	2100      	movs	r1, #0
 8002880:	4618      	mov	r0, r3
 8002882:	f006 fbe5 	bl	8009050 <memset>
  if(huart->Instance==USART2)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a21      	ldr	r2, [pc, #132]	; (8002910 <HAL_UART_MspInit+0xb0>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d13b      	bne.n	8002908 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002890:	2302      	movs	r3, #2
 8002892:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002894:	2300      	movs	r3, #0
 8002896:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002898:	f107 0314 	add.w	r3, r7, #20
 800289c:	4618      	mov	r0, r3
 800289e:	f001 fb71 	bl	8003f84 <HAL_RCCEx_PeriphCLKConfig>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80028a8:	f7ff fc38 	bl	800211c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028ac:	4b19      	ldr	r3, [pc, #100]	; (8002914 <HAL_UART_MspInit+0xb4>)
 80028ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b0:	4a18      	ldr	r2, [pc, #96]	; (8002914 <HAL_UART_MspInit+0xb4>)
 80028b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028b6:	6593      	str	r3, [r2, #88]	; 0x58
 80028b8:	4b16      	ldr	r3, [pc, #88]	; (8002914 <HAL_UART_MspInit+0xb4>)
 80028ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c0:	613b      	str	r3, [r7, #16]
 80028c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c4:	4b13      	ldr	r3, [pc, #76]	; (8002914 <HAL_UART_MspInit+0xb4>)
 80028c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028c8:	4a12      	ldr	r2, [pc, #72]	; (8002914 <HAL_UART_MspInit+0xb4>)
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028d0:	4b10      	ldr	r3, [pc, #64]	; (8002914 <HAL_UART_MspInit+0xb4>)
 80028d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80028dc:	230c      	movs	r3, #12
 80028de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e2:	2302      	movs	r3, #2
 80028e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028f4:	2307      	movs	r3, #7
 80028f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80028fe:	4619      	mov	r1, r3
 8002900:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002904:	f000 face 	bl	8002ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002908:	bf00      	nop
 800290a:	37b0      	adds	r7, #176	; 0xb0
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40004400 	.word	0x40004400
 8002914:	40021000 	.word	0x40021000

08002918 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08e      	sub	sp, #56	; 0x38
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002920:	2300      	movs	r3, #0
 8002922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002926:	4b34      	ldr	r3, [pc, #208]	; (80029f8 <HAL_InitTick+0xe0>)
 8002928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292a:	4a33      	ldr	r2, [pc, #204]	; (80029f8 <HAL_InitTick+0xe0>)
 800292c:	f043 0320 	orr.w	r3, r3, #32
 8002930:	6593      	str	r3, [r2, #88]	; 0x58
 8002932:	4b31      	ldr	r3, [pc, #196]	; (80029f8 <HAL_InitTick+0xe0>)
 8002934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002936:	f003 0320 	and.w	r3, r3, #32
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800293e:	f107 0210 	add.w	r2, r7, #16
 8002942:	f107 0314 	add.w	r3, r7, #20
 8002946:	4611      	mov	r1, r2
 8002948:	4618      	mov	r0, r3
 800294a:	f001 fa89 	bl	8003e60 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800294e:	6a3b      	ldr	r3, [r7, #32]
 8002950:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002954:	2b00      	cmp	r3, #0
 8002956:	d103      	bne.n	8002960 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002958:	f001 fa56 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 800295c:	6378      	str	r0, [r7, #52]	; 0x34
 800295e:	e004      	b.n	800296a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002960:	f001 fa52 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 8002964:	4603      	mov	r3, r0
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800296a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800296c:	4a23      	ldr	r2, [pc, #140]	; (80029fc <HAL_InitTick+0xe4>)
 800296e:	fba2 2303 	umull	r2, r3, r2, r3
 8002972:	0c9b      	lsrs	r3, r3, #18
 8002974:	3b01      	subs	r3, #1
 8002976:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8002978:	4b21      	ldr	r3, [pc, #132]	; (8002a00 <HAL_InitTick+0xe8>)
 800297a:	4a22      	ldr	r2, [pc, #136]	; (8002a04 <HAL_InitTick+0xec>)
 800297c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 800297e:	4b20      	ldr	r3, [pc, #128]	; (8002a00 <HAL_InitTick+0xe8>)
 8002980:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002984:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002986:	4a1e      	ldr	r2, [pc, #120]	; (8002a00 <HAL_InitTick+0xe8>)
 8002988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800298a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800298c:	4b1c      	ldr	r3, [pc, #112]	; (8002a00 <HAL_InitTick+0xe8>)
 800298e:	2200      	movs	r2, #0
 8002990:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002992:	4b1b      	ldr	r3, [pc, #108]	; (8002a00 <HAL_InitTick+0xe8>)
 8002994:	2200      	movs	r2, #0
 8002996:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002998:	4b19      	ldr	r3, [pc, #100]	; (8002a00 <HAL_InitTick+0xe8>)
 800299a:	2200      	movs	r2, #0
 800299c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 800299e:	4818      	ldr	r0, [pc, #96]	; (8002a00 <HAL_InitTick+0xe8>)
 80029a0:	f002 fb22 	bl	8004fe8 <HAL_TIM_Base_Init>
 80029a4:	4603      	mov	r3, r0
 80029a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80029aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d11b      	bne.n	80029ea <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80029b2:	4813      	ldr	r0, [pc, #76]	; (8002a00 <HAL_InitTick+0xe8>)
 80029b4:	f002 fb7a 	bl	80050ac <HAL_TIM_Base_Start_IT>
 80029b8:	4603      	mov	r3, r0
 80029ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80029be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d111      	bne.n	80029ea <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80029c6:	2037      	movs	r0, #55	; 0x37
 80029c8:	f000 fa5e 	bl	8002e88 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b0f      	cmp	r3, #15
 80029d0:	d808      	bhi.n	80029e4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80029d2:	2200      	movs	r2, #0
 80029d4:	6879      	ldr	r1, [r7, #4]
 80029d6:	2037      	movs	r0, #55	; 0x37
 80029d8:	f000 fa3a 	bl	8002e50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029dc:	4a0a      	ldr	r2, [pc, #40]	; (8002a08 <HAL_InitTick+0xf0>)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6013      	str	r3, [r2, #0]
 80029e2:	e002      	b.n	80029ea <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80029ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3738      	adds	r7, #56	; 0x38
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40021000 	.word	0x40021000
 80029fc:	431bde83 	.word	0x431bde83
 8002a00:	200001d4 	.word	0x200001d4
 8002a04:	40001400 	.word	0x40001400
 8002a08:	20000004 	.word	0x20000004

08002a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a10:	e7fe      	b.n	8002a10 <NMI_Handler+0x4>

08002a12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a12:	b480      	push	{r7}
 8002a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a16:	e7fe      	b.n	8002a16 <HardFault_Handler+0x4>

08002a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a1c:	e7fe      	b.n	8002a1c <MemManage_Handler+0x4>

08002a1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a22:	e7fe      	b.n	8002a22 <BusFault_Handler+0x4>

08002a24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a28:	e7fe      	b.n	8002a28 <UsageFault_Handler+0x4>

08002a2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a2e:	bf00      	nop
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0

  /* USER CODE END EXTI15_10_IRQn 0 */
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002a4c:	4802      	ldr	r0, [pc, #8]	; (8002a58 <TIM7_IRQHandler+0x10>)
 8002a4e:	f002 fb9d 	bl	800518c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	200001d4 	.word	0x200001d4

08002a5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
	return 1;
 8002a60:	2301      	movs	r3, #1
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <_kill>:

int _kill(int pid, int sig)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a76:	f006 fa31 	bl	8008edc <__errno>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2216      	movs	r2, #22
 8002a7e:	601a      	str	r2, [r3, #0]
	return -1;
 8002a80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <_exit>:

void _exit (int status)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a94:	f04f 31ff 	mov.w	r1, #4294967295
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7ff ffe7 	bl	8002a6c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a9e:	e7fe      	b.n	8002a9e <_exit+0x12>

08002aa0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	e00a      	b.n	8002ac8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ab2:	f3af 8000 	nop.w
 8002ab6:	4601      	mov	r1, r0
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	1c5a      	adds	r2, r3, #1
 8002abc:	60ba      	str	r2, [r7, #8]
 8002abe:	b2ca      	uxtb	r2, r1
 8002ac0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	697a      	ldr	r2, [r7, #20]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	dbf0      	blt.n	8002ab2 <_read+0x12>
	}

return len;
 8002ad0:	687b      	ldr	r3, [r7, #4]
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3718      	adds	r7, #24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b086      	sub	sp, #24
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	60f8      	str	r0, [r7, #12]
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	617b      	str	r3, [r7, #20]
 8002aea:	e009      	b.n	8002b00 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	1c5a      	adds	r2, r3, #1
 8002af0:	60ba      	str	r2, [r7, #8]
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	3301      	adds	r3, #1
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	dbf1      	blt.n	8002aec <_write+0x12>
	}
	return len;
 8002b08:	687b      	ldr	r3, [r7, #4]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3718      	adds	r7, #24
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <_close>:

int _close(int file)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b083      	sub	sp, #12
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
	return -1;
 8002b1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
 8002b32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b3a:	605a      	str	r2, [r3, #4]
	return 0;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <_isatty>:

int _isatty(int file)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b083      	sub	sp, #12
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
	return 1;
 8002b52:	2301      	movs	r3, #1
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
	return 0;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3714      	adds	r7, #20
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
	...

08002b7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b84:	4a14      	ldr	r2, [pc, #80]	; (8002bd8 <_sbrk+0x5c>)
 8002b86:	4b15      	ldr	r3, [pc, #84]	; (8002bdc <_sbrk+0x60>)
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b90:	4b13      	ldr	r3, [pc, #76]	; (8002be0 <_sbrk+0x64>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d102      	bne.n	8002b9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b98:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <_sbrk+0x64>)
 8002b9a:	4a12      	ldr	r2, [pc, #72]	; (8002be4 <_sbrk+0x68>)
 8002b9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b9e:	4b10      	ldr	r3, [pc, #64]	; (8002be0 <_sbrk+0x64>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d207      	bcs.n	8002bbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bac:	f006 f996 	bl	8008edc <__errno>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	220c      	movs	r2, #12
 8002bb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bba:	e009      	b.n	8002bd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bbc:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <_sbrk+0x64>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bc2:	4b07      	ldr	r3, [pc, #28]	; (8002be0 <_sbrk+0x64>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	4a05      	ldr	r2, [pc, #20]	; (8002be0 <_sbrk+0x64>)
 8002bcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bce:	68fb      	ldr	r3, [r7, #12]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3718      	adds	r7, #24
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	20018000 	.word	0x20018000
 8002bdc:	00000400 	.word	0x00000400
 8002be0:	20000220 	.word	0x20000220
 8002be4:	20008c88 	.word	0x20008c88

08002be8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <SystemInit+0x20>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf2:	4a05      	ldr	r2, [pc, #20]	; (8002c08 <SystemInit+0x20>)
 8002bf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	e000ed00 	.word	0xe000ed00

08002c0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002c0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c44 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c10:	f7ff ffea 	bl	8002be8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c14:	480c      	ldr	r0, [pc, #48]	; (8002c48 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c16:	490d      	ldr	r1, [pc, #52]	; (8002c4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c18:	4a0d      	ldr	r2, [pc, #52]	; (8002c50 <LoopForever+0xe>)
  movs r3, #0
 8002c1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c1c:	e002      	b.n	8002c24 <LoopCopyDataInit>

08002c1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c22:	3304      	adds	r3, #4

08002c24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c28:	d3f9      	bcc.n	8002c1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c2a:	4a0a      	ldr	r2, [pc, #40]	; (8002c54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c2c:	4c0a      	ldr	r4, [pc, #40]	; (8002c58 <LoopForever+0x16>)
  movs r3, #0
 8002c2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c30:	e001      	b.n	8002c36 <LoopFillZerobss>

08002c32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c34:	3204      	adds	r2, #4

08002c36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c38:	d3fb      	bcc.n	8002c32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c3a:	f006 f9c3 	bl	8008fc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c3e:	f7fe fbed 	bl	800141c <main>

08002c42 <LoopForever>:

LoopForever:
    b LoopForever
 8002c42:	e7fe      	b.n	8002c42 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002c44:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002c48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c4c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002c50:	0800b400 	.word	0x0800b400
  ldr r2, =_sbss
 8002c54:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002c58:	20008c88 	.word	0x20008c88

08002c5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c5c:	e7fe      	b.n	8002c5c <ADC1_2_IRQHandler>
	...

08002c60 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <HAL_Init+0x3c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a0b      	ldr	r2, [pc, #44]	; (8002c9c <HAL_Init+0x3c>)
 8002c70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c74:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c76:	2003      	movs	r0, #3
 8002c78:	f000 f8df 	bl	8002e3a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c7c:	200f      	movs	r0, #15
 8002c7e:	f7ff fe4b 	bl	8002918 <HAL_InitTick>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d002      	beq.n	8002c8e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	71fb      	strb	r3, [r7, #7]
 8002c8c:	e001      	b.n	8002c92 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c8e:	f7ff fd7d 	bl	800278c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c92:	79fb      	ldrb	r3, [r7, #7]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3708      	adds	r7, #8
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40022000 	.word	0x40022000

08002ca0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ca4:	4b06      	ldr	r3, [pc, #24]	; (8002cc0 <HAL_IncTick+0x20>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <HAL_IncTick+0x24>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4413      	add	r3, r2
 8002cb0:	4a04      	ldr	r2, [pc, #16]	; (8002cc4 <HAL_IncTick+0x24>)
 8002cb2:	6013      	str	r3, [r2, #0]
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	20000008 	.word	0x20000008
 8002cc4:	20000224 	.word	0x20000224

08002cc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  return uwTick;
 8002ccc:	4b03      	ldr	r3, [pc, #12]	; (8002cdc <HAL_GetTick+0x14>)
 8002cce:	681b      	ldr	r3, [r3, #0]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	20000224 	.word	0x20000224

08002ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b085      	sub	sp, #20
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f003 0307 	and.w	r3, r3, #7
 8002cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cf0:	4b0c      	ldr	r3, [pc, #48]	; (8002d24 <__NVIC_SetPriorityGrouping+0x44>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cf6:	68ba      	ldr	r2, [r7, #8]
 8002cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d12:	4a04      	ldr	r2, [pc, #16]	; (8002d24 <__NVIC_SetPriorityGrouping+0x44>)
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	60d3      	str	r3, [r2, #12]
}
 8002d18:	bf00      	nop
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr
 8002d24:	e000ed00 	.word	0xe000ed00

08002d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <__NVIC_GetPriorityGrouping+0x18>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	0a1b      	lsrs	r3, r3, #8
 8002d32:	f003 0307 	and.w	r3, r3, #7
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	e000ed00 	.word	0xe000ed00

08002d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	db0b      	blt.n	8002d6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	f003 021f 	and.w	r2, r3, #31
 8002d5c:	4907      	ldr	r1, [pc, #28]	; (8002d7c <__NVIC_EnableIRQ+0x38>)
 8002d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d62:	095b      	lsrs	r3, r3, #5
 8002d64:	2001      	movs	r0, #1
 8002d66:	fa00 f202 	lsl.w	r2, r0, r2
 8002d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	e000e100 	.word	0xe000e100

08002d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	6039      	str	r1, [r7, #0]
 8002d8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	db0a      	blt.n	8002daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	b2da      	uxtb	r2, r3
 8002d98:	490c      	ldr	r1, [pc, #48]	; (8002dcc <__NVIC_SetPriority+0x4c>)
 8002d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9e:	0112      	lsls	r2, r2, #4
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	440b      	add	r3, r1
 8002da4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002da8:	e00a      	b.n	8002dc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	b2da      	uxtb	r2, r3
 8002dae:	4908      	ldr	r1, [pc, #32]	; (8002dd0 <__NVIC_SetPriority+0x50>)
 8002db0:	79fb      	ldrb	r3, [r7, #7]
 8002db2:	f003 030f 	and.w	r3, r3, #15
 8002db6:	3b04      	subs	r3, #4
 8002db8:	0112      	lsls	r2, r2, #4
 8002dba:	b2d2      	uxtb	r2, r2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	761a      	strb	r2, [r3, #24]
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	e000e100 	.word	0xe000e100
 8002dd0:	e000ed00 	.word	0xe000ed00

08002dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b089      	sub	sp, #36	; 0x24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	f1c3 0307 	rsb	r3, r3, #7
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	bf28      	it	cs
 8002df2:	2304      	movcs	r3, #4
 8002df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	3304      	adds	r3, #4
 8002dfa:	2b06      	cmp	r3, #6
 8002dfc:	d902      	bls.n	8002e04 <NVIC_EncodePriority+0x30>
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	3b03      	subs	r3, #3
 8002e02:	e000      	b.n	8002e06 <NVIC_EncodePriority+0x32>
 8002e04:	2300      	movs	r3, #0
 8002e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e08:	f04f 32ff 	mov.w	r2, #4294967295
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	43da      	mvns	r2, r3
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	401a      	ands	r2, r3
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	fa01 f303 	lsl.w	r3, r1, r3
 8002e26:	43d9      	mvns	r1, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e2c:	4313      	orrs	r3, r2
         );
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3724      	adds	r7, #36	; 0x24
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b082      	sub	sp, #8
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7ff ff4c 	bl	8002ce0 <__NVIC_SetPriorityGrouping>
}
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4603      	mov	r3, r0
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
 8002e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e62:	f7ff ff61 	bl	8002d28 <__NVIC_GetPriorityGrouping>
 8002e66:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	68b9      	ldr	r1, [r7, #8]
 8002e6c:	6978      	ldr	r0, [r7, #20]
 8002e6e:	f7ff ffb1 	bl	8002dd4 <NVIC_EncodePriority>
 8002e72:	4602      	mov	r2, r0
 8002e74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e78:	4611      	mov	r1, r2
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff ff80 	bl	8002d80 <__NVIC_SetPriority>
}
 8002e80:	bf00      	nop
 8002e82:	3718      	adds	r7, #24
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff ff54 	bl	8002d44 <__NVIC_EnableIRQ>
}
 8002e9c:	bf00      	nop
 8002e9e:	3708      	adds	r7, #8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b087      	sub	sp, #28
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eb2:	e17f      	b.n	80031b4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	2101      	movs	r1, #1
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 8171 	beq.w	80031ae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 0303 	and.w	r3, r3, #3
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d005      	beq.n	8002ee4 <HAL_GPIO_Init+0x40>
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d130      	bne.n	8002f46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	2203      	movs	r2, #3
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68da      	ldr	r2, [r3, #12]
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	43db      	mvns	r3, r3
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	4013      	ands	r3, r2
 8002f28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	091b      	lsrs	r3, r3, #4
 8002f30:	f003 0201 	and.w	r2, r3, #1
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f003 0303 	and.w	r3, r3, #3
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d118      	bne.n	8002f84 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002f58:	2201      	movs	r2, #1
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	43db      	mvns	r3, r3
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	4013      	ands	r3, r2
 8002f66:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	08db      	lsrs	r3, r3, #3
 8002f6e:	f003 0201 	and.w	r2, r3, #1
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	693a      	ldr	r2, [r7, #16]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	2b03      	cmp	r3, #3
 8002f8e:	d017      	beq.n	8002fc0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	693a      	ldr	r2, [r7, #16]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	693a      	ldr	r2, [r7, #16]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d123      	bne.n	8003014 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	08da      	lsrs	r2, r3, #3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3208      	adds	r2, #8
 8002fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	220f      	movs	r2, #15
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	4013      	ands	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	08da      	lsrs	r2, r3, #3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	3208      	adds	r2, #8
 800300e:	6939      	ldr	r1, [r7, #16]
 8003010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	2203      	movs	r2, #3
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	4013      	ands	r3, r2
 800302a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 0203 	and.w	r2, r3, #3
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	4313      	orrs	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 80ac 	beq.w	80031ae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003056:	4b5f      	ldr	r3, [pc, #380]	; (80031d4 <HAL_GPIO_Init+0x330>)
 8003058:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800305a:	4a5e      	ldr	r2, [pc, #376]	; (80031d4 <HAL_GPIO_Init+0x330>)
 800305c:	f043 0301 	orr.w	r3, r3, #1
 8003060:	6613      	str	r3, [r2, #96]	; 0x60
 8003062:	4b5c      	ldr	r3, [pc, #368]	; (80031d4 <HAL_GPIO_Init+0x330>)
 8003064:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	60bb      	str	r3, [r7, #8]
 800306c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800306e:	4a5a      	ldr	r2, [pc, #360]	; (80031d8 <HAL_GPIO_Init+0x334>)
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	089b      	lsrs	r3, r3, #2
 8003074:	3302      	adds	r3, #2
 8003076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f003 0303 	and.w	r3, r3, #3
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	220f      	movs	r2, #15
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	43db      	mvns	r3, r3
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4013      	ands	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003098:	d025      	beq.n	80030e6 <HAL_GPIO_Init+0x242>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a4f      	ldr	r2, [pc, #316]	; (80031dc <HAL_GPIO_Init+0x338>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d01f      	beq.n	80030e2 <HAL_GPIO_Init+0x23e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a4e      	ldr	r2, [pc, #312]	; (80031e0 <HAL_GPIO_Init+0x33c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d019      	beq.n	80030de <HAL_GPIO_Init+0x23a>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a4d      	ldr	r2, [pc, #308]	; (80031e4 <HAL_GPIO_Init+0x340>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d013      	beq.n	80030da <HAL_GPIO_Init+0x236>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a4c      	ldr	r2, [pc, #304]	; (80031e8 <HAL_GPIO_Init+0x344>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d00d      	beq.n	80030d6 <HAL_GPIO_Init+0x232>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a4b      	ldr	r2, [pc, #300]	; (80031ec <HAL_GPIO_Init+0x348>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d007      	beq.n	80030d2 <HAL_GPIO_Init+0x22e>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a4a      	ldr	r2, [pc, #296]	; (80031f0 <HAL_GPIO_Init+0x34c>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d101      	bne.n	80030ce <HAL_GPIO_Init+0x22a>
 80030ca:	2306      	movs	r3, #6
 80030cc:	e00c      	b.n	80030e8 <HAL_GPIO_Init+0x244>
 80030ce:	2307      	movs	r3, #7
 80030d0:	e00a      	b.n	80030e8 <HAL_GPIO_Init+0x244>
 80030d2:	2305      	movs	r3, #5
 80030d4:	e008      	b.n	80030e8 <HAL_GPIO_Init+0x244>
 80030d6:	2304      	movs	r3, #4
 80030d8:	e006      	b.n	80030e8 <HAL_GPIO_Init+0x244>
 80030da:	2303      	movs	r3, #3
 80030dc:	e004      	b.n	80030e8 <HAL_GPIO_Init+0x244>
 80030de:	2302      	movs	r3, #2
 80030e0:	e002      	b.n	80030e8 <HAL_GPIO_Init+0x244>
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <HAL_GPIO_Init+0x244>
 80030e6:	2300      	movs	r3, #0
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	f002 0203 	and.w	r2, r2, #3
 80030ee:	0092      	lsls	r2, r2, #2
 80030f0:	4093      	lsls	r3, r2
 80030f2:	693a      	ldr	r2, [r7, #16]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030f8:	4937      	ldr	r1, [pc, #220]	; (80031d8 <HAL_GPIO_Init+0x334>)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	089b      	lsrs	r3, r3, #2
 80030fe:	3302      	adds	r3, #2
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003106:	4b3b      	ldr	r3, [pc, #236]	; (80031f4 <HAL_GPIO_Init+0x350>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	43db      	mvns	r3, r3
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	4013      	ands	r3, r2
 8003114:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d003      	beq.n	800312a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4313      	orrs	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800312a:	4a32      	ldr	r2, [pc, #200]	; (80031f4 <HAL_GPIO_Init+0x350>)
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003130:	4b30      	ldr	r3, [pc, #192]	; (80031f4 <HAL_GPIO_Init+0x350>)
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	43db      	mvns	r3, r3
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4013      	ands	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d003      	beq.n	8003154 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800314c:	693a      	ldr	r2, [r7, #16]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	4313      	orrs	r3, r2
 8003152:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003154:	4a27      	ldr	r2, [pc, #156]	; (80031f4 <HAL_GPIO_Init+0x350>)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800315a:	4b26      	ldr	r3, [pc, #152]	; (80031f4 <HAL_GPIO_Init+0x350>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	43db      	mvns	r3, r3
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	4013      	ands	r3, r2
 8003168:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4313      	orrs	r3, r2
 800317c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800317e:	4a1d      	ldr	r2, [pc, #116]	; (80031f4 <HAL_GPIO_Init+0x350>)
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003184:	4b1b      	ldr	r3, [pc, #108]	; (80031f4 <HAL_GPIO_Init+0x350>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	43db      	mvns	r3, r3
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	4013      	ands	r3, r2
 8003192:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d003      	beq.n	80031a8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80031a0:	693a      	ldr	r2, [r7, #16]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031a8:	4a12      	ldr	r2, [pc, #72]	; (80031f4 <HAL_GPIO_Init+0x350>)
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	3301      	adds	r3, #1
 80031b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	fa22 f303 	lsr.w	r3, r2, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	f47f ae78 	bne.w	8002eb4 <HAL_GPIO_Init+0x10>
  }
}
 80031c4:	bf00      	nop
 80031c6:	bf00      	nop
 80031c8:	371c      	adds	r7, #28
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	40021000 	.word	0x40021000
 80031d8:	40010000 	.word	0x40010000
 80031dc:	48000400 	.word	0x48000400
 80031e0:	48000800 	.word	0x48000800
 80031e4:	48000c00 	.word	0x48000c00
 80031e8:	48001000 	.word	0x48001000
 80031ec:	48001400 	.word	0x48001400
 80031f0:	48001800 	.word	0x48001800
 80031f4:	40010400 	.word	0x40010400

080031f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691a      	ldr	r2, [r3, #16]
 8003208:	887b      	ldrh	r3, [r7, #2]
 800320a:	4013      	ands	r3, r2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
 8003214:	e001      	b.n	800321a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003216:	2300      	movs	r3, #0
 8003218:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800321a:	7bfb      	ldrb	r3, [r7, #15]
}
 800321c:	4618      	mov	r0, r3
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	460b      	mov	r3, r1
 8003232:	807b      	strh	r3, [r7, #2]
 8003234:	4613      	mov	r3, r2
 8003236:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003238:	787b      	ldrb	r3, [r7, #1]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d003      	beq.n	8003246 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800323e:	887a      	ldrh	r2, [r7, #2]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003244:	e002      	b.n	800324c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003246:	887a      	ldrh	r2, [r7, #2]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800325c:	4b04      	ldr	r3, [pc, #16]	; (8003270 <HAL_PWREx_GetVoltageRange+0x18>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003264:	4618      	mov	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	40007000 	.word	0x40007000

08003274 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003282:	d130      	bne.n	80032e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003284:	4b23      	ldr	r3, [pc, #140]	; (8003314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800328c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003290:	d038      	beq.n	8003304 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003292:	4b20      	ldr	r3, [pc, #128]	; (8003314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800329a:	4a1e      	ldr	r2, [pc, #120]	; (8003314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800329c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032a2:	4b1d      	ldr	r3, [pc, #116]	; (8003318 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2232      	movs	r2, #50	; 0x32
 80032a8:	fb02 f303 	mul.w	r3, r2, r3
 80032ac:	4a1b      	ldr	r2, [pc, #108]	; (800331c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	0c9b      	lsrs	r3, r3, #18
 80032b4:	3301      	adds	r3, #1
 80032b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032b8:	e002      	b.n	80032c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	3b01      	subs	r3, #1
 80032be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032c0:	4b14      	ldr	r3, [pc, #80]	; (8003314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032cc:	d102      	bne.n	80032d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1f2      	bne.n	80032ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032d4:	4b0f      	ldr	r3, [pc, #60]	; (8003314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032e0:	d110      	bne.n	8003304 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e00f      	b.n	8003306 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80032e6:	4b0b      	ldr	r3, [pc, #44]	; (8003314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032f2:	d007      	beq.n	8003304 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80032f4:	4b07      	ldr	r3, [pc, #28]	; (8003314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80032fc:	4a05      	ldr	r2, [pc, #20]	; (8003314 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003302:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40007000 	.word	0x40007000
 8003318:	20000000 	.word	0x20000000
 800331c:	431bde83 	.word	0x431bde83

08003320 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e3ca      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003332:	4b97      	ldr	r3, [pc, #604]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f003 030c 	and.w	r3, r3, #12
 800333a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800333c:	4b94      	ldr	r3, [pc, #592]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	f003 0303 	and.w	r3, r3, #3
 8003344:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0310 	and.w	r3, r3, #16
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 80e4 	beq.w	800351c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d007      	beq.n	800336a <HAL_RCC_OscConfig+0x4a>
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	2b0c      	cmp	r3, #12
 800335e:	f040 808b 	bne.w	8003478 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	2b01      	cmp	r3, #1
 8003366:	f040 8087 	bne.w	8003478 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800336a:	4b89      	ldr	r3, [pc, #548]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d005      	beq.n	8003382 <HAL_RCC_OscConfig+0x62>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	699b      	ldr	r3, [r3, #24]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d101      	bne.n	8003382 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e3a2      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a1a      	ldr	r2, [r3, #32]
 8003386:	4b82      	ldr	r3, [pc, #520]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0308 	and.w	r3, r3, #8
 800338e:	2b00      	cmp	r3, #0
 8003390:	d004      	beq.n	800339c <HAL_RCC_OscConfig+0x7c>
 8003392:	4b7f      	ldr	r3, [pc, #508]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800339a:	e005      	b.n	80033a8 <HAL_RCC_OscConfig+0x88>
 800339c:	4b7c      	ldr	r3, [pc, #496]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 800339e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033a2:	091b      	lsrs	r3, r3, #4
 80033a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d223      	bcs.n	80033f4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a1b      	ldr	r3, [r3, #32]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 fd87 	bl	8003ec4 <RCC_SetFlashLatencyFromMSIRange>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e383      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033c0:	4b73      	ldr	r3, [pc, #460]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a72      	ldr	r2, [pc, #456]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80033c6:	f043 0308 	orr.w	r3, r3, #8
 80033ca:	6013      	str	r3, [r2, #0]
 80033cc:	4b70      	ldr	r3, [pc, #448]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	496d      	ldr	r1, [pc, #436]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033de:	4b6c      	ldr	r3, [pc, #432]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	021b      	lsls	r3, r3, #8
 80033ec:	4968      	ldr	r1, [pc, #416]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	604b      	str	r3, [r1, #4]
 80033f2:	e025      	b.n	8003440 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033f4:	4b66      	ldr	r3, [pc, #408]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a65      	ldr	r2, [pc, #404]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80033fa:	f043 0308 	orr.w	r3, r3, #8
 80033fe:	6013      	str	r3, [r2, #0]
 8003400:	4b63      	ldr	r3, [pc, #396]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	4960      	ldr	r1, [pc, #384]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 800340e:	4313      	orrs	r3, r2
 8003410:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003412:	4b5f      	ldr	r3, [pc, #380]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69db      	ldr	r3, [r3, #28]
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	495b      	ldr	r1, [pc, #364]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003422:	4313      	orrs	r3, r2
 8003424:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d109      	bne.n	8003440 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	4618      	mov	r0, r3
 8003432:	f000 fd47 	bl	8003ec4 <RCC_SetFlashLatencyFromMSIRange>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e343      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003440:	f000 fc4a 	bl	8003cd8 <HAL_RCC_GetSysClockFreq>
 8003444:	4602      	mov	r2, r0
 8003446:	4b52      	ldr	r3, [pc, #328]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	091b      	lsrs	r3, r3, #4
 800344c:	f003 030f 	and.w	r3, r3, #15
 8003450:	4950      	ldr	r1, [pc, #320]	; (8003594 <HAL_RCC_OscConfig+0x274>)
 8003452:	5ccb      	ldrb	r3, [r1, r3]
 8003454:	f003 031f 	and.w	r3, r3, #31
 8003458:	fa22 f303 	lsr.w	r3, r2, r3
 800345c:	4a4e      	ldr	r2, [pc, #312]	; (8003598 <HAL_RCC_OscConfig+0x278>)
 800345e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003460:	4b4e      	ldr	r3, [pc, #312]	; (800359c <HAL_RCC_OscConfig+0x27c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff fa57 	bl	8002918 <HAL_InitTick>
 800346a:	4603      	mov	r3, r0
 800346c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800346e:	7bfb      	ldrb	r3, [r7, #15]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d052      	beq.n	800351a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003474:	7bfb      	ldrb	r3, [r7, #15]
 8003476:	e327      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d032      	beq.n	80034e6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003480:	4b43      	ldr	r3, [pc, #268]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a42      	ldr	r2, [pc, #264]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003486:	f043 0301 	orr.w	r3, r3, #1
 800348a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800348c:	f7ff fc1c 	bl	8002cc8 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003494:	f7ff fc18 	bl	8002cc8 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e310      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034a6:	4b3a      	ldr	r3, [pc, #232]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034b2:	4b37      	ldr	r3, [pc, #220]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a36      	ldr	r2, [pc, #216]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034b8:	f043 0308 	orr.w	r3, r3, #8
 80034bc:	6013      	str	r3, [r2, #0]
 80034be:	4b34      	ldr	r3, [pc, #208]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	4931      	ldr	r1, [pc, #196]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034d0:	4b2f      	ldr	r3, [pc, #188]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	69db      	ldr	r3, [r3, #28]
 80034dc:	021b      	lsls	r3, r3, #8
 80034de:	492c      	ldr	r1, [pc, #176]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	604b      	str	r3, [r1, #4]
 80034e4:	e01a      	b.n	800351c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034e6:	4b2a      	ldr	r3, [pc, #168]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a29      	ldr	r2, [pc, #164]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 80034ec:	f023 0301 	bic.w	r3, r3, #1
 80034f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034f2:	f7ff fbe9 	bl	8002cc8 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034fa:	f7ff fbe5 	bl	8002cc8 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e2dd      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800350c:	4b20      	ldr	r3, [pc, #128]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1f0      	bne.n	80034fa <HAL_RCC_OscConfig+0x1da>
 8003518:	e000      	b.n	800351c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800351a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b00      	cmp	r3, #0
 8003526:	d074      	beq.n	8003612 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	2b08      	cmp	r3, #8
 800352c:	d005      	beq.n	800353a <HAL_RCC_OscConfig+0x21a>
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	2b0c      	cmp	r3, #12
 8003532:	d10e      	bne.n	8003552 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	2b03      	cmp	r3, #3
 8003538:	d10b      	bne.n	8003552 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800353a:	4b15      	ldr	r3, [pc, #84]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d064      	beq.n	8003610 <HAL_RCC_OscConfig+0x2f0>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d160      	bne.n	8003610 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e2ba      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800355a:	d106      	bne.n	800356a <HAL_RCC_OscConfig+0x24a>
 800355c:	4b0c      	ldr	r3, [pc, #48]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a0b      	ldr	r2, [pc, #44]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003562:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003566:	6013      	str	r3, [r2, #0]
 8003568:	e026      	b.n	80035b8 <HAL_RCC_OscConfig+0x298>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003572:	d115      	bne.n	80035a0 <HAL_RCC_OscConfig+0x280>
 8003574:	4b06      	ldr	r3, [pc, #24]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a05      	ldr	r2, [pc, #20]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 800357a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800357e:	6013      	str	r3, [r2, #0]
 8003580:	4b03      	ldr	r3, [pc, #12]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a02      	ldr	r2, [pc, #8]	; (8003590 <HAL_RCC_OscConfig+0x270>)
 8003586:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800358a:	6013      	str	r3, [r2, #0]
 800358c:	e014      	b.n	80035b8 <HAL_RCC_OscConfig+0x298>
 800358e:	bf00      	nop
 8003590:	40021000 	.word	0x40021000
 8003594:	0800b230 	.word	0x0800b230
 8003598:	20000000 	.word	0x20000000
 800359c:	20000004 	.word	0x20000004
 80035a0:	4ba0      	ldr	r3, [pc, #640]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a9f      	ldr	r2, [pc, #636]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80035a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035aa:	6013      	str	r3, [r2, #0]
 80035ac:	4b9d      	ldr	r3, [pc, #628]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a9c      	ldr	r2, [pc, #624]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80035b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d013      	beq.n	80035e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c0:	f7ff fb82 	bl	8002cc8 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035c8:	f7ff fb7e 	bl	8002cc8 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b64      	cmp	r3, #100	; 0x64
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e276      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035da:	4b92      	ldr	r3, [pc, #584]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d0f0      	beq.n	80035c8 <HAL_RCC_OscConfig+0x2a8>
 80035e6:	e014      	b.n	8003612 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e8:	f7ff fb6e 	bl	8002cc8 <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035ee:	e008      	b.n	8003602 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035f0:	f7ff fb6a 	bl	8002cc8 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b64      	cmp	r3, #100	; 0x64
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e262      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003602:	4b88      	ldr	r3, [pc, #544]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1f0      	bne.n	80035f0 <HAL_RCC_OscConfig+0x2d0>
 800360e:	e000      	b.n	8003612 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d060      	beq.n	80036e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	2b04      	cmp	r3, #4
 8003622:	d005      	beq.n	8003630 <HAL_RCC_OscConfig+0x310>
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	2b0c      	cmp	r3, #12
 8003628:	d119      	bne.n	800365e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	2b02      	cmp	r3, #2
 800362e:	d116      	bne.n	800365e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003630:	4b7c      	ldr	r3, [pc, #496]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003638:	2b00      	cmp	r3, #0
 800363a:	d005      	beq.n	8003648 <HAL_RCC_OscConfig+0x328>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e23f      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003648:	4b76      	ldr	r3, [pc, #472]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	061b      	lsls	r3, r3, #24
 8003656:	4973      	ldr	r1, [pc, #460]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003658:	4313      	orrs	r3, r2
 800365a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800365c:	e040      	b.n	80036e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d023      	beq.n	80036ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003666:	4b6f      	ldr	r3, [pc, #444]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a6e      	ldr	r2, [pc, #440]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 800366c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003670:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003672:	f7ff fb29 	bl	8002cc8 <HAL_GetTick>
 8003676:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003678:	e008      	b.n	800368c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800367a:	f7ff fb25 	bl	8002cc8 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e21d      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800368c:	4b65      	ldr	r3, [pc, #404]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0f0      	beq.n	800367a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003698:	4b62      	ldr	r3, [pc, #392]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	061b      	lsls	r3, r3, #24
 80036a6:	495f      	ldr	r1, [pc, #380]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	604b      	str	r3, [r1, #4]
 80036ac:	e018      	b.n	80036e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036ae:	4b5d      	ldr	r3, [pc, #372]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a5c      	ldr	r2, [pc, #368]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80036b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80036b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ba:	f7ff fb05 	bl	8002cc8 <HAL_GetTick>
 80036be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036c0:	e008      	b.n	80036d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036c2:	f7ff fb01 	bl	8002cc8 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e1f9      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036d4:	4b53      	ldr	r3, [pc, #332]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1f0      	bne.n	80036c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0308 	and.w	r3, r3, #8
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d03c      	beq.n	8003766 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d01c      	beq.n	800372e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036f4:	4b4b      	ldr	r3, [pc, #300]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80036f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036fa:	4a4a      	ldr	r2, [pc, #296]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003704:	f7ff fae0 	bl	8002cc8 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800370c:	f7ff fadc 	bl	8002cc8 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e1d4      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800371e:	4b41      	ldr	r3, [pc, #260]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003720:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0ef      	beq.n	800370c <HAL_RCC_OscConfig+0x3ec>
 800372c:	e01b      	b.n	8003766 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800372e:	4b3d      	ldr	r3, [pc, #244]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003730:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003734:	4a3b      	ldr	r2, [pc, #236]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373e:	f7ff fac3 	bl	8002cc8 <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003746:	f7ff fabf 	bl	8002cc8 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e1b7      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003758:	4b32      	ldr	r3, [pc, #200]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 800375a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1ef      	bne.n	8003746 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	2b00      	cmp	r3, #0
 8003770:	f000 80a6 	beq.w	80038c0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003774:	2300      	movs	r3, #0
 8003776:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003778:	4b2a      	ldr	r3, [pc, #168]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 800377a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800377c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10d      	bne.n	80037a0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003784:	4b27      	ldr	r3, [pc, #156]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003788:	4a26      	ldr	r2, [pc, #152]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 800378a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800378e:	6593      	str	r3, [r2, #88]	; 0x58
 8003790:	4b24      	ldr	r3, [pc, #144]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003798:	60bb      	str	r3, [r7, #8]
 800379a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800379c:	2301      	movs	r3, #1
 800379e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037a0:	4b21      	ldr	r3, [pc, #132]	; (8003828 <HAL_RCC_OscConfig+0x508>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d118      	bne.n	80037de <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037ac:	4b1e      	ldr	r3, [pc, #120]	; (8003828 <HAL_RCC_OscConfig+0x508>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a1d      	ldr	r2, [pc, #116]	; (8003828 <HAL_RCC_OscConfig+0x508>)
 80037b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037b8:	f7ff fa86 	bl	8002cc8 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037c0:	f7ff fa82 	bl	8002cc8 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e17a      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037d2:	4b15      	ldr	r3, [pc, #84]	; (8003828 <HAL_RCC_OscConfig+0x508>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0f0      	beq.n	80037c0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d108      	bne.n	80037f8 <HAL_RCC_OscConfig+0x4d8>
 80037e6:	4b0f      	ldr	r3, [pc, #60]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80037e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ec:	4a0d      	ldr	r2, [pc, #52]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 80037ee:	f043 0301 	orr.w	r3, r3, #1
 80037f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037f6:	e029      	b.n	800384c <HAL_RCC_OscConfig+0x52c>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	2b05      	cmp	r3, #5
 80037fe:	d115      	bne.n	800382c <HAL_RCC_OscConfig+0x50c>
 8003800:	4b08      	ldr	r3, [pc, #32]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003806:	4a07      	ldr	r2, [pc, #28]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003808:	f043 0304 	orr.w	r3, r3, #4
 800380c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003810:	4b04      	ldr	r3, [pc, #16]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003812:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003816:	4a03      	ldr	r2, [pc, #12]	; (8003824 <HAL_RCC_OscConfig+0x504>)
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003820:	e014      	b.n	800384c <HAL_RCC_OscConfig+0x52c>
 8003822:	bf00      	nop
 8003824:	40021000 	.word	0x40021000
 8003828:	40007000 	.word	0x40007000
 800382c:	4b9c      	ldr	r3, [pc, #624]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 800382e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003832:	4a9b      	ldr	r2, [pc, #620]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003834:	f023 0301 	bic.w	r3, r3, #1
 8003838:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800383c:	4b98      	ldr	r3, [pc, #608]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 800383e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003842:	4a97      	ldr	r2, [pc, #604]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003844:	f023 0304 	bic.w	r3, r3, #4
 8003848:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d016      	beq.n	8003882 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003854:	f7ff fa38 	bl	8002cc8 <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800385a:	e00a      	b.n	8003872 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800385c:	f7ff fa34 	bl	8002cc8 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	f241 3288 	movw	r2, #5000	; 0x1388
 800386a:	4293      	cmp	r3, r2
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e12a      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003872:	4b8b      	ldr	r3, [pc, #556]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0ed      	beq.n	800385c <HAL_RCC_OscConfig+0x53c>
 8003880:	e015      	b.n	80038ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003882:	f7ff fa21 	bl	8002cc8 <HAL_GetTick>
 8003886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003888:	e00a      	b.n	80038a0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388a:	f7ff fa1d 	bl	8002cc8 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	f241 3288 	movw	r2, #5000	; 0x1388
 8003898:	4293      	cmp	r3, r2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e113      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038a0:	4b7f      	ldr	r3, [pc, #508]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80038a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1ed      	bne.n	800388a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038ae:	7ffb      	ldrb	r3, [r7, #31]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d105      	bne.n	80038c0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038b4:	4b7a      	ldr	r3, [pc, #488]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80038b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b8:	4a79      	ldr	r2, [pc, #484]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80038ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038be:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 80fe 	beq.w	8003ac6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	f040 80d0 	bne.w	8003a74 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80038d4:	4b72      	ldr	r3, [pc, #456]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f003 0203 	and.w	r2, r3, #3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d130      	bne.n	800394a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	3b01      	subs	r3, #1
 80038f4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d127      	bne.n	800394a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003904:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003906:	429a      	cmp	r2, r3
 8003908:	d11f      	bne.n	800394a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003914:	2a07      	cmp	r2, #7
 8003916:	bf14      	ite	ne
 8003918:	2201      	movne	r2, #1
 800391a:	2200      	moveq	r2, #0
 800391c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800391e:	4293      	cmp	r3, r2
 8003920:	d113      	bne.n	800394a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800392c:	085b      	lsrs	r3, r3, #1
 800392e:	3b01      	subs	r3, #1
 8003930:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003932:	429a      	cmp	r2, r3
 8003934:	d109      	bne.n	800394a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	085b      	lsrs	r3, r3, #1
 8003942:	3b01      	subs	r3, #1
 8003944:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003946:	429a      	cmp	r2, r3
 8003948:	d06e      	beq.n	8003a28 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	2b0c      	cmp	r3, #12
 800394e:	d069      	beq.n	8003a24 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003950:	4b53      	ldr	r3, [pc, #332]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d105      	bne.n	8003968 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800395c:	4b50      	ldr	r3, [pc, #320]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e0ad      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800396c:	4b4c      	ldr	r3, [pc, #304]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a4b      	ldr	r2, [pc, #300]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003972:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003976:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003978:	f7ff f9a6 	bl	8002cc8 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003980:	f7ff f9a2 	bl	8002cc8 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e09a      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003992:	4b43      	ldr	r3, [pc, #268]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800399e:	4b40      	ldr	r3, [pc, #256]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	4b40      	ldr	r3, [pc, #256]	; (8003aa4 <HAL_RCC_OscConfig+0x784>)
 80039a4:	4013      	ands	r3, r2
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80039ae:	3a01      	subs	r2, #1
 80039b0:	0112      	lsls	r2, r2, #4
 80039b2:	4311      	orrs	r1, r2
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80039b8:	0212      	lsls	r2, r2, #8
 80039ba:	4311      	orrs	r1, r2
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80039c0:	0852      	lsrs	r2, r2, #1
 80039c2:	3a01      	subs	r2, #1
 80039c4:	0552      	lsls	r2, r2, #21
 80039c6:	4311      	orrs	r1, r2
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80039cc:	0852      	lsrs	r2, r2, #1
 80039ce:	3a01      	subs	r2, #1
 80039d0:	0652      	lsls	r2, r2, #25
 80039d2:	4311      	orrs	r1, r2
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80039d8:	0912      	lsrs	r2, r2, #4
 80039da:	0452      	lsls	r2, r2, #17
 80039dc:	430a      	orrs	r2, r1
 80039de:	4930      	ldr	r1, [pc, #192]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039e4:	4b2e      	ldr	r3, [pc, #184]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a2d      	ldr	r2, [pc, #180]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80039ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039ee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039f0:	4b2b      	ldr	r3, [pc, #172]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	4a2a      	ldr	r2, [pc, #168]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 80039f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039fa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039fc:	f7ff f964 	bl	8002cc8 <HAL_GetTick>
 8003a00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a02:	e008      	b.n	8003a16 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a04:	f7ff f960 	bl	8002cc8 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e058      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a16:	4b22      	ldr	r3, [pc, #136]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d0f0      	beq.n	8003a04 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a22:	e050      	b.n	8003ac6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e04f      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a28:	4b1d      	ldr	r3, [pc, #116]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d148      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a34:	4b1a      	ldr	r3, [pc, #104]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a19      	ldr	r2, [pc, #100]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a3e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a40:	4b17      	ldr	r3, [pc, #92]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	4a16      	ldr	r2, [pc, #88]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a4a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a4c:	f7ff f93c 	bl	8002cc8 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a54:	f7ff f938 	bl	8002cc8 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e030      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a66:	4b0e      	ldr	r3, [pc, #56]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d0f0      	beq.n	8003a54 <HAL_RCC_OscConfig+0x734>
 8003a72:	e028      	b.n	8003ac6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	2b0c      	cmp	r3, #12
 8003a78:	d023      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7a:	4b09      	ldr	r3, [pc, #36]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a08      	ldr	r2, [pc, #32]	; (8003aa0 <HAL_RCC_OscConfig+0x780>)
 8003a80:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a86:	f7ff f91f 	bl	8002cc8 <HAL_GetTick>
 8003a8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a8c:	e00c      	b.n	8003aa8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a8e:	f7ff f91b 	bl	8002cc8 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d905      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e013      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aa8:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <HAL_RCC_OscConfig+0x7b0>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1ec      	bne.n	8003a8e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ab4:	4b06      	ldr	r3, [pc, #24]	; (8003ad0 <HAL_RCC_OscConfig+0x7b0>)
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	4905      	ldr	r1, [pc, #20]	; (8003ad0 <HAL_RCC_OscConfig+0x7b0>)
 8003aba:	4b06      	ldr	r3, [pc, #24]	; (8003ad4 <HAL_RCC_OscConfig+0x7b4>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	60cb      	str	r3, [r1, #12]
 8003ac0:	e001      	b.n	8003ac6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e000      	b.n	8003ac8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3720      	adds	r7, #32
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	feeefffc 	.word	0xfeeefffc

08003ad8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e0e7      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003aec:	4b75      	ldr	r3, [pc, #468]	; (8003cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	683a      	ldr	r2, [r7, #0]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d910      	bls.n	8003b1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003afa:	4b72      	ldr	r3, [pc, #456]	; (8003cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f023 0207 	bic.w	r2, r3, #7
 8003b02:	4970      	ldr	r1, [pc, #448]	; (8003cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b0a:	4b6e      	ldr	r3, [pc, #440]	; (8003cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d001      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e0cf      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d010      	beq.n	8003b4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	4b66      	ldr	r3, [pc, #408]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d908      	bls.n	8003b4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b38:	4b63      	ldr	r3, [pc, #396]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	4960      	ldr	r1, [pc, #384]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d04c      	beq.n	8003bf0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d107      	bne.n	8003b6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b5e:	4b5a      	ldr	r3, [pc, #360]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d121      	bne.n	8003bae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e0a6      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d107      	bne.n	8003b86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b76:	4b54      	ldr	r3, [pc, #336]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d115      	bne.n	8003bae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e09a      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d107      	bne.n	8003b9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b8e:	4b4e      	ldr	r3, [pc, #312]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d109      	bne.n	8003bae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e08e      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b9e:	4b4a      	ldr	r3, [pc, #296]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e086      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bae:	4b46      	ldr	r3, [pc, #280]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f023 0203 	bic.w	r2, r3, #3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	4943      	ldr	r1, [pc, #268]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bc0:	f7ff f882 	bl	8002cc8 <HAL_GetTick>
 8003bc4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc6:	e00a      	b.n	8003bde <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bc8:	f7ff f87e 	bl	8002cc8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e06e      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bde:	4b3a      	ldr	r3, [pc, #232]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f003 020c 	and.w	r2, r3, #12
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d1eb      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d010      	beq.n	8003c1e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	689a      	ldr	r2, [r3, #8]
 8003c00:	4b31      	ldr	r3, [pc, #196]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d208      	bcs.n	8003c1e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c0c:	4b2e      	ldr	r3, [pc, #184]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	492b      	ldr	r1, [pc, #172]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c1e:	4b29      	ldr	r3, [pc, #164]	; (8003cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0307 	and.w	r3, r3, #7
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d210      	bcs.n	8003c4e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c2c:	4b25      	ldr	r3, [pc, #148]	; (8003cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f023 0207 	bic.w	r2, r3, #7
 8003c34:	4923      	ldr	r1, [pc, #140]	; (8003cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c3c:	4b21      	ldr	r3, [pc, #132]	; (8003cc4 <HAL_RCC_ClockConfig+0x1ec>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d001      	beq.n	8003c4e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e036      	b.n	8003cbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0304 	and.w	r3, r3, #4
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c5a:	4b1b      	ldr	r3, [pc, #108]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	4918      	ldr	r1, [pc, #96]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0308 	and.w	r3, r3, #8
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d009      	beq.n	8003c8c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c78:	4b13      	ldr	r3, [pc, #76]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4910      	ldr	r1, [pc, #64]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c8c:	f000 f824 	bl	8003cd8 <HAL_RCC_GetSysClockFreq>
 8003c90:	4602      	mov	r2, r0
 8003c92:	4b0d      	ldr	r3, [pc, #52]	; (8003cc8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	091b      	lsrs	r3, r3, #4
 8003c98:	f003 030f 	and.w	r3, r3, #15
 8003c9c:	490b      	ldr	r1, [pc, #44]	; (8003ccc <HAL_RCC_ClockConfig+0x1f4>)
 8003c9e:	5ccb      	ldrb	r3, [r1, r3]
 8003ca0:	f003 031f 	and.w	r3, r3, #31
 8003ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ca8:	4a09      	ldr	r2, [pc, #36]	; (8003cd0 <HAL_RCC_ClockConfig+0x1f8>)
 8003caa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003cac:	4b09      	ldr	r3, [pc, #36]	; (8003cd4 <HAL_RCC_ClockConfig+0x1fc>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fe fe31 	bl	8002918 <HAL_InitTick>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	72fb      	strb	r3, [r7, #11]

  return status;
 8003cba:	7afb      	ldrb	r3, [r7, #11]
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3710      	adds	r7, #16
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	40022000 	.word	0x40022000
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	0800b230 	.word	0x0800b230
 8003cd0:	20000000 	.word	0x20000000
 8003cd4:	20000004 	.word	0x20000004

08003cd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b089      	sub	sp, #36	; 0x24
 8003cdc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	61fb      	str	r3, [r7, #28]
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ce6:	4b3e      	ldr	r3, [pc, #248]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 030c 	and.w	r3, r3, #12
 8003cee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cf0:	4b3b      	ldr	r3, [pc, #236]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	f003 0303 	and.w	r3, r3, #3
 8003cf8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d005      	beq.n	8003d0c <HAL_RCC_GetSysClockFreq+0x34>
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	2b0c      	cmp	r3, #12
 8003d04:	d121      	bne.n	8003d4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d11e      	bne.n	8003d4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d0c:	4b34      	ldr	r3, [pc, #208]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0308 	and.w	r3, r3, #8
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d107      	bne.n	8003d28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d18:	4b31      	ldr	r3, [pc, #196]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d1e:	0a1b      	lsrs	r3, r3, #8
 8003d20:	f003 030f 	and.w	r3, r3, #15
 8003d24:	61fb      	str	r3, [r7, #28]
 8003d26:	e005      	b.n	8003d34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d28:	4b2d      	ldr	r3, [pc, #180]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	091b      	lsrs	r3, r3, #4
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d34:	4a2b      	ldr	r2, [pc, #172]	; (8003de4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10d      	bne.n	8003d60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d48:	e00a      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	2b04      	cmp	r3, #4
 8003d4e:	d102      	bne.n	8003d56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d50:	4b25      	ldr	r3, [pc, #148]	; (8003de8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d52:	61bb      	str	r3, [r7, #24]
 8003d54:	e004      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d101      	bne.n	8003d60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d5c:	4b23      	ldr	r3, [pc, #140]	; (8003dec <HAL_RCC_GetSysClockFreq+0x114>)
 8003d5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	2b0c      	cmp	r3, #12
 8003d64:	d134      	bne.n	8003dd0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d66:	4b1e      	ldr	r3, [pc, #120]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	f003 0303 	and.w	r3, r3, #3
 8003d6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d003      	beq.n	8003d7e <HAL_RCC_GetSysClockFreq+0xa6>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b03      	cmp	r3, #3
 8003d7a:	d003      	beq.n	8003d84 <HAL_RCC_GetSysClockFreq+0xac>
 8003d7c:	e005      	b.n	8003d8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d7e:	4b1a      	ldr	r3, [pc, #104]	; (8003de8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d80:	617b      	str	r3, [r7, #20]
      break;
 8003d82:	e005      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d84:	4b19      	ldr	r3, [pc, #100]	; (8003dec <HAL_RCC_GetSysClockFreq+0x114>)
 8003d86:	617b      	str	r3, [r7, #20]
      break;
 8003d88:	e002      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	617b      	str	r3, [r7, #20]
      break;
 8003d8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d90:	4b13      	ldr	r3, [pc, #76]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	091b      	lsrs	r3, r3, #4
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d9e:	4b10      	ldr	r3, [pc, #64]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	0a1b      	lsrs	r3, r3, #8
 8003da4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	fb03 f202 	mul.w	r2, r3, r2
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003db6:	4b0a      	ldr	r3, [pc, #40]	; (8003de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	0e5b      	lsrs	r3, r3, #25
 8003dbc:	f003 0303 	and.w	r3, r3, #3
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003dd0:	69bb      	ldr	r3, [r7, #24]
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3724      	adds	r7, #36	; 0x24
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	40021000 	.word	0x40021000
 8003de4:	0800b248 	.word	0x0800b248
 8003de8:	00f42400 	.word	0x00f42400
 8003dec:	007a1200 	.word	0x007a1200

08003df0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003df4:	4b03      	ldr	r3, [pc, #12]	; (8003e04 <HAL_RCC_GetHCLKFreq+0x14>)
 8003df6:	681b      	ldr	r3, [r3, #0]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	20000000 	.word	0x20000000

08003e08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e0c:	f7ff fff0 	bl	8003df0 <HAL_RCC_GetHCLKFreq>
 8003e10:	4602      	mov	r2, r0
 8003e12:	4b06      	ldr	r3, [pc, #24]	; (8003e2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	0a1b      	lsrs	r3, r3, #8
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	4904      	ldr	r1, [pc, #16]	; (8003e30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e1e:	5ccb      	ldrb	r3, [r1, r3]
 8003e20:	f003 031f 	and.w	r3, r3, #31
 8003e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	0800b240 	.word	0x0800b240

08003e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e38:	f7ff ffda 	bl	8003df0 <HAL_RCC_GetHCLKFreq>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	4b06      	ldr	r3, [pc, #24]	; (8003e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	0adb      	lsrs	r3, r3, #11
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	4904      	ldr	r1, [pc, #16]	; (8003e5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e4a:	5ccb      	ldrb	r3, [r1, r3]
 8003e4c:	f003 031f 	and.w	r3, r3, #31
 8003e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	0800b240 	.word	0x0800b240

08003e60 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	220f      	movs	r2, #15
 8003e6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003e70:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <HAL_RCC_GetClockConfig+0x5c>)
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f003 0203 	and.w	r2, r3, #3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003e7c:	4b0f      	ldr	r3, [pc, #60]	; (8003ebc <HAL_RCC_GetClockConfig+0x5c>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003e88:	4b0c      	ldr	r3, [pc, #48]	; (8003ebc <HAL_RCC_GetClockConfig+0x5c>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003e94:	4b09      	ldr	r3, [pc, #36]	; (8003ebc <HAL_RCC_GetClockConfig+0x5c>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	08db      	lsrs	r3, r3, #3
 8003e9a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003ea2:	4b07      	ldr	r3, [pc, #28]	; (8003ec0 <HAL_RCC_GetClockConfig+0x60>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0207 	and.w	r2, r3, #7
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	601a      	str	r2, [r3, #0]
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	40022000 	.word	0x40022000

08003ec4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b086      	sub	sp, #24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ecc:	2300      	movs	r3, #0
 8003ece:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ed0:	4b2a      	ldr	r3, [pc, #168]	; (8003f7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003edc:	f7ff f9bc 	bl	8003258 <HAL_PWREx_GetVoltageRange>
 8003ee0:	6178      	str	r0, [r7, #20]
 8003ee2:	e014      	b.n	8003f0e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ee4:	4b25      	ldr	r3, [pc, #148]	; (8003f7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee8:	4a24      	ldr	r2, [pc, #144]	; (8003f7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003eea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eee:	6593      	str	r3, [r2, #88]	; 0x58
 8003ef0:	4b22      	ldr	r3, [pc, #136]	; (8003f7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ef8:	60fb      	str	r3, [r7, #12]
 8003efa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003efc:	f7ff f9ac 	bl	8003258 <HAL_PWREx_GetVoltageRange>
 8003f00:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f02:	4b1e      	ldr	r3, [pc, #120]	; (8003f7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f06:	4a1d      	ldr	r2, [pc, #116]	; (8003f7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f0c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f14:	d10b      	bne.n	8003f2e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b80      	cmp	r3, #128	; 0x80
 8003f1a:	d919      	bls.n	8003f50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2ba0      	cmp	r3, #160	; 0xa0
 8003f20:	d902      	bls.n	8003f28 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f22:	2302      	movs	r3, #2
 8003f24:	613b      	str	r3, [r7, #16]
 8003f26:	e013      	b.n	8003f50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f28:	2301      	movs	r3, #1
 8003f2a:	613b      	str	r3, [r7, #16]
 8003f2c:	e010      	b.n	8003f50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b80      	cmp	r3, #128	; 0x80
 8003f32:	d902      	bls.n	8003f3a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003f34:	2303      	movs	r3, #3
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	e00a      	b.n	8003f50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b80      	cmp	r3, #128	; 0x80
 8003f3e:	d102      	bne.n	8003f46 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f40:	2302      	movs	r3, #2
 8003f42:	613b      	str	r3, [r7, #16]
 8003f44:	e004      	b.n	8003f50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b70      	cmp	r3, #112	; 0x70
 8003f4a:	d101      	bne.n	8003f50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f50:	4b0b      	ldr	r3, [pc, #44]	; (8003f80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f023 0207 	bic.w	r2, r3, #7
 8003f58:	4909      	ldr	r1, [pc, #36]	; (8003f80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003f60:	4b07      	ldr	r3, [pc, #28]	; (8003f80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d001      	beq.n	8003f72 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e000      	b.n	8003f74 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	40022000 	.word	0x40022000

08003f84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f90:	2300      	movs	r3, #0
 8003f92:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d041      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fa4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003fa8:	d02a      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003faa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003fae:	d824      	bhi.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003fb0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003fb4:	d008      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003fb6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003fba:	d81e      	bhi.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00a      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003fc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fc4:	d010      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003fc6:	e018      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fc8:	4b86      	ldr	r3, [pc, #536]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	4a85      	ldr	r2, [pc, #532]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fd2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fd4:	e015      	b.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	3304      	adds	r3, #4
 8003fda:	2100      	movs	r1, #0
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f000 fabb 	bl	8004558 <RCCEx_PLLSAI1_Config>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fe6:	e00c      	b.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	3320      	adds	r3, #32
 8003fec:	2100      	movs	r1, #0
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f000 fba6 	bl	8004740 <RCCEx_PLLSAI2_Config>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ff8:	e003      	b.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	74fb      	strb	r3, [r7, #19]
      break;
 8003ffe:	e000      	b.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004000:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004002:	7cfb      	ldrb	r3, [r7, #19]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10b      	bne.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004008:	4b76      	ldr	r3, [pc, #472]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800400a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004016:	4973      	ldr	r1, [pc, #460]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800401e:	e001      	b.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004020:	7cfb      	ldrb	r3, [r7, #19]
 8004022:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d041      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004034:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004038:	d02a      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800403a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800403e:	d824      	bhi.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004040:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004044:	d008      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004046:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800404a:	d81e      	bhi.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00a      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004050:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004054:	d010      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004056:	e018      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004058:	4b62      	ldr	r3, [pc, #392]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	4a61      	ldr	r2, [pc, #388]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004062:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004064:	e015      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	3304      	adds	r3, #4
 800406a:	2100      	movs	r1, #0
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fa73 	bl	8004558 <RCCEx_PLLSAI1_Config>
 8004072:	4603      	mov	r3, r0
 8004074:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004076:	e00c      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3320      	adds	r3, #32
 800407c:	2100      	movs	r1, #0
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fb5e 	bl	8004740 <RCCEx_PLLSAI2_Config>
 8004084:	4603      	mov	r3, r0
 8004086:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004088:	e003      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	74fb      	strb	r3, [r7, #19]
      break;
 800408e:	e000      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004090:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004092:	7cfb      	ldrb	r3, [r7, #19]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10b      	bne.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004098:	4b52      	ldr	r3, [pc, #328]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800409a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800409e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040a6:	494f      	ldr	r1, [pc, #316]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80040ae:	e001      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b0:	7cfb      	ldrb	r3, [r7, #19]
 80040b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 80a0 	beq.w	8004202 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040c2:	2300      	movs	r3, #0
 80040c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040c6:	4b47      	ldr	r3, [pc, #284]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80040d2:	2301      	movs	r3, #1
 80040d4:	e000      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80040d6:	2300      	movs	r3, #0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00d      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040dc:	4b41      	ldr	r3, [pc, #260]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e0:	4a40      	ldr	r2, [pc, #256]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040e6:	6593      	str	r3, [r2, #88]	; 0x58
 80040e8:	4b3e      	ldr	r3, [pc, #248]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040f4:	2301      	movs	r3, #1
 80040f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040f8:	4b3b      	ldr	r3, [pc, #236]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a3a      	ldr	r2, [pc, #232]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004102:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004104:	f7fe fde0 	bl	8002cc8 <HAL_GetTick>
 8004108:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800410a:	e009      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800410c:	f7fe fddc 	bl	8002cc8 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d902      	bls.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	74fb      	strb	r3, [r7, #19]
        break;
 800411e:	e005      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004120:	4b31      	ldr	r3, [pc, #196]	; (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0ef      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800412c:	7cfb      	ldrb	r3, [r7, #19]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d15c      	bne.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004132:	4b2c      	ldr	r3, [pc, #176]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004138:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800413c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d01f      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	429a      	cmp	r2, r3
 800414e:	d019      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004150:	4b24      	ldr	r3, [pc, #144]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004156:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800415a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800415c:	4b21      	ldr	r3, [pc, #132]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004162:	4a20      	ldr	r2, [pc, #128]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004168:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800416c:	4b1d      	ldr	r3, [pc, #116]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800416e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004172:	4a1c      	ldr	r2, [pc, #112]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004174:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004178:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800417c:	4a19      	ldr	r2, [pc, #100]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d016      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418e:	f7fe fd9b 	bl	8002cc8 <HAL_GetTick>
 8004192:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004194:	e00b      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004196:	f7fe fd97 	bl	8002cc8 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d902      	bls.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	74fb      	strb	r3, [r7, #19]
            break;
 80041ac:	e006      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ae:	4b0d      	ldr	r3, [pc, #52]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0ec      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80041bc:	7cfb      	ldrb	r3, [r7, #19]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10c      	bne.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041c2:	4b08      	ldr	r3, [pc, #32]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041d2:	4904      	ldr	r1, [pc, #16]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80041da:	e009      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041dc:	7cfb      	ldrb	r3, [r7, #19]
 80041de:	74bb      	strb	r3, [r7, #18]
 80041e0:	e006      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80041e2:	bf00      	nop
 80041e4:	40021000 	.word	0x40021000
 80041e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ec:	7cfb      	ldrb	r3, [r7, #19]
 80041ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041f0:	7c7b      	ldrb	r3, [r7, #17]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d105      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041f6:	4b9e      	ldr	r3, [pc, #632]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041fa:	4a9d      	ldr	r2, [pc, #628]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004200:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00a      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800420e:	4b98      	ldr	r3, [pc, #608]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004214:	f023 0203 	bic.w	r2, r3, #3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421c:	4994      	ldr	r1, [pc, #592]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421e:	4313      	orrs	r3, r2
 8004220:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00a      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004230:	4b8f      	ldr	r3, [pc, #572]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004236:	f023 020c 	bic.w	r2, r3, #12
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800423e:	498c      	ldr	r1, [pc, #560]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004240:	4313      	orrs	r3, r2
 8004242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0304 	and.w	r3, r3, #4
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00a      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004252:	4b87      	ldr	r3, [pc, #540]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004258:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004260:	4983      	ldr	r1, [pc, #524]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004262:	4313      	orrs	r3, r2
 8004264:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00a      	beq.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004274:	4b7e      	ldr	r3, [pc, #504]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800427a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004282:	497b      	ldr	r1, [pc, #492]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004284:	4313      	orrs	r3, r2
 8004286:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0310 	and.w	r3, r3, #16
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00a      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004296:	4b76      	ldr	r3, [pc, #472]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004298:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800429c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042a4:	4972      	ldr	r1, [pc, #456]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0320 	and.w	r3, r3, #32
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00a      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042b8:	4b6d      	ldr	r3, [pc, #436]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042c6:	496a      	ldr	r1, [pc, #424]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00a      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042da:	4b65      	ldr	r3, [pc, #404]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e8:	4961      	ldr	r1, [pc, #388]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00a      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042fc:	4b5c      	ldr	r3, [pc, #368]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004302:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800430a:	4959      	ldr	r1, [pc, #356]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430c:	4313      	orrs	r3, r2
 800430e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00a      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800431e:	4b54      	ldr	r3, [pc, #336]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004324:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800432c:	4950      	ldr	r1, [pc, #320]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800432e:	4313      	orrs	r3, r2
 8004330:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00a      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004340:	4b4b      	ldr	r3, [pc, #300]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004346:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800434e:	4948      	ldr	r1, [pc, #288]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004350:	4313      	orrs	r3, r2
 8004352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00a      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004362:	4b43      	ldr	r3, [pc, #268]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004368:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004370:	493f      	ldr	r1, [pc, #252]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004372:	4313      	orrs	r3, r2
 8004374:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d028      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004384:	4b3a      	ldr	r3, [pc, #232]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800438a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004392:	4937      	ldr	r1, [pc, #220]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004394:	4313      	orrs	r3, r2
 8004396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800439e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043a2:	d106      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043a4:	4b32      	ldr	r3, [pc, #200]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	4a31      	ldr	r2, [pc, #196]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043ae:	60d3      	str	r3, [r2, #12]
 80043b0:	e011      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043ba:	d10c      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3304      	adds	r3, #4
 80043c0:	2101      	movs	r1, #1
 80043c2:	4618      	mov	r0, r3
 80043c4:	f000 f8c8 	bl	8004558 <RCCEx_PLLSAI1_Config>
 80043c8:	4603      	mov	r3, r0
 80043ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80043cc:	7cfb      	ldrb	r3, [r7, #19]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80043d2:	7cfb      	ldrb	r3, [r7, #19]
 80043d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d028      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80043e2:	4b23      	ldr	r3, [pc, #140]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f0:	491f      	ldr	r1, [pc, #124]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004400:	d106      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004402:	4b1b      	ldr	r3, [pc, #108]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	4a1a      	ldr	r2, [pc, #104]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004408:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800440c:	60d3      	str	r3, [r2, #12]
 800440e:	e011      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004414:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004418:	d10c      	bne.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	3304      	adds	r3, #4
 800441e:	2101      	movs	r1, #1
 8004420:	4618      	mov	r0, r3
 8004422:	f000 f899 	bl	8004558 <RCCEx_PLLSAI1_Config>
 8004426:	4603      	mov	r3, r0
 8004428:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800442a:	7cfb      	ldrb	r3, [r7, #19]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004430:	7cfb      	ldrb	r3, [r7, #19]
 8004432:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d02b      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004440:	4b0b      	ldr	r3, [pc, #44]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004446:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800444e:	4908      	ldr	r1, [pc, #32]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004450:	4313      	orrs	r3, r2
 8004452:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800445a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800445e:	d109      	bne.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004460:	4b03      	ldr	r3, [pc, #12]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	4a02      	ldr	r2, [pc, #8]	; (8004470 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004466:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800446a:	60d3      	str	r3, [r2, #12]
 800446c:	e014      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800446e:	bf00      	nop
 8004470:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004478:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800447c:	d10c      	bne.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	3304      	adds	r3, #4
 8004482:	2101      	movs	r1, #1
 8004484:	4618      	mov	r0, r3
 8004486:	f000 f867 	bl	8004558 <RCCEx_PLLSAI1_Config>
 800448a:	4603      	mov	r3, r0
 800448c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800448e:	7cfb      	ldrb	r3, [r7, #19]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d001      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004494:	7cfb      	ldrb	r3, [r7, #19]
 8004496:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d02f      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044a4:	4b2b      	ldr	r3, [pc, #172]	; (8004554 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80044b2:	4928      	ldr	r1, [pc, #160]	; (8004554 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80044be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80044c2:	d10d      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	3304      	adds	r3, #4
 80044c8:	2102      	movs	r1, #2
 80044ca:	4618      	mov	r0, r3
 80044cc:	f000 f844 	bl	8004558 <RCCEx_PLLSAI1_Config>
 80044d0:	4603      	mov	r3, r0
 80044d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044d4:	7cfb      	ldrb	r3, [r7, #19]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d014      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80044da:	7cfb      	ldrb	r3, [r7, #19]
 80044dc:	74bb      	strb	r3, [r7, #18]
 80044de:	e011      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80044e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80044e8:	d10c      	bne.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	3320      	adds	r3, #32
 80044ee:	2102      	movs	r1, #2
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 f925 	bl	8004740 <RCCEx_PLLSAI2_Config>
 80044f6:	4603      	mov	r3, r0
 80044f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044fa:	7cfb      	ldrb	r3, [r7, #19]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d001      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004500:	7cfb      	ldrb	r3, [r7, #19]
 8004502:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00a      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004510:	4b10      	ldr	r3, [pc, #64]	; (8004554 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004516:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800451e:	490d      	ldr	r1, [pc, #52]	; (8004554 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004520:	4313      	orrs	r3, r2
 8004522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00b      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004532:	4b08      	ldr	r3, [pc, #32]	; (8004554 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004538:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004542:	4904      	ldr	r1, [pc, #16]	; (8004554 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800454a:	7cbb      	ldrb	r3, [r7, #18]
}
 800454c:	4618      	mov	r0, r3
 800454e:	3718      	adds	r7, #24
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	40021000 	.word	0x40021000

08004558 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004562:	2300      	movs	r3, #0
 8004564:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004566:	4b75      	ldr	r3, [pc, #468]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	f003 0303 	and.w	r3, r3, #3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d018      	beq.n	80045a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004572:	4b72      	ldr	r3, [pc, #456]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f003 0203 	and.w	r2, r3, #3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	429a      	cmp	r2, r3
 8004580:	d10d      	bne.n	800459e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
       ||
 8004586:	2b00      	cmp	r3, #0
 8004588:	d009      	beq.n	800459e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800458a:	4b6c      	ldr	r3, [pc, #432]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	091b      	lsrs	r3, r3, #4
 8004590:	f003 0307 	and.w	r3, r3, #7
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
       ||
 800459a:	429a      	cmp	r2, r3
 800459c:	d047      	beq.n	800462e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	73fb      	strb	r3, [r7, #15]
 80045a2:	e044      	b.n	800462e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	d018      	beq.n	80045de <RCCEx_PLLSAI1_Config+0x86>
 80045ac:	2b03      	cmp	r3, #3
 80045ae:	d825      	bhi.n	80045fc <RCCEx_PLLSAI1_Config+0xa4>
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d002      	beq.n	80045ba <RCCEx_PLLSAI1_Config+0x62>
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d009      	beq.n	80045cc <RCCEx_PLLSAI1_Config+0x74>
 80045b8:	e020      	b.n	80045fc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80045ba:	4b60      	ldr	r3, [pc, #384]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d11d      	bne.n	8004602 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045ca:	e01a      	b.n	8004602 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045cc:	4b5b      	ldr	r3, [pc, #364]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d116      	bne.n	8004606 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045dc:	e013      	b.n	8004606 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045de:	4b57      	ldr	r3, [pc, #348]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d10f      	bne.n	800460a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045ea:	4b54      	ldr	r3, [pc, #336]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d109      	bne.n	800460a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045fa:	e006      	b.n	800460a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004600:	e004      	b.n	800460c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004602:	bf00      	nop
 8004604:	e002      	b.n	800460c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004606:	bf00      	nop
 8004608:	e000      	b.n	800460c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800460a:	bf00      	nop
    }

    if(status == HAL_OK)
 800460c:	7bfb      	ldrb	r3, [r7, #15]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10d      	bne.n	800462e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004612:	4b4a      	ldr	r3, [pc, #296]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6819      	ldr	r1, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	3b01      	subs	r3, #1
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	430b      	orrs	r3, r1
 8004628:	4944      	ldr	r1, [pc, #272]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 800462a:	4313      	orrs	r3, r2
 800462c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800462e:	7bfb      	ldrb	r3, [r7, #15]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d17d      	bne.n	8004730 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004634:	4b41      	ldr	r3, [pc, #260]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a40      	ldr	r2, [pc, #256]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 800463a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800463e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004640:	f7fe fb42 	bl	8002cc8 <HAL_GetTick>
 8004644:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004646:	e009      	b.n	800465c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004648:	f7fe fb3e 	bl	8002cc8 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b02      	cmp	r3, #2
 8004654:	d902      	bls.n	800465c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	73fb      	strb	r3, [r7, #15]
        break;
 800465a:	e005      	b.n	8004668 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800465c:	4b37      	ldr	r3, [pc, #220]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1ef      	bne.n	8004648 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004668:	7bfb      	ldrb	r3, [r7, #15]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d160      	bne.n	8004730 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d111      	bne.n	8004698 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004674:	4b31      	ldr	r3, [pc, #196]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800467c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	6892      	ldr	r2, [r2, #8]
 8004684:	0211      	lsls	r1, r2, #8
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	68d2      	ldr	r2, [r2, #12]
 800468a:	0912      	lsrs	r2, r2, #4
 800468c:	0452      	lsls	r2, r2, #17
 800468e:	430a      	orrs	r2, r1
 8004690:	492a      	ldr	r1, [pc, #168]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004692:	4313      	orrs	r3, r2
 8004694:	610b      	str	r3, [r1, #16]
 8004696:	e027      	b.n	80046e8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	2b01      	cmp	r3, #1
 800469c:	d112      	bne.n	80046c4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800469e:	4b27      	ldr	r3, [pc, #156]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80046a6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6892      	ldr	r2, [r2, #8]
 80046ae:	0211      	lsls	r1, r2, #8
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	6912      	ldr	r2, [r2, #16]
 80046b4:	0852      	lsrs	r2, r2, #1
 80046b6:	3a01      	subs	r2, #1
 80046b8:	0552      	lsls	r2, r2, #21
 80046ba:	430a      	orrs	r2, r1
 80046bc:	491f      	ldr	r1, [pc, #124]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	610b      	str	r3, [r1, #16]
 80046c2:	e011      	b.n	80046e8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046c4:	4b1d      	ldr	r3, [pc, #116]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80046cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	6892      	ldr	r2, [r2, #8]
 80046d4:	0211      	lsls	r1, r2, #8
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6952      	ldr	r2, [r2, #20]
 80046da:	0852      	lsrs	r2, r2, #1
 80046dc:	3a01      	subs	r2, #1
 80046de:	0652      	lsls	r2, r2, #25
 80046e0:	430a      	orrs	r2, r1
 80046e2:	4916      	ldr	r1, [pc, #88]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80046e8:	4b14      	ldr	r3, [pc, #80]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a13      	ldr	r2, [pc, #76]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80046f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f4:	f7fe fae8 	bl	8002cc8 <HAL_GetTick>
 80046f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80046fa:	e009      	b.n	8004710 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046fc:	f7fe fae4 	bl	8002cc8 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d902      	bls.n	8004710 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	73fb      	strb	r3, [r7, #15]
          break;
 800470e:	e005      	b.n	800471c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004710:	4b0a      	ldr	r3, [pc, #40]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d0ef      	beq.n	80046fc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d106      	bne.n	8004730 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004722:	4b06      	ldr	r3, [pc, #24]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004724:	691a      	ldr	r2, [r3, #16]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	4904      	ldr	r1, [pc, #16]	; (800473c <RCCEx_PLLSAI1_Config+0x1e4>)
 800472c:	4313      	orrs	r3, r2
 800472e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004730:	7bfb      	ldrb	r3, [r7, #15]
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	40021000 	.word	0x40021000

08004740 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800474a:	2300      	movs	r3, #0
 800474c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800474e:	4b6a      	ldr	r3, [pc, #424]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f003 0303 	and.w	r3, r3, #3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d018      	beq.n	800478c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800475a:	4b67      	ldr	r3, [pc, #412]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	f003 0203 	and.w	r2, r3, #3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	429a      	cmp	r2, r3
 8004768:	d10d      	bne.n	8004786 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
       ||
 800476e:	2b00      	cmp	r3, #0
 8004770:	d009      	beq.n	8004786 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004772:	4b61      	ldr	r3, [pc, #388]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	091b      	lsrs	r3, r3, #4
 8004778:	f003 0307 	and.w	r3, r3, #7
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
       ||
 8004782:	429a      	cmp	r2, r3
 8004784:	d047      	beq.n	8004816 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	73fb      	strb	r3, [r7, #15]
 800478a:	e044      	b.n	8004816 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2b03      	cmp	r3, #3
 8004792:	d018      	beq.n	80047c6 <RCCEx_PLLSAI2_Config+0x86>
 8004794:	2b03      	cmp	r3, #3
 8004796:	d825      	bhi.n	80047e4 <RCCEx_PLLSAI2_Config+0xa4>
 8004798:	2b01      	cmp	r3, #1
 800479a:	d002      	beq.n	80047a2 <RCCEx_PLLSAI2_Config+0x62>
 800479c:	2b02      	cmp	r3, #2
 800479e:	d009      	beq.n	80047b4 <RCCEx_PLLSAI2_Config+0x74>
 80047a0:	e020      	b.n	80047e4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047a2:	4b55      	ldr	r3, [pc, #340]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d11d      	bne.n	80047ea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047b2:	e01a      	b.n	80047ea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80047b4:	4b50      	ldr	r3, [pc, #320]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d116      	bne.n	80047ee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047c4:	e013      	b.n	80047ee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80047c6:	4b4c      	ldr	r3, [pc, #304]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10f      	bne.n	80047f2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80047d2:	4b49      	ldr	r3, [pc, #292]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d109      	bne.n	80047f2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80047e2:	e006      	b.n	80047f2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	73fb      	strb	r3, [r7, #15]
      break;
 80047e8:	e004      	b.n	80047f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80047ea:	bf00      	nop
 80047ec:	e002      	b.n	80047f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80047ee:	bf00      	nop
 80047f0:	e000      	b.n	80047f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80047f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80047f4:	7bfb      	ldrb	r3, [r7, #15]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10d      	bne.n	8004816 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80047fa:	4b3f      	ldr	r3, [pc, #252]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6819      	ldr	r1, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	3b01      	subs	r3, #1
 800480c:	011b      	lsls	r3, r3, #4
 800480e:	430b      	orrs	r3, r1
 8004810:	4939      	ldr	r1, [pc, #228]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004812:	4313      	orrs	r3, r2
 8004814:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004816:	7bfb      	ldrb	r3, [r7, #15]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d167      	bne.n	80048ec <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800481c:	4b36      	ldr	r3, [pc, #216]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a35      	ldr	r2, [pc, #212]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004822:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004826:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004828:	f7fe fa4e 	bl	8002cc8 <HAL_GetTick>
 800482c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800482e:	e009      	b.n	8004844 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004830:	f7fe fa4a 	bl	8002cc8 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d902      	bls.n	8004844 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	73fb      	strb	r3, [r7, #15]
        break;
 8004842:	e005      	b.n	8004850 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004844:	4b2c      	ldr	r3, [pc, #176]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1ef      	bne.n	8004830 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004850:	7bfb      	ldrb	r3, [r7, #15]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d14a      	bne.n	80048ec <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d111      	bne.n	8004880 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800485c:	4b26      	ldr	r3, [pc, #152]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6892      	ldr	r2, [r2, #8]
 800486c:	0211      	lsls	r1, r2, #8
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	68d2      	ldr	r2, [r2, #12]
 8004872:	0912      	lsrs	r2, r2, #4
 8004874:	0452      	lsls	r2, r2, #17
 8004876:	430a      	orrs	r2, r1
 8004878:	491f      	ldr	r1, [pc, #124]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800487a:	4313      	orrs	r3, r2
 800487c:	614b      	str	r3, [r1, #20]
 800487e:	e011      	b.n	80048a4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004880:	4b1d      	ldr	r3, [pc, #116]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004888:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	6892      	ldr	r2, [r2, #8]
 8004890:	0211      	lsls	r1, r2, #8
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6912      	ldr	r2, [r2, #16]
 8004896:	0852      	lsrs	r2, r2, #1
 8004898:	3a01      	subs	r2, #1
 800489a:	0652      	lsls	r2, r2, #25
 800489c:	430a      	orrs	r2, r1
 800489e:	4916      	ldr	r1, [pc, #88]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80048a4:	4b14      	ldr	r3, [pc, #80]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a13      	ldr	r2, [pc, #76]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048b0:	f7fe fa0a 	bl	8002cc8 <HAL_GetTick>
 80048b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80048b6:	e009      	b.n	80048cc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80048b8:	f7fe fa06 	bl	8002cc8 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d902      	bls.n	80048cc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	73fb      	strb	r3, [r7, #15]
          break;
 80048ca:	e005      	b.n	80048d8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80048cc:	4b0a      	ldr	r3, [pc, #40]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d0ef      	beq.n	80048b8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80048d8:	7bfb      	ldrb	r3, [r7, #15]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d106      	bne.n	80048ec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80048de:	4b06      	ldr	r3, [pc, #24]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048e0:	695a      	ldr	r2, [r3, #20]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	4904      	ldr	r1, [pc, #16]	; (80048f8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80048ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3710      	adds	r7, #16
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	40021000 	.word	0x40021000

080048fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d101      	bne.n	800490e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e095      	b.n	8004a3a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004912:	2b00      	cmp	r3, #0
 8004914:	d108      	bne.n	8004928 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800491e:	d009      	beq.n	8004934 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	61da      	str	r2, [r3, #28]
 8004926:	e005      	b.n	8004934 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7fd ff44 	bl	80027dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800496a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004974:	d902      	bls.n	800497c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004976:	2300      	movs	r3, #0
 8004978:	60fb      	str	r3, [r7, #12]
 800497a:	e002      	b.n	8004982 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800497c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004980:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800498a:	d007      	beq.n	800499c <HAL_SPI_Init+0xa0>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004994:	d002      	beq.n	800499c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80049ac:	431a      	orrs	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	431a      	orrs	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	69db      	ldr	r3, [r3, #28]
 80049d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80049d4:	431a      	orrs	r2, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049de:	ea42 0103 	orr.w	r1, r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	0c1b      	lsrs	r3, r3, #16
 80049f8:	f003 0204 	and.w	r2, r3, #4
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	f003 0310 	and.w	r3, r3, #16
 8004a04:	431a      	orrs	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004a18:	ea42 0103 	orr.w	r1, r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b088      	sub	sp, #32
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	603b      	str	r3, [r7, #0]
 8004a4e:	4613      	mov	r3, r2
 8004a50:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a52:	2300      	movs	r3, #0
 8004a54:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d101      	bne.n	8004a64 <HAL_SPI_Transmit+0x22>
 8004a60:	2302      	movs	r3, #2
 8004a62:	e158      	b.n	8004d16 <HAL_SPI_Transmit+0x2d4>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a6c:	f7fe f92c 	bl	8002cc8 <HAL_GetTick>
 8004a70:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004a72:	88fb      	ldrh	r3, [r7, #6]
 8004a74:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d002      	beq.n	8004a88 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004a82:	2302      	movs	r3, #2
 8004a84:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a86:	e13d      	b.n	8004d04 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d002      	beq.n	8004a94 <HAL_SPI_Transmit+0x52>
 8004a8e:	88fb      	ldrh	r3, [r7, #6]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d102      	bne.n	8004a9a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a98:	e134      	b.n	8004d04 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2203      	movs	r2, #3
 8004a9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	88fa      	ldrh	r2, [r7, #6]
 8004ab2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	88fa      	ldrh	r2, [r7, #6]
 8004ab8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ae4:	d10f      	bne.n	8004b06 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004af4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b04:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b10:	2b40      	cmp	r3, #64	; 0x40
 8004b12:	d007      	beq.n	8004b24 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b2c:	d94b      	bls.n	8004bc6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <HAL_SPI_Transmit+0xfa>
 8004b36:	8afb      	ldrh	r3, [r7, #22]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d13e      	bne.n	8004bba <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b40:	881a      	ldrh	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b4c:	1c9a      	adds	r2, r3, #2
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b60:	e02b      	b.n	8004bba <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d112      	bne.n	8004b96 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b74:	881a      	ldrh	r2, [r3, #0]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b80:	1c9a      	adds	r2, r3, #2
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	b29a      	uxth	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b94:	e011      	b.n	8004bba <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b96:	f7fe f897 	bl	8002cc8 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	683a      	ldr	r2, [r7, #0]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d803      	bhi.n	8004bae <HAL_SPI_Transmit+0x16c>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bac:	d102      	bne.n	8004bb4 <HAL_SPI_Transmit+0x172>
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d102      	bne.n	8004bba <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004bb8:	e0a4      	b.n	8004d04 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1ce      	bne.n	8004b62 <HAL_SPI_Transmit+0x120>
 8004bc4:	e07c      	b.n	8004cc0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d002      	beq.n	8004bd4 <HAL_SPI_Transmit+0x192>
 8004bce:	8afb      	ldrh	r3, [r7, #22]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d170      	bne.n	8004cb6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d912      	bls.n	8004c04 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be2:	881a      	ldrh	r2, [r3, #0]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bee:	1c9a      	adds	r2, r3, #2
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	3b02      	subs	r3, #2
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c02:	e058      	b.n	8004cb6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	330c      	adds	r3, #12
 8004c0e:	7812      	ldrb	r2, [r2, #0]
 8004c10:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c16:	1c5a      	adds	r2, r3, #1
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004c2a:	e044      	b.n	8004cb6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d12b      	bne.n	8004c92 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d912      	bls.n	8004c6a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c48:	881a      	ldrh	r2, [r3, #0]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c54:	1c9a      	adds	r2, r3, #2
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	3b02      	subs	r3, #2
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c68:	e025      	b.n	8004cb6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	330c      	adds	r3, #12
 8004c74:	7812      	ldrb	r2, [r2, #0]
 8004c76:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c90:	e011      	b.n	8004cb6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c92:	f7fe f819 	bl	8002cc8 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d803      	bhi.n	8004caa <HAL_SPI_Transmit+0x268>
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca8:	d102      	bne.n	8004cb0 <HAL_SPI_Transmit+0x26e>
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d102      	bne.n	8004cb6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004cb4:	e026      	b.n	8004d04 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1b5      	bne.n	8004c2c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cc0:	69ba      	ldr	r2, [r7, #24]
 8004cc2:	6839      	ldr	r1, [r7, #0]
 8004cc4:	68f8      	ldr	r0, [r7, #12]
 8004cc6:	f000 f949 	bl	8004f5c <SPI_EndRxTxTransaction>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d002      	beq.n	8004cd6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2220      	movs	r2, #32
 8004cd4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10a      	bne.n	8004cf4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cde:	2300      	movs	r3, #0
 8004ce0:	613b      	str	r3, [r7, #16]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	613b      	str	r3, [r7, #16]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	613b      	str	r3, [r7, #16]
 8004cf2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d002      	beq.n	8004d02 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	77fb      	strb	r3, [r7, #31]
 8004d00:	e000      	b.n	8004d04 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004d02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004d14:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3720      	adds	r7, #32
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
	...

08004d20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b088      	sub	sp, #32
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	603b      	str	r3, [r7, #0]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d30:	f7fd ffca 	bl	8002cc8 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d38:	1a9b      	subs	r3, r3, r2
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d40:	f7fd ffc2 	bl	8002cc8 <HAL_GetTick>
 8004d44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d46:	4b39      	ldr	r3, [pc, #228]	; (8004e2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	015b      	lsls	r3, r3, #5
 8004d4c:	0d1b      	lsrs	r3, r3, #20
 8004d4e:	69fa      	ldr	r2, [r7, #28]
 8004d50:	fb02 f303 	mul.w	r3, r2, r3
 8004d54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d56:	e054      	b.n	8004e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5e:	d050      	beq.n	8004e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d60:	f7fd ffb2 	bl	8002cc8 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	69fa      	ldr	r2, [r7, #28]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d902      	bls.n	8004d76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d13d      	bne.n	8004df2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d8e:	d111      	bne.n	8004db4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d98:	d004      	beq.n	8004da4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004da2:	d107      	bne.n	8004db4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004db2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004db8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dbc:	d10f      	bne.n	8004dde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ddc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e017      	b.n	8004e22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d101      	bne.n	8004dfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	689a      	ldr	r2, [r3, #8]
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	bf0c      	ite	eq
 8004e12:	2301      	moveq	r3, #1
 8004e14:	2300      	movne	r3, #0
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	461a      	mov	r2, r3
 8004e1a:	79fb      	ldrb	r3, [r7, #7]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d19b      	bne.n	8004d58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3720      	adds	r7, #32
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	20000000 	.word	0x20000000

08004e30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b08a      	sub	sp, #40	; 0x28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
 8004e3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e42:	f7fd ff41 	bl	8002cc8 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e4a:	1a9b      	subs	r3, r3, r2
 8004e4c:	683a      	ldr	r2, [r7, #0]
 8004e4e:	4413      	add	r3, r2
 8004e50:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004e52:	f7fd ff39 	bl	8002cc8 <HAL_GetTick>
 8004e56:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	330c      	adds	r3, #12
 8004e5e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e60:	4b3d      	ldr	r3, [pc, #244]	; (8004f58 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	4613      	mov	r3, r2
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4413      	add	r3, r2
 8004e6a:	00da      	lsls	r2, r3, #3
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	0d1b      	lsrs	r3, r3, #20
 8004e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e72:	fb02 f303 	mul.w	r3, r2, r3
 8004e76:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004e78:	e060      	b.n	8004f3c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004e80:	d107      	bne.n	8004e92 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d104      	bne.n	8004e92 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004e90:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e98:	d050      	beq.n	8004f3c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e9a:	f7fd ff15 	bl	8002cc8 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d902      	bls.n	8004eb0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d13d      	bne.n	8004f2c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ebe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ec8:	d111      	bne.n	8004eee <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ed2:	d004      	beq.n	8004ede <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004edc:	d107      	bne.n	8004eee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ef6:	d10f      	bne.n	8004f18 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f06:	601a      	str	r2, [r3, #0]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e010      	b.n	8004f4e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d101      	bne.n	8004f36 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689a      	ldr	r2, [r3, #8]
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	4013      	ands	r3, r2
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d196      	bne.n	8004e7a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3728      	adds	r7, #40	; 0x28
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	20000000 	.word	0x20000000

08004f5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af02      	add	r7, sp, #8
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	9300      	str	r3, [sp, #0]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f7ff ff5b 	bl	8004e30 <SPI_WaitFifoStateUntilTimeout>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d007      	beq.n	8004f90 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f84:	f043 0220 	orr.w	r2, r3, #32
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e027      	b.n	8004fe0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	2200      	movs	r2, #0
 8004f98:	2180      	movs	r1, #128	; 0x80
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f7ff fec0 	bl	8004d20 <SPI_WaitFlagStateUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d007      	beq.n	8004fb6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004faa:	f043 0220 	orr.w	r2, r3, #32
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e014      	b.n	8004fe0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f7ff ff34 	bl	8004e30 <SPI_WaitFifoStateUntilTimeout>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d007      	beq.n	8004fde <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fd2:	f043 0220 	orr.w	r2, r3, #32
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e000      	b.n	8004fe0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e049      	b.n	800508e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005000:	b2db      	uxtb	r3, r3
 8005002:	2b00      	cmp	r3, #0
 8005004:	d106      	bne.n	8005014 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 f841 	bl	8005096 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2202      	movs	r2, #2
 8005018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	3304      	adds	r3, #4
 8005024:	4619      	mov	r1, r3
 8005026:	4610      	mov	r0, r2
 8005028:	f000 f9f8 	bl	800541c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005096:	b480      	push	{r7}
 8005098:	b083      	sub	sp, #12
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
	...

080050ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b085      	sub	sp, #20
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d001      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e04f      	b.n	8005164 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2202      	movs	r2, #2
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68da      	ldr	r2, [r3, #12]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 0201 	orr.w	r2, r2, #1
 80050da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a23      	ldr	r2, [pc, #140]	; (8005170 <HAL_TIM_Base_Start_IT+0xc4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d01d      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x76>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ee:	d018      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x76>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a1f      	ldr	r2, [pc, #124]	; (8005174 <HAL_TIM_Base_Start_IT+0xc8>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d013      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x76>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a1e      	ldr	r2, [pc, #120]	; (8005178 <HAL_TIM_Base_Start_IT+0xcc>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d00e      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x76>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a1c      	ldr	r2, [pc, #112]	; (800517c <HAL_TIM_Base_Start_IT+0xd0>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d009      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x76>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a1b      	ldr	r2, [pc, #108]	; (8005180 <HAL_TIM_Base_Start_IT+0xd4>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d004      	beq.n	8005122 <HAL_TIM_Base_Start_IT+0x76>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a19      	ldr	r2, [pc, #100]	; (8005184 <HAL_TIM_Base_Start_IT+0xd8>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d115      	bne.n	800514e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	689a      	ldr	r2, [r3, #8]
 8005128:	4b17      	ldr	r3, [pc, #92]	; (8005188 <HAL_TIM_Base_Start_IT+0xdc>)
 800512a:	4013      	ands	r3, r2
 800512c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2b06      	cmp	r3, #6
 8005132:	d015      	beq.n	8005160 <HAL_TIM_Base_Start_IT+0xb4>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800513a:	d011      	beq.n	8005160 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f042 0201 	orr.w	r2, r2, #1
 800514a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800514c:	e008      	b.n	8005160 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f042 0201 	orr.w	r2, r2, #1
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	e000      	b.n	8005162 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005160:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005162:	2300      	movs	r3, #0
}
 8005164:	4618      	mov	r0, r3
 8005166:	3714      	adds	r7, #20
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr
 8005170:	40012c00 	.word	0x40012c00
 8005174:	40000400 	.word	0x40000400
 8005178:	40000800 	.word	0x40000800
 800517c:	40000c00 	.word	0x40000c00
 8005180:	40013400 	.word	0x40013400
 8005184:	40014000 	.word	0x40014000
 8005188:	00010007 	.word	0x00010007

0800518c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	f003 0302 	and.w	r3, r3, #2
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d122      	bne.n	80051e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d11b      	bne.n	80051e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f06f 0202 	mvn.w	r2, #2
 80051b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d003      	beq.n	80051d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f905 	bl	80053de <HAL_TIM_IC_CaptureCallback>
 80051d4:	e005      	b.n	80051e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 f8f7 	bl	80053ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 f908 	bl	80053f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	f003 0304 	and.w	r3, r3, #4
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	d122      	bne.n	800523c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	f003 0304 	and.w	r3, r3, #4
 8005200:	2b04      	cmp	r3, #4
 8005202:	d11b      	bne.n	800523c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f06f 0204 	mvn.w	r2, #4
 800520c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2202      	movs	r2, #2
 8005212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 f8db 	bl	80053de <HAL_TIM_IC_CaptureCallback>
 8005228:	e005      	b.n	8005236 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 f8cd 	bl	80053ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 f8de 	bl	80053f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	691b      	ldr	r3, [r3, #16]
 8005242:	f003 0308 	and.w	r3, r3, #8
 8005246:	2b08      	cmp	r3, #8
 8005248:	d122      	bne.n	8005290 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f003 0308 	and.w	r3, r3, #8
 8005254:	2b08      	cmp	r3, #8
 8005256:	d11b      	bne.n	8005290 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f06f 0208 	mvn.w	r2, #8
 8005260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2204      	movs	r2, #4
 8005266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	69db      	ldr	r3, [r3, #28]
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d003      	beq.n	800527e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f8b1 	bl	80053de <HAL_TIM_IC_CaptureCallback>
 800527c:	e005      	b.n	800528a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f8a3 	bl	80053ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 f8b4 	bl	80053f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	f003 0310 	and.w	r3, r3, #16
 800529a:	2b10      	cmp	r3, #16
 800529c:	d122      	bne.n	80052e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	f003 0310 	and.w	r3, r3, #16
 80052a8:	2b10      	cmp	r3, #16
 80052aa:	d11b      	bne.n	80052e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f06f 0210 	mvn.w	r2, #16
 80052b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2208      	movs	r2, #8
 80052ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f887 	bl	80053de <HAL_TIM_IC_CaptureCallback>
 80052d0:	e005      	b.n	80052de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 f879 	bl	80053ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f000 f88a 	bl	80053f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d10e      	bne.n	8005310 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	f003 0301 	and.w	r3, r3, #1
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d107      	bne.n	8005310 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f06f 0201 	mvn.w	r2, #1
 8005308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f7fc fef4 	bl	80020f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800531a:	2b80      	cmp	r3, #128	; 0x80
 800531c:	d10e      	bne.n	800533c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005328:	2b80      	cmp	r3, #128	; 0x80
 800532a:	d107      	bne.n	800533c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f914 	bl	8005564 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005346:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800534a:	d10e      	bne.n	800536a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005356:	2b80      	cmp	r3, #128	; 0x80
 8005358:	d107      	bne.n	800536a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005362:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 f907 	bl	8005578 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005374:	2b40      	cmp	r3, #64	; 0x40
 8005376:	d10e      	bne.n	8005396 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005382:	2b40      	cmp	r3, #64	; 0x40
 8005384:	d107      	bne.n	8005396 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800538e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 f838 	bl	8005406 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	691b      	ldr	r3, [r3, #16]
 800539c:	f003 0320 	and.w	r3, r3, #32
 80053a0:	2b20      	cmp	r3, #32
 80053a2:	d10e      	bne.n	80053c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	f003 0320 	and.w	r3, r3, #32
 80053ae:	2b20      	cmp	r3, #32
 80053b0:	d107      	bne.n	80053c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f06f 0220 	mvn.w	r2, #32
 80053ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 f8c7 	bl	8005550 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053c2:	bf00      	nop
 80053c4:	3708      	adds	r7, #8
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b083      	sub	sp, #12
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053d2:	bf00      	nop
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053de:	b480      	push	{r7}
 80053e0:	b083      	sub	sp, #12
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053e6:	bf00      	nop
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr

080053f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053f2:	b480      	push	{r7}
 80053f4:	b083      	sub	sp, #12
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053fa:	bf00      	nop
 80053fc:	370c      	adds	r7, #12
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005406:	b480      	push	{r7}
 8005408:	b083      	sub	sp, #12
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800540e:	bf00      	nop
 8005410:	370c      	adds	r7, #12
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
	...

0800541c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800541c:	b480      	push	{r7}
 800541e:	b085      	sub	sp, #20
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a40      	ldr	r2, [pc, #256]	; (8005530 <TIM_Base_SetConfig+0x114>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d013      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800543a:	d00f      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a3d      	ldr	r2, [pc, #244]	; (8005534 <TIM_Base_SetConfig+0x118>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d00b      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a3c      	ldr	r2, [pc, #240]	; (8005538 <TIM_Base_SetConfig+0x11c>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d007      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a3b      	ldr	r2, [pc, #236]	; (800553c <TIM_Base_SetConfig+0x120>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d003      	beq.n	800545c <TIM_Base_SetConfig+0x40>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a3a      	ldr	r2, [pc, #232]	; (8005540 <TIM_Base_SetConfig+0x124>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d108      	bne.n	800546e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005462:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	4313      	orrs	r3, r2
 800546c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2f      	ldr	r2, [pc, #188]	; (8005530 <TIM_Base_SetConfig+0x114>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d01f      	beq.n	80054b6 <TIM_Base_SetConfig+0x9a>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800547c:	d01b      	beq.n	80054b6 <TIM_Base_SetConfig+0x9a>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a2c      	ldr	r2, [pc, #176]	; (8005534 <TIM_Base_SetConfig+0x118>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d017      	beq.n	80054b6 <TIM_Base_SetConfig+0x9a>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2b      	ldr	r2, [pc, #172]	; (8005538 <TIM_Base_SetConfig+0x11c>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d013      	beq.n	80054b6 <TIM_Base_SetConfig+0x9a>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a2a      	ldr	r2, [pc, #168]	; (800553c <TIM_Base_SetConfig+0x120>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00f      	beq.n	80054b6 <TIM_Base_SetConfig+0x9a>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a29      	ldr	r2, [pc, #164]	; (8005540 <TIM_Base_SetConfig+0x124>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d00b      	beq.n	80054b6 <TIM_Base_SetConfig+0x9a>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a28      	ldr	r2, [pc, #160]	; (8005544 <TIM_Base_SetConfig+0x128>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d007      	beq.n	80054b6 <TIM_Base_SetConfig+0x9a>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a27      	ldr	r2, [pc, #156]	; (8005548 <TIM_Base_SetConfig+0x12c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d003      	beq.n	80054b6 <TIM_Base_SetConfig+0x9a>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a26      	ldr	r2, [pc, #152]	; (800554c <TIM_Base_SetConfig+0x130>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d108      	bne.n	80054c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	689a      	ldr	r2, [r3, #8]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a10      	ldr	r2, [pc, #64]	; (8005530 <TIM_Base_SetConfig+0x114>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d00f      	beq.n	8005514 <TIM_Base_SetConfig+0xf8>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a12      	ldr	r2, [pc, #72]	; (8005540 <TIM_Base_SetConfig+0x124>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d00b      	beq.n	8005514 <TIM_Base_SetConfig+0xf8>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a11      	ldr	r2, [pc, #68]	; (8005544 <TIM_Base_SetConfig+0x128>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d007      	beq.n	8005514 <TIM_Base_SetConfig+0xf8>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a10      	ldr	r2, [pc, #64]	; (8005548 <TIM_Base_SetConfig+0x12c>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d003      	beq.n	8005514 <TIM_Base_SetConfig+0xf8>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a0f      	ldr	r2, [pc, #60]	; (800554c <TIM_Base_SetConfig+0x130>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d103      	bne.n	800551c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	691a      	ldr	r2, [r3, #16]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	615a      	str	r2, [r3, #20]
}
 8005522:	bf00      	nop
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	40012c00 	.word	0x40012c00
 8005534:	40000400 	.word	0x40000400
 8005538:	40000800 	.word	0x40000800
 800553c:	40000c00 	.word	0x40000c00
 8005540:	40013400 	.word	0x40013400
 8005544:	40014000 	.word	0x40014000
 8005548:	40014400 	.word	0x40014400
 800554c:	40014800 	.word	0x40014800

08005550 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e040      	b.n	8005620 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d106      	bne.n	80055b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f7fd f956 	bl	8002860 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2224      	movs	r2, #36	; 0x24
 80055b8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f022 0201 	bic.w	r2, r2, #1
 80055c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f82c 	bl	8005628 <UART_SetConfig>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d101      	bne.n	80055da <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e022      	b.n	8005620 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d002      	beq.n	80055e8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 fad8 	bl	8005b98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689a      	ldr	r2, [r3, #8]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005606:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f042 0201 	orr.w	r2, r2, #1
 8005616:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 fb5f 	bl	8005cdc <UART_CheckIdleState>
 800561e:	4603      	mov	r3, r0
}
 8005620:	4618      	mov	r0, r3
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800562c:	b08a      	sub	sp, #40	; 0x28
 800562e:	af00      	add	r7, sp, #0
 8005630:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	431a      	orrs	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	431a      	orrs	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	4313      	orrs	r3, r2
 800564e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	4ba4      	ldr	r3, [pc, #656]	; (80058e8 <UART_SetConfig+0x2c0>)
 8005658:	4013      	ands	r3, r2
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	6812      	ldr	r2, [r2, #0]
 800565e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005660:	430b      	orrs	r3, r1
 8005662:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	68da      	ldr	r2, [r3, #12]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a99      	ldr	r2, [pc, #612]	; (80058ec <UART_SetConfig+0x2c4>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d004      	beq.n	8005694 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6a1b      	ldr	r3, [r3, #32]
 800568e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005690:	4313      	orrs	r3, r2
 8005692:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056a4:	430a      	orrs	r2, r1
 80056a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a90      	ldr	r2, [pc, #576]	; (80058f0 <UART_SetConfig+0x2c8>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d126      	bne.n	8005700 <UART_SetConfig+0xd8>
 80056b2:	4b90      	ldr	r3, [pc, #576]	; (80058f4 <UART_SetConfig+0x2cc>)
 80056b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b8:	f003 0303 	and.w	r3, r3, #3
 80056bc:	2b03      	cmp	r3, #3
 80056be:	d81b      	bhi.n	80056f8 <UART_SetConfig+0xd0>
 80056c0:	a201      	add	r2, pc, #4	; (adr r2, 80056c8 <UART_SetConfig+0xa0>)
 80056c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c6:	bf00      	nop
 80056c8:	080056d9 	.word	0x080056d9
 80056cc:	080056e9 	.word	0x080056e9
 80056d0:	080056e1 	.word	0x080056e1
 80056d4:	080056f1 	.word	0x080056f1
 80056d8:	2301      	movs	r3, #1
 80056da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056de:	e116      	b.n	800590e <UART_SetConfig+0x2e6>
 80056e0:	2302      	movs	r3, #2
 80056e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056e6:	e112      	b.n	800590e <UART_SetConfig+0x2e6>
 80056e8:	2304      	movs	r3, #4
 80056ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056ee:	e10e      	b.n	800590e <UART_SetConfig+0x2e6>
 80056f0:	2308      	movs	r3, #8
 80056f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056f6:	e10a      	b.n	800590e <UART_SetConfig+0x2e6>
 80056f8:	2310      	movs	r3, #16
 80056fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056fe:	e106      	b.n	800590e <UART_SetConfig+0x2e6>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a7c      	ldr	r2, [pc, #496]	; (80058f8 <UART_SetConfig+0x2d0>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d138      	bne.n	800577c <UART_SetConfig+0x154>
 800570a:	4b7a      	ldr	r3, [pc, #488]	; (80058f4 <UART_SetConfig+0x2cc>)
 800570c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005710:	f003 030c 	and.w	r3, r3, #12
 8005714:	2b0c      	cmp	r3, #12
 8005716:	d82d      	bhi.n	8005774 <UART_SetConfig+0x14c>
 8005718:	a201      	add	r2, pc, #4	; (adr r2, 8005720 <UART_SetConfig+0xf8>)
 800571a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800571e:	bf00      	nop
 8005720:	08005755 	.word	0x08005755
 8005724:	08005775 	.word	0x08005775
 8005728:	08005775 	.word	0x08005775
 800572c:	08005775 	.word	0x08005775
 8005730:	08005765 	.word	0x08005765
 8005734:	08005775 	.word	0x08005775
 8005738:	08005775 	.word	0x08005775
 800573c:	08005775 	.word	0x08005775
 8005740:	0800575d 	.word	0x0800575d
 8005744:	08005775 	.word	0x08005775
 8005748:	08005775 	.word	0x08005775
 800574c:	08005775 	.word	0x08005775
 8005750:	0800576d 	.word	0x0800576d
 8005754:	2300      	movs	r3, #0
 8005756:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800575a:	e0d8      	b.n	800590e <UART_SetConfig+0x2e6>
 800575c:	2302      	movs	r3, #2
 800575e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005762:	e0d4      	b.n	800590e <UART_SetConfig+0x2e6>
 8005764:	2304      	movs	r3, #4
 8005766:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800576a:	e0d0      	b.n	800590e <UART_SetConfig+0x2e6>
 800576c:	2308      	movs	r3, #8
 800576e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005772:	e0cc      	b.n	800590e <UART_SetConfig+0x2e6>
 8005774:	2310      	movs	r3, #16
 8005776:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800577a:	e0c8      	b.n	800590e <UART_SetConfig+0x2e6>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a5e      	ldr	r2, [pc, #376]	; (80058fc <UART_SetConfig+0x2d4>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d125      	bne.n	80057d2 <UART_SetConfig+0x1aa>
 8005786:	4b5b      	ldr	r3, [pc, #364]	; (80058f4 <UART_SetConfig+0x2cc>)
 8005788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800578c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005790:	2b30      	cmp	r3, #48	; 0x30
 8005792:	d016      	beq.n	80057c2 <UART_SetConfig+0x19a>
 8005794:	2b30      	cmp	r3, #48	; 0x30
 8005796:	d818      	bhi.n	80057ca <UART_SetConfig+0x1a2>
 8005798:	2b20      	cmp	r3, #32
 800579a:	d00a      	beq.n	80057b2 <UART_SetConfig+0x18a>
 800579c:	2b20      	cmp	r3, #32
 800579e:	d814      	bhi.n	80057ca <UART_SetConfig+0x1a2>
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d002      	beq.n	80057aa <UART_SetConfig+0x182>
 80057a4:	2b10      	cmp	r3, #16
 80057a6:	d008      	beq.n	80057ba <UART_SetConfig+0x192>
 80057a8:	e00f      	b.n	80057ca <UART_SetConfig+0x1a2>
 80057aa:	2300      	movs	r3, #0
 80057ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057b0:	e0ad      	b.n	800590e <UART_SetConfig+0x2e6>
 80057b2:	2302      	movs	r3, #2
 80057b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057b8:	e0a9      	b.n	800590e <UART_SetConfig+0x2e6>
 80057ba:	2304      	movs	r3, #4
 80057bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057c0:	e0a5      	b.n	800590e <UART_SetConfig+0x2e6>
 80057c2:	2308      	movs	r3, #8
 80057c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057c8:	e0a1      	b.n	800590e <UART_SetConfig+0x2e6>
 80057ca:	2310      	movs	r3, #16
 80057cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057d0:	e09d      	b.n	800590e <UART_SetConfig+0x2e6>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a4a      	ldr	r2, [pc, #296]	; (8005900 <UART_SetConfig+0x2d8>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d125      	bne.n	8005828 <UART_SetConfig+0x200>
 80057dc:	4b45      	ldr	r3, [pc, #276]	; (80058f4 <UART_SetConfig+0x2cc>)
 80057de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80057e6:	2bc0      	cmp	r3, #192	; 0xc0
 80057e8:	d016      	beq.n	8005818 <UART_SetConfig+0x1f0>
 80057ea:	2bc0      	cmp	r3, #192	; 0xc0
 80057ec:	d818      	bhi.n	8005820 <UART_SetConfig+0x1f8>
 80057ee:	2b80      	cmp	r3, #128	; 0x80
 80057f0:	d00a      	beq.n	8005808 <UART_SetConfig+0x1e0>
 80057f2:	2b80      	cmp	r3, #128	; 0x80
 80057f4:	d814      	bhi.n	8005820 <UART_SetConfig+0x1f8>
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d002      	beq.n	8005800 <UART_SetConfig+0x1d8>
 80057fa:	2b40      	cmp	r3, #64	; 0x40
 80057fc:	d008      	beq.n	8005810 <UART_SetConfig+0x1e8>
 80057fe:	e00f      	b.n	8005820 <UART_SetConfig+0x1f8>
 8005800:	2300      	movs	r3, #0
 8005802:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005806:	e082      	b.n	800590e <UART_SetConfig+0x2e6>
 8005808:	2302      	movs	r3, #2
 800580a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800580e:	e07e      	b.n	800590e <UART_SetConfig+0x2e6>
 8005810:	2304      	movs	r3, #4
 8005812:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005816:	e07a      	b.n	800590e <UART_SetConfig+0x2e6>
 8005818:	2308      	movs	r3, #8
 800581a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800581e:	e076      	b.n	800590e <UART_SetConfig+0x2e6>
 8005820:	2310      	movs	r3, #16
 8005822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005826:	e072      	b.n	800590e <UART_SetConfig+0x2e6>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a35      	ldr	r2, [pc, #212]	; (8005904 <UART_SetConfig+0x2dc>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d12a      	bne.n	8005888 <UART_SetConfig+0x260>
 8005832:	4b30      	ldr	r3, [pc, #192]	; (80058f4 <UART_SetConfig+0x2cc>)
 8005834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005838:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800583c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005840:	d01a      	beq.n	8005878 <UART_SetConfig+0x250>
 8005842:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005846:	d81b      	bhi.n	8005880 <UART_SetConfig+0x258>
 8005848:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800584c:	d00c      	beq.n	8005868 <UART_SetConfig+0x240>
 800584e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005852:	d815      	bhi.n	8005880 <UART_SetConfig+0x258>
 8005854:	2b00      	cmp	r3, #0
 8005856:	d003      	beq.n	8005860 <UART_SetConfig+0x238>
 8005858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800585c:	d008      	beq.n	8005870 <UART_SetConfig+0x248>
 800585e:	e00f      	b.n	8005880 <UART_SetConfig+0x258>
 8005860:	2300      	movs	r3, #0
 8005862:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005866:	e052      	b.n	800590e <UART_SetConfig+0x2e6>
 8005868:	2302      	movs	r3, #2
 800586a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800586e:	e04e      	b.n	800590e <UART_SetConfig+0x2e6>
 8005870:	2304      	movs	r3, #4
 8005872:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005876:	e04a      	b.n	800590e <UART_SetConfig+0x2e6>
 8005878:	2308      	movs	r3, #8
 800587a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800587e:	e046      	b.n	800590e <UART_SetConfig+0x2e6>
 8005880:	2310      	movs	r3, #16
 8005882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005886:	e042      	b.n	800590e <UART_SetConfig+0x2e6>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a17      	ldr	r2, [pc, #92]	; (80058ec <UART_SetConfig+0x2c4>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d13a      	bne.n	8005908 <UART_SetConfig+0x2e0>
 8005892:	4b18      	ldr	r3, [pc, #96]	; (80058f4 <UART_SetConfig+0x2cc>)
 8005894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005898:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800589c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80058a0:	d01a      	beq.n	80058d8 <UART_SetConfig+0x2b0>
 80058a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80058a6:	d81b      	bhi.n	80058e0 <UART_SetConfig+0x2b8>
 80058a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058ac:	d00c      	beq.n	80058c8 <UART_SetConfig+0x2a0>
 80058ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058b2:	d815      	bhi.n	80058e0 <UART_SetConfig+0x2b8>
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <UART_SetConfig+0x298>
 80058b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058bc:	d008      	beq.n	80058d0 <UART_SetConfig+0x2a8>
 80058be:	e00f      	b.n	80058e0 <UART_SetConfig+0x2b8>
 80058c0:	2300      	movs	r3, #0
 80058c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058c6:	e022      	b.n	800590e <UART_SetConfig+0x2e6>
 80058c8:	2302      	movs	r3, #2
 80058ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058ce:	e01e      	b.n	800590e <UART_SetConfig+0x2e6>
 80058d0:	2304      	movs	r3, #4
 80058d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058d6:	e01a      	b.n	800590e <UART_SetConfig+0x2e6>
 80058d8:	2308      	movs	r3, #8
 80058da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058de:	e016      	b.n	800590e <UART_SetConfig+0x2e6>
 80058e0:	2310      	movs	r3, #16
 80058e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058e6:	e012      	b.n	800590e <UART_SetConfig+0x2e6>
 80058e8:	efff69f3 	.word	0xefff69f3
 80058ec:	40008000 	.word	0x40008000
 80058f0:	40013800 	.word	0x40013800
 80058f4:	40021000 	.word	0x40021000
 80058f8:	40004400 	.word	0x40004400
 80058fc:	40004800 	.word	0x40004800
 8005900:	40004c00 	.word	0x40004c00
 8005904:	40005000 	.word	0x40005000
 8005908:	2310      	movs	r3, #16
 800590a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a9f      	ldr	r2, [pc, #636]	; (8005b90 <UART_SetConfig+0x568>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d17a      	bne.n	8005a0e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005918:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800591c:	2b08      	cmp	r3, #8
 800591e:	d824      	bhi.n	800596a <UART_SetConfig+0x342>
 8005920:	a201      	add	r2, pc, #4	; (adr r2, 8005928 <UART_SetConfig+0x300>)
 8005922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005926:	bf00      	nop
 8005928:	0800594d 	.word	0x0800594d
 800592c:	0800596b 	.word	0x0800596b
 8005930:	08005955 	.word	0x08005955
 8005934:	0800596b 	.word	0x0800596b
 8005938:	0800595b 	.word	0x0800595b
 800593c:	0800596b 	.word	0x0800596b
 8005940:	0800596b 	.word	0x0800596b
 8005944:	0800596b 	.word	0x0800596b
 8005948:	08005963 	.word	0x08005963
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800594c:	f7fe fa5c 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 8005950:	61f8      	str	r0, [r7, #28]
        break;
 8005952:	e010      	b.n	8005976 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005954:	4b8f      	ldr	r3, [pc, #572]	; (8005b94 <UART_SetConfig+0x56c>)
 8005956:	61fb      	str	r3, [r7, #28]
        break;
 8005958:	e00d      	b.n	8005976 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800595a:	f7fe f9bd 	bl	8003cd8 <HAL_RCC_GetSysClockFreq>
 800595e:	61f8      	str	r0, [r7, #28]
        break;
 8005960:	e009      	b.n	8005976 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005962:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005966:	61fb      	str	r3, [r7, #28]
        break;
 8005968:	e005      	b.n	8005976 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800596a:	2300      	movs	r3, #0
 800596c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005974:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 80fb 	beq.w	8005b74 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	685a      	ldr	r2, [r3, #4]
 8005982:	4613      	mov	r3, r2
 8005984:	005b      	lsls	r3, r3, #1
 8005986:	4413      	add	r3, r2
 8005988:	69fa      	ldr	r2, [r7, #28]
 800598a:	429a      	cmp	r2, r3
 800598c:	d305      	bcc.n	800599a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005994:	69fa      	ldr	r2, [r7, #28]
 8005996:	429a      	cmp	r2, r3
 8005998:	d903      	bls.n	80059a2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80059a0:	e0e8      	b.n	8005b74 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	2200      	movs	r2, #0
 80059a6:	461c      	mov	r4, r3
 80059a8:	4615      	mov	r5, r2
 80059aa:	f04f 0200 	mov.w	r2, #0
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	022b      	lsls	r3, r5, #8
 80059b4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80059b8:	0222      	lsls	r2, r4, #8
 80059ba:	68f9      	ldr	r1, [r7, #12]
 80059bc:	6849      	ldr	r1, [r1, #4]
 80059be:	0849      	lsrs	r1, r1, #1
 80059c0:	2000      	movs	r0, #0
 80059c2:	4688      	mov	r8, r1
 80059c4:	4681      	mov	r9, r0
 80059c6:	eb12 0a08 	adds.w	sl, r2, r8
 80059ca:	eb43 0b09 	adc.w	fp, r3, r9
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	603b      	str	r3, [r7, #0]
 80059d6:	607a      	str	r2, [r7, #4]
 80059d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059dc:	4650      	mov	r0, sl
 80059de:	4659      	mov	r1, fp
 80059e0:	f7fb f8da 	bl	8000b98 <__aeabi_uldivmod>
 80059e4:	4602      	mov	r2, r0
 80059e6:	460b      	mov	r3, r1
 80059e8:	4613      	mov	r3, r2
 80059ea:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059f2:	d308      	bcc.n	8005a06 <UART_SetConfig+0x3de>
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059fa:	d204      	bcs.n	8005a06 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	60da      	str	r2, [r3, #12]
 8005a04:	e0b6      	b.n	8005b74 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005a0c:	e0b2      	b.n	8005b74 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	69db      	ldr	r3, [r3, #28]
 8005a12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a16:	d15e      	bne.n	8005ad6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005a18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a1c:	2b08      	cmp	r3, #8
 8005a1e:	d828      	bhi.n	8005a72 <UART_SetConfig+0x44a>
 8005a20:	a201      	add	r2, pc, #4	; (adr r2, 8005a28 <UART_SetConfig+0x400>)
 8005a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a26:	bf00      	nop
 8005a28:	08005a4d 	.word	0x08005a4d
 8005a2c:	08005a55 	.word	0x08005a55
 8005a30:	08005a5d 	.word	0x08005a5d
 8005a34:	08005a73 	.word	0x08005a73
 8005a38:	08005a63 	.word	0x08005a63
 8005a3c:	08005a73 	.word	0x08005a73
 8005a40:	08005a73 	.word	0x08005a73
 8005a44:	08005a73 	.word	0x08005a73
 8005a48:	08005a6b 	.word	0x08005a6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a4c:	f7fe f9dc 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 8005a50:	61f8      	str	r0, [r7, #28]
        break;
 8005a52:	e014      	b.n	8005a7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a54:	f7fe f9ee 	bl	8003e34 <HAL_RCC_GetPCLK2Freq>
 8005a58:	61f8      	str	r0, [r7, #28]
        break;
 8005a5a:	e010      	b.n	8005a7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a5c:	4b4d      	ldr	r3, [pc, #308]	; (8005b94 <UART_SetConfig+0x56c>)
 8005a5e:	61fb      	str	r3, [r7, #28]
        break;
 8005a60:	e00d      	b.n	8005a7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a62:	f7fe f939 	bl	8003cd8 <HAL_RCC_GetSysClockFreq>
 8005a66:	61f8      	str	r0, [r7, #28]
        break;
 8005a68:	e009      	b.n	8005a7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a6e:	61fb      	str	r3, [r7, #28]
        break;
 8005a70:	e005      	b.n	8005a7e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005a72:	2300      	movs	r3, #0
 8005a74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005a7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d077      	beq.n	8005b74 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	005a      	lsls	r2, r3, #1
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	085b      	lsrs	r3, r3, #1
 8005a8e:	441a      	add	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a98:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a9a:	69bb      	ldr	r3, [r7, #24]
 8005a9c:	2b0f      	cmp	r3, #15
 8005a9e:	d916      	bls.n	8005ace <UART_SetConfig+0x4a6>
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aa6:	d212      	bcs.n	8005ace <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	f023 030f 	bic.w	r3, r3, #15
 8005ab0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	085b      	lsrs	r3, r3, #1
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	f003 0307 	and.w	r3, r3, #7
 8005abc:	b29a      	uxth	r2, r3
 8005abe:	8afb      	ldrh	r3, [r7, #22]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	8afa      	ldrh	r2, [r7, #22]
 8005aca:	60da      	str	r2, [r3, #12]
 8005acc:	e052      	b.n	8005b74 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005ad4:	e04e      	b.n	8005b74 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ad6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ada:	2b08      	cmp	r3, #8
 8005adc:	d827      	bhi.n	8005b2e <UART_SetConfig+0x506>
 8005ade:	a201      	add	r2, pc, #4	; (adr r2, 8005ae4 <UART_SetConfig+0x4bc>)
 8005ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae4:	08005b09 	.word	0x08005b09
 8005ae8:	08005b11 	.word	0x08005b11
 8005aec:	08005b19 	.word	0x08005b19
 8005af0:	08005b2f 	.word	0x08005b2f
 8005af4:	08005b1f 	.word	0x08005b1f
 8005af8:	08005b2f 	.word	0x08005b2f
 8005afc:	08005b2f 	.word	0x08005b2f
 8005b00:	08005b2f 	.word	0x08005b2f
 8005b04:	08005b27 	.word	0x08005b27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b08:	f7fe f97e 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 8005b0c:	61f8      	str	r0, [r7, #28]
        break;
 8005b0e:	e014      	b.n	8005b3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b10:	f7fe f990 	bl	8003e34 <HAL_RCC_GetPCLK2Freq>
 8005b14:	61f8      	str	r0, [r7, #28]
        break;
 8005b16:	e010      	b.n	8005b3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b18:	4b1e      	ldr	r3, [pc, #120]	; (8005b94 <UART_SetConfig+0x56c>)
 8005b1a:	61fb      	str	r3, [r7, #28]
        break;
 8005b1c:	e00d      	b.n	8005b3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b1e:	f7fe f8db 	bl	8003cd8 <HAL_RCC_GetSysClockFreq>
 8005b22:	61f8      	str	r0, [r7, #28]
        break;
 8005b24:	e009      	b.n	8005b3a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b2a:	61fb      	str	r3, [r7, #28]
        break;
 8005b2c:	e005      	b.n	8005b3a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005b38:	bf00      	nop
    }

    if (pclk != 0U)
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d019      	beq.n	8005b74 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	085a      	lsrs	r2, r3, #1
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	441a      	add	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b52:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	2b0f      	cmp	r3, #15
 8005b58:	d909      	bls.n	8005b6e <UART_SetConfig+0x546>
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b60:	d205      	bcs.n	8005b6e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	60da      	str	r2, [r3, #12]
 8005b6c:	e002      	b.n	8005b74 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005b80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3728      	adds	r7, #40	; 0x28
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b8e:	bf00      	nop
 8005b90:	40008000 	.word	0x40008000
 8005b94:	00f42400 	.word	0x00f42400

08005b98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b083      	sub	sp, #12
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba4:	f003 0301 	and.w	r3, r3, #1
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d00a      	beq.n	8005bc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00a      	beq.n	8005be4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	430a      	orrs	r2, r1
 8005be2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	f003 0304 	and.w	r3, r3, #4
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00a      	beq.n	8005c06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0a:	f003 0308 	and.w	r3, r3, #8
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d00a      	beq.n	8005c28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	430a      	orrs	r2, r1
 8005c26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2c:	f003 0310 	and.w	r3, r3, #16
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00a      	beq.n	8005c4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4e:	f003 0320 	and.w	r3, r3, #32
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00a      	beq.n	8005c6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d01a      	beq.n	8005cae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c96:	d10a      	bne.n	8005cae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	430a      	orrs	r2, r1
 8005cac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00a      	beq.n	8005cd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	605a      	str	r2, [r3, #4]
  }
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cec:	f7fc ffec 	bl	8002cc8 <HAL_GetTick>
 8005cf0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0308 	and.w	r3, r3, #8
 8005cfc:	2b08      	cmp	r3, #8
 8005cfe:	d10e      	bne.n	8005d1e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d04:	9300      	str	r3, [sp, #0]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f82d 	bl	8005d6e <UART_WaitOnFlagUntilTimeout>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d001      	beq.n	8005d1e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e023      	b.n	8005d66 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	2b04      	cmp	r3, #4
 8005d2a:	d10e      	bne.n	8005d4a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d30:	9300      	str	r3, [sp, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f817 	bl	8005d6e <UART_WaitOnFlagUntilTimeout>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d001      	beq.n	8005d4a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e00d      	b.n	8005d66 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2220      	movs	r2, #32
 8005d54:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}

08005d6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	b09c      	sub	sp, #112	; 0x70
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	60f8      	str	r0, [r7, #12]
 8005d76:	60b9      	str	r1, [r7, #8]
 8005d78:	603b      	str	r3, [r7, #0]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d7e:	e0a5      	b.n	8005ecc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d86:	f000 80a1 	beq.w	8005ecc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d8a:	f7fc ff9d 	bl	8002cc8 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d302      	bcc.n	8005da0 <UART_WaitOnFlagUntilTimeout+0x32>
 8005d9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d13e      	bne.n	8005e1e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005da8:	e853 3f00 	ldrex	r3, [r3]
 8005dac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005db0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005db4:	667b      	str	r3, [r7, #100]	; 0x64
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	461a      	mov	r2, r3
 8005dbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dc0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005dc4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005dc6:	e841 2300 	strex	r3, r2, [r1]
 8005dca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005dcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1e6      	bne.n	8005da0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	3308      	adds	r3, #8
 8005dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ddc:	e853 3f00 	ldrex	r3, [r3]
 8005de0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de4:	f023 0301 	bic.w	r3, r3, #1
 8005de8:	663b      	str	r3, [r7, #96]	; 0x60
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	3308      	adds	r3, #8
 8005df0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005df2:	64ba      	str	r2, [r7, #72]	; 0x48
 8005df4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005df8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005dfa:	e841 2300 	strex	r3, r2, [r1]
 8005dfe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005e00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1e5      	bne.n	8005dd2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2220      	movs	r2, #32
 8005e0a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2220      	movs	r2, #32
 8005e10:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e067      	b.n	8005eee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0304 	and.w	r3, r3, #4
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d04f      	beq.n	8005ecc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	69db      	ldr	r3, [r3, #28]
 8005e32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e3a:	d147      	bne.n	8005ecc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e44:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e4e:	e853 3f00 	ldrex	r3, [r3]
 8005e52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	461a      	mov	r2, r3
 8005e62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e64:	637b      	str	r3, [r7, #52]	; 0x34
 8005e66:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e6c:	e841 2300 	strex	r3, r2, [r1]
 8005e70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1e6      	bne.n	8005e46 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	3308      	adds	r3, #8
 8005e7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	e853 3f00 	ldrex	r3, [r3]
 8005e86:	613b      	str	r3, [r7, #16]
   return(result);
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	f023 0301 	bic.w	r3, r3, #1
 8005e8e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	3308      	adds	r3, #8
 8005e96:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005e98:	623a      	str	r2, [r7, #32]
 8005e9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9c:	69f9      	ldr	r1, [r7, #28]
 8005e9e:	6a3a      	ldr	r2, [r7, #32]
 8005ea0:	e841 2300 	strex	r3, r2, [r1]
 8005ea4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1e5      	bne.n	8005e78 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2220      	movs	r2, #32
 8005eb0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2220      	movs	r2, #32
 8005ebc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e010      	b.n	8005eee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	69da      	ldr	r2, [r3, #28]
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	bf0c      	ite	eq
 8005edc:	2301      	moveq	r3, #1
 8005ede:	2300      	movne	r3, #0
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	79fb      	ldrb	r3, [r7, #7]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	f43f af4a 	beq.w	8005d80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3770      	adds	r7, #112	; 0x70
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
	...

08005ef8 <__NVIC_SetPriority>:
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	4603      	mov	r3, r0
 8005f00:	6039      	str	r1, [r7, #0]
 8005f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	db0a      	blt.n	8005f22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	b2da      	uxtb	r2, r3
 8005f10:	490c      	ldr	r1, [pc, #48]	; (8005f44 <__NVIC_SetPriority+0x4c>)
 8005f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f16:	0112      	lsls	r2, r2, #4
 8005f18:	b2d2      	uxtb	r2, r2
 8005f1a:	440b      	add	r3, r1
 8005f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005f20:	e00a      	b.n	8005f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	b2da      	uxtb	r2, r3
 8005f26:	4908      	ldr	r1, [pc, #32]	; (8005f48 <__NVIC_SetPriority+0x50>)
 8005f28:	79fb      	ldrb	r3, [r7, #7]
 8005f2a:	f003 030f 	and.w	r3, r3, #15
 8005f2e:	3b04      	subs	r3, #4
 8005f30:	0112      	lsls	r2, r2, #4
 8005f32:	b2d2      	uxtb	r2, r2
 8005f34:	440b      	add	r3, r1
 8005f36:	761a      	strb	r2, [r3, #24]
}
 8005f38:	bf00      	nop
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr
 8005f44:	e000e100 	.word	0xe000e100
 8005f48:	e000ed00 	.word	0xe000ed00

08005f4c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005f50:	4b05      	ldr	r3, [pc, #20]	; (8005f68 <SysTick_Handler+0x1c>)
 8005f52:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005f54:	f001 fe5c 	bl	8007c10 <xTaskGetSchedulerState>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d001      	beq.n	8005f62 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005f5e:	f002 fd43 	bl	80089e8 <xPortSysTickHandler>
  }
}
 8005f62:	bf00      	nop
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	e000e010 	.word	0xe000e010

08005f6c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005f70:	2100      	movs	r1, #0
 8005f72:	f06f 0004 	mvn.w	r0, #4
 8005f76:	f7ff ffbf 	bl	8005ef8 <__NVIC_SetPriority>
#endif
}
 8005f7a:	bf00      	nop
 8005f7c:	bd80      	pop	{r7, pc}
	...

08005f80 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f86:	f3ef 8305 	mrs	r3, IPSR
 8005f8a:	603b      	str	r3, [r7, #0]
  return(result);
 8005f8c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005f92:	f06f 0305 	mvn.w	r3, #5
 8005f96:	607b      	str	r3, [r7, #4]
 8005f98:	e00c      	b.n	8005fb4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005f9a:	4b0a      	ldr	r3, [pc, #40]	; (8005fc4 <osKernelInitialize+0x44>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d105      	bne.n	8005fae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005fa2:	4b08      	ldr	r3, [pc, #32]	; (8005fc4 <osKernelInitialize+0x44>)
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	607b      	str	r3, [r7, #4]
 8005fac:	e002      	b.n	8005fb4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005fae:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005fb4:	687b      	ldr	r3, [r7, #4]
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	370c      	adds	r7, #12
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	20000228 	.word	0x20000228

08005fc8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fce:	f3ef 8305 	mrs	r3, IPSR
 8005fd2:	603b      	str	r3, [r7, #0]
  return(result);
 8005fd4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d003      	beq.n	8005fe2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005fda:	f06f 0305 	mvn.w	r3, #5
 8005fde:	607b      	str	r3, [r7, #4]
 8005fe0:	e010      	b.n	8006004 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005fe2:	4b0b      	ldr	r3, [pc, #44]	; (8006010 <osKernelStart+0x48>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d109      	bne.n	8005ffe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005fea:	f7ff ffbf 	bl	8005f6c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005fee:	4b08      	ldr	r3, [pc, #32]	; (8006010 <osKernelStart+0x48>)
 8005ff0:	2202      	movs	r2, #2
 8005ff2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005ff4:	f001 f9c4 	bl	8007380 <vTaskStartScheduler>
      stat = osOK;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	607b      	str	r3, [r7, #4]
 8005ffc:	e002      	b.n	8006004 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8006002:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006004:	687b      	ldr	r3, [r7, #4]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3708      	adds	r7, #8
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	20000228 	.word	0x20000228

08006014 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006014:	b580      	push	{r7, lr}
 8006016:	b08e      	sub	sp, #56	; 0x38
 8006018:	af04      	add	r7, sp, #16
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006020:	2300      	movs	r3, #0
 8006022:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006024:	f3ef 8305 	mrs	r3, IPSR
 8006028:	617b      	str	r3, [r7, #20]
  return(result);
 800602a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800602c:	2b00      	cmp	r3, #0
 800602e:	d17e      	bne.n	800612e <osThreadNew+0x11a>
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d07b      	beq.n	800612e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006036:	2380      	movs	r3, #128	; 0x80
 8006038:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800603a:	2318      	movs	r3, #24
 800603c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800603e:	2300      	movs	r3, #0
 8006040:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006042:	f04f 33ff 	mov.w	r3, #4294967295
 8006046:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d045      	beq.n	80060da <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d002      	beq.n	800605c <osThreadNew+0x48>
        name = attr->name;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d002      	beq.n	800606a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d008      	beq.n	8006082 <osThreadNew+0x6e>
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	2b38      	cmp	r3, #56	; 0x38
 8006074:	d805      	bhi.n	8006082 <osThreadNew+0x6e>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d001      	beq.n	8006086 <osThreadNew+0x72>
        return (NULL);
 8006082:	2300      	movs	r3, #0
 8006084:	e054      	b.n	8006130 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d003      	beq.n	8006096 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	089b      	lsrs	r3, r3, #2
 8006094:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d00e      	beq.n	80060bc <osThreadNew+0xa8>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	2b5b      	cmp	r3, #91	; 0x5b
 80060a4:	d90a      	bls.n	80060bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d006      	beq.n	80060bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d002      	beq.n	80060bc <osThreadNew+0xa8>
        mem = 1;
 80060b6:	2301      	movs	r3, #1
 80060b8:	61bb      	str	r3, [r7, #24]
 80060ba:	e010      	b.n	80060de <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d10c      	bne.n	80060de <osThreadNew+0xca>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d108      	bne.n	80060de <osThreadNew+0xca>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d104      	bne.n	80060de <osThreadNew+0xca>
          mem = 0;
 80060d4:	2300      	movs	r3, #0
 80060d6:	61bb      	str	r3, [r7, #24]
 80060d8:	e001      	b.n	80060de <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80060da:	2300      	movs	r3, #0
 80060dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d110      	bne.n	8006106 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80060ec:	9202      	str	r2, [sp, #8]
 80060ee:	9301      	str	r3, [sp, #4]
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	9300      	str	r3, [sp, #0]
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	6a3a      	ldr	r2, [r7, #32]
 80060f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f000 ff6a 	bl	8006fd4 <xTaskCreateStatic>
 8006100:	4603      	mov	r3, r0
 8006102:	613b      	str	r3, [r7, #16]
 8006104:	e013      	b.n	800612e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d110      	bne.n	800612e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	b29a      	uxth	r2, r3
 8006110:	f107 0310 	add.w	r3, r7, #16
 8006114:	9301      	str	r3, [sp, #4]
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800611e:	68f8      	ldr	r0, [r7, #12]
 8006120:	f000 ffb5 	bl	800708e <xTaskCreate>
 8006124:	4603      	mov	r3, r0
 8006126:	2b01      	cmp	r3, #1
 8006128:	d001      	beq.n	800612e <osThreadNew+0x11a>
            hTask = NULL;
 800612a:	2300      	movs	r3, #0
 800612c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800612e:	693b      	ldr	r3, [r7, #16]
}
 8006130:	4618      	mov	r0, r3
 8006132:	3728      	adds	r7, #40	; 0x28
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006140:	f3ef 8305 	mrs	r3, IPSR
 8006144:	60bb      	str	r3, [r7, #8]
  return(result);
 8006146:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006148:	2b00      	cmp	r3, #0
 800614a:	d003      	beq.n	8006154 <osDelay+0x1c>
    stat = osErrorISR;
 800614c:	f06f 0305 	mvn.w	r3, #5
 8006150:	60fb      	str	r3, [r7, #12]
 8006152:	e007      	b.n	8006164 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006154:	2300      	movs	r3, #0
 8006156:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <osDelay+0x2c>
      vTaskDelay(ticks);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f001 f8da 	bl	8007318 <vTaskDelay>
    }
  }

  return (stat);
 8006164:	68fb      	ldr	r3, [r7, #12]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3710      	adds	r7, #16
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
	...

08006170 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	4a07      	ldr	r2, [pc, #28]	; (800619c <vApplicationGetIdleTaskMemory+0x2c>)
 8006180:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	4a06      	ldr	r2, [pc, #24]	; (80061a0 <vApplicationGetIdleTaskMemory+0x30>)
 8006186:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2280      	movs	r2, #128	; 0x80
 800618c:	601a      	str	r2, [r3, #0]
}
 800618e:	bf00      	nop
 8006190:	3714      	adds	r7, #20
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	2000022c 	.word	0x2000022c
 80061a0:	20000288 	.word	0x20000288

080061a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	4a07      	ldr	r2, [pc, #28]	; (80061d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80061b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	4a06      	ldr	r2, [pc, #24]	; (80061d4 <vApplicationGetTimerTaskMemory+0x30>)
 80061ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80061c2:	601a      	str	r2, [r3, #0]
}
 80061c4:	bf00      	nop
 80061c6:	3714      	adds	r7, #20
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr
 80061d0:	20000488 	.word	0x20000488
 80061d4:	200004e4 	.word	0x200004e4

080061d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f103 0208 	add.w	r2, r3, #8
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f04f 32ff 	mov.w	r2, #4294967295
 80061f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f103 0208 	add.w	r2, r3, #8
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f103 0208 	add.w	r2, r3, #8
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2200      	movs	r2, #0
 8006224:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006226:	bf00      	nop
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006232:	b480      	push	{r7}
 8006234:	b085      	sub	sp, #20
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
 800623a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	689a      	ldr	r2, [r3, #8]
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	683a      	ldr	r2, [r7, #0]
 800625c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	601a      	str	r2, [r3, #0]
}
 800626e:	bf00      	nop
 8006270:	3714      	adds	r7, #20
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr

0800627a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800627a:	b480      	push	{r7}
 800627c:	b085      	sub	sp, #20
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
 8006282:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006290:	d103      	bne.n	800629a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	60fb      	str	r3, [r7, #12]
 8006298:	e00c      	b.n	80062b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	3308      	adds	r3, #8
 800629e:	60fb      	str	r3, [r7, #12]
 80062a0:	e002      	b.n	80062a8 <vListInsert+0x2e>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	60fb      	str	r3, [r7, #12]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68ba      	ldr	r2, [r7, #8]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d2f6      	bcs.n	80062a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	601a      	str	r2, [r3, #0]
}
 80062e0:	bf00      	nop
 80062e2:	3714      	adds	r7, #20
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	6892      	ldr	r2, [r2, #8]
 8006302:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	6852      	ldr	r2, [r2, #4]
 800630c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	429a      	cmp	r2, r3
 8006316:	d103      	bne.n	8006320 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	1e5a      	subs	r2, r3, #1
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
}
 8006334:	4618      	mov	r0, r3
 8006336:	3714      	adds	r7, #20
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10a      	bne.n	800636a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006366:	bf00      	nop
 8006368:	e7fe      	b.n	8006368 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800636a:	f002 faab 	bl	80088c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006376:	68f9      	ldr	r1, [r7, #12]
 8006378:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800637a:	fb01 f303 	mul.w	r3, r1, r3
 800637e:	441a      	add	r2, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800639a:	3b01      	subs	r3, #1
 800639c:	68f9      	ldr	r1, [r7, #12]
 800639e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80063a0:	fb01 f303 	mul.w	r3, r1, r3
 80063a4:	441a      	add	r2, r3
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	22ff      	movs	r2, #255	; 0xff
 80063ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	22ff      	movs	r2, #255	; 0xff
 80063b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d114      	bne.n	80063ea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d01a      	beq.n	80063fe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3310      	adds	r3, #16
 80063cc:	4618      	mov	r0, r3
 80063ce:	f001 fa61 	bl	8007894 <xTaskRemoveFromEventList>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d012      	beq.n	80063fe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80063d8:	4b0c      	ldr	r3, [pc, #48]	; (800640c <xQueueGenericReset+0xcc>)
 80063da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063de:	601a      	str	r2, [r3, #0]
 80063e0:	f3bf 8f4f 	dsb	sy
 80063e4:	f3bf 8f6f 	isb	sy
 80063e8:	e009      	b.n	80063fe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	3310      	adds	r3, #16
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7ff fef2 	bl	80061d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	3324      	adds	r3, #36	; 0x24
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7ff feed 	bl	80061d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80063fe:	f002 fa91 	bl	8008924 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006402:	2301      	movs	r3, #1
}
 8006404:	4618      	mov	r0, r3
 8006406:	3710      	adds	r7, #16
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}
 800640c:	e000ed04 	.word	0xe000ed04

08006410 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006410:	b580      	push	{r7, lr}
 8006412:	b08e      	sub	sp, #56	; 0x38
 8006414:	af02      	add	r7, sp, #8
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	607a      	str	r2, [r7, #4]
 800641c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10a      	bne.n	800643a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006428:	f383 8811 	msr	BASEPRI, r3
 800642c:	f3bf 8f6f 	isb	sy
 8006430:	f3bf 8f4f 	dsb	sy
 8006434:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006436:	bf00      	nop
 8006438:	e7fe      	b.n	8006438 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10a      	bne.n	8006456 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006452:	bf00      	nop
 8006454:	e7fe      	b.n	8006454 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d002      	beq.n	8006462 <xQueueGenericCreateStatic+0x52>
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d001      	beq.n	8006466 <xQueueGenericCreateStatic+0x56>
 8006462:	2301      	movs	r3, #1
 8006464:	e000      	b.n	8006468 <xQueueGenericCreateStatic+0x58>
 8006466:	2300      	movs	r3, #0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d10a      	bne.n	8006482 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800646c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006470:	f383 8811 	msr	BASEPRI, r3
 8006474:	f3bf 8f6f 	isb	sy
 8006478:	f3bf 8f4f 	dsb	sy
 800647c:	623b      	str	r3, [r7, #32]
}
 800647e:	bf00      	nop
 8006480:	e7fe      	b.n	8006480 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d102      	bne.n	800648e <xQueueGenericCreateStatic+0x7e>
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d101      	bne.n	8006492 <xQueueGenericCreateStatic+0x82>
 800648e:	2301      	movs	r3, #1
 8006490:	e000      	b.n	8006494 <xQueueGenericCreateStatic+0x84>
 8006492:	2300      	movs	r3, #0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10a      	bne.n	80064ae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800649c:	f383 8811 	msr	BASEPRI, r3
 80064a0:	f3bf 8f6f 	isb	sy
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	61fb      	str	r3, [r7, #28]
}
 80064aa:	bf00      	nop
 80064ac:	e7fe      	b.n	80064ac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80064ae:	2350      	movs	r3, #80	; 0x50
 80064b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	2b50      	cmp	r3, #80	; 0x50
 80064b6:	d00a      	beq.n	80064ce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80064b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064bc:	f383 8811 	msr	BASEPRI, r3
 80064c0:	f3bf 8f6f 	isb	sy
 80064c4:	f3bf 8f4f 	dsb	sy
 80064c8:	61bb      	str	r3, [r7, #24]
}
 80064ca:	bf00      	nop
 80064cc:	e7fe      	b.n	80064cc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80064ce:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80064d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00d      	beq.n	80064f6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80064da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80064e2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80064e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	4613      	mov	r3, r2
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	68b9      	ldr	r1, [r7, #8]
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f000 f83f 	bl	8006574 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80064f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3730      	adds	r7, #48	; 0x30
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006500:	b580      	push	{r7, lr}
 8006502:	b08a      	sub	sp, #40	; 0x28
 8006504:	af02      	add	r7, sp, #8
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	4613      	mov	r3, r2
 800650c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10a      	bne.n	800652a <xQueueGenericCreate+0x2a>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	613b      	str	r3, [r7, #16]
}
 8006526:	bf00      	nop
 8006528:	e7fe      	b.n	8006528 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	fb02 f303 	mul.w	r3, r2, r3
 8006532:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	3350      	adds	r3, #80	; 0x50
 8006538:	4618      	mov	r0, r3
 800653a:	f002 fae5 	bl	8008b08 <pvPortMalloc>
 800653e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d011      	beq.n	800656a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006546:	69bb      	ldr	r3, [r7, #24]
 8006548:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	3350      	adds	r3, #80	; 0x50
 800654e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006558:	79fa      	ldrb	r2, [r7, #7]
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	4613      	mov	r3, r2
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	68b9      	ldr	r1, [r7, #8]
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f000 f805 	bl	8006574 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800656a:	69bb      	ldr	r3, [r7, #24]
	}
 800656c:	4618      	mov	r0, r3
 800656e:	3720      	adds	r7, #32
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b084      	sub	sp, #16
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
 8006580:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d103      	bne.n	8006590 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	69ba      	ldr	r2, [r7, #24]
 800658c:	601a      	str	r2, [r3, #0]
 800658e:	e002      	b.n	8006596 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800659c:	69bb      	ldr	r3, [r7, #24]
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80065a2:	2101      	movs	r1, #1
 80065a4:	69b8      	ldr	r0, [r7, #24]
 80065a6:	f7ff fecb 	bl	8006340 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	78fa      	ldrb	r2, [r7, #3]
 80065ae:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80065b2:	bf00      	nop
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
	...

080065bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b08e      	sub	sp, #56	; 0x38
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
 80065c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80065ca:	2300      	movs	r3, #0
 80065cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80065d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10a      	bne.n	80065ee <xQueueGenericSend+0x32>
	__asm volatile
 80065d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065dc:	f383 8811 	msr	BASEPRI, r3
 80065e0:	f3bf 8f6f 	isb	sy
 80065e4:	f3bf 8f4f 	dsb	sy
 80065e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80065ea:	bf00      	nop
 80065ec:	e7fe      	b.n	80065ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d103      	bne.n	80065fc <xQueueGenericSend+0x40>
 80065f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d101      	bne.n	8006600 <xQueueGenericSend+0x44>
 80065fc:	2301      	movs	r3, #1
 80065fe:	e000      	b.n	8006602 <xQueueGenericSend+0x46>
 8006600:	2300      	movs	r3, #0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d10a      	bne.n	800661c <xQueueGenericSend+0x60>
	__asm volatile
 8006606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800660a:	f383 8811 	msr	BASEPRI, r3
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f3bf 8f4f 	dsb	sy
 8006616:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006618:	bf00      	nop
 800661a:	e7fe      	b.n	800661a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	2b02      	cmp	r3, #2
 8006620:	d103      	bne.n	800662a <xQueueGenericSend+0x6e>
 8006622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006626:	2b01      	cmp	r3, #1
 8006628:	d101      	bne.n	800662e <xQueueGenericSend+0x72>
 800662a:	2301      	movs	r3, #1
 800662c:	e000      	b.n	8006630 <xQueueGenericSend+0x74>
 800662e:	2300      	movs	r3, #0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d10a      	bne.n	800664a <xQueueGenericSend+0x8e>
	__asm volatile
 8006634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006638:	f383 8811 	msr	BASEPRI, r3
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	623b      	str	r3, [r7, #32]
}
 8006646:	bf00      	nop
 8006648:	e7fe      	b.n	8006648 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800664a:	f001 fae1 	bl	8007c10 <xTaskGetSchedulerState>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d102      	bne.n	800665a <xQueueGenericSend+0x9e>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d101      	bne.n	800665e <xQueueGenericSend+0xa2>
 800665a:	2301      	movs	r3, #1
 800665c:	e000      	b.n	8006660 <xQueueGenericSend+0xa4>
 800665e:	2300      	movs	r3, #0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10a      	bne.n	800667a <xQueueGenericSend+0xbe>
	__asm volatile
 8006664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006668:	f383 8811 	msr	BASEPRI, r3
 800666c:	f3bf 8f6f 	isb	sy
 8006670:	f3bf 8f4f 	dsb	sy
 8006674:	61fb      	str	r3, [r7, #28]
}
 8006676:	bf00      	nop
 8006678:	e7fe      	b.n	8006678 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800667a:	f002 f923 	bl	80088c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800667e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006680:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006686:	429a      	cmp	r2, r3
 8006688:	d302      	bcc.n	8006690 <xQueueGenericSend+0xd4>
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	2b02      	cmp	r3, #2
 800668e:	d129      	bne.n	80066e4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006690:	683a      	ldr	r2, [r7, #0]
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006696:	f000 fb2f 	bl	8006cf8 <prvCopyDataToQueue>
 800669a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800669c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d010      	beq.n	80066c6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a6:	3324      	adds	r3, #36	; 0x24
 80066a8:	4618      	mov	r0, r3
 80066aa:	f001 f8f3 	bl	8007894 <xTaskRemoveFromEventList>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d013      	beq.n	80066dc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80066b4:	4b3f      	ldr	r3, [pc, #252]	; (80067b4 <xQueueGenericSend+0x1f8>)
 80066b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066ba:	601a      	str	r2, [r3, #0]
 80066bc:	f3bf 8f4f 	dsb	sy
 80066c0:	f3bf 8f6f 	isb	sy
 80066c4:	e00a      	b.n	80066dc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80066c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d007      	beq.n	80066dc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80066cc:	4b39      	ldr	r3, [pc, #228]	; (80067b4 <xQueueGenericSend+0x1f8>)
 80066ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066d2:	601a      	str	r2, [r3, #0]
 80066d4:	f3bf 8f4f 	dsb	sy
 80066d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80066dc:	f002 f922 	bl	8008924 <vPortExitCritical>
				return pdPASS;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e063      	b.n	80067ac <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d103      	bne.n	80066f2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80066ea:	f002 f91b 	bl	8008924 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80066ee:	2300      	movs	r3, #0
 80066f0:	e05c      	b.n	80067ac <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d106      	bne.n	8006706 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066f8:	f107 0314 	add.w	r3, r7, #20
 80066fc:	4618      	mov	r0, r3
 80066fe:	f001 f92d 	bl	800795c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006702:	2301      	movs	r3, #1
 8006704:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006706:	f002 f90d 	bl	8008924 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800670a:	f000 fe9f 	bl	800744c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800670e:	f002 f8d9 	bl	80088c4 <vPortEnterCritical>
 8006712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006714:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006718:	b25b      	sxtb	r3, r3
 800671a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800671e:	d103      	bne.n	8006728 <xQueueGenericSend+0x16c>
 8006720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800672a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800672e:	b25b      	sxtb	r3, r3
 8006730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006734:	d103      	bne.n	800673e <xQueueGenericSend+0x182>
 8006736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006738:	2200      	movs	r2, #0
 800673a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800673e:	f002 f8f1 	bl	8008924 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006742:	1d3a      	adds	r2, r7, #4
 8006744:	f107 0314 	add.w	r3, r7, #20
 8006748:	4611      	mov	r1, r2
 800674a:	4618      	mov	r0, r3
 800674c:	f001 f91c 	bl	8007988 <xTaskCheckForTimeOut>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d124      	bne.n	80067a0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006756:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006758:	f000 fbc6 	bl	8006ee8 <prvIsQueueFull>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d018      	beq.n	8006794 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006764:	3310      	adds	r3, #16
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	4611      	mov	r1, r2
 800676a:	4618      	mov	r0, r3
 800676c:	f001 f842 	bl	80077f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006770:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006772:	f000 fb51 	bl	8006e18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006776:	f000 fe77 	bl	8007468 <xTaskResumeAll>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	f47f af7c 	bne.w	800667a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006782:	4b0c      	ldr	r3, [pc, #48]	; (80067b4 <xQueueGenericSend+0x1f8>)
 8006784:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006788:	601a      	str	r2, [r3, #0]
 800678a:	f3bf 8f4f 	dsb	sy
 800678e:	f3bf 8f6f 	isb	sy
 8006792:	e772      	b.n	800667a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006794:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006796:	f000 fb3f 	bl	8006e18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800679a:	f000 fe65 	bl	8007468 <xTaskResumeAll>
 800679e:	e76c      	b.n	800667a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80067a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067a2:	f000 fb39 	bl	8006e18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067a6:	f000 fe5f 	bl	8007468 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80067aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3738      	adds	r7, #56	; 0x38
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	e000ed04 	.word	0xe000ed04

080067b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b090      	sub	sp, #64	; 0x40
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
 80067c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80067ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10a      	bne.n	80067e6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80067e2:	bf00      	nop
 80067e4:	e7fe      	b.n	80067e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d103      	bne.n	80067f4 <xQueueGenericSendFromISR+0x3c>
 80067ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <xQueueGenericSendFromISR+0x40>
 80067f4:	2301      	movs	r3, #1
 80067f6:	e000      	b.n	80067fa <xQueueGenericSendFromISR+0x42>
 80067f8:	2300      	movs	r3, #0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10a      	bne.n	8006814 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80067fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006810:	bf00      	nop
 8006812:	e7fe      	b.n	8006812 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	2b02      	cmp	r3, #2
 8006818:	d103      	bne.n	8006822 <xQueueGenericSendFromISR+0x6a>
 800681a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800681c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800681e:	2b01      	cmp	r3, #1
 8006820:	d101      	bne.n	8006826 <xQueueGenericSendFromISR+0x6e>
 8006822:	2301      	movs	r3, #1
 8006824:	e000      	b.n	8006828 <xQueueGenericSendFromISR+0x70>
 8006826:	2300      	movs	r3, #0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10a      	bne.n	8006842 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800682c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006830:	f383 8811 	msr	BASEPRI, r3
 8006834:	f3bf 8f6f 	isb	sy
 8006838:	f3bf 8f4f 	dsb	sy
 800683c:	623b      	str	r3, [r7, #32]
}
 800683e:	bf00      	nop
 8006840:	e7fe      	b.n	8006840 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006842:	f002 f921 	bl	8008a88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006846:	f3ef 8211 	mrs	r2, BASEPRI
 800684a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800684e:	f383 8811 	msr	BASEPRI, r3
 8006852:	f3bf 8f6f 	isb	sy
 8006856:	f3bf 8f4f 	dsb	sy
 800685a:	61fa      	str	r2, [r7, #28]
 800685c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800685e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006860:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006864:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800686a:	429a      	cmp	r2, r3
 800686c:	d302      	bcc.n	8006874 <xQueueGenericSendFromISR+0xbc>
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	2b02      	cmp	r3, #2
 8006872:	d12f      	bne.n	80068d4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006876:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800687a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800687e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006882:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006884:	683a      	ldr	r2, [r7, #0]
 8006886:	68b9      	ldr	r1, [r7, #8]
 8006888:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800688a:	f000 fa35 	bl	8006cf8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800688e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006896:	d112      	bne.n	80068be <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	2b00      	cmp	r3, #0
 800689e:	d016      	beq.n	80068ce <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a2:	3324      	adds	r3, #36	; 0x24
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 fff5 	bl	8007894 <xTaskRemoveFromEventList>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d00e      	beq.n	80068ce <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00b      	beq.n	80068ce <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2201      	movs	r2, #1
 80068ba:	601a      	str	r2, [r3, #0]
 80068bc:	e007      	b.n	80068ce <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80068be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80068c2:	3301      	adds	r3, #1
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	b25a      	sxtb	r2, r3
 80068c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80068ce:	2301      	movs	r3, #1
 80068d0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80068d2:	e001      	b.n	80068d8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80068d4:	2300      	movs	r3, #0
 80068d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068da:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80068e2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80068e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3740      	adds	r7, #64	; 0x40
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
	...

080068f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08c      	sub	sp, #48	; 0x30
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80068fc:	2300      	movs	r3, #0
 80068fe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10a      	bne.n	8006920 <xQueueReceive+0x30>
	__asm volatile
 800690a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690e:	f383 8811 	msr	BASEPRI, r3
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	623b      	str	r3, [r7, #32]
}
 800691c:	bf00      	nop
 800691e:	e7fe      	b.n	800691e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d103      	bne.n	800692e <xQueueReceive+0x3e>
 8006926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692a:	2b00      	cmp	r3, #0
 800692c:	d101      	bne.n	8006932 <xQueueReceive+0x42>
 800692e:	2301      	movs	r3, #1
 8006930:	e000      	b.n	8006934 <xQueueReceive+0x44>
 8006932:	2300      	movs	r3, #0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10a      	bne.n	800694e <xQueueReceive+0x5e>
	__asm volatile
 8006938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800693c:	f383 8811 	msr	BASEPRI, r3
 8006940:	f3bf 8f6f 	isb	sy
 8006944:	f3bf 8f4f 	dsb	sy
 8006948:	61fb      	str	r3, [r7, #28]
}
 800694a:	bf00      	nop
 800694c:	e7fe      	b.n	800694c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800694e:	f001 f95f 	bl	8007c10 <xTaskGetSchedulerState>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d102      	bne.n	800695e <xQueueReceive+0x6e>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d101      	bne.n	8006962 <xQueueReceive+0x72>
 800695e:	2301      	movs	r3, #1
 8006960:	e000      	b.n	8006964 <xQueueReceive+0x74>
 8006962:	2300      	movs	r3, #0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d10a      	bne.n	800697e <xQueueReceive+0x8e>
	__asm volatile
 8006968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800696c:	f383 8811 	msr	BASEPRI, r3
 8006970:	f3bf 8f6f 	isb	sy
 8006974:	f3bf 8f4f 	dsb	sy
 8006978:	61bb      	str	r3, [r7, #24]
}
 800697a:	bf00      	nop
 800697c:	e7fe      	b.n	800697c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800697e:	f001 ffa1 	bl	80088c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006986:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698a:	2b00      	cmp	r3, #0
 800698c:	d01f      	beq.n	80069ce <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800698e:	68b9      	ldr	r1, [r7, #8]
 8006990:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006992:	f000 fa1b 	bl	8006dcc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006998:	1e5a      	subs	r2, r3, #1
 800699a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800699c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800699e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00f      	beq.n	80069c6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a8:	3310      	adds	r3, #16
 80069aa:	4618      	mov	r0, r3
 80069ac:	f000 ff72 	bl	8007894 <xTaskRemoveFromEventList>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d007      	beq.n	80069c6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80069b6:	4b3d      	ldr	r3, [pc, #244]	; (8006aac <xQueueReceive+0x1bc>)
 80069b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069bc:	601a      	str	r2, [r3, #0]
 80069be:	f3bf 8f4f 	dsb	sy
 80069c2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80069c6:	f001 ffad 	bl	8008924 <vPortExitCritical>
				return pdPASS;
 80069ca:	2301      	movs	r3, #1
 80069cc:	e069      	b.n	8006aa2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d103      	bne.n	80069dc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80069d4:	f001 ffa6 	bl	8008924 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80069d8:	2300      	movs	r3, #0
 80069da:	e062      	b.n	8006aa2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80069dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d106      	bne.n	80069f0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80069e2:	f107 0310 	add.w	r3, r7, #16
 80069e6:	4618      	mov	r0, r3
 80069e8:	f000 ffb8 	bl	800795c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80069ec:	2301      	movs	r3, #1
 80069ee:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80069f0:	f001 ff98 	bl	8008924 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80069f4:	f000 fd2a 	bl	800744c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80069f8:	f001 ff64 	bl	80088c4 <vPortEnterCritical>
 80069fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a02:	b25b      	sxtb	r3, r3
 8006a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a08:	d103      	bne.n	8006a12 <xQueueReceive+0x122>
 8006a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a18:	b25b      	sxtb	r3, r3
 8006a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a1e:	d103      	bne.n	8006a28 <xQueueReceive+0x138>
 8006a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a22:	2200      	movs	r2, #0
 8006a24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a28:	f001 ff7c 	bl	8008924 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a2c:	1d3a      	adds	r2, r7, #4
 8006a2e:	f107 0310 	add.w	r3, r7, #16
 8006a32:	4611      	mov	r1, r2
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 ffa7 	bl	8007988 <xTaskCheckForTimeOut>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d123      	bne.n	8006a88 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a42:	f000 fa3b 	bl	8006ebc <prvIsQueueEmpty>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d017      	beq.n	8006a7c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a4e:	3324      	adds	r3, #36	; 0x24
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	4611      	mov	r1, r2
 8006a54:	4618      	mov	r0, r3
 8006a56:	f000 fecd 	bl	80077f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006a5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a5c:	f000 f9dc 	bl	8006e18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006a60:	f000 fd02 	bl	8007468 <xTaskResumeAll>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d189      	bne.n	800697e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006a6a:	4b10      	ldr	r3, [pc, #64]	; (8006aac <xQueueReceive+0x1bc>)
 8006a6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a70:	601a      	str	r2, [r3, #0]
 8006a72:	f3bf 8f4f 	dsb	sy
 8006a76:	f3bf 8f6f 	isb	sy
 8006a7a:	e780      	b.n	800697e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006a7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a7e:	f000 f9cb 	bl	8006e18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a82:	f000 fcf1 	bl	8007468 <xTaskResumeAll>
 8006a86:	e77a      	b.n	800697e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006a88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a8a:	f000 f9c5 	bl	8006e18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a8e:	f000 fceb 	bl	8007468 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a94:	f000 fa12 	bl	8006ebc <prvIsQueueEmpty>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f43f af6f 	beq.w	800697e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006aa0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3730      	adds	r7, #48	; 0x30
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	e000ed04 	.word	0xe000ed04

08006ab0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b08e      	sub	sp, #56	; 0x38
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006aba:	2300      	movs	r3, #0
 8006abc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10a      	bne.n	8006ae2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	623b      	str	r3, [r7, #32]
}
 8006ade:	bf00      	nop
 8006ae0:	e7fe      	b.n	8006ae0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00a      	beq.n	8006b00 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aee:	f383 8811 	msr	BASEPRI, r3
 8006af2:	f3bf 8f6f 	isb	sy
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	61fb      	str	r3, [r7, #28]
}
 8006afc:	bf00      	nop
 8006afe:	e7fe      	b.n	8006afe <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b00:	f001 f886 	bl	8007c10 <xTaskGetSchedulerState>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d102      	bne.n	8006b10 <xQueueSemaphoreTake+0x60>
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <xQueueSemaphoreTake+0x64>
 8006b10:	2301      	movs	r3, #1
 8006b12:	e000      	b.n	8006b16 <xQueueSemaphoreTake+0x66>
 8006b14:	2300      	movs	r3, #0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10a      	bne.n	8006b30 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b1e:	f383 8811 	msr	BASEPRI, r3
 8006b22:	f3bf 8f6f 	isb	sy
 8006b26:	f3bf 8f4f 	dsb	sy
 8006b2a:	61bb      	str	r3, [r7, #24]
}
 8006b2c:	bf00      	nop
 8006b2e:	e7fe      	b.n	8006b2e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b30:	f001 fec8 	bl	80088c4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b38:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d024      	beq.n	8006b8a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b42:	1e5a      	subs	r2, r3, #1
 8006b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b46:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d104      	bne.n	8006b5a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006b50:	f001 f9d4 	bl	8007efc <pvTaskIncrementMutexHeldCount>
 8006b54:	4602      	mov	r2, r0
 8006b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b58:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b5c:	691b      	ldr	r3, [r3, #16]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00f      	beq.n	8006b82 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b64:	3310      	adds	r3, #16
 8006b66:	4618      	mov	r0, r3
 8006b68:	f000 fe94 	bl	8007894 <xTaskRemoveFromEventList>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d007      	beq.n	8006b82 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006b72:	4b54      	ldr	r3, [pc, #336]	; (8006cc4 <xQueueSemaphoreTake+0x214>)
 8006b74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b78:	601a      	str	r2, [r3, #0]
 8006b7a:	f3bf 8f4f 	dsb	sy
 8006b7e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006b82:	f001 fecf 	bl	8008924 <vPortExitCritical>
				return pdPASS;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e097      	b.n	8006cba <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d111      	bne.n	8006bb4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d00a      	beq.n	8006bac <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b9a:	f383 8811 	msr	BASEPRI, r3
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	f3bf 8f4f 	dsb	sy
 8006ba6:	617b      	str	r3, [r7, #20]
}
 8006ba8:	bf00      	nop
 8006baa:	e7fe      	b.n	8006baa <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006bac:	f001 feba 	bl	8008924 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	e082      	b.n	8006cba <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d106      	bne.n	8006bc8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bba:	f107 030c 	add.w	r3, r7, #12
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f000 fecc 	bl	800795c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bc8:	f001 feac 	bl	8008924 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bcc:	f000 fc3e 	bl	800744c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bd0:	f001 fe78 	bl	80088c4 <vPortEnterCritical>
 8006bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006bda:	b25b      	sxtb	r3, r3
 8006bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006be0:	d103      	bne.n	8006bea <xQueueSemaphoreTake+0x13a>
 8006be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006bf0:	b25b      	sxtb	r3, r3
 8006bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf6:	d103      	bne.n	8006c00 <xQueueSemaphoreTake+0x150>
 8006bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c00:	f001 fe90 	bl	8008924 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c04:	463a      	mov	r2, r7
 8006c06:	f107 030c 	add.w	r3, r7, #12
 8006c0a:	4611      	mov	r1, r2
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f000 febb 	bl	8007988 <xTaskCheckForTimeOut>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d132      	bne.n	8006c7e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006c1a:	f000 f94f 	bl	8006ebc <prvIsQueueEmpty>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d026      	beq.n	8006c72 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d109      	bne.n	8006c40 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006c2c:	f001 fe4a 	bl	80088c4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	4618      	mov	r0, r3
 8006c36:	f001 f809 	bl	8007c4c <xTaskPriorityInherit>
 8006c3a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006c3c:	f001 fe72 	bl	8008924 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c42:	3324      	adds	r3, #36	; 0x24
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	4611      	mov	r1, r2
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f000 fdd3 	bl	80077f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c4e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006c50:	f000 f8e2 	bl	8006e18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c54:	f000 fc08 	bl	8007468 <xTaskResumeAll>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f47f af68 	bne.w	8006b30 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006c60:	4b18      	ldr	r3, [pc, #96]	; (8006cc4 <xQueueSemaphoreTake+0x214>)
 8006c62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c66:	601a      	str	r2, [r3, #0]
 8006c68:	f3bf 8f4f 	dsb	sy
 8006c6c:	f3bf 8f6f 	isb	sy
 8006c70:	e75e      	b.n	8006b30 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006c72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006c74:	f000 f8d0 	bl	8006e18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c78:	f000 fbf6 	bl	8007468 <xTaskResumeAll>
 8006c7c:	e758      	b.n	8006b30 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006c7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006c80:	f000 f8ca 	bl	8006e18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c84:	f000 fbf0 	bl	8007468 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006c8a:	f000 f917 	bl	8006ebc <prvIsQueueEmpty>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f43f af4d 	beq.w	8006b30 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00d      	beq.n	8006cb8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006c9c:	f001 fe12 	bl	80088c4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006ca0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ca2:	f000 f811 	bl	8006cc8 <prvGetDisinheritPriorityAfterTimeout>
 8006ca6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f001 f8a2 	bl	8007df8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006cb4:	f001 fe36 	bl	8008924 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006cb8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3738      	adds	r7, #56	; 0x38
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	e000ed04 	.word	0xe000ed04

08006cc8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d006      	beq.n	8006ce6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006ce2:	60fb      	str	r3, [r7, #12]
 8006ce4:	e001      	b.n	8006cea <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006cea:	68fb      	ldr	r3, [r7, #12]
	}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3714      	adds	r7, #20
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006d04:	2300      	movs	r3, #0
 8006d06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d10d      	bne.n	8006d32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d14d      	bne.n	8006dba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 fffa 	bl	8007d1c <xTaskPriorityDisinherit>
 8006d28:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	609a      	str	r2, [r3, #8]
 8006d30:	e043      	b.n	8006dba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d119      	bne.n	8006d6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6858      	ldr	r0, [r3, #4]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d40:	461a      	mov	r2, r3
 8006d42:	68b9      	ldr	r1, [r7, #8]
 8006d44:	f002 f976 	bl	8009034 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d50:	441a      	add	r2, r3
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d32b      	bcc.n	8006dba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	605a      	str	r2, [r3, #4]
 8006d6a:	e026      	b.n	8006dba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	68d8      	ldr	r0, [r3, #12]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d74:	461a      	mov	r2, r3
 8006d76:	68b9      	ldr	r1, [r7, #8]
 8006d78:	f002 f95c 	bl	8009034 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	68da      	ldr	r2, [r3, #12]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d84:	425b      	negs	r3, r3
 8006d86:	441a      	add	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	68da      	ldr	r2, [r3, #12]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d207      	bcs.n	8006da8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	689a      	ldr	r2, [r3, #8]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da0:	425b      	negs	r3, r3
 8006da2:	441a      	add	r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d105      	bne.n	8006dba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d002      	beq.n	8006dba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	3b01      	subs	r3, #1
 8006db8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	1c5a      	adds	r2, r3, #1
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006dc2:	697b      	ldr	r3, [r7, #20]
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3718      	adds	r7, #24
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d018      	beq.n	8006e10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68da      	ldr	r2, [r3, #12]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de6:	441a      	add	r2, r3
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68da      	ldr	r2, [r3, #12]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d303      	bcc.n	8006e00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	68d9      	ldr	r1, [r3, #12]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e08:	461a      	mov	r2, r3
 8006e0a:	6838      	ldr	r0, [r7, #0]
 8006e0c:	f002 f912 	bl	8009034 <memcpy>
	}
}
 8006e10:	bf00      	nop
 8006e12:	3708      	adds	r7, #8
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006e20:	f001 fd50 	bl	80088c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e2c:	e011      	b.n	8006e52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d012      	beq.n	8006e5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	3324      	adds	r3, #36	; 0x24
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f000 fd2a 	bl	8007894 <xTaskRemoveFromEventList>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d001      	beq.n	8006e4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e46:	f000 fe01 	bl	8007a4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e4a:	7bfb      	ldrb	r3, [r7, #15]
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	dce9      	bgt.n	8006e2e <prvUnlockQueue+0x16>
 8006e5a:	e000      	b.n	8006e5e <prvUnlockQueue+0x46>
					break;
 8006e5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	22ff      	movs	r2, #255	; 0xff
 8006e62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006e66:	f001 fd5d 	bl	8008924 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e6a:	f001 fd2b 	bl	80088c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e76:	e011      	b.n	8006e9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	691b      	ldr	r3, [r3, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d012      	beq.n	8006ea6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	3310      	adds	r3, #16
 8006e84:	4618      	mov	r0, r3
 8006e86:	f000 fd05 	bl	8007894 <xTaskRemoveFromEventList>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d001      	beq.n	8006e94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e90:	f000 fddc 	bl	8007a4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e94:	7bbb      	ldrb	r3, [r7, #14]
 8006e96:	3b01      	subs	r3, #1
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	dce9      	bgt.n	8006e78 <prvUnlockQueue+0x60>
 8006ea4:	e000      	b.n	8006ea8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006ea6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	22ff      	movs	r2, #255	; 0xff
 8006eac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006eb0:	f001 fd38 	bl	8008924 <vPortExitCritical>
}
 8006eb4:	bf00      	nop
 8006eb6:	3710      	adds	r7, #16
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ec4:	f001 fcfe 	bl	80088c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d102      	bne.n	8006ed6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	60fb      	str	r3, [r7, #12]
 8006ed4:	e001      	b.n	8006eda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006eda:	f001 fd23 	bl	8008924 <vPortExitCritical>

	return xReturn;
 8006ede:	68fb      	ldr	r3, [r7, #12]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ef0:	f001 fce8 	bl	80088c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d102      	bne.n	8006f06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006f00:	2301      	movs	r3, #1
 8006f02:	60fb      	str	r3, [r7, #12]
 8006f04:	e001      	b.n	8006f0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006f06:	2300      	movs	r3, #0
 8006f08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f0a:	f001 fd0b 	bl	8008924 <vPortExitCritical>

	return xReturn;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f22:	2300      	movs	r3, #0
 8006f24:	60fb      	str	r3, [r7, #12]
 8006f26:	e014      	b.n	8006f52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006f28:	4a0f      	ldr	r2, [pc, #60]	; (8006f68 <vQueueAddToRegistry+0x50>)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10b      	bne.n	8006f4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006f34:	490c      	ldr	r1, [pc, #48]	; (8006f68 <vQueueAddToRegistry+0x50>)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	683a      	ldr	r2, [r7, #0]
 8006f3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006f3e:	4a0a      	ldr	r2, [pc, #40]	; (8006f68 <vQueueAddToRegistry+0x50>)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	00db      	lsls	r3, r3, #3
 8006f44:	4413      	add	r3, r2
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006f4a:	e006      	b.n	8006f5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	3301      	adds	r3, #1
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2b07      	cmp	r3, #7
 8006f56:	d9e7      	bls.n	8006f28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006f58:	bf00      	nop
 8006f5a:	bf00      	nop
 8006f5c:	3714      	adds	r7, #20
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr
 8006f66:	bf00      	nop
 8006f68:	200008e4 	.word	0x200008e4

08006f6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b086      	sub	sp, #24
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006f7c:	f001 fca2 	bl	80088c4 <vPortEnterCritical>
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f86:	b25b      	sxtb	r3, r3
 8006f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8c:	d103      	bne.n	8006f96 <vQueueWaitForMessageRestricted+0x2a>
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f9c:	b25b      	sxtb	r3, r3
 8006f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa2:	d103      	bne.n	8006fac <vQueueWaitForMessageRestricted+0x40>
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fac:	f001 fcba 	bl	8008924 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d106      	bne.n	8006fc6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	3324      	adds	r3, #36	; 0x24
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	68b9      	ldr	r1, [r7, #8]
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f000 fc3b 	bl	800783c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006fc6:	6978      	ldr	r0, [r7, #20]
 8006fc8:	f7ff ff26 	bl	8006e18 <prvUnlockQueue>
	}
 8006fcc:	bf00      	nop
 8006fce:	3718      	adds	r7, #24
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b08e      	sub	sp, #56	; 0x38
 8006fd8:	af04      	add	r7, sp, #16
 8006fda:	60f8      	str	r0, [r7, #12]
 8006fdc:	60b9      	str	r1, [r7, #8]
 8006fde:	607a      	str	r2, [r7, #4]
 8006fe0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006fe2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d10a      	bne.n	8006ffe <xTaskCreateStatic+0x2a>
	__asm volatile
 8006fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fec:	f383 8811 	msr	BASEPRI, r3
 8006ff0:	f3bf 8f6f 	isb	sy
 8006ff4:	f3bf 8f4f 	dsb	sy
 8006ff8:	623b      	str	r3, [r7, #32]
}
 8006ffa:	bf00      	nop
 8006ffc:	e7fe      	b.n	8006ffc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007000:	2b00      	cmp	r3, #0
 8007002:	d10a      	bne.n	800701a <xTaskCreateStatic+0x46>
	__asm volatile
 8007004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007008:	f383 8811 	msr	BASEPRI, r3
 800700c:	f3bf 8f6f 	isb	sy
 8007010:	f3bf 8f4f 	dsb	sy
 8007014:	61fb      	str	r3, [r7, #28]
}
 8007016:	bf00      	nop
 8007018:	e7fe      	b.n	8007018 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800701a:	235c      	movs	r3, #92	; 0x5c
 800701c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	2b5c      	cmp	r3, #92	; 0x5c
 8007022:	d00a      	beq.n	800703a <xTaskCreateStatic+0x66>
	__asm volatile
 8007024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007028:	f383 8811 	msr	BASEPRI, r3
 800702c:	f3bf 8f6f 	isb	sy
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	61bb      	str	r3, [r7, #24]
}
 8007036:	bf00      	nop
 8007038:	e7fe      	b.n	8007038 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800703a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800703c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703e:	2b00      	cmp	r3, #0
 8007040:	d01e      	beq.n	8007080 <xTaskCreateStatic+0xac>
 8007042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007044:	2b00      	cmp	r3, #0
 8007046:	d01b      	beq.n	8007080 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800704a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800704c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007050:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007054:	2202      	movs	r2, #2
 8007056:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800705a:	2300      	movs	r3, #0
 800705c:	9303      	str	r3, [sp, #12]
 800705e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007060:	9302      	str	r3, [sp, #8]
 8007062:	f107 0314 	add.w	r3, r7, #20
 8007066:	9301      	str	r3, [sp, #4]
 8007068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800706a:	9300      	str	r3, [sp, #0]
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	68b9      	ldr	r1, [r7, #8]
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f000 f850 	bl	8007118 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007078:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800707a:	f000 f8dd 	bl	8007238 <prvAddNewTaskToReadyList>
 800707e:	e001      	b.n	8007084 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007080:	2300      	movs	r3, #0
 8007082:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007084:	697b      	ldr	r3, [r7, #20]
	}
 8007086:	4618      	mov	r0, r3
 8007088:	3728      	adds	r7, #40	; 0x28
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}

0800708e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800708e:	b580      	push	{r7, lr}
 8007090:	b08c      	sub	sp, #48	; 0x30
 8007092:	af04      	add	r7, sp, #16
 8007094:	60f8      	str	r0, [r7, #12]
 8007096:	60b9      	str	r1, [r7, #8]
 8007098:	603b      	str	r3, [r7, #0]
 800709a:	4613      	mov	r3, r2
 800709c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800709e:	88fb      	ldrh	r3, [r7, #6]
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	4618      	mov	r0, r3
 80070a4:	f001 fd30 	bl	8008b08 <pvPortMalloc>
 80070a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00e      	beq.n	80070ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80070b0:	205c      	movs	r0, #92	; 0x5c
 80070b2:	f001 fd29 	bl	8008b08 <pvPortMalloc>
 80070b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d003      	beq.n	80070c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	631a      	str	r2, [r3, #48]	; 0x30
 80070c4:	e005      	b.n	80070d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80070c6:	6978      	ldr	r0, [r7, #20]
 80070c8:	f001 fdea 	bl	8008ca0 <vPortFree>
 80070cc:	e001      	b.n	80070d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80070ce:	2300      	movs	r3, #0
 80070d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d017      	beq.n	8007108 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80070e0:	88fa      	ldrh	r2, [r7, #6]
 80070e2:	2300      	movs	r3, #0
 80070e4:	9303      	str	r3, [sp, #12]
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	9302      	str	r3, [sp, #8]
 80070ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070ec:	9301      	str	r3, [sp, #4]
 80070ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f0:	9300      	str	r3, [sp, #0]
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	68b9      	ldr	r1, [r7, #8]
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f000 f80e 	bl	8007118 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070fc:	69f8      	ldr	r0, [r7, #28]
 80070fe:	f000 f89b 	bl	8007238 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007102:	2301      	movs	r3, #1
 8007104:	61bb      	str	r3, [r7, #24]
 8007106:	e002      	b.n	800710e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007108:	f04f 33ff 	mov.w	r3, #4294967295
 800710c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800710e:	69bb      	ldr	r3, [r7, #24]
	}
 8007110:	4618      	mov	r0, r3
 8007112:	3720      	adds	r7, #32
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b088      	sub	sp, #32
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
 8007124:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007128:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	461a      	mov	r2, r3
 8007130:	21a5      	movs	r1, #165	; 0xa5
 8007132:	f001 ff8d 	bl	8009050 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007138:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007140:	3b01      	subs	r3, #1
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	4413      	add	r3, r2
 8007146:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	f023 0307 	bic.w	r3, r3, #7
 800714e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00a      	beq.n	8007170 <prvInitialiseNewTask+0x58>
	__asm volatile
 800715a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715e:	f383 8811 	msr	BASEPRI, r3
 8007162:	f3bf 8f6f 	isb	sy
 8007166:	f3bf 8f4f 	dsb	sy
 800716a:	617b      	str	r3, [r7, #20]
}
 800716c:	bf00      	nop
 800716e:	e7fe      	b.n	800716e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d01f      	beq.n	80071b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007176:	2300      	movs	r3, #0
 8007178:	61fb      	str	r3, [r7, #28]
 800717a:	e012      	b.n	80071a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800717c:	68ba      	ldr	r2, [r7, #8]
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	4413      	add	r3, r2
 8007182:	7819      	ldrb	r1, [r3, #0]
 8007184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007186:	69fb      	ldr	r3, [r7, #28]
 8007188:	4413      	add	r3, r2
 800718a:	3334      	adds	r3, #52	; 0x34
 800718c:	460a      	mov	r2, r1
 800718e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007190:	68ba      	ldr	r2, [r7, #8]
 8007192:	69fb      	ldr	r3, [r7, #28]
 8007194:	4413      	add	r3, r2
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d006      	beq.n	80071aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	3301      	adds	r3, #1
 80071a0:	61fb      	str	r3, [r7, #28]
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	2b0f      	cmp	r3, #15
 80071a6:	d9e9      	bls.n	800717c <prvInitialiseNewTask+0x64>
 80071a8:	e000      	b.n	80071ac <prvInitialiseNewTask+0x94>
			{
				break;
 80071aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80071ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ae:	2200      	movs	r2, #0
 80071b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071b4:	e003      	b.n	80071be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80071b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80071be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071c0:	2b37      	cmp	r3, #55	; 0x37
 80071c2:	d901      	bls.n	80071c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80071c4:	2337      	movs	r3, #55	; 0x37
 80071c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80071c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80071cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80071ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80071d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80071d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d6:	2200      	movs	r2, #0
 80071d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80071da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071dc:	3304      	adds	r3, #4
 80071de:	4618      	mov	r0, r3
 80071e0:	f7ff f81a 	bl	8006218 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80071e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e6:	3318      	adds	r3, #24
 80071e8:	4618      	mov	r0, r3
 80071ea:	f7ff f815 	bl	8006218 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80071ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80071fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80071fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007202:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007206:	2200      	movs	r2, #0
 8007208:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800720a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720c:	2200      	movs	r2, #0
 800720e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007212:	683a      	ldr	r2, [r7, #0]
 8007214:	68f9      	ldr	r1, [r7, #12]
 8007216:	69b8      	ldr	r0, [r7, #24]
 8007218:	f001 fa26 	bl	8008668 <pxPortInitialiseStack>
 800721c:	4602      	mov	r2, r0
 800721e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007220:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007224:	2b00      	cmp	r3, #0
 8007226:	d002      	beq.n	800722e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800722a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800722c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800722e:	bf00      	nop
 8007230:	3720      	adds	r7, #32
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
	...

08007238 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b082      	sub	sp, #8
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007240:	f001 fb40 	bl	80088c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007244:	4b2d      	ldr	r3, [pc, #180]	; (80072fc <prvAddNewTaskToReadyList+0xc4>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	3301      	adds	r3, #1
 800724a:	4a2c      	ldr	r2, [pc, #176]	; (80072fc <prvAddNewTaskToReadyList+0xc4>)
 800724c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800724e:	4b2c      	ldr	r3, [pc, #176]	; (8007300 <prvAddNewTaskToReadyList+0xc8>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d109      	bne.n	800726a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007256:	4a2a      	ldr	r2, [pc, #168]	; (8007300 <prvAddNewTaskToReadyList+0xc8>)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800725c:	4b27      	ldr	r3, [pc, #156]	; (80072fc <prvAddNewTaskToReadyList+0xc4>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d110      	bne.n	8007286 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007264:	f000 fc16 	bl	8007a94 <prvInitialiseTaskLists>
 8007268:	e00d      	b.n	8007286 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800726a:	4b26      	ldr	r3, [pc, #152]	; (8007304 <prvAddNewTaskToReadyList+0xcc>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d109      	bne.n	8007286 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007272:	4b23      	ldr	r3, [pc, #140]	; (8007300 <prvAddNewTaskToReadyList+0xc8>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727c:	429a      	cmp	r2, r3
 800727e:	d802      	bhi.n	8007286 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007280:	4a1f      	ldr	r2, [pc, #124]	; (8007300 <prvAddNewTaskToReadyList+0xc8>)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007286:	4b20      	ldr	r3, [pc, #128]	; (8007308 <prvAddNewTaskToReadyList+0xd0>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	3301      	adds	r3, #1
 800728c:	4a1e      	ldr	r2, [pc, #120]	; (8007308 <prvAddNewTaskToReadyList+0xd0>)
 800728e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007290:	4b1d      	ldr	r3, [pc, #116]	; (8007308 <prvAddNewTaskToReadyList+0xd0>)
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800729c:	4b1b      	ldr	r3, [pc, #108]	; (800730c <prvAddNewTaskToReadyList+0xd4>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d903      	bls.n	80072ac <prvAddNewTaskToReadyList+0x74>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072a8:	4a18      	ldr	r2, [pc, #96]	; (800730c <prvAddNewTaskToReadyList+0xd4>)
 80072aa:	6013      	str	r3, [r2, #0]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072b0:	4613      	mov	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	4413      	add	r3, r2
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	4a15      	ldr	r2, [pc, #84]	; (8007310 <prvAddNewTaskToReadyList+0xd8>)
 80072ba:	441a      	add	r2, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	3304      	adds	r3, #4
 80072c0:	4619      	mov	r1, r3
 80072c2:	4610      	mov	r0, r2
 80072c4:	f7fe ffb5 	bl	8006232 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80072c8:	f001 fb2c 	bl	8008924 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80072cc:	4b0d      	ldr	r3, [pc, #52]	; (8007304 <prvAddNewTaskToReadyList+0xcc>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00e      	beq.n	80072f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80072d4:	4b0a      	ldr	r3, [pc, #40]	; (8007300 <prvAddNewTaskToReadyList+0xc8>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072de:	429a      	cmp	r2, r3
 80072e0:	d207      	bcs.n	80072f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80072e2:	4b0c      	ldr	r3, [pc, #48]	; (8007314 <prvAddNewTaskToReadyList+0xdc>)
 80072e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072f2:	bf00      	nop
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	20000df8 	.word	0x20000df8
 8007300:	20000924 	.word	0x20000924
 8007304:	20000e04 	.word	0x20000e04
 8007308:	20000e14 	.word	0x20000e14
 800730c:	20000e00 	.word	0x20000e00
 8007310:	20000928 	.word	0x20000928
 8007314:	e000ed04 	.word	0xe000ed04

08007318 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007320:	2300      	movs	r3, #0
 8007322:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d017      	beq.n	800735a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800732a:	4b13      	ldr	r3, [pc, #76]	; (8007378 <vTaskDelay+0x60>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00a      	beq.n	8007348 <vTaskDelay+0x30>
	__asm volatile
 8007332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007336:	f383 8811 	msr	BASEPRI, r3
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	60bb      	str	r3, [r7, #8]
}
 8007344:	bf00      	nop
 8007346:	e7fe      	b.n	8007346 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007348:	f000 f880 	bl	800744c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800734c:	2100      	movs	r1, #0
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 fde8 	bl	8007f24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007354:	f000 f888 	bl	8007468 <xTaskResumeAll>
 8007358:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d107      	bne.n	8007370 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007360:	4b06      	ldr	r3, [pc, #24]	; (800737c <vTaskDelay+0x64>)
 8007362:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007366:	601a      	str	r2, [r3, #0]
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007370:	bf00      	nop
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	20000e20 	.word	0x20000e20
 800737c:	e000ed04 	.word	0xe000ed04

08007380 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b08a      	sub	sp, #40	; 0x28
 8007384:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007386:	2300      	movs	r3, #0
 8007388:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800738a:	2300      	movs	r3, #0
 800738c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800738e:	463a      	mov	r2, r7
 8007390:	1d39      	adds	r1, r7, #4
 8007392:	f107 0308 	add.w	r3, r7, #8
 8007396:	4618      	mov	r0, r3
 8007398:	f7fe feea 	bl	8006170 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800739c:	6839      	ldr	r1, [r7, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	9202      	str	r2, [sp, #8]
 80073a4:	9301      	str	r3, [sp, #4]
 80073a6:	2300      	movs	r3, #0
 80073a8:	9300      	str	r3, [sp, #0]
 80073aa:	2300      	movs	r3, #0
 80073ac:	460a      	mov	r2, r1
 80073ae:	4921      	ldr	r1, [pc, #132]	; (8007434 <vTaskStartScheduler+0xb4>)
 80073b0:	4821      	ldr	r0, [pc, #132]	; (8007438 <vTaskStartScheduler+0xb8>)
 80073b2:	f7ff fe0f 	bl	8006fd4 <xTaskCreateStatic>
 80073b6:	4603      	mov	r3, r0
 80073b8:	4a20      	ldr	r2, [pc, #128]	; (800743c <vTaskStartScheduler+0xbc>)
 80073ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80073bc:	4b1f      	ldr	r3, [pc, #124]	; (800743c <vTaskStartScheduler+0xbc>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d002      	beq.n	80073ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80073c4:	2301      	movs	r3, #1
 80073c6:	617b      	str	r3, [r7, #20]
 80073c8:	e001      	b.n	80073ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80073ca:	2300      	movs	r3, #0
 80073cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d102      	bne.n	80073da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80073d4:	f000 fdfa 	bl	8007fcc <xTimerCreateTimerTask>
 80073d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d116      	bne.n	800740e <vTaskStartScheduler+0x8e>
	__asm volatile
 80073e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e4:	f383 8811 	msr	BASEPRI, r3
 80073e8:	f3bf 8f6f 	isb	sy
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	613b      	str	r3, [r7, #16]
}
 80073f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80073f4:	4b12      	ldr	r3, [pc, #72]	; (8007440 <vTaskStartScheduler+0xc0>)
 80073f6:	f04f 32ff 	mov.w	r2, #4294967295
 80073fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80073fc:	4b11      	ldr	r3, [pc, #68]	; (8007444 <vTaskStartScheduler+0xc4>)
 80073fe:	2201      	movs	r2, #1
 8007400:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007402:	4b11      	ldr	r3, [pc, #68]	; (8007448 <vTaskStartScheduler+0xc8>)
 8007404:	2200      	movs	r2, #0
 8007406:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007408:	f001 f9ba 	bl	8008780 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800740c:	e00e      	b.n	800742c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007414:	d10a      	bne.n	800742c <vTaskStartScheduler+0xac>
	__asm volatile
 8007416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	60fb      	str	r3, [r7, #12]
}
 8007428:	bf00      	nop
 800742a:	e7fe      	b.n	800742a <vTaskStartScheduler+0xaa>
}
 800742c:	bf00      	nop
 800742e:	3718      	adds	r7, #24
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	0800b04c 	.word	0x0800b04c
 8007438:	08007a65 	.word	0x08007a65
 800743c:	20000e1c 	.word	0x20000e1c
 8007440:	20000e18 	.word	0x20000e18
 8007444:	20000e04 	.word	0x20000e04
 8007448:	20000dfc 	.word	0x20000dfc

0800744c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800744c:	b480      	push	{r7}
 800744e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007450:	4b04      	ldr	r3, [pc, #16]	; (8007464 <vTaskSuspendAll+0x18>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3301      	adds	r3, #1
 8007456:	4a03      	ldr	r2, [pc, #12]	; (8007464 <vTaskSuspendAll+0x18>)
 8007458:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800745a:	bf00      	nop
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr
 8007464:	20000e20 	.word	0x20000e20

08007468 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800746e:	2300      	movs	r3, #0
 8007470:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007472:	2300      	movs	r3, #0
 8007474:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007476:	4b42      	ldr	r3, [pc, #264]	; (8007580 <xTaskResumeAll+0x118>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d10a      	bne.n	8007494 <xTaskResumeAll+0x2c>
	__asm volatile
 800747e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007482:	f383 8811 	msr	BASEPRI, r3
 8007486:	f3bf 8f6f 	isb	sy
 800748a:	f3bf 8f4f 	dsb	sy
 800748e:	603b      	str	r3, [r7, #0]
}
 8007490:	bf00      	nop
 8007492:	e7fe      	b.n	8007492 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007494:	f001 fa16 	bl	80088c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007498:	4b39      	ldr	r3, [pc, #228]	; (8007580 <xTaskResumeAll+0x118>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3b01      	subs	r3, #1
 800749e:	4a38      	ldr	r2, [pc, #224]	; (8007580 <xTaskResumeAll+0x118>)
 80074a0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074a2:	4b37      	ldr	r3, [pc, #220]	; (8007580 <xTaskResumeAll+0x118>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d162      	bne.n	8007570 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80074aa:	4b36      	ldr	r3, [pc, #216]	; (8007584 <xTaskResumeAll+0x11c>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d05e      	beq.n	8007570 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074b2:	e02f      	b.n	8007514 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074b4:	4b34      	ldr	r3, [pc, #208]	; (8007588 <xTaskResumeAll+0x120>)
 80074b6:	68db      	ldr	r3, [r3, #12]
 80074b8:	68db      	ldr	r3, [r3, #12]
 80074ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	3318      	adds	r3, #24
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7fe ff13 	bl	80062ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	3304      	adds	r3, #4
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe ff0e 	bl	80062ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d4:	4b2d      	ldr	r3, [pc, #180]	; (800758c <xTaskResumeAll+0x124>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d903      	bls.n	80074e4 <xTaskResumeAll+0x7c>
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074e0:	4a2a      	ldr	r2, [pc, #168]	; (800758c <xTaskResumeAll+0x124>)
 80074e2:	6013      	str	r3, [r2, #0]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074e8:	4613      	mov	r3, r2
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	4413      	add	r3, r2
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	4a27      	ldr	r2, [pc, #156]	; (8007590 <xTaskResumeAll+0x128>)
 80074f2:	441a      	add	r2, r3
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	3304      	adds	r3, #4
 80074f8:	4619      	mov	r1, r3
 80074fa:	4610      	mov	r0, r2
 80074fc:	f7fe fe99 	bl	8006232 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007504:	4b23      	ldr	r3, [pc, #140]	; (8007594 <xTaskResumeAll+0x12c>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800750a:	429a      	cmp	r2, r3
 800750c:	d302      	bcc.n	8007514 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800750e:	4b22      	ldr	r3, [pc, #136]	; (8007598 <xTaskResumeAll+0x130>)
 8007510:	2201      	movs	r2, #1
 8007512:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007514:	4b1c      	ldr	r3, [pc, #112]	; (8007588 <xTaskResumeAll+0x120>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d1cb      	bne.n	80074b4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d001      	beq.n	8007526 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007522:	f000 fb55 	bl	8007bd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007526:	4b1d      	ldr	r3, [pc, #116]	; (800759c <xTaskResumeAll+0x134>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d010      	beq.n	8007554 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007532:	f000 f847 	bl	80075c4 <xTaskIncrementTick>
 8007536:	4603      	mov	r3, r0
 8007538:	2b00      	cmp	r3, #0
 800753a:	d002      	beq.n	8007542 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800753c:	4b16      	ldr	r3, [pc, #88]	; (8007598 <xTaskResumeAll+0x130>)
 800753e:	2201      	movs	r2, #1
 8007540:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	3b01      	subs	r3, #1
 8007546:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d1f1      	bne.n	8007532 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800754e:	4b13      	ldr	r3, [pc, #76]	; (800759c <xTaskResumeAll+0x134>)
 8007550:	2200      	movs	r2, #0
 8007552:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007554:	4b10      	ldr	r3, [pc, #64]	; (8007598 <xTaskResumeAll+0x130>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d009      	beq.n	8007570 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800755c:	2301      	movs	r3, #1
 800755e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007560:	4b0f      	ldr	r3, [pc, #60]	; (80075a0 <xTaskResumeAll+0x138>)
 8007562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	f3bf 8f4f 	dsb	sy
 800756c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007570:	f001 f9d8 	bl	8008924 <vPortExitCritical>

	return xAlreadyYielded;
 8007574:	68bb      	ldr	r3, [r7, #8]
}
 8007576:	4618      	mov	r0, r3
 8007578:	3710      	adds	r7, #16
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}
 800757e:	bf00      	nop
 8007580:	20000e20 	.word	0x20000e20
 8007584:	20000df8 	.word	0x20000df8
 8007588:	20000db8 	.word	0x20000db8
 800758c:	20000e00 	.word	0x20000e00
 8007590:	20000928 	.word	0x20000928
 8007594:	20000924 	.word	0x20000924
 8007598:	20000e0c 	.word	0x20000e0c
 800759c:	20000e08 	.word	0x20000e08
 80075a0:	e000ed04 	.word	0xe000ed04

080075a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80075aa:	4b05      	ldr	r3, [pc, #20]	; (80075c0 <xTaskGetTickCount+0x1c>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80075b0:	687b      	ldr	r3, [r7, #4]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	370c      	adds	r7, #12
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	20000dfc 	.word	0x20000dfc

080075c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b086      	sub	sp, #24
 80075c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80075ca:	2300      	movs	r3, #0
 80075cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075ce:	4b4f      	ldr	r3, [pc, #316]	; (800770c <xTaskIncrementTick+0x148>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	f040 808f 	bne.w	80076f6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80075d8:	4b4d      	ldr	r3, [pc, #308]	; (8007710 <xTaskIncrementTick+0x14c>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	3301      	adds	r3, #1
 80075de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80075e0:	4a4b      	ldr	r2, [pc, #300]	; (8007710 <xTaskIncrementTick+0x14c>)
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d120      	bne.n	800762e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80075ec:	4b49      	ldr	r3, [pc, #292]	; (8007714 <xTaskIncrementTick+0x150>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <xTaskIncrementTick+0x48>
	__asm volatile
 80075f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fa:	f383 8811 	msr	BASEPRI, r3
 80075fe:	f3bf 8f6f 	isb	sy
 8007602:	f3bf 8f4f 	dsb	sy
 8007606:	603b      	str	r3, [r7, #0]
}
 8007608:	bf00      	nop
 800760a:	e7fe      	b.n	800760a <xTaskIncrementTick+0x46>
 800760c:	4b41      	ldr	r3, [pc, #260]	; (8007714 <xTaskIncrementTick+0x150>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	60fb      	str	r3, [r7, #12]
 8007612:	4b41      	ldr	r3, [pc, #260]	; (8007718 <xTaskIncrementTick+0x154>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a3f      	ldr	r2, [pc, #252]	; (8007714 <xTaskIncrementTick+0x150>)
 8007618:	6013      	str	r3, [r2, #0]
 800761a:	4a3f      	ldr	r2, [pc, #252]	; (8007718 <xTaskIncrementTick+0x154>)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6013      	str	r3, [r2, #0]
 8007620:	4b3e      	ldr	r3, [pc, #248]	; (800771c <xTaskIncrementTick+0x158>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	3301      	adds	r3, #1
 8007626:	4a3d      	ldr	r2, [pc, #244]	; (800771c <xTaskIncrementTick+0x158>)
 8007628:	6013      	str	r3, [r2, #0]
 800762a:	f000 fad1 	bl	8007bd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800762e:	4b3c      	ldr	r3, [pc, #240]	; (8007720 <xTaskIncrementTick+0x15c>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	693a      	ldr	r2, [r7, #16]
 8007634:	429a      	cmp	r2, r3
 8007636:	d349      	bcc.n	80076cc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007638:	4b36      	ldr	r3, [pc, #216]	; (8007714 <xTaskIncrementTick+0x150>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d104      	bne.n	800764c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007642:	4b37      	ldr	r3, [pc, #220]	; (8007720 <xTaskIncrementTick+0x15c>)
 8007644:	f04f 32ff 	mov.w	r2, #4294967295
 8007648:	601a      	str	r2, [r3, #0]
					break;
 800764a:	e03f      	b.n	80076cc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800764c:	4b31      	ldr	r3, [pc, #196]	; (8007714 <xTaskIncrementTick+0x150>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68db      	ldr	r3, [r3, #12]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	429a      	cmp	r2, r3
 8007662:	d203      	bcs.n	800766c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007664:	4a2e      	ldr	r2, [pc, #184]	; (8007720 <xTaskIncrementTick+0x15c>)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800766a:	e02f      	b.n	80076cc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	3304      	adds	r3, #4
 8007670:	4618      	mov	r0, r3
 8007672:	f7fe fe3b 	bl	80062ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767a:	2b00      	cmp	r3, #0
 800767c:	d004      	beq.n	8007688 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	3318      	adds	r3, #24
 8007682:	4618      	mov	r0, r3
 8007684:	f7fe fe32 	bl	80062ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800768c:	4b25      	ldr	r3, [pc, #148]	; (8007724 <xTaskIncrementTick+0x160>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	429a      	cmp	r2, r3
 8007692:	d903      	bls.n	800769c <xTaskIncrementTick+0xd8>
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007698:	4a22      	ldr	r2, [pc, #136]	; (8007724 <xTaskIncrementTick+0x160>)
 800769a:	6013      	str	r3, [r2, #0]
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076a0:	4613      	mov	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	4413      	add	r3, r2
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	4a1f      	ldr	r2, [pc, #124]	; (8007728 <xTaskIncrementTick+0x164>)
 80076aa:	441a      	add	r2, r3
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	3304      	adds	r3, #4
 80076b0:	4619      	mov	r1, r3
 80076b2:	4610      	mov	r0, r2
 80076b4:	f7fe fdbd 	bl	8006232 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076bc:	4b1b      	ldr	r3, [pc, #108]	; (800772c <xTaskIncrementTick+0x168>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d3b8      	bcc.n	8007638 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80076c6:	2301      	movs	r3, #1
 80076c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076ca:	e7b5      	b.n	8007638 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80076cc:	4b17      	ldr	r3, [pc, #92]	; (800772c <xTaskIncrementTick+0x168>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076d2:	4915      	ldr	r1, [pc, #84]	; (8007728 <xTaskIncrementTick+0x164>)
 80076d4:	4613      	mov	r3, r2
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	4413      	add	r3, r2
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	440b      	add	r3, r1
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d901      	bls.n	80076e8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80076e4:	2301      	movs	r3, #1
 80076e6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80076e8:	4b11      	ldr	r3, [pc, #68]	; (8007730 <xTaskIncrementTick+0x16c>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d007      	beq.n	8007700 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80076f0:	2301      	movs	r3, #1
 80076f2:	617b      	str	r3, [r7, #20]
 80076f4:	e004      	b.n	8007700 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80076f6:	4b0f      	ldr	r3, [pc, #60]	; (8007734 <xTaskIncrementTick+0x170>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	3301      	adds	r3, #1
 80076fc:	4a0d      	ldr	r2, [pc, #52]	; (8007734 <xTaskIncrementTick+0x170>)
 80076fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007700:	697b      	ldr	r3, [r7, #20]
}
 8007702:	4618      	mov	r0, r3
 8007704:	3718      	adds	r7, #24
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	20000e20 	.word	0x20000e20
 8007710:	20000dfc 	.word	0x20000dfc
 8007714:	20000db0 	.word	0x20000db0
 8007718:	20000db4 	.word	0x20000db4
 800771c:	20000e10 	.word	0x20000e10
 8007720:	20000e18 	.word	0x20000e18
 8007724:	20000e00 	.word	0x20000e00
 8007728:	20000928 	.word	0x20000928
 800772c:	20000924 	.word	0x20000924
 8007730:	20000e0c 	.word	0x20000e0c
 8007734:	20000e08 	.word	0x20000e08

08007738 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800773e:	4b28      	ldr	r3, [pc, #160]	; (80077e0 <vTaskSwitchContext+0xa8>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d003      	beq.n	800774e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007746:	4b27      	ldr	r3, [pc, #156]	; (80077e4 <vTaskSwitchContext+0xac>)
 8007748:	2201      	movs	r2, #1
 800774a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800774c:	e041      	b.n	80077d2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800774e:	4b25      	ldr	r3, [pc, #148]	; (80077e4 <vTaskSwitchContext+0xac>)
 8007750:	2200      	movs	r2, #0
 8007752:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007754:	4b24      	ldr	r3, [pc, #144]	; (80077e8 <vTaskSwitchContext+0xb0>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	60fb      	str	r3, [r7, #12]
 800775a:	e010      	b.n	800777e <vTaskSwitchContext+0x46>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d10a      	bne.n	8007778 <vTaskSwitchContext+0x40>
	__asm volatile
 8007762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007766:	f383 8811 	msr	BASEPRI, r3
 800776a:	f3bf 8f6f 	isb	sy
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	607b      	str	r3, [r7, #4]
}
 8007774:	bf00      	nop
 8007776:	e7fe      	b.n	8007776 <vTaskSwitchContext+0x3e>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	3b01      	subs	r3, #1
 800777c:	60fb      	str	r3, [r7, #12]
 800777e:	491b      	ldr	r1, [pc, #108]	; (80077ec <vTaskSwitchContext+0xb4>)
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	4613      	mov	r3, r2
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	4413      	add	r3, r2
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	440b      	add	r3, r1
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d0e4      	beq.n	800775c <vTaskSwitchContext+0x24>
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	4613      	mov	r3, r2
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	4413      	add	r3, r2
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	4a13      	ldr	r2, [pc, #76]	; (80077ec <vTaskSwitchContext+0xb4>)
 800779e:	4413      	add	r3, r2
 80077a0:	60bb      	str	r3, [r7, #8]
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	685a      	ldr	r2, [r3, #4]
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	605a      	str	r2, [r3, #4]
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	685a      	ldr	r2, [r3, #4]
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	3308      	adds	r3, #8
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d104      	bne.n	80077c2 <vTaskSwitchContext+0x8a>
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	685a      	ldr	r2, [r3, #4]
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	605a      	str	r2, [r3, #4]
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	4a09      	ldr	r2, [pc, #36]	; (80077f0 <vTaskSwitchContext+0xb8>)
 80077ca:	6013      	str	r3, [r2, #0]
 80077cc:	4a06      	ldr	r2, [pc, #24]	; (80077e8 <vTaskSwitchContext+0xb0>)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6013      	str	r3, [r2, #0]
}
 80077d2:	bf00      	nop
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	20000e20 	.word	0x20000e20
 80077e4:	20000e0c 	.word	0x20000e0c
 80077e8:	20000e00 	.word	0x20000e00
 80077ec:	20000928 	.word	0x20000928
 80077f0:	20000924 	.word	0x20000924

080077f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10a      	bne.n	800781a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007808:	f383 8811 	msr	BASEPRI, r3
 800780c:	f3bf 8f6f 	isb	sy
 8007810:	f3bf 8f4f 	dsb	sy
 8007814:	60fb      	str	r3, [r7, #12]
}
 8007816:	bf00      	nop
 8007818:	e7fe      	b.n	8007818 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800781a:	4b07      	ldr	r3, [pc, #28]	; (8007838 <vTaskPlaceOnEventList+0x44>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	3318      	adds	r3, #24
 8007820:	4619      	mov	r1, r3
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7fe fd29 	bl	800627a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007828:	2101      	movs	r1, #1
 800782a:	6838      	ldr	r0, [r7, #0]
 800782c:	f000 fb7a 	bl	8007f24 <prvAddCurrentTaskToDelayedList>
}
 8007830:	bf00      	nop
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	20000924 	.word	0x20000924

0800783c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d10a      	bne.n	8007864 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800784e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007852:	f383 8811 	msr	BASEPRI, r3
 8007856:	f3bf 8f6f 	isb	sy
 800785a:	f3bf 8f4f 	dsb	sy
 800785e:	617b      	str	r3, [r7, #20]
}
 8007860:	bf00      	nop
 8007862:	e7fe      	b.n	8007862 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007864:	4b0a      	ldr	r3, [pc, #40]	; (8007890 <vTaskPlaceOnEventListRestricted+0x54>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3318      	adds	r3, #24
 800786a:	4619      	mov	r1, r3
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f7fe fce0 	bl	8006232 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d002      	beq.n	800787e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007878:	f04f 33ff 	mov.w	r3, #4294967295
 800787c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800787e:	6879      	ldr	r1, [r7, #4]
 8007880:	68b8      	ldr	r0, [r7, #8]
 8007882:	f000 fb4f 	bl	8007f24 <prvAddCurrentTaskToDelayedList>
	}
 8007886:	bf00      	nop
 8007888:	3718      	adds	r7, #24
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	20000924 	.word	0x20000924

08007894 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b086      	sub	sp, #24
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	68db      	ldr	r3, [r3, #12]
 80078a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10a      	bne.n	80078c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80078aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ae:	f383 8811 	msr	BASEPRI, r3
 80078b2:	f3bf 8f6f 	isb	sy
 80078b6:	f3bf 8f4f 	dsb	sy
 80078ba:	60fb      	str	r3, [r7, #12]
}
 80078bc:	bf00      	nop
 80078be:	e7fe      	b.n	80078be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	3318      	adds	r3, #24
 80078c4:	4618      	mov	r0, r3
 80078c6:	f7fe fd11 	bl	80062ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078ca:	4b1e      	ldr	r3, [pc, #120]	; (8007944 <xTaskRemoveFromEventList+0xb0>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d11d      	bne.n	800790e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	3304      	adds	r3, #4
 80078d6:	4618      	mov	r0, r3
 80078d8:	f7fe fd08 	bl	80062ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e0:	4b19      	ldr	r3, [pc, #100]	; (8007948 <xTaskRemoveFromEventList+0xb4>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d903      	bls.n	80078f0 <xTaskRemoveFromEventList+0x5c>
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ec:	4a16      	ldr	r2, [pc, #88]	; (8007948 <xTaskRemoveFromEventList+0xb4>)
 80078ee:	6013      	str	r3, [r2, #0]
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078f4:	4613      	mov	r3, r2
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	4413      	add	r3, r2
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	4a13      	ldr	r2, [pc, #76]	; (800794c <xTaskRemoveFromEventList+0xb8>)
 80078fe:	441a      	add	r2, r3
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	3304      	adds	r3, #4
 8007904:	4619      	mov	r1, r3
 8007906:	4610      	mov	r0, r2
 8007908:	f7fe fc93 	bl	8006232 <vListInsertEnd>
 800790c:	e005      	b.n	800791a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	3318      	adds	r3, #24
 8007912:	4619      	mov	r1, r3
 8007914:	480e      	ldr	r0, [pc, #56]	; (8007950 <xTaskRemoveFromEventList+0xbc>)
 8007916:	f7fe fc8c 	bl	8006232 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800791e:	4b0d      	ldr	r3, [pc, #52]	; (8007954 <xTaskRemoveFromEventList+0xc0>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007924:	429a      	cmp	r2, r3
 8007926:	d905      	bls.n	8007934 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007928:	2301      	movs	r3, #1
 800792a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800792c:	4b0a      	ldr	r3, [pc, #40]	; (8007958 <xTaskRemoveFromEventList+0xc4>)
 800792e:	2201      	movs	r2, #1
 8007930:	601a      	str	r2, [r3, #0]
 8007932:	e001      	b.n	8007938 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007934:	2300      	movs	r3, #0
 8007936:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007938:	697b      	ldr	r3, [r7, #20]
}
 800793a:	4618      	mov	r0, r3
 800793c:	3718      	adds	r7, #24
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	20000e20 	.word	0x20000e20
 8007948:	20000e00 	.word	0x20000e00
 800794c:	20000928 	.word	0x20000928
 8007950:	20000db8 	.word	0x20000db8
 8007954:	20000924 	.word	0x20000924
 8007958:	20000e0c 	.word	0x20000e0c

0800795c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007964:	4b06      	ldr	r3, [pc, #24]	; (8007980 <vTaskInternalSetTimeOutState+0x24>)
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800796c:	4b05      	ldr	r3, [pc, #20]	; (8007984 <vTaskInternalSetTimeOutState+0x28>)
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	605a      	str	r2, [r3, #4]
}
 8007974:	bf00      	nop
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr
 8007980:	20000e10 	.word	0x20000e10
 8007984:	20000dfc 	.word	0x20000dfc

08007988 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b088      	sub	sp, #32
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d10a      	bne.n	80079ae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800799c:	f383 8811 	msr	BASEPRI, r3
 80079a0:	f3bf 8f6f 	isb	sy
 80079a4:	f3bf 8f4f 	dsb	sy
 80079a8:	613b      	str	r3, [r7, #16]
}
 80079aa:	bf00      	nop
 80079ac:	e7fe      	b.n	80079ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d10a      	bne.n	80079ca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80079b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b8:	f383 8811 	msr	BASEPRI, r3
 80079bc:	f3bf 8f6f 	isb	sy
 80079c0:	f3bf 8f4f 	dsb	sy
 80079c4:	60fb      	str	r3, [r7, #12]
}
 80079c6:	bf00      	nop
 80079c8:	e7fe      	b.n	80079c8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80079ca:	f000 ff7b 	bl	80088c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80079ce:	4b1d      	ldr	r3, [pc, #116]	; (8007a44 <xTaskCheckForTimeOut+0xbc>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	69ba      	ldr	r2, [r7, #24]
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e6:	d102      	bne.n	80079ee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80079e8:	2300      	movs	r3, #0
 80079ea:	61fb      	str	r3, [r7, #28]
 80079ec:	e023      	b.n	8007a36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	4b15      	ldr	r3, [pc, #84]	; (8007a48 <xTaskCheckForTimeOut+0xc0>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d007      	beq.n	8007a0a <xTaskCheckForTimeOut+0x82>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	69ba      	ldr	r2, [r7, #24]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d302      	bcc.n	8007a0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007a04:	2301      	movs	r3, #1
 8007a06:	61fb      	str	r3, [r7, #28]
 8007a08:	e015      	b.n	8007a36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d20b      	bcs.n	8007a2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	1ad2      	subs	r2, r2, r3
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f7ff ff9b 	bl	800795c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a26:	2300      	movs	r3, #0
 8007a28:	61fb      	str	r3, [r7, #28]
 8007a2a:	e004      	b.n	8007a36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a32:	2301      	movs	r3, #1
 8007a34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a36:	f000 ff75 	bl	8008924 <vPortExitCritical>

	return xReturn;
 8007a3a:	69fb      	ldr	r3, [r7, #28]
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3720      	adds	r7, #32
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	20000dfc 	.word	0x20000dfc
 8007a48:	20000e10 	.word	0x20000e10

08007a4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007a50:	4b03      	ldr	r3, [pc, #12]	; (8007a60 <vTaskMissedYield+0x14>)
 8007a52:	2201      	movs	r2, #1
 8007a54:	601a      	str	r2, [r3, #0]
}
 8007a56:	bf00      	nop
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr
 8007a60:	20000e0c 	.word	0x20000e0c

08007a64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a6c:	f000 f852 	bl	8007b14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a70:	4b06      	ldr	r3, [pc, #24]	; (8007a8c <prvIdleTask+0x28>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d9f9      	bls.n	8007a6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a78:	4b05      	ldr	r3, [pc, #20]	; (8007a90 <prvIdleTask+0x2c>)
 8007a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a7e:	601a      	str	r2, [r3, #0]
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a88:	e7f0      	b.n	8007a6c <prvIdleTask+0x8>
 8007a8a:	bf00      	nop
 8007a8c:	20000928 	.word	0x20000928
 8007a90:	e000ed04 	.word	0xe000ed04

08007a94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	607b      	str	r3, [r7, #4]
 8007a9e:	e00c      	b.n	8007aba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	009b      	lsls	r3, r3, #2
 8007aa6:	4413      	add	r3, r2
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	4a12      	ldr	r2, [pc, #72]	; (8007af4 <prvInitialiseTaskLists+0x60>)
 8007aac:	4413      	add	r3, r2
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f7fe fb92 	bl	80061d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	607b      	str	r3, [r7, #4]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2b37      	cmp	r3, #55	; 0x37
 8007abe:	d9ef      	bls.n	8007aa0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ac0:	480d      	ldr	r0, [pc, #52]	; (8007af8 <prvInitialiseTaskLists+0x64>)
 8007ac2:	f7fe fb89 	bl	80061d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007ac6:	480d      	ldr	r0, [pc, #52]	; (8007afc <prvInitialiseTaskLists+0x68>)
 8007ac8:	f7fe fb86 	bl	80061d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007acc:	480c      	ldr	r0, [pc, #48]	; (8007b00 <prvInitialiseTaskLists+0x6c>)
 8007ace:	f7fe fb83 	bl	80061d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007ad2:	480c      	ldr	r0, [pc, #48]	; (8007b04 <prvInitialiseTaskLists+0x70>)
 8007ad4:	f7fe fb80 	bl	80061d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ad8:	480b      	ldr	r0, [pc, #44]	; (8007b08 <prvInitialiseTaskLists+0x74>)
 8007ada:	f7fe fb7d 	bl	80061d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ade:	4b0b      	ldr	r3, [pc, #44]	; (8007b0c <prvInitialiseTaskLists+0x78>)
 8007ae0:	4a05      	ldr	r2, [pc, #20]	; (8007af8 <prvInitialiseTaskLists+0x64>)
 8007ae2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007ae4:	4b0a      	ldr	r3, [pc, #40]	; (8007b10 <prvInitialiseTaskLists+0x7c>)
 8007ae6:	4a05      	ldr	r2, [pc, #20]	; (8007afc <prvInitialiseTaskLists+0x68>)
 8007ae8:	601a      	str	r2, [r3, #0]
}
 8007aea:	bf00      	nop
 8007aec:	3708      	adds	r7, #8
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	20000928 	.word	0x20000928
 8007af8:	20000d88 	.word	0x20000d88
 8007afc:	20000d9c 	.word	0x20000d9c
 8007b00:	20000db8 	.word	0x20000db8
 8007b04:	20000dcc 	.word	0x20000dcc
 8007b08:	20000de4 	.word	0x20000de4
 8007b0c:	20000db0 	.word	0x20000db0
 8007b10:	20000db4 	.word	0x20000db4

08007b14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b1a:	e019      	b.n	8007b50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b1c:	f000 fed2 	bl	80088c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b20:	4b10      	ldr	r3, [pc, #64]	; (8007b64 <prvCheckTasksWaitingTermination+0x50>)
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	3304      	adds	r3, #4
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7fe fbdd 	bl	80062ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b32:	4b0d      	ldr	r3, [pc, #52]	; (8007b68 <prvCheckTasksWaitingTermination+0x54>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	3b01      	subs	r3, #1
 8007b38:	4a0b      	ldr	r2, [pc, #44]	; (8007b68 <prvCheckTasksWaitingTermination+0x54>)
 8007b3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b3c:	4b0b      	ldr	r3, [pc, #44]	; (8007b6c <prvCheckTasksWaitingTermination+0x58>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	4a0a      	ldr	r2, [pc, #40]	; (8007b6c <prvCheckTasksWaitingTermination+0x58>)
 8007b44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b46:	f000 feed 	bl	8008924 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f000 f810 	bl	8007b70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b50:	4b06      	ldr	r3, [pc, #24]	; (8007b6c <prvCheckTasksWaitingTermination+0x58>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d1e1      	bne.n	8007b1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b58:	bf00      	nop
 8007b5a:	bf00      	nop
 8007b5c:	3708      	adds	r7, #8
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	20000dcc 	.word	0x20000dcc
 8007b68:	20000df8 	.word	0x20000df8
 8007b6c:	20000de0 	.word	0x20000de0

08007b70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d108      	bne.n	8007b94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b86:	4618      	mov	r0, r3
 8007b88:	f001 f88a 	bl	8008ca0 <vPortFree>
				vPortFree( pxTCB );
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f001 f887 	bl	8008ca0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b92:	e018      	b.n	8007bc6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d103      	bne.n	8007ba6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f001 f87e 	bl	8008ca0 <vPortFree>
	}
 8007ba4:	e00f      	b.n	8007bc6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d00a      	beq.n	8007bc6 <prvDeleteTCB+0x56>
	__asm volatile
 8007bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	60fb      	str	r3, [r7, #12]
}
 8007bc2:	bf00      	nop
 8007bc4:	e7fe      	b.n	8007bc4 <prvDeleteTCB+0x54>
	}
 8007bc6:	bf00      	nop
 8007bc8:	3710      	adds	r7, #16
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
	...

08007bd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bd6:	4b0c      	ldr	r3, [pc, #48]	; (8007c08 <prvResetNextTaskUnblockTime+0x38>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d104      	bne.n	8007bea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007be0:	4b0a      	ldr	r3, [pc, #40]	; (8007c0c <prvResetNextTaskUnblockTime+0x3c>)
 8007be2:	f04f 32ff 	mov.w	r2, #4294967295
 8007be6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007be8:	e008      	b.n	8007bfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bea:	4b07      	ldr	r3, [pc, #28]	; (8007c08 <prvResetNextTaskUnblockTime+0x38>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	4a04      	ldr	r2, [pc, #16]	; (8007c0c <prvResetNextTaskUnblockTime+0x3c>)
 8007bfa:	6013      	str	r3, [r2, #0]
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr
 8007c08:	20000db0 	.word	0x20000db0
 8007c0c:	20000e18 	.word	0x20000e18

08007c10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c16:	4b0b      	ldr	r3, [pc, #44]	; (8007c44 <xTaskGetSchedulerState+0x34>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d102      	bne.n	8007c24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	607b      	str	r3, [r7, #4]
 8007c22:	e008      	b.n	8007c36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c24:	4b08      	ldr	r3, [pc, #32]	; (8007c48 <xTaskGetSchedulerState+0x38>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d102      	bne.n	8007c32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	607b      	str	r3, [r7, #4]
 8007c30:	e001      	b.n	8007c36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c32:	2300      	movs	r3, #0
 8007c34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c36:	687b      	ldr	r3, [r7, #4]
	}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr
 8007c44:	20000e04 	.word	0x20000e04
 8007c48:	20000e20 	.word	0x20000e20

08007c4c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d051      	beq.n	8007d06 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c66:	4b2a      	ldr	r3, [pc, #168]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d241      	bcs.n	8007cf4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	db06      	blt.n	8007c86 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c78:	4b25      	ldr	r3, [pc, #148]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c7e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	6959      	ldr	r1, [r3, #20]
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c8e:	4613      	mov	r3, r2
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	4413      	add	r3, r2
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4a1f      	ldr	r2, [pc, #124]	; (8007d14 <xTaskPriorityInherit+0xc8>)
 8007c98:	4413      	add	r3, r2
 8007c9a:	4299      	cmp	r1, r3
 8007c9c:	d122      	bne.n	8007ce4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	3304      	adds	r3, #4
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f7fe fb22 	bl	80062ec <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ca8:	4b19      	ldr	r3, [pc, #100]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cb6:	4b18      	ldr	r3, [pc, #96]	; (8007d18 <xTaskPriorityInherit+0xcc>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d903      	bls.n	8007cc6 <xTaskPriorityInherit+0x7a>
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc2:	4a15      	ldr	r2, [pc, #84]	; (8007d18 <xTaskPriorityInherit+0xcc>)
 8007cc4:	6013      	str	r3, [r2, #0]
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cca:	4613      	mov	r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	4413      	add	r3, r2
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	4a10      	ldr	r2, [pc, #64]	; (8007d14 <xTaskPriorityInherit+0xc8>)
 8007cd4:	441a      	add	r2, r3
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	3304      	adds	r3, #4
 8007cda:	4619      	mov	r1, r3
 8007cdc:	4610      	mov	r0, r2
 8007cde:	f7fe faa8 	bl	8006232 <vListInsertEnd>
 8007ce2:	e004      	b.n	8007cee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007ce4:	4b0a      	ldr	r3, [pc, #40]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	60fb      	str	r3, [r7, #12]
 8007cf2:	e008      	b.n	8007d06 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007cf8:	4b05      	ldr	r3, [pc, #20]	; (8007d10 <xTaskPriorityInherit+0xc4>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	d201      	bcs.n	8007d06 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007d02:	2301      	movs	r3, #1
 8007d04:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d06:	68fb      	ldr	r3, [r7, #12]
	}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3710      	adds	r7, #16
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	20000924 	.word	0x20000924
 8007d14:	20000928 	.word	0x20000928
 8007d18:	20000e00 	.word	0x20000e00

08007d1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b086      	sub	sp, #24
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d056      	beq.n	8007de0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d32:	4b2e      	ldr	r3, [pc, #184]	; (8007dec <xTaskPriorityDisinherit+0xd0>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d00a      	beq.n	8007d52 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d40:	f383 8811 	msr	BASEPRI, r3
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	f3bf 8f4f 	dsb	sy
 8007d4c:	60fb      	str	r3, [r7, #12]
}
 8007d4e:	bf00      	nop
 8007d50:	e7fe      	b.n	8007d50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d10a      	bne.n	8007d70 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d5e:	f383 8811 	msr	BASEPRI, r3
 8007d62:	f3bf 8f6f 	isb	sy
 8007d66:	f3bf 8f4f 	dsb	sy
 8007d6a:	60bb      	str	r3, [r7, #8]
}
 8007d6c:	bf00      	nop
 8007d6e:	e7fe      	b.n	8007d6e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d74:	1e5a      	subs	r2, r3, #1
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d02c      	beq.n	8007de0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d128      	bne.n	8007de0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	3304      	adds	r3, #4
 8007d92:	4618      	mov	r0, r3
 8007d94:	f7fe faaa 	bl	80062ec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007db0:	4b0f      	ldr	r3, [pc, #60]	; (8007df0 <xTaskPriorityDisinherit+0xd4>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d903      	bls.n	8007dc0 <xTaskPriorityDisinherit+0xa4>
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbc:	4a0c      	ldr	r2, [pc, #48]	; (8007df0 <xTaskPriorityDisinherit+0xd4>)
 8007dbe:	6013      	str	r3, [r2, #0]
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	4413      	add	r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	4a09      	ldr	r2, [pc, #36]	; (8007df4 <xTaskPriorityDisinherit+0xd8>)
 8007dce:	441a      	add	r2, r3
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	3304      	adds	r3, #4
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	4610      	mov	r0, r2
 8007dd8:	f7fe fa2b 	bl	8006232 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007de0:	697b      	ldr	r3, [r7, #20]
	}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3718      	adds	r7, #24
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	20000924 	.word	0x20000924
 8007df0:	20000e00 	.word	0x20000e00
 8007df4:	20000928 	.word	0x20000928

08007df8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b088      	sub	sp, #32
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007e06:	2301      	movs	r3, #1
 8007e08:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d06a      	beq.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10a      	bne.n	8007e2e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e1c:	f383 8811 	msr	BASEPRI, r3
 8007e20:	f3bf 8f6f 	isb	sy
 8007e24:	f3bf 8f4f 	dsb	sy
 8007e28:	60fb      	str	r3, [r7, #12]
}
 8007e2a:	bf00      	nop
 8007e2c:	e7fe      	b.n	8007e2c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007e2e:	69bb      	ldr	r3, [r7, #24]
 8007e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e32:	683a      	ldr	r2, [r7, #0]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d902      	bls.n	8007e3e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	61fb      	str	r3, [r7, #28]
 8007e3c:	e002      	b.n	8007e44 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007e3e:	69bb      	ldr	r3, [r7, #24]
 8007e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e42:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e48:	69fa      	ldr	r2, [r7, #28]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d04b      	beq.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e52:	697a      	ldr	r2, [r7, #20]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d146      	bne.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007e58:	4b25      	ldr	r3, [pc, #148]	; (8007ef0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	69ba      	ldr	r2, [r7, #24]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d10a      	bne.n	8007e78 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e66:	f383 8811 	msr	BASEPRI, r3
 8007e6a:	f3bf 8f6f 	isb	sy
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	60bb      	str	r3, [r7, #8]
}
 8007e74:	bf00      	nop
 8007e76:	e7fe      	b.n	8007e76 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e7c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007e7e:	69bb      	ldr	r3, [r7, #24]
 8007e80:	69fa      	ldr	r2, [r7, #28]
 8007e82:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	699b      	ldr	r3, [r3, #24]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	db04      	blt.n	8007e96 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	6959      	ldr	r1, [r3, #20]
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4a13      	ldr	r2, [pc, #76]	; (8007ef4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007ea6:	4413      	add	r3, r2
 8007ea8:	4299      	cmp	r1, r3
 8007eaa:	d11c      	bne.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007eac:	69bb      	ldr	r3, [r7, #24]
 8007eae:	3304      	adds	r3, #4
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f7fe fa1b 	bl	80062ec <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007eb6:	69bb      	ldr	r3, [r7, #24]
 8007eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eba:	4b0f      	ldr	r3, [pc, #60]	; (8007ef8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d903      	bls.n	8007eca <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8007ec2:	69bb      	ldr	r3, [r7, #24]
 8007ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec6:	4a0c      	ldr	r2, [pc, #48]	; (8007ef8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ec8:	6013      	str	r3, [r2, #0]
 8007eca:	69bb      	ldr	r3, [r7, #24]
 8007ecc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ece:	4613      	mov	r3, r2
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	4413      	add	r3, r2
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	4a07      	ldr	r2, [pc, #28]	; (8007ef4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007ed8:	441a      	add	r2, r3
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	3304      	adds	r3, #4
 8007ede:	4619      	mov	r1, r3
 8007ee0:	4610      	mov	r0, r2
 8007ee2:	f7fe f9a6 	bl	8006232 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ee6:	bf00      	nop
 8007ee8:	3720      	adds	r7, #32
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	bf00      	nop
 8007ef0:	20000924 	.word	0x20000924
 8007ef4:	20000928 	.word	0x20000928
 8007ef8:	20000e00 	.word	0x20000e00

08007efc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007efc:	b480      	push	{r7}
 8007efe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007f00:	4b07      	ldr	r3, [pc, #28]	; (8007f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d004      	beq.n	8007f12 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007f08:	4b05      	ldr	r3, [pc, #20]	; (8007f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f0e:	3201      	adds	r2, #1
 8007f10:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007f12:	4b03      	ldr	r3, [pc, #12]	; (8007f20 <pvTaskIncrementMutexHeldCount+0x24>)
 8007f14:	681b      	ldr	r3, [r3, #0]
	}
 8007f16:	4618      	mov	r0, r3
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	20000924 	.word	0x20000924

08007f24 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b084      	sub	sp, #16
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f2e:	4b21      	ldr	r3, [pc, #132]	; (8007fb4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f34:	4b20      	ldr	r3, [pc, #128]	; (8007fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	3304      	adds	r3, #4
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7fe f9d6 	bl	80062ec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f46:	d10a      	bne.n	8007f5e <prvAddCurrentTaskToDelayedList+0x3a>
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d007      	beq.n	8007f5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f4e:	4b1a      	ldr	r3, [pc, #104]	; (8007fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	3304      	adds	r3, #4
 8007f54:	4619      	mov	r1, r3
 8007f56:	4819      	ldr	r0, [pc, #100]	; (8007fbc <prvAddCurrentTaskToDelayedList+0x98>)
 8007f58:	f7fe f96b 	bl	8006232 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007f5c:	e026      	b.n	8007fac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007f5e:	68fa      	ldr	r2, [r7, #12]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4413      	add	r3, r2
 8007f64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f66:	4b14      	ldr	r3, [pc, #80]	; (8007fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	68ba      	ldr	r2, [r7, #8]
 8007f6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f6e:	68ba      	ldr	r2, [r7, #8]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d209      	bcs.n	8007f8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f76:	4b12      	ldr	r3, [pc, #72]	; (8007fc0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	4b0f      	ldr	r3, [pc, #60]	; (8007fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	3304      	adds	r3, #4
 8007f80:	4619      	mov	r1, r3
 8007f82:	4610      	mov	r0, r2
 8007f84:	f7fe f979 	bl	800627a <vListInsert>
}
 8007f88:	e010      	b.n	8007fac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f8a:	4b0e      	ldr	r3, [pc, #56]	; (8007fc4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	4b0a      	ldr	r3, [pc, #40]	; (8007fb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	3304      	adds	r3, #4
 8007f94:	4619      	mov	r1, r3
 8007f96:	4610      	mov	r0, r2
 8007f98:	f7fe f96f 	bl	800627a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f9c:	4b0a      	ldr	r3, [pc, #40]	; (8007fc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	68ba      	ldr	r2, [r7, #8]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d202      	bcs.n	8007fac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007fa6:	4a08      	ldr	r2, [pc, #32]	; (8007fc8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	6013      	str	r3, [r2, #0]
}
 8007fac:	bf00      	nop
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	20000dfc 	.word	0x20000dfc
 8007fb8:	20000924 	.word	0x20000924
 8007fbc:	20000de4 	.word	0x20000de4
 8007fc0:	20000db4 	.word	0x20000db4
 8007fc4:	20000db0 	.word	0x20000db0
 8007fc8:	20000e18 	.word	0x20000e18

08007fcc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b08a      	sub	sp, #40	; 0x28
 8007fd0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007fd6:	f000 fb07 	bl	80085e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007fda:	4b1c      	ldr	r3, [pc, #112]	; (800804c <xTimerCreateTimerTask+0x80>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d021      	beq.n	8008026 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007fea:	1d3a      	adds	r2, r7, #4
 8007fec:	f107 0108 	add.w	r1, r7, #8
 8007ff0:	f107 030c 	add.w	r3, r7, #12
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f7fe f8d5 	bl	80061a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007ffa:	6879      	ldr	r1, [r7, #4]
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	68fa      	ldr	r2, [r7, #12]
 8008000:	9202      	str	r2, [sp, #8]
 8008002:	9301      	str	r3, [sp, #4]
 8008004:	2302      	movs	r3, #2
 8008006:	9300      	str	r3, [sp, #0]
 8008008:	2300      	movs	r3, #0
 800800a:	460a      	mov	r2, r1
 800800c:	4910      	ldr	r1, [pc, #64]	; (8008050 <xTimerCreateTimerTask+0x84>)
 800800e:	4811      	ldr	r0, [pc, #68]	; (8008054 <xTimerCreateTimerTask+0x88>)
 8008010:	f7fe ffe0 	bl	8006fd4 <xTaskCreateStatic>
 8008014:	4603      	mov	r3, r0
 8008016:	4a10      	ldr	r2, [pc, #64]	; (8008058 <xTimerCreateTimerTask+0x8c>)
 8008018:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800801a:	4b0f      	ldr	r3, [pc, #60]	; (8008058 <xTimerCreateTimerTask+0x8c>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d001      	beq.n	8008026 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008022:	2301      	movs	r3, #1
 8008024:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10a      	bne.n	8008042 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	613b      	str	r3, [r7, #16]
}
 800803e:	bf00      	nop
 8008040:	e7fe      	b.n	8008040 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008042:	697b      	ldr	r3, [r7, #20]
}
 8008044:	4618      	mov	r0, r3
 8008046:	3718      	adds	r7, #24
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}
 800804c:	20000e54 	.word	0x20000e54
 8008050:	0800b054 	.word	0x0800b054
 8008054:	08008191 	.word	0x08008191
 8008058:	20000e58 	.word	0x20000e58

0800805c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b08a      	sub	sp, #40	; 0x28
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
 8008068:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800806a:	2300      	movs	r3, #0
 800806c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d10a      	bne.n	800808a <xTimerGenericCommand+0x2e>
	__asm volatile
 8008074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008078:	f383 8811 	msr	BASEPRI, r3
 800807c:	f3bf 8f6f 	isb	sy
 8008080:	f3bf 8f4f 	dsb	sy
 8008084:	623b      	str	r3, [r7, #32]
}
 8008086:	bf00      	nop
 8008088:	e7fe      	b.n	8008088 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800808a:	4b1a      	ldr	r3, [pc, #104]	; (80080f4 <xTimerGenericCommand+0x98>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d02a      	beq.n	80080e8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	2b05      	cmp	r3, #5
 80080a2:	dc18      	bgt.n	80080d6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80080a4:	f7ff fdb4 	bl	8007c10 <xTaskGetSchedulerState>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	d109      	bne.n	80080c2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80080ae:	4b11      	ldr	r3, [pc, #68]	; (80080f4 <xTimerGenericCommand+0x98>)
 80080b0:	6818      	ldr	r0, [r3, #0]
 80080b2:	f107 0110 	add.w	r1, r7, #16
 80080b6:	2300      	movs	r3, #0
 80080b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080ba:	f7fe fa7f 	bl	80065bc <xQueueGenericSend>
 80080be:	6278      	str	r0, [r7, #36]	; 0x24
 80080c0:	e012      	b.n	80080e8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80080c2:	4b0c      	ldr	r3, [pc, #48]	; (80080f4 <xTimerGenericCommand+0x98>)
 80080c4:	6818      	ldr	r0, [r3, #0]
 80080c6:	f107 0110 	add.w	r1, r7, #16
 80080ca:	2300      	movs	r3, #0
 80080cc:	2200      	movs	r2, #0
 80080ce:	f7fe fa75 	bl	80065bc <xQueueGenericSend>
 80080d2:	6278      	str	r0, [r7, #36]	; 0x24
 80080d4:	e008      	b.n	80080e8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80080d6:	4b07      	ldr	r3, [pc, #28]	; (80080f4 <xTimerGenericCommand+0x98>)
 80080d8:	6818      	ldr	r0, [r3, #0]
 80080da:	f107 0110 	add.w	r1, r7, #16
 80080de:	2300      	movs	r3, #0
 80080e0:	683a      	ldr	r2, [r7, #0]
 80080e2:	f7fe fb69 	bl	80067b8 <xQueueGenericSendFromISR>
 80080e6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80080e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3728      	adds	r7, #40	; 0x28
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	20000e54 	.word	0x20000e54

080080f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b088      	sub	sp, #32
 80080fc:	af02      	add	r7, sp, #8
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008102:	4b22      	ldr	r3, [pc, #136]	; (800818c <prvProcessExpiredTimer+0x94>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	3304      	adds	r3, #4
 8008110:	4618      	mov	r0, r3
 8008112:	f7fe f8eb 	bl	80062ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800811c:	f003 0304 	and.w	r3, r3, #4
 8008120:	2b00      	cmp	r3, #0
 8008122:	d022      	beq.n	800816a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	699a      	ldr	r2, [r3, #24]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	18d1      	adds	r1, r2, r3
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	683a      	ldr	r2, [r7, #0]
 8008130:	6978      	ldr	r0, [r7, #20]
 8008132:	f000 f8d1 	bl	80082d8 <prvInsertTimerInActiveList>
 8008136:	4603      	mov	r3, r0
 8008138:	2b00      	cmp	r3, #0
 800813a:	d01f      	beq.n	800817c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800813c:	2300      	movs	r3, #0
 800813e:	9300      	str	r3, [sp, #0]
 8008140:	2300      	movs	r3, #0
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	2100      	movs	r1, #0
 8008146:	6978      	ldr	r0, [r7, #20]
 8008148:	f7ff ff88 	bl	800805c <xTimerGenericCommand>
 800814c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d113      	bne.n	800817c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008158:	f383 8811 	msr	BASEPRI, r3
 800815c:	f3bf 8f6f 	isb	sy
 8008160:	f3bf 8f4f 	dsb	sy
 8008164:	60fb      	str	r3, [r7, #12]
}
 8008166:	bf00      	nop
 8008168:	e7fe      	b.n	8008168 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008170:	f023 0301 	bic.w	r3, r3, #1
 8008174:	b2da      	uxtb	r2, r3
 8008176:	697b      	ldr	r3, [r7, #20]
 8008178:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	6a1b      	ldr	r3, [r3, #32]
 8008180:	6978      	ldr	r0, [r7, #20]
 8008182:	4798      	blx	r3
}
 8008184:	bf00      	nop
 8008186:	3718      	adds	r7, #24
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	20000e4c 	.word	0x20000e4c

08008190 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008198:	f107 0308 	add.w	r3, r7, #8
 800819c:	4618      	mov	r0, r3
 800819e:	f000 f857 	bl	8008250 <prvGetNextExpireTime>
 80081a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	4619      	mov	r1, r3
 80081a8:	68f8      	ldr	r0, [r7, #12]
 80081aa:	f000 f803 	bl	80081b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80081ae:	f000 f8d5 	bl	800835c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80081b2:	e7f1      	b.n	8008198 <prvTimerTask+0x8>

080081b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80081be:	f7ff f945 	bl	800744c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80081c2:	f107 0308 	add.w	r3, r7, #8
 80081c6:	4618      	mov	r0, r3
 80081c8:	f000 f866 	bl	8008298 <prvSampleTimeNow>
 80081cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d130      	bne.n	8008236 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10a      	bne.n	80081f0 <prvProcessTimerOrBlockTask+0x3c>
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d806      	bhi.n	80081f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80081e2:	f7ff f941 	bl	8007468 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80081e6:	68f9      	ldr	r1, [r7, #12]
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f7ff ff85 	bl	80080f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80081ee:	e024      	b.n	800823a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d008      	beq.n	8008208 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80081f6:	4b13      	ldr	r3, [pc, #76]	; (8008244 <prvProcessTimerOrBlockTask+0x90>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d101      	bne.n	8008204 <prvProcessTimerOrBlockTask+0x50>
 8008200:	2301      	movs	r3, #1
 8008202:	e000      	b.n	8008206 <prvProcessTimerOrBlockTask+0x52>
 8008204:	2300      	movs	r3, #0
 8008206:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008208:	4b0f      	ldr	r3, [pc, #60]	; (8008248 <prvProcessTimerOrBlockTask+0x94>)
 800820a:	6818      	ldr	r0, [r3, #0]
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	1ad3      	subs	r3, r2, r3
 8008212:	683a      	ldr	r2, [r7, #0]
 8008214:	4619      	mov	r1, r3
 8008216:	f7fe fea9 	bl	8006f6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800821a:	f7ff f925 	bl	8007468 <xTaskResumeAll>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d10a      	bne.n	800823a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008224:	4b09      	ldr	r3, [pc, #36]	; (800824c <prvProcessTimerOrBlockTask+0x98>)
 8008226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800822a:	601a      	str	r2, [r3, #0]
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	f3bf 8f6f 	isb	sy
}
 8008234:	e001      	b.n	800823a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008236:	f7ff f917 	bl	8007468 <xTaskResumeAll>
}
 800823a:	bf00      	nop
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
 8008242:	bf00      	nop
 8008244:	20000e50 	.word	0x20000e50
 8008248:	20000e54 	.word	0x20000e54
 800824c:	e000ed04 	.word	0xe000ed04

08008250 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008258:	4b0e      	ldr	r3, [pc, #56]	; (8008294 <prvGetNextExpireTime+0x44>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d101      	bne.n	8008266 <prvGetNextExpireTime+0x16>
 8008262:	2201      	movs	r2, #1
 8008264:	e000      	b.n	8008268 <prvGetNextExpireTime+0x18>
 8008266:	2200      	movs	r2, #0
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d105      	bne.n	8008280 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008274:	4b07      	ldr	r3, [pc, #28]	; (8008294 <prvGetNextExpireTime+0x44>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	60fb      	str	r3, [r7, #12]
 800827e:	e001      	b.n	8008284 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008280:	2300      	movs	r3, #0
 8008282:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008284:	68fb      	ldr	r3, [r7, #12]
}
 8008286:	4618      	mov	r0, r3
 8008288:	3714      	adds	r7, #20
 800828a:	46bd      	mov	sp, r7
 800828c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008290:	4770      	bx	lr
 8008292:	bf00      	nop
 8008294:	20000e4c 	.word	0x20000e4c

08008298 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80082a0:	f7ff f980 	bl	80075a4 <xTaskGetTickCount>
 80082a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80082a6:	4b0b      	ldr	r3, [pc, #44]	; (80082d4 <prvSampleTimeNow+0x3c>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68fa      	ldr	r2, [r7, #12]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d205      	bcs.n	80082bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80082b0:	f000 f936 	bl	8008520 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	601a      	str	r2, [r3, #0]
 80082ba:	e002      	b.n	80082c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80082c2:	4a04      	ldr	r2, [pc, #16]	; (80082d4 <prvSampleTimeNow+0x3c>)
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80082c8:	68fb      	ldr	r3, [r7, #12]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	20000e5c 	.word	0x20000e5c

080082d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b086      	sub	sp, #24
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	607a      	str	r2, [r7, #4]
 80082e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80082e6:	2300      	movs	r3, #0
 80082e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	68fa      	ldr	r2, [r7, #12]
 80082f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80082f6:	68ba      	ldr	r2, [r7, #8]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d812      	bhi.n	8008324 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	1ad2      	subs	r2, r2, r3
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	699b      	ldr	r3, [r3, #24]
 8008308:	429a      	cmp	r2, r3
 800830a:	d302      	bcc.n	8008312 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800830c:	2301      	movs	r3, #1
 800830e:	617b      	str	r3, [r7, #20]
 8008310:	e01b      	b.n	800834a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008312:	4b10      	ldr	r3, [pc, #64]	; (8008354 <prvInsertTimerInActiveList+0x7c>)
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	3304      	adds	r3, #4
 800831a:	4619      	mov	r1, r3
 800831c:	4610      	mov	r0, r2
 800831e:	f7fd ffac 	bl	800627a <vListInsert>
 8008322:	e012      	b.n	800834a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	429a      	cmp	r2, r3
 800832a:	d206      	bcs.n	800833a <prvInsertTimerInActiveList+0x62>
 800832c:	68ba      	ldr	r2, [r7, #8]
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	429a      	cmp	r2, r3
 8008332:	d302      	bcc.n	800833a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008334:	2301      	movs	r3, #1
 8008336:	617b      	str	r3, [r7, #20]
 8008338:	e007      	b.n	800834a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800833a:	4b07      	ldr	r3, [pc, #28]	; (8008358 <prvInsertTimerInActiveList+0x80>)
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	3304      	adds	r3, #4
 8008342:	4619      	mov	r1, r3
 8008344:	4610      	mov	r0, r2
 8008346:	f7fd ff98 	bl	800627a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800834a:	697b      	ldr	r3, [r7, #20]
}
 800834c:	4618      	mov	r0, r3
 800834e:	3718      	adds	r7, #24
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}
 8008354:	20000e50 	.word	0x20000e50
 8008358:	20000e4c 	.word	0x20000e4c

0800835c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b08e      	sub	sp, #56	; 0x38
 8008360:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008362:	e0ca      	b.n	80084fa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	da18      	bge.n	800839c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800836a:	1d3b      	adds	r3, r7, #4
 800836c:	3304      	adds	r3, #4
 800836e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008372:	2b00      	cmp	r3, #0
 8008374:	d10a      	bne.n	800838c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800837a:	f383 8811 	msr	BASEPRI, r3
 800837e:	f3bf 8f6f 	isb	sy
 8008382:	f3bf 8f4f 	dsb	sy
 8008386:	61fb      	str	r3, [r7, #28]
}
 8008388:	bf00      	nop
 800838a:	e7fe      	b.n	800838a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800838c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008392:	6850      	ldr	r0, [r2, #4]
 8008394:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008396:	6892      	ldr	r2, [r2, #8]
 8008398:	4611      	mov	r1, r2
 800839a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f2c0 80aa 	blt.w	80084f8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80083a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083aa:	695b      	ldr	r3, [r3, #20]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d004      	beq.n	80083ba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b2:	3304      	adds	r3, #4
 80083b4:	4618      	mov	r0, r3
 80083b6:	f7fd ff99 	bl	80062ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80083ba:	463b      	mov	r3, r7
 80083bc:	4618      	mov	r0, r3
 80083be:	f7ff ff6b 	bl	8008298 <prvSampleTimeNow>
 80083c2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2b09      	cmp	r3, #9
 80083c8:	f200 8097 	bhi.w	80084fa <prvProcessReceivedCommands+0x19e>
 80083cc:	a201      	add	r2, pc, #4	; (adr r2, 80083d4 <prvProcessReceivedCommands+0x78>)
 80083ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d2:	bf00      	nop
 80083d4:	080083fd 	.word	0x080083fd
 80083d8:	080083fd 	.word	0x080083fd
 80083dc:	080083fd 	.word	0x080083fd
 80083e0:	08008471 	.word	0x08008471
 80083e4:	08008485 	.word	0x08008485
 80083e8:	080084cf 	.word	0x080084cf
 80083ec:	080083fd 	.word	0x080083fd
 80083f0:	080083fd 	.word	0x080083fd
 80083f4:	08008471 	.word	0x08008471
 80083f8:	08008485 	.word	0x08008485
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80083fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008402:	f043 0301 	orr.w	r3, r3, #1
 8008406:	b2da      	uxtb	r2, r3
 8008408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800840a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800840e:	68ba      	ldr	r2, [r7, #8]
 8008410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	18d1      	adds	r1, r2, r3
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800841a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800841c:	f7ff ff5c 	bl	80082d8 <prvInsertTimerInActiveList>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d069      	beq.n	80084fa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008428:	6a1b      	ldr	r3, [r3, #32]
 800842a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800842c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800842e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008430:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008434:	f003 0304 	and.w	r3, r3, #4
 8008438:	2b00      	cmp	r3, #0
 800843a:	d05e      	beq.n	80084fa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800843c:	68ba      	ldr	r2, [r7, #8]
 800843e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008440:	699b      	ldr	r3, [r3, #24]
 8008442:	441a      	add	r2, r3
 8008444:	2300      	movs	r3, #0
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	2300      	movs	r3, #0
 800844a:	2100      	movs	r1, #0
 800844c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800844e:	f7ff fe05 	bl	800805c <xTimerGenericCommand>
 8008452:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008454:	6a3b      	ldr	r3, [r7, #32]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d14f      	bne.n	80084fa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800845a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800845e:	f383 8811 	msr	BASEPRI, r3
 8008462:	f3bf 8f6f 	isb	sy
 8008466:	f3bf 8f4f 	dsb	sy
 800846a:	61bb      	str	r3, [r7, #24]
}
 800846c:	bf00      	nop
 800846e:	e7fe      	b.n	800846e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008472:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008476:	f023 0301 	bic.w	r3, r3, #1
 800847a:	b2da      	uxtb	r2, r3
 800847c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800847e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008482:	e03a      	b.n	80084fa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008486:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800848a:	f043 0301 	orr.w	r3, r3, #1
 800848e:	b2da      	uxtb	r2, r3
 8008490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008492:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008496:	68ba      	ldr	r2, [r7, #8]
 8008498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800849c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849e:	699b      	ldr	r3, [r3, #24]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d10a      	bne.n	80084ba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80084a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a8:	f383 8811 	msr	BASEPRI, r3
 80084ac:	f3bf 8f6f 	isb	sy
 80084b0:	f3bf 8f4f 	dsb	sy
 80084b4:	617b      	str	r3, [r7, #20]
}
 80084b6:	bf00      	nop
 80084b8:	e7fe      	b.n	80084b8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80084ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084bc:	699a      	ldr	r2, [r3, #24]
 80084be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c0:	18d1      	adds	r1, r2, r3
 80084c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084c8:	f7ff ff06 	bl	80082d8 <prvInsertTimerInActiveList>
					break;
 80084cc:	e015      	b.n	80084fa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80084ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084d4:	f003 0302 	and.w	r3, r3, #2
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d103      	bne.n	80084e4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80084dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084de:	f000 fbdf 	bl	8008ca0 <vPortFree>
 80084e2:	e00a      	b.n	80084fa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084ea:	f023 0301 	bic.w	r3, r3, #1
 80084ee:	b2da      	uxtb	r2, r3
 80084f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80084f6:	e000      	b.n	80084fa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80084f8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80084fa:	4b08      	ldr	r3, [pc, #32]	; (800851c <prvProcessReceivedCommands+0x1c0>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	1d39      	adds	r1, r7, #4
 8008500:	2200      	movs	r2, #0
 8008502:	4618      	mov	r0, r3
 8008504:	f7fe f9f4 	bl	80068f0 <xQueueReceive>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	f47f af2a 	bne.w	8008364 <prvProcessReceivedCommands+0x8>
	}
}
 8008510:	bf00      	nop
 8008512:	bf00      	nop
 8008514:	3730      	adds	r7, #48	; 0x30
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
 800851a:	bf00      	nop
 800851c:	20000e54 	.word	0x20000e54

08008520 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b088      	sub	sp, #32
 8008524:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008526:	e048      	b.n	80085ba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008528:	4b2d      	ldr	r3, [pc, #180]	; (80085e0 <prvSwitchTimerLists+0xc0>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	68db      	ldr	r3, [r3, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008532:	4b2b      	ldr	r3, [pc, #172]	; (80085e0 <prvSwitchTimerLists+0xc0>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	68db      	ldr	r3, [r3, #12]
 8008538:	68db      	ldr	r3, [r3, #12]
 800853a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	3304      	adds	r3, #4
 8008540:	4618      	mov	r0, r3
 8008542:	f7fd fed3 	bl	80062ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	6a1b      	ldr	r3, [r3, #32]
 800854a:	68f8      	ldr	r0, [r7, #12]
 800854c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008554:	f003 0304 	and.w	r3, r3, #4
 8008558:	2b00      	cmp	r3, #0
 800855a:	d02e      	beq.n	80085ba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	699b      	ldr	r3, [r3, #24]
 8008560:	693a      	ldr	r2, [r7, #16]
 8008562:	4413      	add	r3, r2
 8008564:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008566:	68ba      	ldr	r2, [r7, #8]
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	429a      	cmp	r2, r3
 800856c:	d90e      	bls.n	800858c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800857a:	4b19      	ldr	r3, [pc, #100]	; (80085e0 <prvSwitchTimerLists+0xc0>)
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	3304      	adds	r3, #4
 8008582:	4619      	mov	r1, r3
 8008584:	4610      	mov	r0, r2
 8008586:	f7fd fe78 	bl	800627a <vListInsert>
 800858a:	e016      	b.n	80085ba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800858c:	2300      	movs	r3, #0
 800858e:	9300      	str	r3, [sp, #0]
 8008590:	2300      	movs	r3, #0
 8008592:	693a      	ldr	r2, [r7, #16]
 8008594:	2100      	movs	r1, #0
 8008596:	68f8      	ldr	r0, [r7, #12]
 8008598:	f7ff fd60 	bl	800805c <xTimerGenericCommand>
 800859c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10a      	bne.n	80085ba <prvSwitchTimerLists+0x9a>
	__asm volatile
 80085a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085a8:	f383 8811 	msr	BASEPRI, r3
 80085ac:	f3bf 8f6f 	isb	sy
 80085b0:	f3bf 8f4f 	dsb	sy
 80085b4:	603b      	str	r3, [r7, #0]
}
 80085b6:	bf00      	nop
 80085b8:	e7fe      	b.n	80085b8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085ba:	4b09      	ldr	r3, [pc, #36]	; (80085e0 <prvSwitchTimerLists+0xc0>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1b1      	bne.n	8008528 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80085c4:	4b06      	ldr	r3, [pc, #24]	; (80085e0 <prvSwitchTimerLists+0xc0>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80085ca:	4b06      	ldr	r3, [pc, #24]	; (80085e4 <prvSwitchTimerLists+0xc4>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a04      	ldr	r2, [pc, #16]	; (80085e0 <prvSwitchTimerLists+0xc0>)
 80085d0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80085d2:	4a04      	ldr	r2, [pc, #16]	; (80085e4 <prvSwitchTimerLists+0xc4>)
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	6013      	str	r3, [r2, #0]
}
 80085d8:	bf00      	nop
 80085da:	3718      	adds	r7, #24
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}
 80085e0:	20000e4c 	.word	0x20000e4c
 80085e4:	20000e50 	.word	0x20000e50

080085e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80085ee:	f000 f969 	bl	80088c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80085f2:	4b15      	ldr	r3, [pc, #84]	; (8008648 <prvCheckForValidListAndQueue+0x60>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d120      	bne.n	800863c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80085fa:	4814      	ldr	r0, [pc, #80]	; (800864c <prvCheckForValidListAndQueue+0x64>)
 80085fc:	f7fd fdec 	bl	80061d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008600:	4813      	ldr	r0, [pc, #76]	; (8008650 <prvCheckForValidListAndQueue+0x68>)
 8008602:	f7fd fde9 	bl	80061d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008606:	4b13      	ldr	r3, [pc, #76]	; (8008654 <prvCheckForValidListAndQueue+0x6c>)
 8008608:	4a10      	ldr	r2, [pc, #64]	; (800864c <prvCheckForValidListAndQueue+0x64>)
 800860a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800860c:	4b12      	ldr	r3, [pc, #72]	; (8008658 <prvCheckForValidListAndQueue+0x70>)
 800860e:	4a10      	ldr	r2, [pc, #64]	; (8008650 <prvCheckForValidListAndQueue+0x68>)
 8008610:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008612:	2300      	movs	r3, #0
 8008614:	9300      	str	r3, [sp, #0]
 8008616:	4b11      	ldr	r3, [pc, #68]	; (800865c <prvCheckForValidListAndQueue+0x74>)
 8008618:	4a11      	ldr	r2, [pc, #68]	; (8008660 <prvCheckForValidListAndQueue+0x78>)
 800861a:	2110      	movs	r1, #16
 800861c:	200a      	movs	r0, #10
 800861e:	f7fd fef7 	bl	8006410 <xQueueGenericCreateStatic>
 8008622:	4603      	mov	r3, r0
 8008624:	4a08      	ldr	r2, [pc, #32]	; (8008648 <prvCheckForValidListAndQueue+0x60>)
 8008626:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008628:	4b07      	ldr	r3, [pc, #28]	; (8008648 <prvCheckForValidListAndQueue+0x60>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d005      	beq.n	800863c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008630:	4b05      	ldr	r3, [pc, #20]	; (8008648 <prvCheckForValidListAndQueue+0x60>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	490b      	ldr	r1, [pc, #44]	; (8008664 <prvCheckForValidListAndQueue+0x7c>)
 8008636:	4618      	mov	r0, r3
 8008638:	f7fe fc6e 	bl	8006f18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800863c:	f000 f972 	bl	8008924 <vPortExitCritical>
}
 8008640:	bf00      	nop
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	20000e54 	.word	0x20000e54
 800864c:	20000e24 	.word	0x20000e24
 8008650:	20000e38 	.word	0x20000e38
 8008654:	20000e4c 	.word	0x20000e4c
 8008658:	20000e50 	.word	0x20000e50
 800865c:	20000f00 	.word	0x20000f00
 8008660:	20000e60 	.word	0x20000e60
 8008664:	0800b05c 	.word	0x0800b05c

08008668 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3b04      	subs	r3, #4
 8008678:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008680:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	3b04      	subs	r3, #4
 8008686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	f023 0201 	bic.w	r2, r3, #1
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	3b04      	subs	r3, #4
 8008696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008698:	4a0c      	ldr	r2, [pc, #48]	; (80086cc <pxPortInitialiseStack+0x64>)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	3b14      	subs	r3, #20
 80086a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	3b04      	subs	r3, #4
 80086ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f06f 0202 	mvn.w	r2, #2
 80086b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	3b20      	subs	r3, #32
 80086bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80086be:	68fb      	ldr	r3, [r7, #12]
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3714      	adds	r7, #20
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr
 80086cc:	080086d1 	.word	0x080086d1

080086d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80086d6:	2300      	movs	r3, #0
 80086d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80086da:	4b12      	ldr	r3, [pc, #72]	; (8008724 <prvTaskExitError+0x54>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e2:	d00a      	beq.n	80086fa <prvTaskExitError+0x2a>
	__asm volatile
 80086e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086e8:	f383 8811 	msr	BASEPRI, r3
 80086ec:	f3bf 8f6f 	isb	sy
 80086f0:	f3bf 8f4f 	dsb	sy
 80086f4:	60fb      	str	r3, [r7, #12]
}
 80086f6:	bf00      	nop
 80086f8:	e7fe      	b.n	80086f8 <prvTaskExitError+0x28>
	__asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	60bb      	str	r3, [r7, #8]
}
 800870c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800870e:	bf00      	nop
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d0fc      	beq.n	8008710 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008716:	bf00      	nop
 8008718:	bf00      	nop
 800871a:	3714      	adds	r7, #20
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr
 8008724:	2000000c 	.word	0x2000000c
	...

08008730 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008730:	4b07      	ldr	r3, [pc, #28]	; (8008750 <pxCurrentTCBConst2>)
 8008732:	6819      	ldr	r1, [r3, #0]
 8008734:	6808      	ldr	r0, [r1, #0]
 8008736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873a:	f380 8809 	msr	PSP, r0
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f04f 0000 	mov.w	r0, #0
 8008746:	f380 8811 	msr	BASEPRI, r0
 800874a:	4770      	bx	lr
 800874c:	f3af 8000 	nop.w

08008750 <pxCurrentTCBConst2>:
 8008750:	20000924 	.word	0x20000924
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop

08008758 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008758:	4808      	ldr	r0, [pc, #32]	; (800877c <prvPortStartFirstTask+0x24>)
 800875a:	6800      	ldr	r0, [r0, #0]
 800875c:	6800      	ldr	r0, [r0, #0]
 800875e:	f380 8808 	msr	MSP, r0
 8008762:	f04f 0000 	mov.w	r0, #0
 8008766:	f380 8814 	msr	CONTROL, r0
 800876a:	b662      	cpsie	i
 800876c:	b661      	cpsie	f
 800876e:	f3bf 8f4f 	dsb	sy
 8008772:	f3bf 8f6f 	isb	sy
 8008776:	df00      	svc	0
 8008778:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800877a:	bf00      	nop
 800877c:	e000ed08 	.word	0xe000ed08

08008780 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b086      	sub	sp, #24
 8008784:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008786:	4b46      	ldr	r3, [pc, #280]	; (80088a0 <xPortStartScheduler+0x120>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a46      	ldr	r2, [pc, #280]	; (80088a4 <xPortStartScheduler+0x124>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d10a      	bne.n	80087a6 <xPortStartScheduler+0x26>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008794:	f383 8811 	msr	BASEPRI, r3
 8008798:	f3bf 8f6f 	isb	sy
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	613b      	str	r3, [r7, #16]
}
 80087a2:	bf00      	nop
 80087a4:	e7fe      	b.n	80087a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80087a6:	4b3e      	ldr	r3, [pc, #248]	; (80088a0 <xPortStartScheduler+0x120>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a3f      	ldr	r2, [pc, #252]	; (80088a8 <xPortStartScheduler+0x128>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d10a      	bne.n	80087c6 <xPortStartScheduler+0x46>
	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	60fb      	str	r3, [r7, #12]
}
 80087c2:	bf00      	nop
 80087c4:	e7fe      	b.n	80087c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80087c6:	4b39      	ldr	r3, [pc, #228]	; (80088ac <xPortStartScheduler+0x12c>)
 80087c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	22ff      	movs	r2, #255	; 0xff
 80087d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80087e0:	78fb      	ldrb	r3, [r7, #3]
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80087e8:	b2da      	uxtb	r2, r3
 80087ea:	4b31      	ldr	r3, [pc, #196]	; (80088b0 <xPortStartScheduler+0x130>)
 80087ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80087ee:	4b31      	ldr	r3, [pc, #196]	; (80088b4 <xPortStartScheduler+0x134>)
 80087f0:	2207      	movs	r2, #7
 80087f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087f4:	e009      	b.n	800880a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80087f6:	4b2f      	ldr	r3, [pc, #188]	; (80088b4 <xPortStartScheduler+0x134>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	3b01      	subs	r3, #1
 80087fc:	4a2d      	ldr	r2, [pc, #180]	; (80088b4 <xPortStartScheduler+0x134>)
 80087fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008800:	78fb      	ldrb	r3, [r7, #3]
 8008802:	b2db      	uxtb	r3, r3
 8008804:	005b      	lsls	r3, r3, #1
 8008806:	b2db      	uxtb	r3, r3
 8008808:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800880a:	78fb      	ldrb	r3, [r7, #3]
 800880c:	b2db      	uxtb	r3, r3
 800880e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008812:	2b80      	cmp	r3, #128	; 0x80
 8008814:	d0ef      	beq.n	80087f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008816:	4b27      	ldr	r3, [pc, #156]	; (80088b4 <xPortStartScheduler+0x134>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f1c3 0307 	rsb	r3, r3, #7
 800881e:	2b04      	cmp	r3, #4
 8008820:	d00a      	beq.n	8008838 <xPortStartScheduler+0xb8>
	__asm volatile
 8008822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008826:	f383 8811 	msr	BASEPRI, r3
 800882a:	f3bf 8f6f 	isb	sy
 800882e:	f3bf 8f4f 	dsb	sy
 8008832:	60bb      	str	r3, [r7, #8]
}
 8008834:	bf00      	nop
 8008836:	e7fe      	b.n	8008836 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008838:	4b1e      	ldr	r3, [pc, #120]	; (80088b4 <xPortStartScheduler+0x134>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	021b      	lsls	r3, r3, #8
 800883e:	4a1d      	ldr	r2, [pc, #116]	; (80088b4 <xPortStartScheduler+0x134>)
 8008840:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008842:	4b1c      	ldr	r3, [pc, #112]	; (80088b4 <xPortStartScheduler+0x134>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800884a:	4a1a      	ldr	r2, [pc, #104]	; (80088b4 <xPortStartScheduler+0x134>)
 800884c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	b2da      	uxtb	r2, r3
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008856:	4b18      	ldr	r3, [pc, #96]	; (80088b8 <xPortStartScheduler+0x138>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a17      	ldr	r2, [pc, #92]	; (80088b8 <xPortStartScheduler+0x138>)
 800885c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008860:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008862:	4b15      	ldr	r3, [pc, #84]	; (80088b8 <xPortStartScheduler+0x138>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4a14      	ldr	r2, [pc, #80]	; (80088b8 <xPortStartScheduler+0x138>)
 8008868:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800886c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800886e:	f000 f8dd 	bl	8008a2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008872:	4b12      	ldr	r3, [pc, #72]	; (80088bc <xPortStartScheduler+0x13c>)
 8008874:	2200      	movs	r2, #0
 8008876:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008878:	f000 f8fc 	bl	8008a74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800887c:	4b10      	ldr	r3, [pc, #64]	; (80088c0 <xPortStartScheduler+0x140>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a0f      	ldr	r2, [pc, #60]	; (80088c0 <xPortStartScheduler+0x140>)
 8008882:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008886:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008888:	f7ff ff66 	bl	8008758 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800888c:	f7fe ff54 	bl	8007738 <vTaskSwitchContext>
	prvTaskExitError();
 8008890:	f7ff ff1e 	bl	80086d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008894:	2300      	movs	r3, #0
}
 8008896:	4618      	mov	r0, r3
 8008898:	3718      	adds	r7, #24
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	e000ed00 	.word	0xe000ed00
 80088a4:	410fc271 	.word	0x410fc271
 80088a8:	410fc270 	.word	0x410fc270
 80088ac:	e000e400 	.word	0xe000e400
 80088b0:	20000f50 	.word	0x20000f50
 80088b4:	20000f54 	.word	0x20000f54
 80088b8:	e000ed20 	.word	0xe000ed20
 80088bc:	2000000c 	.word	0x2000000c
 80088c0:	e000ef34 	.word	0xe000ef34

080088c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
	__asm volatile
 80088ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ce:	f383 8811 	msr	BASEPRI, r3
 80088d2:	f3bf 8f6f 	isb	sy
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	607b      	str	r3, [r7, #4]
}
 80088dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80088de:	4b0f      	ldr	r3, [pc, #60]	; (800891c <vPortEnterCritical+0x58>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3301      	adds	r3, #1
 80088e4:	4a0d      	ldr	r2, [pc, #52]	; (800891c <vPortEnterCritical+0x58>)
 80088e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80088e8:	4b0c      	ldr	r3, [pc, #48]	; (800891c <vPortEnterCritical+0x58>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d10f      	bne.n	8008910 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80088f0:	4b0b      	ldr	r3, [pc, #44]	; (8008920 <vPortEnterCritical+0x5c>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d00a      	beq.n	8008910 <vPortEnterCritical+0x4c>
	__asm volatile
 80088fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088fe:	f383 8811 	msr	BASEPRI, r3
 8008902:	f3bf 8f6f 	isb	sy
 8008906:	f3bf 8f4f 	dsb	sy
 800890a:	603b      	str	r3, [r7, #0]
}
 800890c:	bf00      	nop
 800890e:	e7fe      	b.n	800890e <vPortEnterCritical+0x4a>
	}
}
 8008910:	bf00      	nop
 8008912:	370c      	adds	r7, #12
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr
 800891c:	2000000c 	.word	0x2000000c
 8008920:	e000ed04 	.word	0xe000ed04

08008924 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800892a:	4b12      	ldr	r3, [pc, #72]	; (8008974 <vPortExitCritical+0x50>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10a      	bne.n	8008948 <vPortExitCritical+0x24>
	__asm volatile
 8008932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008936:	f383 8811 	msr	BASEPRI, r3
 800893a:	f3bf 8f6f 	isb	sy
 800893e:	f3bf 8f4f 	dsb	sy
 8008942:	607b      	str	r3, [r7, #4]
}
 8008944:	bf00      	nop
 8008946:	e7fe      	b.n	8008946 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008948:	4b0a      	ldr	r3, [pc, #40]	; (8008974 <vPortExitCritical+0x50>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	3b01      	subs	r3, #1
 800894e:	4a09      	ldr	r2, [pc, #36]	; (8008974 <vPortExitCritical+0x50>)
 8008950:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008952:	4b08      	ldr	r3, [pc, #32]	; (8008974 <vPortExitCritical+0x50>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d105      	bne.n	8008966 <vPortExitCritical+0x42>
 800895a:	2300      	movs	r3, #0
 800895c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	f383 8811 	msr	BASEPRI, r3
}
 8008964:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008966:	bf00      	nop
 8008968:	370c      	adds	r7, #12
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	2000000c 	.word	0x2000000c
	...

08008980 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008980:	f3ef 8009 	mrs	r0, PSP
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	4b15      	ldr	r3, [pc, #84]	; (80089e0 <pxCurrentTCBConst>)
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	f01e 0f10 	tst.w	lr, #16
 8008990:	bf08      	it	eq
 8008992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899a:	6010      	str	r0, [r2, #0]
 800899c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80089a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80089a4:	f380 8811 	msr	BASEPRI, r0
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	f3bf 8f6f 	isb	sy
 80089b0:	f7fe fec2 	bl	8007738 <vTaskSwitchContext>
 80089b4:	f04f 0000 	mov.w	r0, #0
 80089b8:	f380 8811 	msr	BASEPRI, r0
 80089bc:	bc09      	pop	{r0, r3}
 80089be:	6819      	ldr	r1, [r3, #0]
 80089c0:	6808      	ldr	r0, [r1, #0]
 80089c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c6:	f01e 0f10 	tst.w	lr, #16
 80089ca:	bf08      	it	eq
 80089cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80089d0:	f380 8809 	msr	PSP, r0
 80089d4:	f3bf 8f6f 	isb	sy
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	f3af 8000 	nop.w

080089e0 <pxCurrentTCBConst>:
 80089e0:	20000924 	.word	0x20000924
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80089e4:	bf00      	nop
 80089e6:	bf00      	nop

080089e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	607b      	str	r3, [r7, #4]
}
 8008a00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a02:	f7fe fddf 	bl	80075c4 <xTaskIncrementTick>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d003      	beq.n	8008a14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a0c:	4b06      	ldr	r3, [pc, #24]	; (8008a28 <xPortSysTickHandler+0x40>)
 8008a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a12:	601a      	str	r2, [r3, #0]
 8008a14:	2300      	movs	r3, #0
 8008a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	f383 8811 	msr	BASEPRI, r3
}
 8008a1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a20:	bf00      	nop
 8008a22:	3708      	adds	r7, #8
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}
 8008a28:	e000ed04 	.word	0xe000ed04

08008a2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a30:	4b0b      	ldr	r3, [pc, #44]	; (8008a60 <vPortSetupTimerInterrupt+0x34>)
 8008a32:	2200      	movs	r2, #0
 8008a34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a36:	4b0b      	ldr	r3, [pc, #44]	; (8008a64 <vPortSetupTimerInterrupt+0x38>)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a3c:	4b0a      	ldr	r3, [pc, #40]	; (8008a68 <vPortSetupTimerInterrupt+0x3c>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a0a      	ldr	r2, [pc, #40]	; (8008a6c <vPortSetupTimerInterrupt+0x40>)
 8008a42:	fba2 2303 	umull	r2, r3, r2, r3
 8008a46:	099b      	lsrs	r3, r3, #6
 8008a48:	4a09      	ldr	r2, [pc, #36]	; (8008a70 <vPortSetupTimerInterrupt+0x44>)
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a4e:	4b04      	ldr	r3, [pc, #16]	; (8008a60 <vPortSetupTimerInterrupt+0x34>)
 8008a50:	2207      	movs	r2, #7
 8008a52:	601a      	str	r2, [r3, #0]
}
 8008a54:	bf00      	nop
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
 8008a5e:	bf00      	nop
 8008a60:	e000e010 	.word	0xe000e010
 8008a64:	e000e018 	.word	0xe000e018
 8008a68:	20000000 	.word	0x20000000
 8008a6c:	10624dd3 	.word	0x10624dd3
 8008a70:	e000e014 	.word	0xe000e014

08008a74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008a84 <vPortEnableVFP+0x10>
 8008a78:	6801      	ldr	r1, [r0, #0]
 8008a7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008a7e:	6001      	str	r1, [r0, #0]
 8008a80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a82:	bf00      	nop
 8008a84:	e000ed88 	.word	0xe000ed88

08008a88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008a8e:	f3ef 8305 	mrs	r3, IPSR
 8008a92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2b0f      	cmp	r3, #15
 8008a98:	d914      	bls.n	8008ac4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008a9a:	4a17      	ldr	r2, [pc, #92]	; (8008af8 <vPortValidateInterruptPriority+0x70>)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	781b      	ldrb	r3, [r3, #0]
 8008aa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008aa4:	4b15      	ldr	r3, [pc, #84]	; (8008afc <vPortValidateInterruptPriority+0x74>)
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	7afa      	ldrb	r2, [r7, #11]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d20a      	bcs.n	8008ac4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab2:	f383 8811 	msr	BASEPRI, r3
 8008ab6:	f3bf 8f6f 	isb	sy
 8008aba:	f3bf 8f4f 	dsb	sy
 8008abe:	607b      	str	r3, [r7, #4]
}
 8008ac0:	bf00      	nop
 8008ac2:	e7fe      	b.n	8008ac2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008ac4:	4b0e      	ldr	r3, [pc, #56]	; (8008b00 <vPortValidateInterruptPriority+0x78>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008acc:	4b0d      	ldr	r3, [pc, #52]	; (8008b04 <vPortValidateInterruptPriority+0x7c>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d90a      	bls.n	8008aea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad8:	f383 8811 	msr	BASEPRI, r3
 8008adc:	f3bf 8f6f 	isb	sy
 8008ae0:	f3bf 8f4f 	dsb	sy
 8008ae4:	603b      	str	r3, [r7, #0]
}
 8008ae6:	bf00      	nop
 8008ae8:	e7fe      	b.n	8008ae8 <vPortValidateInterruptPriority+0x60>
	}
 8008aea:	bf00      	nop
 8008aec:	3714      	adds	r7, #20
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	e000e3f0 	.word	0xe000e3f0
 8008afc:	20000f50 	.word	0x20000f50
 8008b00:	e000ed0c 	.word	0xe000ed0c
 8008b04:	20000f54 	.word	0x20000f54

08008b08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b08a      	sub	sp, #40	; 0x28
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b10:	2300      	movs	r3, #0
 8008b12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b14:	f7fe fc9a 	bl	800744c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b18:	4b5b      	ldr	r3, [pc, #364]	; (8008c88 <pvPortMalloc+0x180>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d101      	bne.n	8008b24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b20:	f000 f920 	bl	8008d64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b24:	4b59      	ldr	r3, [pc, #356]	; (8008c8c <pvPortMalloc+0x184>)
 8008b26:	681a      	ldr	r2, [r3, #0]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	4013      	ands	r3, r2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	f040 8093 	bne.w	8008c58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d01d      	beq.n	8008b74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008b38:	2208      	movs	r2, #8
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f003 0307 	and.w	r3, r3, #7
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d014      	beq.n	8008b74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f023 0307 	bic.w	r3, r3, #7
 8008b50:	3308      	adds	r3, #8
 8008b52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f003 0307 	and.w	r3, r3, #7
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d00a      	beq.n	8008b74 <pvPortMalloc+0x6c>
	__asm volatile
 8008b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b62:	f383 8811 	msr	BASEPRI, r3
 8008b66:	f3bf 8f6f 	isb	sy
 8008b6a:	f3bf 8f4f 	dsb	sy
 8008b6e:	617b      	str	r3, [r7, #20]
}
 8008b70:	bf00      	nop
 8008b72:	e7fe      	b.n	8008b72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d06e      	beq.n	8008c58 <pvPortMalloc+0x150>
 8008b7a:	4b45      	ldr	r3, [pc, #276]	; (8008c90 <pvPortMalloc+0x188>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d869      	bhi.n	8008c58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b84:	4b43      	ldr	r3, [pc, #268]	; (8008c94 <pvPortMalloc+0x18c>)
 8008b86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b88:	4b42      	ldr	r3, [pc, #264]	; (8008c94 <pvPortMalloc+0x18c>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b8e:	e004      	b.n	8008b9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	687a      	ldr	r2, [r7, #4]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d903      	bls.n	8008bac <pvPortMalloc+0xa4>
 8008ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d1f1      	bne.n	8008b90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008bac:	4b36      	ldr	r3, [pc, #216]	; (8008c88 <pvPortMalloc+0x180>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d050      	beq.n	8008c58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008bb6:	6a3b      	ldr	r3, [r7, #32]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	2208      	movs	r2, #8
 8008bbc:	4413      	add	r3, r2
 8008bbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	6a3b      	ldr	r3, [r7, #32]
 8008bc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bca:	685a      	ldr	r2, [r3, #4]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	1ad2      	subs	r2, r2, r3
 8008bd0:	2308      	movs	r3, #8
 8008bd2:	005b      	lsls	r3, r3, #1
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d91f      	bls.n	8008c18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4413      	add	r3, r2
 8008bde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	f003 0307 	and.w	r3, r3, #7
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00a      	beq.n	8008c00 <pvPortMalloc+0xf8>
	__asm volatile
 8008bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bee:	f383 8811 	msr	BASEPRI, r3
 8008bf2:	f3bf 8f6f 	isb	sy
 8008bf6:	f3bf 8f4f 	dsb	sy
 8008bfa:	613b      	str	r3, [r7, #16]
}
 8008bfc:	bf00      	nop
 8008bfe:	e7fe      	b.n	8008bfe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c02:	685a      	ldr	r2, [r3, #4]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	1ad2      	subs	r2, r2, r3
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c12:	69b8      	ldr	r0, [r7, #24]
 8008c14:	f000 f908 	bl	8008e28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c18:	4b1d      	ldr	r3, [pc, #116]	; (8008c90 <pvPortMalloc+0x188>)
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	4a1b      	ldr	r2, [pc, #108]	; (8008c90 <pvPortMalloc+0x188>)
 8008c24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c26:	4b1a      	ldr	r3, [pc, #104]	; (8008c90 <pvPortMalloc+0x188>)
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	4b1b      	ldr	r3, [pc, #108]	; (8008c98 <pvPortMalloc+0x190>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d203      	bcs.n	8008c3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c32:	4b17      	ldr	r3, [pc, #92]	; (8008c90 <pvPortMalloc+0x188>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a18      	ldr	r2, [pc, #96]	; (8008c98 <pvPortMalloc+0x190>)
 8008c38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3c:	685a      	ldr	r2, [r3, #4]
 8008c3e:	4b13      	ldr	r3, [pc, #76]	; (8008c8c <pvPortMalloc+0x184>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	431a      	orrs	r2, r3
 8008c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008c4e:	4b13      	ldr	r3, [pc, #76]	; (8008c9c <pvPortMalloc+0x194>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	3301      	adds	r3, #1
 8008c54:	4a11      	ldr	r2, [pc, #68]	; (8008c9c <pvPortMalloc+0x194>)
 8008c56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008c58:	f7fe fc06 	bl	8007468 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	f003 0307 	and.w	r3, r3, #7
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00a      	beq.n	8008c7c <pvPortMalloc+0x174>
	__asm volatile
 8008c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	60fb      	str	r3, [r7, #12]
}
 8008c78:	bf00      	nop
 8008c7a:	e7fe      	b.n	8008c7a <pvPortMalloc+0x172>
	return pvReturn;
 8008c7c:	69fb      	ldr	r3, [r7, #28]
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3728      	adds	r7, #40	; 0x28
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
 8008c86:	bf00      	nop
 8008c88:	20008c60 	.word	0x20008c60
 8008c8c:	20008c74 	.word	0x20008c74
 8008c90:	20008c64 	.word	0x20008c64
 8008c94:	20008c58 	.word	0x20008c58
 8008c98:	20008c68 	.word	0x20008c68
 8008c9c:	20008c6c 	.word	0x20008c6c

08008ca0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b086      	sub	sp, #24
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d04d      	beq.n	8008d4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008cb2:	2308      	movs	r3, #8
 8008cb4:	425b      	negs	r3, r3
 8008cb6:	697a      	ldr	r2, [r7, #20]
 8008cb8:	4413      	add	r3, r2
 8008cba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	685a      	ldr	r2, [r3, #4]
 8008cc4:	4b24      	ldr	r3, [pc, #144]	; (8008d58 <vPortFree+0xb8>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4013      	ands	r3, r2
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10a      	bne.n	8008ce4 <vPortFree+0x44>
	__asm volatile
 8008cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd2:	f383 8811 	msr	BASEPRI, r3
 8008cd6:	f3bf 8f6f 	isb	sy
 8008cda:	f3bf 8f4f 	dsb	sy
 8008cde:	60fb      	str	r3, [r7, #12]
}
 8008ce0:	bf00      	nop
 8008ce2:	e7fe      	b.n	8008ce2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00a      	beq.n	8008d02 <vPortFree+0x62>
	__asm volatile
 8008cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf0:	f383 8811 	msr	BASEPRI, r3
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	f3bf 8f4f 	dsb	sy
 8008cfc:	60bb      	str	r3, [r7, #8]
}
 8008cfe:	bf00      	nop
 8008d00:	e7fe      	b.n	8008d00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	685a      	ldr	r2, [r3, #4]
 8008d06:	4b14      	ldr	r3, [pc, #80]	; (8008d58 <vPortFree+0xb8>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4013      	ands	r3, r2
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d01e      	beq.n	8008d4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d11a      	bne.n	8008d4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	685a      	ldr	r2, [r3, #4]
 8008d1c:	4b0e      	ldr	r3, [pc, #56]	; (8008d58 <vPortFree+0xb8>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	43db      	mvns	r3, r3
 8008d22:	401a      	ands	r2, r3
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d28:	f7fe fb90 	bl	800744c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	685a      	ldr	r2, [r3, #4]
 8008d30:	4b0a      	ldr	r3, [pc, #40]	; (8008d5c <vPortFree+0xbc>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4413      	add	r3, r2
 8008d36:	4a09      	ldr	r2, [pc, #36]	; (8008d5c <vPortFree+0xbc>)
 8008d38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d3a:	6938      	ldr	r0, [r7, #16]
 8008d3c:	f000 f874 	bl	8008e28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008d40:	4b07      	ldr	r3, [pc, #28]	; (8008d60 <vPortFree+0xc0>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	3301      	adds	r3, #1
 8008d46:	4a06      	ldr	r2, [pc, #24]	; (8008d60 <vPortFree+0xc0>)
 8008d48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008d4a:	f7fe fb8d 	bl	8007468 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008d4e:	bf00      	nop
 8008d50:	3718      	adds	r7, #24
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	20008c74 	.word	0x20008c74
 8008d5c:	20008c64 	.word	0x20008c64
 8008d60:	20008c70 	.word	0x20008c70

08008d64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008d6a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008d6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d70:	4b27      	ldr	r3, [pc, #156]	; (8008e10 <prvHeapInit+0xac>)
 8008d72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f003 0307 	and.w	r3, r3, #7
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d00c      	beq.n	8008d98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	3307      	adds	r3, #7
 8008d82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f023 0307 	bic.w	r3, r3, #7
 8008d8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d8c:	68ba      	ldr	r2, [r7, #8]
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	1ad3      	subs	r3, r2, r3
 8008d92:	4a1f      	ldr	r2, [pc, #124]	; (8008e10 <prvHeapInit+0xac>)
 8008d94:	4413      	add	r3, r2
 8008d96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008d9c:	4a1d      	ldr	r2, [pc, #116]	; (8008e14 <prvHeapInit+0xb0>)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008da2:	4b1c      	ldr	r3, [pc, #112]	; (8008e14 <prvHeapInit+0xb0>)
 8008da4:	2200      	movs	r2, #0
 8008da6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	68ba      	ldr	r2, [r7, #8]
 8008dac:	4413      	add	r3, r2
 8008dae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008db0:	2208      	movs	r2, #8
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	1a9b      	subs	r3, r3, r2
 8008db6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f023 0307 	bic.w	r3, r3, #7
 8008dbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	4a15      	ldr	r2, [pc, #84]	; (8008e18 <prvHeapInit+0xb4>)
 8008dc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008dc6:	4b14      	ldr	r3, [pc, #80]	; (8008e18 <prvHeapInit+0xb4>)
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008dce:	4b12      	ldr	r3, [pc, #72]	; (8008e18 <prvHeapInit+0xb4>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	68fa      	ldr	r2, [r7, #12]
 8008dde:	1ad2      	subs	r2, r2, r3
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008de4:	4b0c      	ldr	r3, [pc, #48]	; (8008e18 <prvHeapInit+0xb4>)
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	4a0a      	ldr	r2, [pc, #40]	; (8008e1c <prvHeapInit+0xb8>)
 8008df2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	4a09      	ldr	r2, [pc, #36]	; (8008e20 <prvHeapInit+0xbc>)
 8008dfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008dfc:	4b09      	ldr	r3, [pc, #36]	; (8008e24 <prvHeapInit+0xc0>)
 8008dfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008e02:	601a      	str	r2, [r3, #0]
}
 8008e04:	bf00      	nop
 8008e06:	3714      	adds	r7, #20
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0e:	4770      	bx	lr
 8008e10:	20000f58 	.word	0x20000f58
 8008e14:	20008c58 	.word	0x20008c58
 8008e18:	20008c60 	.word	0x20008c60
 8008e1c:	20008c68 	.word	0x20008c68
 8008e20:	20008c64 	.word	0x20008c64
 8008e24:	20008c74 	.word	0x20008c74

08008e28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e30:	4b28      	ldr	r3, [pc, #160]	; (8008ed4 <prvInsertBlockIntoFreeList+0xac>)
 8008e32:	60fb      	str	r3, [r7, #12]
 8008e34:	e002      	b.n	8008e3c <prvInsertBlockIntoFreeList+0x14>
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	60fb      	str	r3, [r7, #12]
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	687a      	ldr	r2, [r7, #4]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d8f7      	bhi.n	8008e36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	685b      	ldr	r3, [r3, #4]
 8008e4e:	68ba      	ldr	r2, [r7, #8]
 8008e50:	4413      	add	r3, r2
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d108      	bne.n	8008e6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	685a      	ldr	r2, [r3, #4]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	441a      	add	r2, r3
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	68ba      	ldr	r2, [r7, #8]
 8008e74:	441a      	add	r2, r3
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d118      	bne.n	8008eb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	4b15      	ldr	r3, [pc, #84]	; (8008ed8 <prvInsertBlockIntoFreeList+0xb0>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d00d      	beq.n	8008ea6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	685a      	ldr	r2, [r3, #4]
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	441a      	add	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	681a      	ldr	r2, [r3, #0]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	601a      	str	r2, [r3, #0]
 8008ea4:	e008      	b.n	8008eb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008ea6:	4b0c      	ldr	r3, [pc, #48]	; (8008ed8 <prvInsertBlockIntoFreeList+0xb0>)
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	601a      	str	r2, [r3, #0]
 8008eae:	e003      	b.n	8008eb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	429a      	cmp	r2, r3
 8008ebe:	d002      	beq.n	8008ec6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ec6:	bf00      	nop
 8008ec8:	3714      	adds	r7, #20
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	20008c58 	.word	0x20008c58
 8008ed8:	20008c60 	.word	0x20008c60

08008edc <__errno>:
 8008edc:	4b01      	ldr	r3, [pc, #4]	; (8008ee4 <__errno+0x8>)
 8008ede:	6818      	ldr	r0, [r3, #0]
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	20000010 	.word	0x20000010

08008ee8 <_fwrite_r>:
 8008ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eec:	9c08      	ldr	r4, [sp, #32]
 8008eee:	468a      	mov	sl, r1
 8008ef0:	4690      	mov	r8, r2
 8008ef2:	fb02 f903 	mul.w	r9, r2, r3
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	b118      	cbz	r0, 8008f02 <_fwrite_r+0x1a>
 8008efa:	6983      	ldr	r3, [r0, #24]
 8008efc:	b90b      	cbnz	r3, 8008f02 <_fwrite_r+0x1a>
 8008efe:	f000 fc1d 	bl	800973c <__sinit>
 8008f02:	4b26      	ldr	r3, [pc, #152]	; (8008f9c <_fwrite_r+0xb4>)
 8008f04:	429c      	cmp	r4, r3
 8008f06:	d123      	bne.n	8008f50 <_fwrite_r+0x68>
 8008f08:	686c      	ldr	r4, [r5, #4]
 8008f0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f0c:	07de      	lsls	r6, r3, #31
 8008f0e:	d405      	bmi.n	8008f1c <_fwrite_r+0x34>
 8008f10:	89a3      	ldrh	r3, [r4, #12]
 8008f12:	0598      	lsls	r0, r3, #22
 8008f14:	d402      	bmi.n	8008f1c <_fwrite_r+0x34>
 8008f16:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f18:	f000 f879 	bl	800900e <__retarget_lock_acquire_recursive>
 8008f1c:	89a3      	ldrh	r3, [r4, #12]
 8008f1e:	0719      	lsls	r1, r3, #28
 8008f20:	d520      	bpl.n	8008f64 <_fwrite_r+0x7c>
 8008f22:	6923      	ldr	r3, [r4, #16]
 8008f24:	b1f3      	cbz	r3, 8008f64 <_fwrite_r+0x7c>
 8008f26:	2600      	movs	r6, #0
 8008f28:	454e      	cmp	r6, r9
 8008f2a:	d029      	beq.n	8008f80 <_fwrite_r+0x98>
 8008f2c:	68a7      	ldr	r7, [r4, #8]
 8008f2e:	f81a 1006 	ldrb.w	r1, [sl, r6]
 8008f32:	3f01      	subs	r7, #1
 8008f34:	2f00      	cmp	r7, #0
 8008f36:	60a7      	str	r7, [r4, #8]
 8008f38:	da04      	bge.n	8008f44 <_fwrite_r+0x5c>
 8008f3a:	69a3      	ldr	r3, [r4, #24]
 8008f3c:	429f      	cmp	r7, r3
 8008f3e:	db19      	blt.n	8008f74 <_fwrite_r+0x8c>
 8008f40:	290a      	cmp	r1, #10
 8008f42:	d017      	beq.n	8008f74 <_fwrite_r+0x8c>
 8008f44:	6823      	ldr	r3, [r4, #0]
 8008f46:	1c5a      	adds	r2, r3, #1
 8008f48:	6022      	str	r2, [r4, #0]
 8008f4a:	7019      	strb	r1, [r3, #0]
 8008f4c:	3601      	adds	r6, #1
 8008f4e:	e7eb      	b.n	8008f28 <_fwrite_r+0x40>
 8008f50:	4b13      	ldr	r3, [pc, #76]	; (8008fa0 <_fwrite_r+0xb8>)
 8008f52:	429c      	cmp	r4, r3
 8008f54:	d101      	bne.n	8008f5a <_fwrite_r+0x72>
 8008f56:	68ac      	ldr	r4, [r5, #8]
 8008f58:	e7d7      	b.n	8008f0a <_fwrite_r+0x22>
 8008f5a:	4b12      	ldr	r3, [pc, #72]	; (8008fa4 <_fwrite_r+0xbc>)
 8008f5c:	429c      	cmp	r4, r3
 8008f5e:	bf08      	it	eq
 8008f60:	68ec      	ldreq	r4, [r5, #12]
 8008f62:	e7d2      	b.n	8008f0a <_fwrite_r+0x22>
 8008f64:	4621      	mov	r1, r4
 8008f66:	4628      	mov	r0, r5
 8008f68:	f000 fa42 	bl	80093f0 <__swsetup_r>
 8008f6c:	2800      	cmp	r0, #0
 8008f6e:	d0da      	beq.n	8008f26 <_fwrite_r+0x3e>
 8008f70:	2600      	movs	r6, #0
 8008f72:	e005      	b.n	8008f80 <_fwrite_r+0x98>
 8008f74:	4622      	mov	r2, r4
 8008f76:	4628      	mov	r0, r5
 8008f78:	f000 f9e8 	bl	800934c <__swbuf_r>
 8008f7c:	3001      	adds	r0, #1
 8008f7e:	d1e5      	bne.n	8008f4c <_fwrite_r+0x64>
 8008f80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f82:	07da      	lsls	r2, r3, #31
 8008f84:	d405      	bmi.n	8008f92 <_fwrite_r+0xaa>
 8008f86:	89a3      	ldrh	r3, [r4, #12]
 8008f88:	059b      	lsls	r3, r3, #22
 8008f8a:	d402      	bmi.n	8008f92 <_fwrite_r+0xaa>
 8008f8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f8e:	f000 f83f 	bl	8009010 <__retarget_lock_release_recursive>
 8008f92:	fbb6 f0f8 	udiv	r0, r6, r8
 8008f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f9a:	bf00      	nop
 8008f9c:	0800b34c 	.word	0x0800b34c
 8008fa0:	0800b36c 	.word	0x0800b36c
 8008fa4:	0800b32c 	.word	0x0800b32c

08008fa8 <fwrite>:
 8008fa8:	b507      	push	{r0, r1, r2, lr}
 8008faa:	9300      	str	r3, [sp, #0]
 8008fac:	4613      	mov	r3, r2
 8008fae:	460a      	mov	r2, r1
 8008fb0:	4601      	mov	r1, r0
 8008fb2:	4803      	ldr	r0, [pc, #12]	; (8008fc0 <fwrite+0x18>)
 8008fb4:	6800      	ldr	r0, [r0, #0]
 8008fb6:	f7ff ff97 	bl	8008ee8 <_fwrite_r>
 8008fba:	b003      	add	sp, #12
 8008fbc:	f85d fb04 	ldr.w	pc, [sp], #4
 8008fc0:	20000010 	.word	0x20000010

08008fc4 <__libc_init_array>:
 8008fc4:	b570      	push	{r4, r5, r6, lr}
 8008fc6:	4d0d      	ldr	r5, [pc, #52]	; (8008ffc <__libc_init_array+0x38>)
 8008fc8:	4c0d      	ldr	r4, [pc, #52]	; (8009000 <__libc_init_array+0x3c>)
 8008fca:	1b64      	subs	r4, r4, r5
 8008fcc:	10a4      	asrs	r4, r4, #2
 8008fce:	2600      	movs	r6, #0
 8008fd0:	42a6      	cmp	r6, r4
 8008fd2:	d109      	bne.n	8008fe8 <__libc_init_array+0x24>
 8008fd4:	4d0b      	ldr	r5, [pc, #44]	; (8009004 <__libc_init_array+0x40>)
 8008fd6:	4c0c      	ldr	r4, [pc, #48]	; (8009008 <__libc_init_array+0x44>)
 8008fd8:	f001 ffec 	bl	800afb4 <_init>
 8008fdc:	1b64      	subs	r4, r4, r5
 8008fde:	10a4      	asrs	r4, r4, #2
 8008fe0:	2600      	movs	r6, #0
 8008fe2:	42a6      	cmp	r6, r4
 8008fe4:	d105      	bne.n	8008ff2 <__libc_init_array+0x2e>
 8008fe6:	bd70      	pop	{r4, r5, r6, pc}
 8008fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fec:	4798      	blx	r3
 8008fee:	3601      	adds	r6, #1
 8008ff0:	e7ee      	b.n	8008fd0 <__libc_init_array+0xc>
 8008ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ff6:	4798      	blx	r3
 8008ff8:	3601      	adds	r6, #1
 8008ffa:	e7f2      	b.n	8008fe2 <__libc_init_array+0x1e>
 8008ffc:	0800b3f8 	.word	0x0800b3f8
 8009000:	0800b3f8 	.word	0x0800b3f8
 8009004:	0800b3f8 	.word	0x0800b3f8
 8009008:	0800b3fc 	.word	0x0800b3fc

0800900c <__retarget_lock_init_recursive>:
 800900c:	4770      	bx	lr

0800900e <__retarget_lock_acquire_recursive>:
 800900e:	4770      	bx	lr

08009010 <__retarget_lock_release_recursive>:
 8009010:	4770      	bx	lr
	...

08009014 <malloc>:
 8009014:	4b02      	ldr	r3, [pc, #8]	; (8009020 <malloc+0xc>)
 8009016:	4601      	mov	r1, r0
 8009018:	6818      	ldr	r0, [r3, #0]
 800901a:	f000 b88d 	b.w	8009138 <_malloc_r>
 800901e:	bf00      	nop
 8009020:	20000010 	.word	0x20000010

08009024 <free>:
 8009024:	4b02      	ldr	r3, [pc, #8]	; (8009030 <free+0xc>)
 8009026:	4601      	mov	r1, r0
 8009028:	6818      	ldr	r0, [r3, #0]
 800902a:	f000 b819 	b.w	8009060 <_free_r>
 800902e:	bf00      	nop
 8009030:	20000010 	.word	0x20000010

08009034 <memcpy>:
 8009034:	440a      	add	r2, r1
 8009036:	4291      	cmp	r1, r2
 8009038:	f100 33ff 	add.w	r3, r0, #4294967295
 800903c:	d100      	bne.n	8009040 <memcpy+0xc>
 800903e:	4770      	bx	lr
 8009040:	b510      	push	{r4, lr}
 8009042:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009046:	f803 4f01 	strb.w	r4, [r3, #1]!
 800904a:	4291      	cmp	r1, r2
 800904c:	d1f9      	bne.n	8009042 <memcpy+0xe>
 800904e:	bd10      	pop	{r4, pc}

08009050 <memset>:
 8009050:	4402      	add	r2, r0
 8009052:	4603      	mov	r3, r0
 8009054:	4293      	cmp	r3, r2
 8009056:	d100      	bne.n	800905a <memset+0xa>
 8009058:	4770      	bx	lr
 800905a:	f803 1b01 	strb.w	r1, [r3], #1
 800905e:	e7f9      	b.n	8009054 <memset+0x4>

08009060 <_free_r>:
 8009060:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009062:	2900      	cmp	r1, #0
 8009064:	d044      	beq.n	80090f0 <_free_r+0x90>
 8009066:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800906a:	9001      	str	r0, [sp, #4]
 800906c:	2b00      	cmp	r3, #0
 800906e:	f1a1 0404 	sub.w	r4, r1, #4
 8009072:	bfb8      	it	lt
 8009074:	18e4      	addlt	r4, r4, r3
 8009076:	f000 fc89 	bl	800998c <__malloc_lock>
 800907a:	4a1e      	ldr	r2, [pc, #120]	; (80090f4 <_free_r+0x94>)
 800907c:	9801      	ldr	r0, [sp, #4]
 800907e:	6813      	ldr	r3, [r2, #0]
 8009080:	b933      	cbnz	r3, 8009090 <_free_r+0x30>
 8009082:	6063      	str	r3, [r4, #4]
 8009084:	6014      	str	r4, [r2, #0]
 8009086:	b003      	add	sp, #12
 8009088:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800908c:	f000 bc84 	b.w	8009998 <__malloc_unlock>
 8009090:	42a3      	cmp	r3, r4
 8009092:	d908      	bls.n	80090a6 <_free_r+0x46>
 8009094:	6825      	ldr	r5, [r4, #0]
 8009096:	1961      	adds	r1, r4, r5
 8009098:	428b      	cmp	r3, r1
 800909a:	bf01      	itttt	eq
 800909c:	6819      	ldreq	r1, [r3, #0]
 800909e:	685b      	ldreq	r3, [r3, #4]
 80090a0:	1949      	addeq	r1, r1, r5
 80090a2:	6021      	streq	r1, [r4, #0]
 80090a4:	e7ed      	b.n	8009082 <_free_r+0x22>
 80090a6:	461a      	mov	r2, r3
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	b10b      	cbz	r3, 80090b0 <_free_r+0x50>
 80090ac:	42a3      	cmp	r3, r4
 80090ae:	d9fa      	bls.n	80090a6 <_free_r+0x46>
 80090b0:	6811      	ldr	r1, [r2, #0]
 80090b2:	1855      	adds	r5, r2, r1
 80090b4:	42a5      	cmp	r5, r4
 80090b6:	d10b      	bne.n	80090d0 <_free_r+0x70>
 80090b8:	6824      	ldr	r4, [r4, #0]
 80090ba:	4421      	add	r1, r4
 80090bc:	1854      	adds	r4, r2, r1
 80090be:	42a3      	cmp	r3, r4
 80090c0:	6011      	str	r1, [r2, #0]
 80090c2:	d1e0      	bne.n	8009086 <_free_r+0x26>
 80090c4:	681c      	ldr	r4, [r3, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	6053      	str	r3, [r2, #4]
 80090ca:	4421      	add	r1, r4
 80090cc:	6011      	str	r1, [r2, #0]
 80090ce:	e7da      	b.n	8009086 <_free_r+0x26>
 80090d0:	d902      	bls.n	80090d8 <_free_r+0x78>
 80090d2:	230c      	movs	r3, #12
 80090d4:	6003      	str	r3, [r0, #0]
 80090d6:	e7d6      	b.n	8009086 <_free_r+0x26>
 80090d8:	6825      	ldr	r5, [r4, #0]
 80090da:	1961      	adds	r1, r4, r5
 80090dc:	428b      	cmp	r3, r1
 80090de:	bf04      	itt	eq
 80090e0:	6819      	ldreq	r1, [r3, #0]
 80090e2:	685b      	ldreq	r3, [r3, #4]
 80090e4:	6063      	str	r3, [r4, #4]
 80090e6:	bf04      	itt	eq
 80090e8:	1949      	addeq	r1, r1, r5
 80090ea:	6021      	streq	r1, [r4, #0]
 80090ec:	6054      	str	r4, [r2, #4]
 80090ee:	e7ca      	b.n	8009086 <_free_r+0x26>
 80090f0:	b003      	add	sp, #12
 80090f2:	bd30      	pop	{r4, r5, pc}
 80090f4:	20008c7c 	.word	0x20008c7c

080090f8 <sbrk_aligned>:
 80090f8:	b570      	push	{r4, r5, r6, lr}
 80090fa:	4e0e      	ldr	r6, [pc, #56]	; (8009134 <sbrk_aligned+0x3c>)
 80090fc:	460c      	mov	r4, r1
 80090fe:	6831      	ldr	r1, [r6, #0]
 8009100:	4605      	mov	r5, r0
 8009102:	b911      	cbnz	r1, 800910a <sbrk_aligned+0x12>
 8009104:	f000 f8f8 	bl	80092f8 <_sbrk_r>
 8009108:	6030      	str	r0, [r6, #0]
 800910a:	4621      	mov	r1, r4
 800910c:	4628      	mov	r0, r5
 800910e:	f000 f8f3 	bl	80092f8 <_sbrk_r>
 8009112:	1c43      	adds	r3, r0, #1
 8009114:	d00a      	beq.n	800912c <sbrk_aligned+0x34>
 8009116:	1cc4      	adds	r4, r0, #3
 8009118:	f024 0403 	bic.w	r4, r4, #3
 800911c:	42a0      	cmp	r0, r4
 800911e:	d007      	beq.n	8009130 <sbrk_aligned+0x38>
 8009120:	1a21      	subs	r1, r4, r0
 8009122:	4628      	mov	r0, r5
 8009124:	f000 f8e8 	bl	80092f8 <_sbrk_r>
 8009128:	3001      	adds	r0, #1
 800912a:	d101      	bne.n	8009130 <sbrk_aligned+0x38>
 800912c:	f04f 34ff 	mov.w	r4, #4294967295
 8009130:	4620      	mov	r0, r4
 8009132:	bd70      	pop	{r4, r5, r6, pc}
 8009134:	20008c80 	.word	0x20008c80

08009138 <_malloc_r>:
 8009138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800913c:	1ccd      	adds	r5, r1, #3
 800913e:	f025 0503 	bic.w	r5, r5, #3
 8009142:	3508      	adds	r5, #8
 8009144:	2d0c      	cmp	r5, #12
 8009146:	bf38      	it	cc
 8009148:	250c      	movcc	r5, #12
 800914a:	2d00      	cmp	r5, #0
 800914c:	4607      	mov	r7, r0
 800914e:	db01      	blt.n	8009154 <_malloc_r+0x1c>
 8009150:	42a9      	cmp	r1, r5
 8009152:	d905      	bls.n	8009160 <_malloc_r+0x28>
 8009154:	230c      	movs	r3, #12
 8009156:	603b      	str	r3, [r7, #0]
 8009158:	2600      	movs	r6, #0
 800915a:	4630      	mov	r0, r6
 800915c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009160:	4e2e      	ldr	r6, [pc, #184]	; (800921c <_malloc_r+0xe4>)
 8009162:	f000 fc13 	bl	800998c <__malloc_lock>
 8009166:	6833      	ldr	r3, [r6, #0]
 8009168:	461c      	mov	r4, r3
 800916a:	bb34      	cbnz	r4, 80091ba <_malloc_r+0x82>
 800916c:	4629      	mov	r1, r5
 800916e:	4638      	mov	r0, r7
 8009170:	f7ff ffc2 	bl	80090f8 <sbrk_aligned>
 8009174:	1c43      	adds	r3, r0, #1
 8009176:	4604      	mov	r4, r0
 8009178:	d14d      	bne.n	8009216 <_malloc_r+0xde>
 800917a:	6834      	ldr	r4, [r6, #0]
 800917c:	4626      	mov	r6, r4
 800917e:	2e00      	cmp	r6, #0
 8009180:	d140      	bne.n	8009204 <_malloc_r+0xcc>
 8009182:	6823      	ldr	r3, [r4, #0]
 8009184:	4631      	mov	r1, r6
 8009186:	4638      	mov	r0, r7
 8009188:	eb04 0803 	add.w	r8, r4, r3
 800918c:	f000 f8b4 	bl	80092f8 <_sbrk_r>
 8009190:	4580      	cmp	r8, r0
 8009192:	d13a      	bne.n	800920a <_malloc_r+0xd2>
 8009194:	6821      	ldr	r1, [r4, #0]
 8009196:	3503      	adds	r5, #3
 8009198:	1a6d      	subs	r5, r5, r1
 800919a:	f025 0503 	bic.w	r5, r5, #3
 800919e:	3508      	adds	r5, #8
 80091a0:	2d0c      	cmp	r5, #12
 80091a2:	bf38      	it	cc
 80091a4:	250c      	movcc	r5, #12
 80091a6:	4629      	mov	r1, r5
 80091a8:	4638      	mov	r0, r7
 80091aa:	f7ff ffa5 	bl	80090f8 <sbrk_aligned>
 80091ae:	3001      	adds	r0, #1
 80091b0:	d02b      	beq.n	800920a <_malloc_r+0xd2>
 80091b2:	6823      	ldr	r3, [r4, #0]
 80091b4:	442b      	add	r3, r5
 80091b6:	6023      	str	r3, [r4, #0]
 80091b8:	e00e      	b.n	80091d8 <_malloc_r+0xa0>
 80091ba:	6822      	ldr	r2, [r4, #0]
 80091bc:	1b52      	subs	r2, r2, r5
 80091be:	d41e      	bmi.n	80091fe <_malloc_r+0xc6>
 80091c0:	2a0b      	cmp	r2, #11
 80091c2:	d916      	bls.n	80091f2 <_malloc_r+0xba>
 80091c4:	1961      	adds	r1, r4, r5
 80091c6:	42a3      	cmp	r3, r4
 80091c8:	6025      	str	r5, [r4, #0]
 80091ca:	bf18      	it	ne
 80091cc:	6059      	strne	r1, [r3, #4]
 80091ce:	6863      	ldr	r3, [r4, #4]
 80091d0:	bf08      	it	eq
 80091d2:	6031      	streq	r1, [r6, #0]
 80091d4:	5162      	str	r2, [r4, r5]
 80091d6:	604b      	str	r3, [r1, #4]
 80091d8:	4638      	mov	r0, r7
 80091da:	f104 060b 	add.w	r6, r4, #11
 80091de:	f000 fbdb 	bl	8009998 <__malloc_unlock>
 80091e2:	f026 0607 	bic.w	r6, r6, #7
 80091e6:	1d23      	adds	r3, r4, #4
 80091e8:	1af2      	subs	r2, r6, r3
 80091ea:	d0b6      	beq.n	800915a <_malloc_r+0x22>
 80091ec:	1b9b      	subs	r3, r3, r6
 80091ee:	50a3      	str	r3, [r4, r2]
 80091f0:	e7b3      	b.n	800915a <_malloc_r+0x22>
 80091f2:	6862      	ldr	r2, [r4, #4]
 80091f4:	42a3      	cmp	r3, r4
 80091f6:	bf0c      	ite	eq
 80091f8:	6032      	streq	r2, [r6, #0]
 80091fa:	605a      	strne	r2, [r3, #4]
 80091fc:	e7ec      	b.n	80091d8 <_malloc_r+0xa0>
 80091fe:	4623      	mov	r3, r4
 8009200:	6864      	ldr	r4, [r4, #4]
 8009202:	e7b2      	b.n	800916a <_malloc_r+0x32>
 8009204:	4634      	mov	r4, r6
 8009206:	6876      	ldr	r6, [r6, #4]
 8009208:	e7b9      	b.n	800917e <_malloc_r+0x46>
 800920a:	230c      	movs	r3, #12
 800920c:	603b      	str	r3, [r7, #0]
 800920e:	4638      	mov	r0, r7
 8009210:	f000 fbc2 	bl	8009998 <__malloc_unlock>
 8009214:	e7a1      	b.n	800915a <_malloc_r+0x22>
 8009216:	6025      	str	r5, [r4, #0]
 8009218:	e7de      	b.n	80091d8 <_malloc_r+0xa0>
 800921a:	bf00      	nop
 800921c:	20008c7c 	.word	0x20008c7c

08009220 <srand>:
 8009220:	b538      	push	{r3, r4, r5, lr}
 8009222:	4b10      	ldr	r3, [pc, #64]	; (8009264 <srand+0x44>)
 8009224:	681d      	ldr	r5, [r3, #0]
 8009226:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8009228:	4604      	mov	r4, r0
 800922a:	b9b3      	cbnz	r3, 800925a <srand+0x3a>
 800922c:	2018      	movs	r0, #24
 800922e:	f7ff fef1 	bl	8009014 <malloc>
 8009232:	4602      	mov	r2, r0
 8009234:	63a8      	str	r0, [r5, #56]	; 0x38
 8009236:	b920      	cbnz	r0, 8009242 <srand+0x22>
 8009238:	4b0b      	ldr	r3, [pc, #44]	; (8009268 <srand+0x48>)
 800923a:	480c      	ldr	r0, [pc, #48]	; (800926c <srand+0x4c>)
 800923c:	2142      	movs	r1, #66	; 0x42
 800923e:	f000 f945 	bl	80094cc <__assert_func>
 8009242:	490b      	ldr	r1, [pc, #44]	; (8009270 <srand+0x50>)
 8009244:	4b0b      	ldr	r3, [pc, #44]	; (8009274 <srand+0x54>)
 8009246:	e9c0 1300 	strd	r1, r3, [r0]
 800924a:	4b0b      	ldr	r3, [pc, #44]	; (8009278 <srand+0x58>)
 800924c:	6083      	str	r3, [r0, #8]
 800924e:	230b      	movs	r3, #11
 8009250:	8183      	strh	r3, [r0, #12]
 8009252:	2100      	movs	r1, #0
 8009254:	2001      	movs	r0, #1
 8009256:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800925a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800925c:	2200      	movs	r2, #0
 800925e:	611c      	str	r4, [r3, #16]
 8009260:	615a      	str	r2, [r3, #20]
 8009262:	bd38      	pop	{r3, r4, r5, pc}
 8009264:	20000010 	.word	0x20000010
 8009268:	0800b27c 	.word	0x0800b27c
 800926c:	0800b293 	.word	0x0800b293
 8009270:	abcd330e 	.word	0xabcd330e
 8009274:	e66d1234 	.word	0xe66d1234
 8009278:	0005deec 	.word	0x0005deec

0800927c <rand>:
 800927c:	4b16      	ldr	r3, [pc, #88]	; (80092d8 <rand+0x5c>)
 800927e:	b510      	push	{r4, lr}
 8009280:	681c      	ldr	r4, [r3, #0]
 8009282:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009284:	b9b3      	cbnz	r3, 80092b4 <rand+0x38>
 8009286:	2018      	movs	r0, #24
 8009288:	f7ff fec4 	bl	8009014 <malloc>
 800928c:	63a0      	str	r0, [r4, #56]	; 0x38
 800928e:	b928      	cbnz	r0, 800929c <rand+0x20>
 8009290:	4602      	mov	r2, r0
 8009292:	4b12      	ldr	r3, [pc, #72]	; (80092dc <rand+0x60>)
 8009294:	4812      	ldr	r0, [pc, #72]	; (80092e0 <rand+0x64>)
 8009296:	214e      	movs	r1, #78	; 0x4e
 8009298:	f000 f918 	bl	80094cc <__assert_func>
 800929c:	4a11      	ldr	r2, [pc, #68]	; (80092e4 <rand+0x68>)
 800929e:	4b12      	ldr	r3, [pc, #72]	; (80092e8 <rand+0x6c>)
 80092a0:	e9c0 2300 	strd	r2, r3, [r0]
 80092a4:	4b11      	ldr	r3, [pc, #68]	; (80092ec <rand+0x70>)
 80092a6:	6083      	str	r3, [r0, #8]
 80092a8:	230b      	movs	r3, #11
 80092aa:	8183      	strh	r3, [r0, #12]
 80092ac:	2201      	movs	r2, #1
 80092ae:	2300      	movs	r3, #0
 80092b0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80092b4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80092b6:	4a0e      	ldr	r2, [pc, #56]	; (80092f0 <rand+0x74>)
 80092b8:	6920      	ldr	r0, [r4, #16]
 80092ba:	6963      	ldr	r3, [r4, #20]
 80092bc:	490d      	ldr	r1, [pc, #52]	; (80092f4 <rand+0x78>)
 80092be:	4342      	muls	r2, r0
 80092c0:	fb01 2203 	mla	r2, r1, r3, r2
 80092c4:	fba0 0101 	umull	r0, r1, r0, r1
 80092c8:	1c43      	adds	r3, r0, #1
 80092ca:	eb42 0001 	adc.w	r0, r2, r1
 80092ce:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80092d2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80092d6:	bd10      	pop	{r4, pc}
 80092d8:	20000010 	.word	0x20000010
 80092dc:	0800b27c 	.word	0x0800b27c
 80092e0:	0800b293 	.word	0x0800b293
 80092e4:	abcd330e 	.word	0xabcd330e
 80092e8:	e66d1234 	.word	0xe66d1234
 80092ec:	0005deec 	.word	0x0005deec
 80092f0:	5851f42d 	.word	0x5851f42d
 80092f4:	4c957f2d 	.word	0x4c957f2d

080092f8 <_sbrk_r>:
 80092f8:	b538      	push	{r3, r4, r5, lr}
 80092fa:	4d06      	ldr	r5, [pc, #24]	; (8009314 <_sbrk_r+0x1c>)
 80092fc:	2300      	movs	r3, #0
 80092fe:	4604      	mov	r4, r0
 8009300:	4608      	mov	r0, r1
 8009302:	602b      	str	r3, [r5, #0]
 8009304:	f7f9 fc3a 	bl	8002b7c <_sbrk>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d102      	bne.n	8009312 <_sbrk_r+0x1a>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	b103      	cbz	r3, 8009312 <_sbrk_r+0x1a>
 8009310:	6023      	str	r3, [r4, #0]
 8009312:	bd38      	pop	{r3, r4, r5, pc}
 8009314:	20008c84 	.word	0x20008c84

08009318 <time>:
 8009318:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800931a:	4b0b      	ldr	r3, [pc, #44]	; (8009348 <time+0x30>)
 800931c:	2200      	movs	r2, #0
 800931e:	4669      	mov	r1, sp
 8009320:	4604      	mov	r4, r0
 8009322:	6818      	ldr	r0, [r3, #0]
 8009324:	f000 faba 	bl	800989c <_gettimeofday_r>
 8009328:	2800      	cmp	r0, #0
 800932a:	bfbe      	ittt	lt
 800932c:	f04f 32ff 	movlt.w	r2, #4294967295
 8009330:	f04f 33ff 	movlt.w	r3, #4294967295
 8009334:	e9cd 2300 	strdlt	r2, r3, [sp]
 8009338:	e9dd 0100 	ldrd	r0, r1, [sp]
 800933c:	b10c      	cbz	r4, 8009342 <time+0x2a>
 800933e:	e9c4 0100 	strd	r0, r1, [r4]
 8009342:	b004      	add	sp, #16
 8009344:	bd10      	pop	{r4, pc}
 8009346:	bf00      	nop
 8009348:	20000010 	.word	0x20000010

0800934c <__swbuf_r>:
 800934c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934e:	460e      	mov	r6, r1
 8009350:	4614      	mov	r4, r2
 8009352:	4605      	mov	r5, r0
 8009354:	b118      	cbz	r0, 800935e <__swbuf_r+0x12>
 8009356:	6983      	ldr	r3, [r0, #24]
 8009358:	b90b      	cbnz	r3, 800935e <__swbuf_r+0x12>
 800935a:	f000 f9ef 	bl	800973c <__sinit>
 800935e:	4b21      	ldr	r3, [pc, #132]	; (80093e4 <__swbuf_r+0x98>)
 8009360:	429c      	cmp	r4, r3
 8009362:	d12b      	bne.n	80093bc <__swbuf_r+0x70>
 8009364:	686c      	ldr	r4, [r5, #4]
 8009366:	69a3      	ldr	r3, [r4, #24]
 8009368:	60a3      	str	r3, [r4, #8]
 800936a:	89a3      	ldrh	r3, [r4, #12]
 800936c:	071a      	lsls	r2, r3, #28
 800936e:	d52f      	bpl.n	80093d0 <__swbuf_r+0x84>
 8009370:	6923      	ldr	r3, [r4, #16]
 8009372:	b36b      	cbz	r3, 80093d0 <__swbuf_r+0x84>
 8009374:	6923      	ldr	r3, [r4, #16]
 8009376:	6820      	ldr	r0, [r4, #0]
 8009378:	1ac0      	subs	r0, r0, r3
 800937a:	6963      	ldr	r3, [r4, #20]
 800937c:	b2f6      	uxtb	r6, r6
 800937e:	4283      	cmp	r3, r0
 8009380:	4637      	mov	r7, r6
 8009382:	dc04      	bgt.n	800938e <__swbuf_r+0x42>
 8009384:	4621      	mov	r1, r4
 8009386:	4628      	mov	r0, r5
 8009388:	f000 f944 	bl	8009614 <_fflush_r>
 800938c:	bb30      	cbnz	r0, 80093dc <__swbuf_r+0x90>
 800938e:	68a3      	ldr	r3, [r4, #8]
 8009390:	3b01      	subs	r3, #1
 8009392:	60a3      	str	r3, [r4, #8]
 8009394:	6823      	ldr	r3, [r4, #0]
 8009396:	1c5a      	adds	r2, r3, #1
 8009398:	6022      	str	r2, [r4, #0]
 800939a:	701e      	strb	r6, [r3, #0]
 800939c:	6963      	ldr	r3, [r4, #20]
 800939e:	3001      	adds	r0, #1
 80093a0:	4283      	cmp	r3, r0
 80093a2:	d004      	beq.n	80093ae <__swbuf_r+0x62>
 80093a4:	89a3      	ldrh	r3, [r4, #12]
 80093a6:	07db      	lsls	r3, r3, #31
 80093a8:	d506      	bpl.n	80093b8 <__swbuf_r+0x6c>
 80093aa:	2e0a      	cmp	r6, #10
 80093ac:	d104      	bne.n	80093b8 <__swbuf_r+0x6c>
 80093ae:	4621      	mov	r1, r4
 80093b0:	4628      	mov	r0, r5
 80093b2:	f000 f92f 	bl	8009614 <_fflush_r>
 80093b6:	b988      	cbnz	r0, 80093dc <__swbuf_r+0x90>
 80093b8:	4638      	mov	r0, r7
 80093ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093bc:	4b0a      	ldr	r3, [pc, #40]	; (80093e8 <__swbuf_r+0x9c>)
 80093be:	429c      	cmp	r4, r3
 80093c0:	d101      	bne.n	80093c6 <__swbuf_r+0x7a>
 80093c2:	68ac      	ldr	r4, [r5, #8]
 80093c4:	e7cf      	b.n	8009366 <__swbuf_r+0x1a>
 80093c6:	4b09      	ldr	r3, [pc, #36]	; (80093ec <__swbuf_r+0xa0>)
 80093c8:	429c      	cmp	r4, r3
 80093ca:	bf08      	it	eq
 80093cc:	68ec      	ldreq	r4, [r5, #12]
 80093ce:	e7ca      	b.n	8009366 <__swbuf_r+0x1a>
 80093d0:	4621      	mov	r1, r4
 80093d2:	4628      	mov	r0, r5
 80093d4:	f000 f80c 	bl	80093f0 <__swsetup_r>
 80093d8:	2800      	cmp	r0, #0
 80093da:	d0cb      	beq.n	8009374 <__swbuf_r+0x28>
 80093dc:	f04f 37ff 	mov.w	r7, #4294967295
 80093e0:	e7ea      	b.n	80093b8 <__swbuf_r+0x6c>
 80093e2:	bf00      	nop
 80093e4:	0800b34c 	.word	0x0800b34c
 80093e8:	0800b36c 	.word	0x0800b36c
 80093ec:	0800b32c 	.word	0x0800b32c

080093f0 <__swsetup_r>:
 80093f0:	4b32      	ldr	r3, [pc, #200]	; (80094bc <__swsetup_r+0xcc>)
 80093f2:	b570      	push	{r4, r5, r6, lr}
 80093f4:	681d      	ldr	r5, [r3, #0]
 80093f6:	4606      	mov	r6, r0
 80093f8:	460c      	mov	r4, r1
 80093fa:	b125      	cbz	r5, 8009406 <__swsetup_r+0x16>
 80093fc:	69ab      	ldr	r3, [r5, #24]
 80093fe:	b913      	cbnz	r3, 8009406 <__swsetup_r+0x16>
 8009400:	4628      	mov	r0, r5
 8009402:	f000 f99b 	bl	800973c <__sinit>
 8009406:	4b2e      	ldr	r3, [pc, #184]	; (80094c0 <__swsetup_r+0xd0>)
 8009408:	429c      	cmp	r4, r3
 800940a:	d10f      	bne.n	800942c <__swsetup_r+0x3c>
 800940c:	686c      	ldr	r4, [r5, #4]
 800940e:	89a3      	ldrh	r3, [r4, #12]
 8009410:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009414:	0719      	lsls	r1, r3, #28
 8009416:	d42c      	bmi.n	8009472 <__swsetup_r+0x82>
 8009418:	06dd      	lsls	r5, r3, #27
 800941a:	d411      	bmi.n	8009440 <__swsetup_r+0x50>
 800941c:	2309      	movs	r3, #9
 800941e:	6033      	str	r3, [r6, #0]
 8009420:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009424:	81a3      	strh	r3, [r4, #12]
 8009426:	f04f 30ff 	mov.w	r0, #4294967295
 800942a:	e03e      	b.n	80094aa <__swsetup_r+0xba>
 800942c:	4b25      	ldr	r3, [pc, #148]	; (80094c4 <__swsetup_r+0xd4>)
 800942e:	429c      	cmp	r4, r3
 8009430:	d101      	bne.n	8009436 <__swsetup_r+0x46>
 8009432:	68ac      	ldr	r4, [r5, #8]
 8009434:	e7eb      	b.n	800940e <__swsetup_r+0x1e>
 8009436:	4b24      	ldr	r3, [pc, #144]	; (80094c8 <__swsetup_r+0xd8>)
 8009438:	429c      	cmp	r4, r3
 800943a:	bf08      	it	eq
 800943c:	68ec      	ldreq	r4, [r5, #12]
 800943e:	e7e6      	b.n	800940e <__swsetup_r+0x1e>
 8009440:	0758      	lsls	r0, r3, #29
 8009442:	d512      	bpl.n	800946a <__swsetup_r+0x7a>
 8009444:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009446:	b141      	cbz	r1, 800945a <__swsetup_r+0x6a>
 8009448:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800944c:	4299      	cmp	r1, r3
 800944e:	d002      	beq.n	8009456 <__swsetup_r+0x66>
 8009450:	4630      	mov	r0, r6
 8009452:	f7ff fe05 	bl	8009060 <_free_r>
 8009456:	2300      	movs	r3, #0
 8009458:	6363      	str	r3, [r4, #52]	; 0x34
 800945a:	89a3      	ldrh	r3, [r4, #12]
 800945c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009460:	81a3      	strh	r3, [r4, #12]
 8009462:	2300      	movs	r3, #0
 8009464:	6063      	str	r3, [r4, #4]
 8009466:	6923      	ldr	r3, [r4, #16]
 8009468:	6023      	str	r3, [r4, #0]
 800946a:	89a3      	ldrh	r3, [r4, #12]
 800946c:	f043 0308 	orr.w	r3, r3, #8
 8009470:	81a3      	strh	r3, [r4, #12]
 8009472:	6923      	ldr	r3, [r4, #16]
 8009474:	b94b      	cbnz	r3, 800948a <__swsetup_r+0x9a>
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800947c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009480:	d003      	beq.n	800948a <__swsetup_r+0x9a>
 8009482:	4621      	mov	r1, r4
 8009484:	4630      	mov	r0, r6
 8009486:	f000 fa41 	bl	800990c <__smakebuf_r>
 800948a:	89a0      	ldrh	r0, [r4, #12]
 800948c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009490:	f010 0301 	ands.w	r3, r0, #1
 8009494:	d00a      	beq.n	80094ac <__swsetup_r+0xbc>
 8009496:	2300      	movs	r3, #0
 8009498:	60a3      	str	r3, [r4, #8]
 800949a:	6963      	ldr	r3, [r4, #20]
 800949c:	425b      	negs	r3, r3
 800949e:	61a3      	str	r3, [r4, #24]
 80094a0:	6923      	ldr	r3, [r4, #16]
 80094a2:	b943      	cbnz	r3, 80094b6 <__swsetup_r+0xc6>
 80094a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80094a8:	d1ba      	bne.n	8009420 <__swsetup_r+0x30>
 80094aa:	bd70      	pop	{r4, r5, r6, pc}
 80094ac:	0781      	lsls	r1, r0, #30
 80094ae:	bf58      	it	pl
 80094b0:	6963      	ldrpl	r3, [r4, #20]
 80094b2:	60a3      	str	r3, [r4, #8]
 80094b4:	e7f4      	b.n	80094a0 <__swsetup_r+0xb0>
 80094b6:	2000      	movs	r0, #0
 80094b8:	e7f7      	b.n	80094aa <__swsetup_r+0xba>
 80094ba:	bf00      	nop
 80094bc:	20000010 	.word	0x20000010
 80094c0:	0800b34c 	.word	0x0800b34c
 80094c4:	0800b36c 	.word	0x0800b36c
 80094c8:	0800b32c 	.word	0x0800b32c

080094cc <__assert_func>:
 80094cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094ce:	4614      	mov	r4, r2
 80094d0:	461a      	mov	r2, r3
 80094d2:	4b09      	ldr	r3, [pc, #36]	; (80094f8 <__assert_func+0x2c>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4605      	mov	r5, r0
 80094d8:	68d8      	ldr	r0, [r3, #12]
 80094da:	b14c      	cbz	r4, 80094f0 <__assert_func+0x24>
 80094dc:	4b07      	ldr	r3, [pc, #28]	; (80094fc <__assert_func+0x30>)
 80094de:	9100      	str	r1, [sp, #0]
 80094e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80094e4:	4906      	ldr	r1, [pc, #24]	; (8009500 <__assert_func+0x34>)
 80094e6:	462b      	mov	r3, r5
 80094e8:	f000 f9a6 	bl	8009838 <fiprintf>
 80094ec:	f000 fd9e 	bl	800a02c <abort>
 80094f0:	4b04      	ldr	r3, [pc, #16]	; (8009504 <__assert_func+0x38>)
 80094f2:	461c      	mov	r4, r3
 80094f4:	e7f3      	b.n	80094de <__assert_func+0x12>
 80094f6:	bf00      	nop
 80094f8:	20000010 	.word	0x20000010
 80094fc:	0800b2ee 	.word	0x0800b2ee
 8009500:	0800b2fb 	.word	0x0800b2fb
 8009504:	0800b329 	.word	0x0800b329

08009508 <__sflush_r>:
 8009508:	898a      	ldrh	r2, [r1, #12]
 800950a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800950e:	4605      	mov	r5, r0
 8009510:	0710      	lsls	r0, r2, #28
 8009512:	460c      	mov	r4, r1
 8009514:	d458      	bmi.n	80095c8 <__sflush_r+0xc0>
 8009516:	684b      	ldr	r3, [r1, #4]
 8009518:	2b00      	cmp	r3, #0
 800951a:	dc05      	bgt.n	8009528 <__sflush_r+0x20>
 800951c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800951e:	2b00      	cmp	r3, #0
 8009520:	dc02      	bgt.n	8009528 <__sflush_r+0x20>
 8009522:	2000      	movs	r0, #0
 8009524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009528:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800952a:	2e00      	cmp	r6, #0
 800952c:	d0f9      	beq.n	8009522 <__sflush_r+0x1a>
 800952e:	2300      	movs	r3, #0
 8009530:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009534:	682f      	ldr	r7, [r5, #0]
 8009536:	602b      	str	r3, [r5, #0]
 8009538:	d032      	beq.n	80095a0 <__sflush_r+0x98>
 800953a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800953c:	89a3      	ldrh	r3, [r4, #12]
 800953e:	075a      	lsls	r2, r3, #29
 8009540:	d505      	bpl.n	800954e <__sflush_r+0x46>
 8009542:	6863      	ldr	r3, [r4, #4]
 8009544:	1ac0      	subs	r0, r0, r3
 8009546:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009548:	b10b      	cbz	r3, 800954e <__sflush_r+0x46>
 800954a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800954c:	1ac0      	subs	r0, r0, r3
 800954e:	2300      	movs	r3, #0
 8009550:	4602      	mov	r2, r0
 8009552:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009554:	6a21      	ldr	r1, [r4, #32]
 8009556:	4628      	mov	r0, r5
 8009558:	47b0      	blx	r6
 800955a:	1c43      	adds	r3, r0, #1
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	d106      	bne.n	800956e <__sflush_r+0x66>
 8009560:	6829      	ldr	r1, [r5, #0]
 8009562:	291d      	cmp	r1, #29
 8009564:	d82c      	bhi.n	80095c0 <__sflush_r+0xb8>
 8009566:	4a2a      	ldr	r2, [pc, #168]	; (8009610 <__sflush_r+0x108>)
 8009568:	40ca      	lsrs	r2, r1
 800956a:	07d6      	lsls	r6, r2, #31
 800956c:	d528      	bpl.n	80095c0 <__sflush_r+0xb8>
 800956e:	2200      	movs	r2, #0
 8009570:	6062      	str	r2, [r4, #4]
 8009572:	04d9      	lsls	r1, r3, #19
 8009574:	6922      	ldr	r2, [r4, #16]
 8009576:	6022      	str	r2, [r4, #0]
 8009578:	d504      	bpl.n	8009584 <__sflush_r+0x7c>
 800957a:	1c42      	adds	r2, r0, #1
 800957c:	d101      	bne.n	8009582 <__sflush_r+0x7a>
 800957e:	682b      	ldr	r3, [r5, #0]
 8009580:	b903      	cbnz	r3, 8009584 <__sflush_r+0x7c>
 8009582:	6560      	str	r0, [r4, #84]	; 0x54
 8009584:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009586:	602f      	str	r7, [r5, #0]
 8009588:	2900      	cmp	r1, #0
 800958a:	d0ca      	beq.n	8009522 <__sflush_r+0x1a>
 800958c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009590:	4299      	cmp	r1, r3
 8009592:	d002      	beq.n	800959a <__sflush_r+0x92>
 8009594:	4628      	mov	r0, r5
 8009596:	f7ff fd63 	bl	8009060 <_free_r>
 800959a:	2000      	movs	r0, #0
 800959c:	6360      	str	r0, [r4, #52]	; 0x34
 800959e:	e7c1      	b.n	8009524 <__sflush_r+0x1c>
 80095a0:	6a21      	ldr	r1, [r4, #32]
 80095a2:	2301      	movs	r3, #1
 80095a4:	4628      	mov	r0, r5
 80095a6:	47b0      	blx	r6
 80095a8:	1c41      	adds	r1, r0, #1
 80095aa:	d1c7      	bne.n	800953c <__sflush_r+0x34>
 80095ac:	682b      	ldr	r3, [r5, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d0c4      	beq.n	800953c <__sflush_r+0x34>
 80095b2:	2b1d      	cmp	r3, #29
 80095b4:	d001      	beq.n	80095ba <__sflush_r+0xb2>
 80095b6:	2b16      	cmp	r3, #22
 80095b8:	d101      	bne.n	80095be <__sflush_r+0xb6>
 80095ba:	602f      	str	r7, [r5, #0]
 80095bc:	e7b1      	b.n	8009522 <__sflush_r+0x1a>
 80095be:	89a3      	ldrh	r3, [r4, #12]
 80095c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095c4:	81a3      	strh	r3, [r4, #12]
 80095c6:	e7ad      	b.n	8009524 <__sflush_r+0x1c>
 80095c8:	690f      	ldr	r7, [r1, #16]
 80095ca:	2f00      	cmp	r7, #0
 80095cc:	d0a9      	beq.n	8009522 <__sflush_r+0x1a>
 80095ce:	0793      	lsls	r3, r2, #30
 80095d0:	680e      	ldr	r6, [r1, #0]
 80095d2:	bf08      	it	eq
 80095d4:	694b      	ldreq	r3, [r1, #20]
 80095d6:	600f      	str	r7, [r1, #0]
 80095d8:	bf18      	it	ne
 80095da:	2300      	movne	r3, #0
 80095dc:	eba6 0807 	sub.w	r8, r6, r7
 80095e0:	608b      	str	r3, [r1, #8]
 80095e2:	f1b8 0f00 	cmp.w	r8, #0
 80095e6:	dd9c      	ble.n	8009522 <__sflush_r+0x1a>
 80095e8:	6a21      	ldr	r1, [r4, #32]
 80095ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80095ec:	4643      	mov	r3, r8
 80095ee:	463a      	mov	r2, r7
 80095f0:	4628      	mov	r0, r5
 80095f2:	47b0      	blx	r6
 80095f4:	2800      	cmp	r0, #0
 80095f6:	dc06      	bgt.n	8009606 <__sflush_r+0xfe>
 80095f8:	89a3      	ldrh	r3, [r4, #12]
 80095fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095fe:	81a3      	strh	r3, [r4, #12]
 8009600:	f04f 30ff 	mov.w	r0, #4294967295
 8009604:	e78e      	b.n	8009524 <__sflush_r+0x1c>
 8009606:	4407      	add	r7, r0
 8009608:	eba8 0800 	sub.w	r8, r8, r0
 800960c:	e7e9      	b.n	80095e2 <__sflush_r+0xda>
 800960e:	bf00      	nop
 8009610:	20400001 	.word	0x20400001

08009614 <_fflush_r>:
 8009614:	b538      	push	{r3, r4, r5, lr}
 8009616:	690b      	ldr	r3, [r1, #16]
 8009618:	4605      	mov	r5, r0
 800961a:	460c      	mov	r4, r1
 800961c:	b913      	cbnz	r3, 8009624 <_fflush_r+0x10>
 800961e:	2500      	movs	r5, #0
 8009620:	4628      	mov	r0, r5
 8009622:	bd38      	pop	{r3, r4, r5, pc}
 8009624:	b118      	cbz	r0, 800962e <_fflush_r+0x1a>
 8009626:	6983      	ldr	r3, [r0, #24]
 8009628:	b90b      	cbnz	r3, 800962e <_fflush_r+0x1a>
 800962a:	f000 f887 	bl	800973c <__sinit>
 800962e:	4b14      	ldr	r3, [pc, #80]	; (8009680 <_fflush_r+0x6c>)
 8009630:	429c      	cmp	r4, r3
 8009632:	d11b      	bne.n	800966c <_fflush_r+0x58>
 8009634:	686c      	ldr	r4, [r5, #4]
 8009636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d0ef      	beq.n	800961e <_fflush_r+0xa>
 800963e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009640:	07d0      	lsls	r0, r2, #31
 8009642:	d404      	bmi.n	800964e <_fflush_r+0x3a>
 8009644:	0599      	lsls	r1, r3, #22
 8009646:	d402      	bmi.n	800964e <_fflush_r+0x3a>
 8009648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800964a:	f7ff fce0 	bl	800900e <__retarget_lock_acquire_recursive>
 800964e:	4628      	mov	r0, r5
 8009650:	4621      	mov	r1, r4
 8009652:	f7ff ff59 	bl	8009508 <__sflush_r>
 8009656:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009658:	07da      	lsls	r2, r3, #31
 800965a:	4605      	mov	r5, r0
 800965c:	d4e0      	bmi.n	8009620 <_fflush_r+0xc>
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	059b      	lsls	r3, r3, #22
 8009662:	d4dd      	bmi.n	8009620 <_fflush_r+0xc>
 8009664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009666:	f7ff fcd3 	bl	8009010 <__retarget_lock_release_recursive>
 800966a:	e7d9      	b.n	8009620 <_fflush_r+0xc>
 800966c:	4b05      	ldr	r3, [pc, #20]	; (8009684 <_fflush_r+0x70>)
 800966e:	429c      	cmp	r4, r3
 8009670:	d101      	bne.n	8009676 <_fflush_r+0x62>
 8009672:	68ac      	ldr	r4, [r5, #8]
 8009674:	e7df      	b.n	8009636 <_fflush_r+0x22>
 8009676:	4b04      	ldr	r3, [pc, #16]	; (8009688 <_fflush_r+0x74>)
 8009678:	429c      	cmp	r4, r3
 800967a:	bf08      	it	eq
 800967c:	68ec      	ldreq	r4, [r5, #12]
 800967e:	e7da      	b.n	8009636 <_fflush_r+0x22>
 8009680:	0800b34c 	.word	0x0800b34c
 8009684:	0800b36c 	.word	0x0800b36c
 8009688:	0800b32c 	.word	0x0800b32c

0800968c <std>:
 800968c:	2300      	movs	r3, #0
 800968e:	b510      	push	{r4, lr}
 8009690:	4604      	mov	r4, r0
 8009692:	e9c0 3300 	strd	r3, r3, [r0]
 8009696:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800969a:	6083      	str	r3, [r0, #8]
 800969c:	8181      	strh	r1, [r0, #12]
 800969e:	6643      	str	r3, [r0, #100]	; 0x64
 80096a0:	81c2      	strh	r2, [r0, #14]
 80096a2:	6183      	str	r3, [r0, #24]
 80096a4:	4619      	mov	r1, r3
 80096a6:	2208      	movs	r2, #8
 80096a8:	305c      	adds	r0, #92	; 0x5c
 80096aa:	f7ff fcd1 	bl	8009050 <memset>
 80096ae:	4b05      	ldr	r3, [pc, #20]	; (80096c4 <std+0x38>)
 80096b0:	6263      	str	r3, [r4, #36]	; 0x24
 80096b2:	4b05      	ldr	r3, [pc, #20]	; (80096c8 <std+0x3c>)
 80096b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80096b6:	4b05      	ldr	r3, [pc, #20]	; (80096cc <std+0x40>)
 80096b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80096ba:	4b05      	ldr	r3, [pc, #20]	; (80096d0 <std+0x44>)
 80096bc:	6224      	str	r4, [r4, #32]
 80096be:	6323      	str	r3, [r4, #48]	; 0x30
 80096c0:	bd10      	pop	{r4, pc}
 80096c2:	bf00      	nop
 80096c4:	08009f81 	.word	0x08009f81
 80096c8:	08009fa3 	.word	0x08009fa3
 80096cc:	08009fdb 	.word	0x08009fdb
 80096d0:	08009fff 	.word	0x08009fff

080096d4 <_cleanup_r>:
 80096d4:	4901      	ldr	r1, [pc, #4]	; (80096dc <_cleanup_r+0x8>)
 80096d6:	f000 b8c1 	b.w	800985c <_fwalk_reent>
 80096da:	bf00      	nop
 80096dc:	08009615 	.word	0x08009615

080096e0 <__sfmoreglue>:
 80096e0:	b570      	push	{r4, r5, r6, lr}
 80096e2:	2268      	movs	r2, #104	; 0x68
 80096e4:	1e4d      	subs	r5, r1, #1
 80096e6:	4355      	muls	r5, r2
 80096e8:	460e      	mov	r6, r1
 80096ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80096ee:	f7ff fd23 	bl	8009138 <_malloc_r>
 80096f2:	4604      	mov	r4, r0
 80096f4:	b140      	cbz	r0, 8009708 <__sfmoreglue+0x28>
 80096f6:	2100      	movs	r1, #0
 80096f8:	e9c0 1600 	strd	r1, r6, [r0]
 80096fc:	300c      	adds	r0, #12
 80096fe:	60a0      	str	r0, [r4, #8]
 8009700:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009704:	f7ff fca4 	bl	8009050 <memset>
 8009708:	4620      	mov	r0, r4
 800970a:	bd70      	pop	{r4, r5, r6, pc}

0800970c <__sfp_lock_acquire>:
 800970c:	4801      	ldr	r0, [pc, #4]	; (8009714 <__sfp_lock_acquire+0x8>)
 800970e:	f7ff bc7e 	b.w	800900e <__retarget_lock_acquire_recursive>
 8009712:	bf00      	nop
 8009714:	20008c79 	.word	0x20008c79

08009718 <__sfp_lock_release>:
 8009718:	4801      	ldr	r0, [pc, #4]	; (8009720 <__sfp_lock_release+0x8>)
 800971a:	f7ff bc79 	b.w	8009010 <__retarget_lock_release_recursive>
 800971e:	bf00      	nop
 8009720:	20008c79 	.word	0x20008c79

08009724 <__sinit_lock_acquire>:
 8009724:	4801      	ldr	r0, [pc, #4]	; (800972c <__sinit_lock_acquire+0x8>)
 8009726:	f7ff bc72 	b.w	800900e <__retarget_lock_acquire_recursive>
 800972a:	bf00      	nop
 800972c:	20008c7a 	.word	0x20008c7a

08009730 <__sinit_lock_release>:
 8009730:	4801      	ldr	r0, [pc, #4]	; (8009738 <__sinit_lock_release+0x8>)
 8009732:	f7ff bc6d 	b.w	8009010 <__retarget_lock_release_recursive>
 8009736:	bf00      	nop
 8009738:	20008c7a 	.word	0x20008c7a

0800973c <__sinit>:
 800973c:	b510      	push	{r4, lr}
 800973e:	4604      	mov	r4, r0
 8009740:	f7ff fff0 	bl	8009724 <__sinit_lock_acquire>
 8009744:	69a3      	ldr	r3, [r4, #24]
 8009746:	b11b      	cbz	r3, 8009750 <__sinit+0x14>
 8009748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800974c:	f7ff bff0 	b.w	8009730 <__sinit_lock_release>
 8009750:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009754:	6523      	str	r3, [r4, #80]	; 0x50
 8009756:	4b13      	ldr	r3, [pc, #76]	; (80097a4 <__sinit+0x68>)
 8009758:	4a13      	ldr	r2, [pc, #76]	; (80097a8 <__sinit+0x6c>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	62a2      	str	r2, [r4, #40]	; 0x28
 800975e:	42a3      	cmp	r3, r4
 8009760:	bf04      	itt	eq
 8009762:	2301      	moveq	r3, #1
 8009764:	61a3      	streq	r3, [r4, #24]
 8009766:	4620      	mov	r0, r4
 8009768:	f000 f820 	bl	80097ac <__sfp>
 800976c:	6060      	str	r0, [r4, #4]
 800976e:	4620      	mov	r0, r4
 8009770:	f000 f81c 	bl	80097ac <__sfp>
 8009774:	60a0      	str	r0, [r4, #8]
 8009776:	4620      	mov	r0, r4
 8009778:	f000 f818 	bl	80097ac <__sfp>
 800977c:	2200      	movs	r2, #0
 800977e:	60e0      	str	r0, [r4, #12]
 8009780:	2104      	movs	r1, #4
 8009782:	6860      	ldr	r0, [r4, #4]
 8009784:	f7ff ff82 	bl	800968c <std>
 8009788:	68a0      	ldr	r0, [r4, #8]
 800978a:	2201      	movs	r2, #1
 800978c:	2109      	movs	r1, #9
 800978e:	f7ff ff7d 	bl	800968c <std>
 8009792:	68e0      	ldr	r0, [r4, #12]
 8009794:	2202      	movs	r2, #2
 8009796:	2112      	movs	r1, #18
 8009798:	f7ff ff78 	bl	800968c <std>
 800979c:	2301      	movs	r3, #1
 800979e:	61a3      	str	r3, [r4, #24]
 80097a0:	e7d2      	b.n	8009748 <__sinit+0xc>
 80097a2:	bf00      	nop
 80097a4:	0800b278 	.word	0x0800b278
 80097a8:	080096d5 	.word	0x080096d5

080097ac <__sfp>:
 80097ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ae:	4607      	mov	r7, r0
 80097b0:	f7ff ffac 	bl	800970c <__sfp_lock_acquire>
 80097b4:	4b1e      	ldr	r3, [pc, #120]	; (8009830 <__sfp+0x84>)
 80097b6:	681e      	ldr	r6, [r3, #0]
 80097b8:	69b3      	ldr	r3, [r6, #24]
 80097ba:	b913      	cbnz	r3, 80097c2 <__sfp+0x16>
 80097bc:	4630      	mov	r0, r6
 80097be:	f7ff ffbd 	bl	800973c <__sinit>
 80097c2:	3648      	adds	r6, #72	; 0x48
 80097c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80097c8:	3b01      	subs	r3, #1
 80097ca:	d503      	bpl.n	80097d4 <__sfp+0x28>
 80097cc:	6833      	ldr	r3, [r6, #0]
 80097ce:	b30b      	cbz	r3, 8009814 <__sfp+0x68>
 80097d0:	6836      	ldr	r6, [r6, #0]
 80097d2:	e7f7      	b.n	80097c4 <__sfp+0x18>
 80097d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80097d8:	b9d5      	cbnz	r5, 8009810 <__sfp+0x64>
 80097da:	4b16      	ldr	r3, [pc, #88]	; (8009834 <__sfp+0x88>)
 80097dc:	60e3      	str	r3, [r4, #12]
 80097de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80097e2:	6665      	str	r5, [r4, #100]	; 0x64
 80097e4:	f7ff fc12 	bl	800900c <__retarget_lock_init_recursive>
 80097e8:	f7ff ff96 	bl	8009718 <__sfp_lock_release>
 80097ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80097f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80097f4:	6025      	str	r5, [r4, #0]
 80097f6:	61a5      	str	r5, [r4, #24]
 80097f8:	2208      	movs	r2, #8
 80097fa:	4629      	mov	r1, r5
 80097fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009800:	f7ff fc26 	bl	8009050 <memset>
 8009804:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009808:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800980c:	4620      	mov	r0, r4
 800980e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009810:	3468      	adds	r4, #104	; 0x68
 8009812:	e7d9      	b.n	80097c8 <__sfp+0x1c>
 8009814:	2104      	movs	r1, #4
 8009816:	4638      	mov	r0, r7
 8009818:	f7ff ff62 	bl	80096e0 <__sfmoreglue>
 800981c:	4604      	mov	r4, r0
 800981e:	6030      	str	r0, [r6, #0]
 8009820:	2800      	cmp	r0, #0
 8009822:	d1d5      	bne.n	80097d0 <__sfp+0x24>
 8009824:	f7ff ff78 	bl	8009718 <__sfp_lock_release>
 8009828:	230c      	movs	r3, #12
 800982a:	603b      	str	r3, [r7, #0]
 800982c:	e7ee      	b.n	800980c <__sfp+0x60>
 800982e:	bf00      	nop
 8009830:	0800b278 	.word	0x0800b278
 8009834:	ffff0001 	.word	0xffff0001

08009838 <fiprintf>:
 8009838:	b40e      	push	{r1, r2, r3}
 800983a:	b503      	push	{r0, r1, lr}
 800983c:	4601      	mov	r1, r0
 800983e:	ab03      	add	r3, sp, #12
 8009840:	4805      	ldr	r0, [pc, #20]	; (8009858 <fiprintf+0x20>)
 8009842:	f853 2b04 	ldr.w	r2, [r3], #4
 8009846:	6800      	ldr	r0, [r0, #0]
 8009848:	9301      	str	r3, [sp, #4]
 800984a:	f000 f8d5 	bl	80099f8 <_vfiprintf_r>
 800984e:	b002      	add	sp, #8
 8009850:	f85d eb04 	ldr.w	lr, [sp], #4
 8009854:	b003      	add	sp, #12
 8009856:	4770      	bx	lr
 8009858:	20000010 	.word	0x20000010

0800985c <_fwalk_reent>:
 800985c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009860:	4606      	mov	r6, r0
 8009862:	4688      	mov	r8, r1
 8009864:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009868:	2700      	movs	r7, #0
 800986a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800986e:	f1b9 0901 	subs.w	r9, r9, #1
 8009872:	d505      	bpl.n	8009880 <_fwalk_reent+0x24>
 8009874:	6824      	ldr	r4, [r4, #0]
 8009876:	2c00      	cmp	r4, #0
 8009878:	d1f7      	bne.n	800986a <_fwalk_reent+0xe>
 800987a:	4638      	mov	r0, r7
 800987c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009880:	89ab      	ldrh	r3, [r5, #12]
 8009882:	2b01      	cmp	r3, #1
 8009884:	d907      	bls.n	8009896 <_fwalk_reent+0x3a>
 8009886:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800988a:	3301      	adds	r3, #1
 800988c:	d003      	beq.n	8009896 <_fwalk_reent+0x3a>
 800988e:	4629      	mov	r1, r5
 8009890:	4630      	mov	r0, r6
 8009892:	47c0      	blx	r8
 8009894:	4307      	orrs	r7, r0
 8009896:	3568      	adds	r5, #104	; 0x68
 8009898:	e7e9      	b.n	800986e <_fwalk_reent+0x12>
	...

0800989c <_gettimeofday_r>:
 800989c:	b538      	push	{r3, r4, r5, lr}
 800989e:	4d07      	ldr	r5, [pc, #28]	; (80098bc <_gettimeofday_r+0x20>)
 80098a0:	2300      	movs	r3, #0
 80098a2:	4604      	mov	r4, r0
 80098a4:	4608      	mov	r0, r1
 80098a6:	4611      	mov	r1, r2
 80098a8:	602b      	str	r3, [r5, #0]
 80098aa:	f001 fb7b 	bl	800afa4 <_gettimeofday>
 80098ae:	1c43      	adds	r3, r0, #1
 80098b0:	d102      	bne.n	80098b8 <_gettimeofday_r+0x1c>
 80098b2:	682b      	ldr	r3, [r5, #0]
 80098b4:	b103      	cbz	r3, 80098b8 <_gettimeofday_r+0x1c>
 80098b6:	6023      	str	r3, [r4, #0]
 80098b8:	bd38      	pop	{r3, r4, r5, pc}
 80098ba:	bf00      	nop
 80098bc:	20008c84 	.word	0x20008c84

080098c0 <__swhatbuf_r>:
 80098c0:	b570      	push	{r4, r5, r6, lr}
 80098c2:	460e      	mov	r6, r1
 80098c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098c8:	2900      	cmp	r1, #0
 80098ca:	b096      	sub	sp, #88	; 0x58
 80098cc:	4614      	mov	r4, r2
 80098ce:	461d      	mov	r5, r3
 80098d0:	da08      	bge.n	80098e4 <__swhatbuf_r+0x24>
 80098d2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80098d6:	2200      	movs	r2, #0
 80098d8:	602a      	str	r2, [r5, #0]
 80098da:	061a      	lsls	r2, r3, #24
 80098dc:	d410      	bmi.n	8009900 <__swhatbuf_r+0x40>
 80098de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098e2:	e00e      	b.n	8009902 <__swhatbuf_r+0x42>
 80098e4:	466a      	mov	r2, sp
 80098e6:	f000 fbb9 	bl	800a05c <_fstat_r>
 80098ea:	2800      	cmp	r0, #0
 80098ec:	dbf1      	blt.n	80098d2 <__swhatbuf_r+0x12>
 80098ee:	9a01      	ldr	r2, [sp, #4]
 80098f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80098f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80098f8:	425a      	negs	r2, r3
 80098fa:	415a      	adcs	r2, r3
 80098fc:	602a      	str	r2, [r5, #0]
 80098fe:	e7ee      	b.n	80098de <__swhatbuf_r+0x1e>
 8009900:	2340      	movs	r3, #64	; 0x40
 8009902:	2000      	movs	r0, #0
 8009904:	6023      	str	r3, [r4, #0]
 8009906:	b016      	add	sp, #88	; 0x58
 8009908:	bd70      	pop	{r4, r5, r6, pc}
	...

0800990c <__smakebuf_r>:
 800990c:	898b      	ldrh	r3, [r1, #12]
 800990e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009910:	079d      	lsls	r5, r3, #30
 8009912:	4606      	mov	r6, r0
 8009914:	460c      	mov	r4, r1
 8009916:	d507      	bpl.n	8009928 <__smakebuf_r+0x1c>
 8009918:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800991c:	6023      	str	r3, [r4, #0]
 800991e:	6123      	str	r3, [r4, #16]
 8009920:	2301      	movs	r3, #1
 8009922:	6163      	str	r3, [r4, #20]
 8009924:	b002      	add	sp, #8
 8009926:	bd70      	pop	{r4, r5, r6, pc}
 8009928:	ab01      	add	r3, sp, #4
 800992a:	466a      	mov	r2, sp
 800992c:	f7ff ffc8 	bl	80098c0 <__swhatbuf_r>
 8009930:	9900      	ldr	r1, [sp, #0]
 8009932:	4605      	mov	r5, r0
 8009934:	4630      	mov	r0, r6
 8009936:	f7ff fbff 	bl	8009138 <_malloc_r>
 800993a:	b948      	cbnz	r0, 8009950 <__smakebuf_r+0x44>
 800993c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009940:	059a      	lsls	r2, r3, #22
 8009942:	d4ef      	bmi.n	8009924 <__smakebuf_r+0x18>
 8009944:	f023 0303 	bic.w	r3, r3, #3
 8009948:	f043 0302 	orr.w	r3, r3, #2
 800994c:	81a3      	strh	r3, [r4, #12]
 800994e:	e7e3      	b.n	8009918 <__smakebuf_r+0xc>
 8009950:	4b0d      	ldr	r3, [pc, #52]	; (8009988 <__smakebuf_r+0x7c>)
 8009952:	62b3      	str	r3, [r6, #40]	; 0x28
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	6020      	str	r0, [r4, #0]
 8009958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800995c:	81a3      	strh	r3, [r4, #12]
 800995e:	9b00      	ldr	r3, [sp, #0]
 8009960:	6163      	str	r3, [r4, #20]
 8009962:	9b01      	ldr	r3, [sp, #4]
 8009964:	6120      	str	r0, [r4, #16]
 8009966:	b15b      	cbz	r3, 8009980 <__smakebuf_r+0x74>
 8009968:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800996c:	4630      	mov	r0, r6
 800996e:	f000 fb87 	bl	800a080 <_isatty_r>
 8009972:	b128      	cbz	r0, 8009980 <__smakebuf_r+0x74>
 8009974:	89a3      	ldrh	r3, [r4, #12]
 8009976:	f023 0303 	bic.w	r3, r3, #3
 800997a:	f043 0301 	orr.w	r3, r3, #1
 800997e:	81a3      	strh	r3, [r4, #12]
 8009980:	89a0      	ldrh	r0, [r4, #12]
 8009982:	4305      	orrs	r5, r0
 8009984:	81a5      	strh	r5, [r4, #12]
 8009986:	e7cd      	b.n	8009924 <__smakebuf_r+0x18>
 8009988:	080096d5 	.word	0x080096d5

0800998c <__malloc_lock>:
 800998c:	4801      	ldr	r0, [pc, #4]	; (8009994 <__malloc_lock+0x8>)
 800998e:	f7ff bb3e 	b.w	800900e <__retarget_lock_acquire_recursive>
 8009992:	bf00      	nop
 8009994:	20008c78 	.word	0x20008c78

08009998 <__malloc_unlock>:
 8009998:	4801      	ldr	r0, [pc, #4]	; (80099a0 <__malloc_unlock+0x8>)
 800999a:	f7ff bb39 	b.w	8009010 <__retarget_lock_release_recursive>
 800999e:	bf00      	nop
 80099a0:	20008c78 	.word	0x20008c78

080099a4 <__sfputc_r>:
 80099a4:	6893      	ldr	r3, [r2, #8]
 80099a6:	3b01      	subs	r3, #1
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	b410      	push	{r4}
 80099ac:	6093      	str	r3, [r2, #8]
 80099ae:	da08      	bge.n	80099c2 <__sfputc_r+0x1e>
 80099b0:	6994      	ldr	r4, [r2, #24]
 80099b2:	42a3      	cmp	r3, r4
 80099b4:	db01      	blt.n	80099ba <__sfputc_r+0x16>
 80099b6:	290a      	cmp	r1, #10
 80099b8:	d103      	bne.n	80099c2 <__sfputc_r+0x1e>
 80099ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099be:	f7ff bcc5 	b.w	800934c <__swbuf_r>
 80099c2:	6813      	ldr	r3, [r2, #0]
 80099c4:	1c58      	adds	r0, r3, #1
 80099c6:	6010      	str	r0, [r2, #0]
 80099c8:	7019      	strb	r1, [r3, #0]
 80099ca:	4608      	mov	r0, r1
 80099cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099d0:	4770      	bx	lr

080099d2 <__sfputs_r>:
 80099d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099d4:	4606      	mov	r6, r0
 80099d6:	460f      	mov	r7, r1
 80099d8:	4614      	mov	r4, r2
 80099da:	18d5      	adds	r5, r2, r3
 80099dc:	42ac      	cmp	r4, r5
 80099de:	d101      	bne.n	80099e4 <__sfputs_r+0x12>
 80099e0:	2000      	movs	r0, #0
 80099e2:	e007      	b.n	80099f4 <__sfputs_r+0x22>
 80099e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099e8:	463a      	mov	r2, r7
 80099ea:	4630      	mov	r0, r6
 80099ec:	f7ff ffda 	bl	80099a4 <__sfputc_r>
 80099f0:	1c43      	adds	r3, r0, #1
 80099f2:	d1f3      	bne.n	80099dc <__sfputs_r+0xa>
 80099f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080099f8 <_vfiprintf_r>:
 80099f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fc:	460d      	mov	r5, r1
 80099fe:	b09d      	sub	sp, #116	; 0x74
 8009a00:	4614      	mov	r4, r2
 8009a02:	4698      	mov	r8, r3
 8009a04:	4606      	mov	r6, r0
 8009a06:	b118      	cbz	r0, 8009a10 <_vfiprintf_r+0x18>
 8009a08:	6983      	ldr	r3, [r0, #24]
 8009a0a:	b90b      	cbnz	r3, 8009a10 <_vfiprintf_r+0x18>
 8009a0c:	f7ff fe96 	bl	800973c <__sinit>
 8009a10:	4b89      	ldr	r3, [pc, #548]	; (8009c38 <_vfiprintf_r+0x240>)
 8009a12:	429d      	cmp	r5, r3
 8009a14:	d11b      	bne.n	8009a4e <_vfiprintf_r+0x56>
 8009a16:	6875      	ldr	r5, [r6, #4]
 8009a18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a1a:	07d9      	lsls	r1, r3, #31
 8009a1c:	d405      	bmi.n	8009a2a <_vfiprintf_r+0x32>
 8009a1e:	89ab      	ldrh	r3, [r5, #12]
 8009a20:	059a      	lsls	r2, r3, #22
 8009a22:	d402      	bmi.n	8009a2a <_vfiprintf_r+0x32>
 8009a24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a26:	f7ff faf2 	bl	800900e <__retarget_lock_acquire_recursive>
 8009a2a:	89ab      	ldrh	r3, [r5, #12]
 8009a2c:	071b      	lsls	r3, r3, #28
 8009a2e:	d501      	bpl.n	8009a34 <_vfiprintf_r+0x3c>
 8009a30:	692b      	ldr	r3, [r5, #16]
 8009a32:	b9eb      	cbnz	r3, 8009a70 <_vfiprintf_r+0x78>
 8009a34:	4629      	mov	r1, r5
 8009a36:	4630      	mov	r0, r6
 8009a38:	f7ff fcda 	bl	80093f0 <__swsetup_r>
 8009a3c:	b1c0      	cbz	r0, 8009a70 <_vfiprintf_r+0x78>
 8009a3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a40:	07dc      	lsls	r4, r3, #31
 8009a42:	d50e      	bpl.n	8009a62 <_vfiprintf_r+0x6a>
 8009a44:	f04f 30ff 	mov.w	r0, #4294967295
 8009a48:	b01d      	add	sp, #116	; 0x74
 8009a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a4e:	4b7b      	ldr	r3, [pc, #492]	; (8009c3c <_vfiprintf_r+0x244>)
 8009a50:	429d      	cmp	r5, r3
 8009a52:	d101      	bne.n	8009a58 <_vfiprintf_r+0x60>
 8009a54:	68b5      	ldr	r5, [r6, #8]
 8009a56:	e7df      	b.n	8009a18 <_vfiprintf_r+0x20>
 8009a58:	4b79      	ldr	r3, [pc, #484]	; (8009c40 <_vfiprintf_r+0x248>)
 8009a5a:	429d      	cmp	r5, r3
 8009a5c:	bf08      	it	eq
 8009a5e:	68f5      	ldreq	r5, [r6, #12]
 8009a60:	e7da      	b.n	8009a18 <_vfiprintf_r+0x20>
 8009a62:	89ab      	ldrh	r3, [r5, #12]
 8009a64:	0598      	lsls	r0, r3, #22
 8009a66:	d4ed      	bmi.n	8009a44 <_vfiprintf_r+0x4c>
 8009a68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a6a:	f7ff fad1 	bl	8009010 <__retarget_lock_release_recursive>
 8009a6e:	e7e9      	b.n	8009a44 <_vfiprintf_r+0x4c>
 8009a70:	2300      	movs	r3, #0
 8009a72:	9309      	str	r3, [sp, #36]	; 0x24
 8009a74:	2320      	movs	r3, #32
 8009a76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a7e:	2330      	movs	r3, #48	; 0x30
 8009a80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009c44 <_vfiprintf_r+0x24c>
 8009a84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a88:	f04f 0901 	mov.w	r9, #1
 8009a8c:	4623      	mov	r3, r4
 8009a8e:	469a      	mov	sl, r3
 8009a90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a94:	b10a      	cbz	r2, 8009a9a <_vfiprintf_r+0xa2>
 8009a96:	2a25      	cmp	r2, #37	; 0x25
 8009a98:	d1f9      	bne.n	8009a8e <_vfiprintf_r+0x96>
 8009a9a:	ebba 0b04 	subs.w	fp, sl, r4
 8009a9e:	d00b      	beq.n	8009ab8 <_vfiprintf_r+0xc0>
 8009aa0:	465b      	mov	r3, fp
 8009aa2:	4622      	mov	r2, r4
 8009aa4:	4629      	mov	r1, r5
 8009aa6:	4630      	mov	r0, r6
 8009aa8:	f7ff ff93 	bl	80099d2 <__sfputs_r>
 8009aac:	3001      	adds	r0, #1
 8009aae:	f000 80aa 	beq.w	8009c06 <_vfiprintf_r+0x20e>
 8009ab2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ab4:	445a      	add	r2, fp
 8009ab6:	9209      	str	r2, [sp, #36]	; 0x24
 8009ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	f000 80a2 	beq.w	8009c06 <_vfiprintf_r+0x20e>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ac8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009acc:	f10a 0a01 	add.w	sl, sl, #1
 8009ad0:	9304      	str	r3, [sp, #16]
 8009ad2:	9307      	str	r3, [sp, #28]
 8009ad4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ad8:	931a      	str	r3, [sp, #104]	; 0x68
 8009ada:	4654      	mov	r4, sl
 8009adc:	2205      	movs	r2, #5
 8009ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ae2:	4858      	ldr	r0, [pc, #352]	; (8009c44 <_vfiprintf_r+0x24c>)
 8009ae4:	f7f6 fb74 	bl	80001d0 <memchr>
 8009ae8:	9a04      	ldr	r2, [sp, #16]
 8009aea:	b9d8      	cbnz	r0, 8009b24 <_vfiprintf_r+0x12c>
 8009aec:	06d1      	lsls	r1, r2, #27
 8009aee:	bf44      	itt	mi
 8009af0:	2320      	movmi	r3, #32
 8009af2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009af6:	0713      	lsls	r3, r2, #28
 8009af8:	bf44      	itt	mi
 8009afa:	232b      	movmi	r3, #43	; 0x2b
 8009afc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b00:	f89a 3000 	ldrb.w	r3, [sl]
 8009b04:	2b2a      	cmp	r3, #42	; 0x2a
 8009b06:	d015      	beq.n	8009b34 <_vfiprintf_r+0x13c>
 8009b08:	9a07      	ldr	r2, [sp, #28]
 8009b0a:	4654      	mov	r4, sl
 8009b0c:	2000      	movs	r0, #0
 8009b0e:	f04f 0c0a 	mov.w	ip, #10
 8009b12:	4621      	mov	r1, r4
 8009b14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b18:	3b30      	subs	r3, #48	; 0x30
 8009b1a:	2b09      	cmp	r3, #9
 8009b1c:	d94e      	bls.n	8009bbc <_vfiprintf_r+0x1c4>
 8009b1e:	b1b0      	cbz	r0, 8009b4e <_vfiprintf_r+0x156>
 8009b20:	9207      	str	r2, [sp, #28]
 8009b22:	e014      	b.n	8009b4e <_vfiprintf_r+0x156>
 8009b24:	eba0 0308 	sub.w	r3, r0, r8
 8009b28:	fa09 f303 	lsl.w	r3, r9, r3
 8009b2c:	4313      	orrs	r3, r2
 8009b2e:	9304      	str	r3, [sp, #16]
 8009b30:	46a2      	mov	sl, r4
 8009b32:	e7d2      	b.n	8009ada <_vfiprintf_r+0xe2>
 8009b34:	9b03      	ldr	r3, [sp, #12]
 8009b36:	1d19      	adds	r1, r3, #4
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	9103      	str	r1, [sp, #12]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	bfbb      	ittet	lt
 8009b40:	425b      	neglt	r3, r3
 8009b42:	f042 0202 	orrlt.w	r2, r2, #2
 8009b46:	9307      	strge	r3, [sp, #28]
 8009b48:	9307      	strlt	r3, [sp, #28]
 8009b4a:	bfb8      	it	lt
 8009b4c:	9204      	strlt	r2, [sp, #16]
 8009b4e:	7823      	ldrb	r3, [r4, #0]
 8009b50:	2b2e      	cmp	r3, #46	; 0x2e
 8009b52:	d10c      	bne.n	8009b6e <_vfiprintf_r+0x176>
 8009b54:	7863      	ldrb	r3, [r4, #1]
 8009b56:	2b2a      	cmp	r3, #42	; 0x2a
 8009b58:	d135      	bne.n	8009bc6 <_vfiprintf_r+0x1ce>
 8009b5a:	9b03      	ldr	r3, [sp, #12]
 8009b5c:	1d1a      	adds	r2, r3, #4
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	9203      	str	r2, [sp, #12]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	bfb8      	it	lt
 8009b66:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b6a:	3402      	adds	r4, #2
 8009b6c:	9305      	str	r3, [sp, #20]
 8009b6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009c54 <_vfiprintf_r+0x25c>
 8009b72:	7821      	ldrb	r1, [r4, #0]
 8009b74:	2203      	movs	r2, #3
 8009b76:	4650      	mov	r0, sl
 8009b78:	f7f6 fb2a 	bl	80001d0 <memchr>
 8009b7c:	b140      	cbz	r0, 8009b90 <_vfiprintf_r+0x198>
 8009b7e:	2340      	movs	r3, #64	; 0x40
 8009b80:	eba0 000a 	sub.w	r0, r0, sl
 8009b84:	fa03 f000 	lsl.w	r0, r3, r0
 8009b88:	9b04      	ldr	r3, [sp, #16]
 8009b8a:	4303      	orrs	r3, r0
 8009b8c:	3401      	adds	r4, #1
 8009b8e:	9304      	str	r3, [sp, #16]
 8009b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b94:	482c      	ldr	r0, [pc, #176]	; (8009c48 <_vfiprintf_r+0x250>)
 8009b96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b9a:	2206      	movs	r2, #6
 8009b9c:	f7f6 fb18 	bl	80001d0 <memchr>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	d03f      	beq.n	8009c24 <_vfiprintf_r+0x22c>
 8009ba4:	4b29      	ldr	r3, [pc, #164]	; (8009c4c <_vfiprintf_r+0x254>)
 8009ba6:	bb1b      	cbnz	r3, 8009bf0 <_vfiprintf_r+0x1f8>
 8009ba8:	9b03      	ldr	r3, [sp, #12]
 8009baa:	3307      	adds	r3, #7
 8009bac:	f023 0307 	bic.w	r3, r3, #7
 8009bb0:	3308      	adds	r3, #8
 8009bb2:	9303      	str	r3, [sp, #12]
 8009bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bb6:	443b      	add	r3, r7
 8009bb8:	9309      	str	r3, [sp, #36]	; 0x24
 8009bba:	e767      	b.n	8009a8c <_vfiprintf_r+0x94>
 8009bbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bc0:	460c      	mov	r4, r1
 8009bc2:	2001      	movs	r0, #1
 8009bc4:	e7a5      	b.n	8009b12 <_vfiprintf_r+0x11a>
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	3401      	adds	r4, #1
 8009bca:	9305      	str	r3, [sp, #20]
 8009bcc:	4619      	mov	r1, r3
 8009bce:	f04f 0c0a 	mov.w	ip, #10
 8009bd2:	4620      	mov	r0, r4
 8009bd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bd8:	3a30      	subs	r2, #48	; 0x30
 8009bda:	2a09      	cmp	r2, #9
 8009bdc:	d903      	bls.n	8009be6 <_vfiprintf_r+0x1ee>
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d0c5      	beq.n	8009b6e <_vfiprintf_r+0x176>
 8009be2:	9105      	str	r1, [sp, #20]
 8009be4:	e7c3      	b.n	8009b6e <_vfiprintf_r+0x176>
 8009be6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009bea:	4604      	mov	r4, r0
 8009bec:	2301      	movs	r3, #1
 8009bee:	e7f0      	b.n	8009bd2 <_vfiprintf_r+0x1da>
 8009bf0:	ab03      	add	r3, sp, #12
 8009bf2:	9300      	str	r3, [sp, #0]
 8009bf4:	462a      	mov	r2, r5
 8009bf6:	4b16      	ldr	r3, [pc, #88]	; (8009c50 <_vfiprintf_r+0x258>)
 8009bf8:	a904      	add	r1, sp, #16
 8009bfa:	4630      	mov	r0, r6
 8009bfc:	f3af 8000 	nop.w
 8009c00:	4607      	mov	r7, r0
 8009c02:	1c78      	adds	r0, r7, #1
 8009c04:	d1d6      	bne.n	8009bb4 <_vfiprintf_r+0x1bc>
 8009c06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c08:	07d9      	lsls	r1, r3, #31
 8009c0a:	d405      	bmi.n	8009c18 <_vfiprintf_r+0x220>
 8009c0c:	89ab      	ldrh	r3, [r5, #12]
 8009c0e:	059a      	lsls	r2, r3, #22
 8009c10:	d402      	bmi.n	8009c18 <_vfiprintf_r+0x220>
 8009c12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c14:	f7ff f9fc 	bl	8009010 <__retarget_lock_release_recursive>
 8009c18:	89ab      	ldrh	r3, [r5, #12]
 8009c1a:	065b      	lsls	r3, r3, #25
 8009c1c:	f53f af12 	bmi.w	8009a44 <_vfiprintf_r+0x4c>
 8009c20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c22:	e711      	b.n	8009a48 <_vfiprintf_r+0x50>
 8009c24:	ab03      	add	r3, sp, #12
 8009c26:	9300      	str	r3, [sp, #0]
 8009c28:	462a      	mov	r2, r5
 8009c2a:	4b09      	ldr	r3, [pc, #36]	; (8009c50 <_vfiprintf_r+0x258>)
 8009c2c:	a904      	add	r1, sp, #16
 8009c2e:	4630      	mov	r0, r6
 8009c30:	f000 f880 	bl	8009d34 <_printf_i>
 8009c34:	e7e4      	b.n	8009c00 <_vfiprintf_r+0x208>
 8009c36:	bf00      	nop
 8009c38:	0800b34c 	.word	0x0800b34c
 8009c3c:	0800b36c 	.word	0x0800b36c
 8009c40:	0800b32c 	.word	0x0800b32c
 8009c44:	0800b38c 	.word	0x0800b38c
 8009c48:	0800b396 	.word	0x0800b396
 8009c4c:	00000000 	.word	0x00000000
 8009c50:	080099d3 	.word	0x080099d3
 8009c54:	0800b392 	.word	0x0800b392

08009c58 <_printf_common>:
 8009c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c5c:	4616      	mov	r6, r2
 8009c5e:	4699      	mov	r9, r3
 8009c60:	688a      	ldr	r2, [r1, #8]
 8009c62:	690b      	ldr	r3, [r1, #16]
 8009c64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	bfb8      	it	lt
 8009c6c:	4613      	movlt	r3, r2
 8009c6e:	6033      	str	r3, [r6, #0]
 8009c70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009c74:	4607      	mov	r7, r0
 8009c76:	460c      	mov	r4, r1
 8009c78:	b10a      	cbz	r2, 8009c7e <_printf_common+0x26>
 8009c7a:	3301      	adds	r3, #1
 8009c7c:	6033      	str	r3, [r6, #0]
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	0699      	lsls	r1, r3, #26
 8009c82:	bf42      	ittt	mi
 8009c84:	6833      	ldrmi	r3, [r6, #0]
 8009c86:	3302      	addmi	r3, #2
 8009c88:	6033      	strmi	r3, [r6, #0]
 8009c8a:	6825      	ldr	r5, [r4, #0]
 8009c8c:	f015 0506 	ands.w	r5, r5, #6
 8009c90:	d106      	bne.n	8009ca0 <_printf_common+0x48>
 8009c92:	f104 0a19 	add.w	sl, r4, #25
 8009c96:	68e3      	ldr	r3, [r4, #12]
 8009c98:	6832      	ldr	r2, [r6, #0]
 8009c9a:	1a9b      	subs	r3, r3, r2
 8009c9c:	42ab      	cmp	r3, r5
 8009c9e:	dc26      	bgt.n	8009cee <_printf_common+0x96>
 8009ca0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ca4:	1e13      	subs	r3, r2, #0
 8009ca6:	6822      	ldr	r2, [r4, #0]
 8009ca8:	bf18      	it	ne
 8009caa:	2301      	movne	r3, #1
 8009cac:	0692      	lsls	r2, r2, #26
 8009cae:	d42b      	bmi.n	8009d08 <_printf_common+0xb0>
 8009cb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009cb4:	4649      	mov	r1, r9
 8009cb6:	4638      	mov	r0, r7
 8009cb8:	47c0      	blx	r8
 8009cba:	3001      	adds	r0, #1
 8009cbc:	d01e      	beq.n	8009cfc <_printf_common+0xa4>
 8009cbe:	6823      	ldr	r3, [r4, #0]
 8009cc0:	68e5      	ldr	r5, [r4, #12]
 8009cc2:	6832      	ldr	r2, [r6, #0]
 8009cc4:	f003 0306 	and.w	r3, r3, #6
 8009cc8:	2b04      	cmp	r3, #4
 8009cca:	bf08      	it	eq
 8009ccc:	1aad      	subeq	r5, r5, r2
 8009cce:	68a3      	ldr	r3, [r4, #8]
 8009cd0:	6922      	ldr	r2, [r4, #16]
 8009cd2:	bf0c      	ite	eq
 8009cd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cd8:	2500      	movne	r5, #0
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	bfc4      	itt	gt
 8009cde:	1a9b      	subgt	r3, r3, r2
 8009ce0:	18ed      	addgt	r5, r5, r3
 8009ce2:	2600      	movs	r6, #0
 8009ce4:	341a      	adds	r4, #26
 8009ce6:	42b5      	cmp	r5, r6
 8009ce8:	d11a      	bne.n	8009d20 <_printf_common+0xc8>
 8009cea:	2000      	movs	r0, #0
 8009cec:	e008      	b.n	8009d00 <_printf_common+0xa8>
 8009cee:	2301      	movs	r3, #1
 8009cf0:	4652      	mov	r2, sl
 8009cf2:	4649      	mov	r1, r9
 8009cf4:	4638      	mov	r0, r7
 8009cf6:	47c0      	blx	r8
 8009cf8:	3001      	adds	r0, #1
 8009cfa:	d103      	bne.n	8009d04 <_printf_common+0xac>
 8009cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d04:	3501      	adds	r5, #1
 8009d06:	e7c6      	b.n	8009c96 <_printf_common+0x3e>
 8009d08:	18e1      	adds	r1, r4, r3
 8009d0a:	1c5a      	adds	r2, r3, #1
 8009d0c:	2030      	movs	r0, #48	; 0x30
 8009d0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009d12:	4422      	add	r2, r4
 8009d14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009d18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009d1c:	3302      	adds	r3, #2
 8009d1e:	e7c7      	b.n	8009cb0 <_printf_common+0x58>
 8009d20:	2301      	movs	r3, #1
 8009d22:	4622      	mov	r2, r4
 8009d24:	4649      	mov	r1, r9
 8009d26:	4638      	mov	r0, r7
 8009d28:	47c0      	blx	r8
 8009d2a:	3001      	adds	r0, #1
 8009d2c:	d0e6      	beq.n	8009cfc <_printf_common+0xa4>
 8009d2e:	3601      	adds	r6, #1
 8009d30:	e7d9      	b.n	8009ce6 <_printf_common+0x8e>
	...

08009d34 <_printf_i>:
 8009d34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d38:	7e0f      	ldrb	r7, [r1, #24]
 8009d3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009d3c:	2f78      	cmp	r7, #120	; 0x78
 8009d3e:	4691      	mov	r9, r2
 8009d40:	4680      	mov	r8, r0
 8009d42:	460c      	mov	r4, r1
 8009d44:	469a      	mov	sl, r3
 8009d46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009d4a:	d807      	bhi.n	8009d5c <_printf_i+0x28>
 8009d4c:	2f62      	cmp	r7, #98	; 0x62
 8009d4e:	d80a      	bhi.n	8009d66 <_printf_i+0x32>
 8009d50:	2f00      	cmp	r7, #0
 8009d52:	f000 80d8 	beq.w	8009f06 <_printf_i+0x1d2>
 8009d56:	2f58      	cmp	r7, #88	; 0x58
 8009d58:	f000 80a3 	beq.w	8009ea2 <_printf_i+0x16e>
 8009d5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009d64:	e03a      	b.n	8009ddc <_printf_i+0xa8>
 8009d66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009d6a:	2b15      	cmp	r3, #21
 8009d6c:	d8f6      	bhi.n	8009d5c <_printf_i+0x28>
 8009d6e:	a101      	add	r1, pc, #4	; (adr r1, 8009d74 <_printf_i+0x40>)
 8009d70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d74:	08009dcd 	.word	0x08009dcd
 8009d78:	08009de1 	.word	0x08009de1
 8009d7c:	08009d5d 	.word	0x08009d5d
 8009d80:	08009d5d 	.word	0x08009d5d
 8009d84:	08009d5d 	.word	0x08009d5d
 8009d88:	08009d5d 	.word	0x08009d5d
 8009d8c:	08009de1 	.word	0x08009de1
 8009d90:	08009d5d 	.word	0x08009d5d
 8009d94:	08009d5d 	.word	0x08009d5d
 8009d98:	08009d5d 	.word	0x08009d5d
 8009d9c:	08009d5d 	.word	0x08009d5d
 8009da0:	08009eed 	.word	0x08009eed
 8009da4:	08009e11 	.word	0x08009e11
 8009da8:	08009ecf 	.word	0x08009ecf
 8009dac:	08009d5d 	.word	0x08009d5d
 8009db0:	08009d5d 	.word	0x08009d5d
 8009db4:	08009f0f 	.word	0x08009f0f
 8009db8:	08009d5d 	.word	0x08009d5d
 8009dbc:	08009e11 	.word	0x08009e11
 8009dc0:	08009d5d 	.word	0x08009d5d
 8009dc4:	08009d5d 	.word	0x08009d5d
 8009dc8:	08009ed7 	.word	0x08009ed7
 8009dcc:	682b      	ldr	r3, [r5, #0]
 8009dce:	1d1a      	adds	r2, r3, #4
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	602a      	str	r2, [r5, #0]
 8009dd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009dd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e0a3      	b.n	8009f28 <_printf_i+0x1f4>
 8009de0:	6820      	ldr	r0, [r4, #0]
 8009de2:	6829      	ldr	r1, [r5, #0]
 8009de4:	0606      	lsls	r6, r0, #24
 8009de6:	f101 0304 	add.w	r3, r1, #4
 8009dea:	d50a      	bpl.n	8009e02 <_printf_i+0xce>
 8009dec:	680e      	ldr	r6, [r1, #0]
 8009dee:	602b      	str	r3, [r5, #0]
 8009df0:	2e00      	cmp	r6, #0
 8009df2:	da03      	bge.n	8009dfc <_printf_i+0xc8>
 8009df4:	232d      	movs	r3, #45	; 0x2d
 8009df6:	4276      	negs	r6, r6
 8009df8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dfc:	485e      	ldr	r0, [pc, #376]	; (8009f78 <_printf_i+0x244>)
 8009dfe:	230a      	movs	r3, #10
 8009e00:	e019      	b.n	8009e36 <_printf_i+0x102>
 8009e02:	680e      	ldr	r6, [r1, #0]
 8009e04:	602b      	str	r3, [r5, #0]
 8009e06:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009e0a:	bf18      	it	ne
 8009e0c:	b236      	sxthne	r6, r6
 8009e0e:	e7ef      	b.n	8009df0 <_printf_i+0xbc>
 8009e10:	682b      	ldr	r3, [r5, #0]
 8009e12:	6820      	ldr	r0, [r4, #0]
 8009e14:	1d19      	adds	r1, r3, #4
 8009e16:	6029      	str	r1, [r5, #0]
 8009e18:	0601      	lsls	r1, r0, #24
 8009e1a:	d501      	bpl.n	8009e20 <_printf_i+0xec>
 8009e1c:	681e      	ldr	r6, [r3, #0]
 8009e1e:	e002      	b.n	8009e26 <_printf_i+0xf2>
 8009e20:	0646      	lsls	r6, r0, #25
 8009e22:	d5fb      	bpl.n	8009e1c <_printf_i+0xe8>
 8009e24:	881e      	ldrh	r6, [r3, #0]
 8009e26:	4854      	ldr	r0, [pc, #336]	; (8009f78 <_printf_i+0x244>)
 8009e28:	2f6f      	cmp	r7, #111	; 0x6f
 8009e2a:	bf0c      	ite	eq
 8009e2c:	2308      	moveq	r3, #8
 8009e2e:	230a      	movne	r3, #10
 8009e30:	2100      	movs	r1, #0
 8009e32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009e36:	6865      	ldr	r5, [r4, #4]
 8009e38:	60a5      	str	r5, [r4, #8]
 8009e3a:	2d00      	cmp	r5, #0
 8009e3c:	bfa2      	ittt	ge
 8009e3e:	6821      	ldrge	r1, [r4, #0]
 8009e40:	f021 0104 	bicge.w	r1, r1, #4
 8009e44:	6021      	strge	r1, [r4, #0]
 8009e46:	b90e      	cbnz	r6, 8009e4c <_printf_i+0x118>
 8009e48:	2d00      	cmp	r5, #0
 8009e4a:	d04d      	beq.n	8009ee8 <_printf_i+0x1b4>
 8009e4c:	4615      	mov	r5, r2
 8009e4e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009e52:	fb03 6711 	mls	r7, r3, r1, r6
 8009e56:	5dc7      	ldrb	r7, [r0, r7]
 8009e58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009e5c:	4637      	mov	r7, r6
 8009e5e:	42bb      	cmp	r3, r7
 8009e60:	460e      	mov	r6, r1
 8009e62:	d9f4      	bls.n	8009e4e <_printf_i+0x11a>
 8009e64:	2b08      	cmp	r3, #8
 8009e66:	d10b      	bne.n	8009e80 <_printf_i+0x14c>
 8009e68:	6823      	ldr	r3, [r4, #0]
 8009e6a:	07de      	lsls	r6, r3, #31
 8009e6c:	d508      	bpl.n	8009e80 <_printf_i+0x14c>
 8009e6e:	6923      	ldr	r3, [r4, #16]
 8009e70:	6861      	ldr	r1, [r4, #4]
 8009e72:	4299      	cmp	r1, r3
 8009e74:	bfde      	ittt	le
 8009e76:	2330      	movle	r3, #48	; 0x30
 8009e78:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009e7c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009e80:	1b52      	subs	r2, r2, r5
 8009e82:	6122      	str	r2, [r4, #16]
 8009e84:	f8cd a000 	str.w	sl, [sp]
 8009e88:	464b      	mov	r3, r9
 8009e8a:	aa03      	add	r2, sp, #12
 8009e8c:	4621      	mov	r1, r4
 8009e8e:	4640      	mov	r0, r8
 8009e90:	f7ff fee2 	bl	8009c58 <_printf_common>
 8009e94:	3001      	adds	r0, #1
 8009e96:	d14c      	bne.n	8009f32 <_printf_i+0x1fe>
 8009e98:	f04f 30ff 	mov.w	r0, #4294967295
 8009e9c:	b004      	add	sp, #16
 8009e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ea2:	4835      	ldr	r0, [pc, #212]	; (8009f78 <_printf_i+0x244>)
 8009ea4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009ea8:	6829      	ldr	r1, [r5, #0]
 8009eaa:	6823      	ldr	r3, [r4, #0]
 8009eac:	f851 6b04 	ldr.w	r6, [r1], #4
 8009eb0:	6029      	str	r1, [r5, #0]
 8009eb2:	061d      	lsls	r5, r3, #24
 8009eb4:	d514      	bpl.n	8009ee0 <_printf_i+0x1ac>
 8009eb6:	07df      	lsls	r7, r3, #31
 8009eb8:	bf44      	itt	mi
 8009eba:	f043 0320 	orrmi.w	r3, r3, #32
 8009ebe:	6023      	strmi	r3, [r4, #0]
 8009ec0:	b91e      	cbnz	r6, 8009eca <_printf_i+0x196>
 8009ec2:	6823      	ldr	r3, [r4, #0]
 8009ec4:	f023 0320 	bic.w	r3, r3, #32
 8009ec8:	6023      	str	r3, [r4, #0]
 8009eca:	2310      	movs	r3, #16
 8009ecc:	e7b0      	b.n	8009e30 <_printf_i+0xfc>
 8009ece:	6823      	ldr	r3, [r4, #0]
 8009ed0:	f043 0320 	orr.w	r3, r3, #32
 8009ed4:	6023      	str	r3, [r4, #0]
 8009ed6:	2378      	movs	r3, #120	; 0x78
 8009ed8:	4828      	ldr	r0, [pc, #160]	; (8009f7c <_printf_i+0x248>)
 8009eda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009ede:	e7e3      	b.n	8009ea8 <_printf_i+0x174>
 8009ee0:	0659      	lsls	r1, r3, #25
 8009ee2:	bf48      	it	mi
 8009ee4:	b2b6      	uxthmi	r6, r6
 8009ee6:	e7e6      	b.n	8009eb6 <_printf_i+0x182>
 8009ee8:	4615      	mov	r5, r2
 8009eea:	e7bb      	b.n	8009e64 <_printf_i+0x130>
 8009eec:	682b      	ldr	r3, [r5, #0]
 8009eee:	6826      	ldr	r6, [r4, #0]
 8009ef0:	6961      	ldr	r1, [r4, #20]
 8009ef2:	1d18      	adds	r0, r3, #4
 8009ef4:	6028      	str	r0, [r5, #0]
 8009ef6:	0635      	lsls	r5, r6, #24
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	d501      	bpl.n	8009f00 <_printf_i+0x1cc>
 8009efc:	6019      	str	r1, [r3, #0]
 8009efe:	e002      	b.n	8009f06 <_printf_i+0x1d2>
 8009f00:	0670      	lsls	r0, r6, #25
 8009f02:	d5fb      	bpl.n	8009efc <_printf_i+0x1c8>
 8009f04:	8019      	strh	r1, [r3, #0]
 8009f06:	2300      	movs	r3, #0
 8009f08:	6123      	str	r3, [r4, #16]
 8009f0a:	4615      	mov	r5, r2
 8009f0c:	e7ba      	b.n	8009e84 <_printf_i+0x150>
 8009f0e:	682b      	ldr	r3, [r5, #0]
 8009f10:	1d1a      	adds	r2, r3, #4
 8009f12:	602a      	str	r2, [r5, #0]
 8009f14:	681d      	ldr	r5, [r3, #0]
 8009f16:	6862      	ldr	r2, [r4, #4]
 8009f18:	2100      	movs	r1, #0
 8009f1a:	4628      	mov	r0, r5
 8009f1c:	f7f6 f958 	bl	80001d0 <memchr>
 8009f20:	b108      	cbz	r0, 8009f26 <_printf_i+0x1f2>
 8009f22:	1b40      	subs	r0, r0, r5
 8009f24:	6060      	str	r0, [r4, #4]
 8009f26:	6863      	ldr	r3, [r4, #4]
 8009f28:	6123      	str	r3, [r4, #16]
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f30:	e7a8      	b.n	8009e84 <_printf_i+0x150>
 8009f32:	6923      	ldr	r3, [r4, #16]
 8009f34:	462a      	mov	r2, r5
 8009f36:	4649      	mov	r1, r9
 8009f38:	4640      	mov	r0, r8
 8009f3a:	47d0      	blx	sl
 8009f3c:	3001      	adds	r0, #1
 8009f3e:	d0ab      	beq.n	8009e98 <_printf_i+0x164>
 8009f40:	6823      	ldr	r3, [r4, #0]
 8009f42:	079b      	lsls	r3, r3, #30
 8009f44:	d413      	bmi.n	8009f6e <_printf_i+0x23a>
 8009f46:	68e0      	ldr	r0, [r4, #12]
 8009f48:	9b03      	ldr	r3, [sp, #12]
 8009f4a:	4298      	cmp	r0, r3
 8009f4c:	bfb8      	it	lt
 8009f4e:	4618      	movlt	r0, r3
 8009f50:	e7a4      	b.n	8009e9c <_printf_i+0x168>
 8009f52:	2301      	movs	r3, #1
 8009f54:	4632      	mov	r2, r6
 8009f56:	4649      	mov	r1, r9
 8009f58:	4640      	mov	r0, r8
 8009f5a:	47d0      	blx	sl
 8009f5c:	3001      	adds	r0, #1
 8009f5e:	d09b      	beq.n	8009e98 <_printf_i+0x164>
 8009f60:	3501      	adds	r5, #1
 8009f62:	68e3      	ldr	r3, [r4, #12]
 8009f64:	9903      	ldr	r1, [sp, #12]
 8009f66:	1a5b      	subs	r3, r3, r1
 8009f68:	42ab      	cmp	r3, r5
 8009f6a:	dcf2      	bgt.n	8009f52 <_printf_i+0x21e>
 8009f6c:	e7eb      	b.n	8009f46 <_printf_i+0x212>
 8009f6e:	2500      	movs	r5, #0
 8009f70:	f104 0619 	add.w	r6, r4, #25
 8009f74:	e7f5      	b.n	8009f62 <_printf_i+0x22e>
 8009f76:	bf00      	nop
 8009f78:	0800b39d 	.word	0x0800b39d
 8009f7c:	0800b3ae 	.word	0x0800b3ae

08009f80 <__sread>:
 8009f80:	b510      	push	{r4, lr}
 8009f82:	460c      	mov	r4, r1
 8009f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f88:	f000 f89c 	bl	800a0c4 <_read_r>
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	bfab      	itete	ge
 8009f90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009f92:	89a3      	ldrhlt	r3, [r4, #12]
 8009f94:	181b      	addge	r3, r3, r0
 8009f96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009f9a:	bfac      	ite	ge
 8009f9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009f9e:	81a3      	strhlt	r3, [r4, #12]
 8009fa0:	bd10      	pop	{r4, pc}

08009fa2 <__swrite>:
 8009fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fa6:	461f      	mov	r7, r3
 8009fa8:	898b      	ldrh	r3, [r1, #12]
 8009faa:	05db      	lsls	r3, r3, #23
 8009fac:	4605      	mov	r5, r0
 8009fae:	460c      	mov	r4, r1
 8009fb0:	4616      	mov	r6, r2
 8009fb2:	d505      	bpl.n	8009fc0 <__swrite+0x1e>
 8009fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fb8:	2302      	movs	r3, #2
 8009fba:	2200      	movs	r2, #0
 8009fbc:	f000 f870 	bl	800a0a0 <_lseek_r>
 8009fc0:	89a3      	ldrh	r3, [r4, #12]
 8009fc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fca:	81a3      	strh	r3, [r4, #12]
 8009fcc:	4632      	mov	r2, r6
 8009fce:	463b      	mov	r3, r7
 8009fd0:	4628      	mov	r0, r5
 8009fd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd6:	f000 b817 	b.w	800a008 <_write_r>

08009fda <__sseek>:
 8009fda:	b510      	push	{r4, lr}
 8009fdc:	460c      	mov	r4, r1
 8009fde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fe2:	f000 f85d 	bl	800a0a0 <_lseek_r>
 8009fe6:	1c43      	adds	r3, r0, #1
 8009fe8:	89a3      	ldrh	r3, [r4, #12]
 8009fea:	bf15      	itete	ne
 8009fec:	6560      	strne	r0, [r4, #84]	; 0x54
 8009fee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ff2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009ff6:	81a3      	strheq	r3, [r4, #12]
 8009ff8:	bf18      	it	ne
 8009ffa:	81a3      	strhne	r3, [r4, #12]
 8009ffc:	bd10      	pop	{r4, pc}

08009ffe <__sclose>:
 8009ffe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a002:	f000 b81b 	b.w	800a03c <_close_r>
	...

0800a008 <_write_r>:
 800a008:	b538      	push	{r3, r4, r5, lr}
 800a00a:	4d07      	ldr	r5, [pc, #28]	; (800a028 <_write_r+0x20>)
 800a00c:	4604      	mov	r4, r0
 800a00e:	4608      	mov	r0, r1
 800a010:	4611      	mov	r1, r2
 800a012:	2200      	movs	r2, #0
 800a014:	602a      	str	r2, [r5, #0]
 800a016:	461a      	mov	r2, r3
 800a018:	f7f8 fd5f 	bl	8002ada <_write>
 800a01c:	1c43      	adds	r3, r0, #1
 800a01e:	d102      	bne.n	800a026 <_write_r+0x1e>
 800a020:	682b      	ldr	r3, [r5, #0]
 800a022:	b103      	cbz	r3, 800a026 <_write_r+0x1e>
 800a024:	6023      	str	r3, [r4, #0]
 800a026:	bd38      	pop	{r3, r4, r5, pc}
 800a028:	20008c84 	.word	0x20008c84

0800a02c <abort>:
 800a02c:	b508      	push	{r3, lr}
 800a02e:	2006      	movs	r0, #6
 800a030:	f000 f882 	bl	800a138 <raise>
 800a034:	2001      	movs	r0, #1
 800a036:	f7f8 fd29 	bl	8002a8c <_exit>
	...

0800a03c <_close_r>:
 800a03c:	b538      	push	{r3, r4, r5, lr}
 800a03e:	4d06      	ldr	r5, [pc, #24]	; (800a058 <_close_r+0x1c>)
 800a040:	2300      	movs	r3, #0
 800a042:	4604      	mov	r4, r0
 800a044:	4608      	mov	r0, r1
 800a046:	602b      	str	r3, [r5, #0]
 800a048:	f7f8 fd63 	bl	8002b12 <_close>
 800a04c:	1c43      	adds	r3, r0, #1
 800a04e:	d102      	bne.n	800a056 <_close_r+0x1a>
 800a050:	682b      	ldr	r3, [r5, #0]
 800a052:	b103      	cbz	r3, 800a056 <_close_r+0x1a>
 800a054:	6023      	str	r3, [r4, #0]
 800a056:	bd38      	pop	{r3, r4, r5, pc}
 800a058:	20008c84 	.word	0x20008c84

0800a05c <_fstat_r>:
 800a05c:	b538      	push	{r3, r4, r5, lr}
 800a05e:	4d07      	ldr	r5, [pc, #28]	; (800a07c <_fstat_r+0x20>)
 800a060:	2300      	movs	r3, #0
 800a062:	4604      	mov	r4, r0
 800a064:	4608      	mov	r0, r1
 800a066:	4611      	mov	r1, r2
 800a068:	602b      	str	r3, [r5, #0]
 800a06a:	f7f8 fd5e 	bl	8002b2a <_fstat>
 800a06e:	1c43      	adds	r3, r0, #1
 800a070:	d102      	bne.n	800a078 <_fstat_r+0x1c>
 800a072:	682b      	ldr	r3, [r5, #0]
 800a074:	b103      	cbz	r3, 800a078 <_fstat_r+0x1c>
 800a076:	6023      	str	r3, [r4, #0]
 800a078:	bd38      	pop	{r3, r4, r5, pc}
 800a07a:	bf00      	nop
 800a07c:	20008c84 	.word	0x20008c84

0800a080 <_isatty_r>:
 800a080:	b538      	push	{r3, r4, r5, lr}
 800a082:	4d06      	ldr	r5, [pc, #24]	; (800a09c <_isatty_r+0x1c>)
 800a084:	2300      	movs	r3, #0
 800a086:	4604      	mov	r4, r0
 800a088:	4608      	mov	r0, r1
 800a08a:	602b      	str	r3, [r5, #0]
 800a08c:	f7f8 fd5d 	bl	8002b4a <_isatty>
 800a090:	1c43      	adds	r3, r0, #1
 800a092:	d102      	bne.n	800a09a <_isatty_r+0x1a>
 800a094:	682b      	ldr	r3, [r5, #0]
 800a096:	b103      	cbz	r3, 800a09a <_isatty_r+0x1a>
 800a098:	6023      	str	r3, [r4, #0]
 800a09a:	bd38      	pop	{r3, r4, r5, pc}
 800a09c:	20008c84 	.word	0x20008c84

0800a0a0 <_lseek_r>:
 800a0a0:	b538      	push	{r3, r4, r5, lr}
 800a0a2:	4d07      	ldr	r5, [pc, #28]	; (800a0c0 <_lseek_r+0x20>)
 800a0a4:	4604      	mov	r4, r0
 800a0a6:	4608      	mov	r0, r1
 800a0a8:	4611      	mov	r1, r2
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	602a      	str	r2, [r5, #0]
 800a0ae:	461a      	mov	r2, r3
 800a0b0:	f7f8 fd56 	bl	8002b60 <_lseek>
 800a0b4:	1c43      	adds	r3, r0, #1
 800a0b6:	d102      	bne.n	800a0be <_lseek_r+0x1e>
 800a0b8:	682b      	ldr	r3, [r5, #0]
 800a0ba:	b103      	cbz	r3, 800a0be <_lseek_r+0x1e>
 800a0bc:	6023      	str	r3, [r4, #0]
 800a0be:	bd38      	pop	{r3, r4, r5, pc}
 800a0c0:	20008c84 	.word	0x20008c84

0800a0c4 <_read_r>:
 800a0c4:	b538      	push	{r3, r4, r5, lr}
 800a0c6:	4d07      	ldr	r5, [pc, #28]	; (800a0e4 <_read_r+0x20>)
 800a0c8:	4604      	mov	r4, r0
 800a0ca:	4608      	mov	r0, r1
 800a0cc:	4611      	mov	r1, r2
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	602a      	str	r2, [r5, #0]
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	f7f8 fce4 	bl	8002aa0 <_read>
 800a0d8:	1c43      	adds	r3, r0, #1
 800a0da:	d102      	bne.n	800a0e2 <_read_r+0x1e>
 800a0dc:	682b      	ldr	r3, [r5, #0]
 800a0de:	b103      	cbz	r3, 800a0e2 <_read_r+0x1e>
 800a0e0:	6023      	str	r3, [r4, #0]
 800a0e2:	bd38      	pop	{r3, r4, r5, pc}
 800a0e4:	20008c84 	.word	0x20008c84

0800a0e8 <_raise_r>:
 800a0e8:	291f      	cmp	r1, #31
 800a0ea:	b538      	push	{r3, r4, r5, lr}
 800a0ec:	4604      	mov	r4, r0
 800a0ee:	460d      	mov	r5, r1
 800a0f0:	d904      	bls.n	800a0fc <_raise_r+0x14>
 800a0f2:	2316      	movs	r3, #22
 800a0f4:	6003      	str	r3, [r0, #0]
 800a0f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0fa:	bd38      	pop	{r3, r4, r5, pc}
 800a0fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a0fe:	b112      	cbz	r2, 800a106 <_raise_r+0x1e>
 800a100:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a104:	b94b      	cbnz	r3, 800a11a <_raise_r+0x32>
 800a106:	4620      	mov	r0, r4
 800a108:	f000 f830 	bl	800a16c <_getpid_r>
 800a10c:	462a      	mov	r2, r5
 800a10e:	4601      	mov	r1, r0
 800a110:	4620      	mov	r0, r4
 800a112:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a116:	f000 b817 	b.w	800a148 <_kill_r>
 800a11a:	2b01      	cmp	r3, #1
 800a11c:	d00a      	beq.n	800a134 <_raise_r+0x4c>
 800a11e:	1c59      	adds	r1, r3, #1
 800a120:	d103      	bne.n	800a12a <_raise_r+0x42>
 800a122:	2316      	movs	r3, #22
 800a124:	6003      	str	r3, [r0, #0]
 800a126:	2001      	movs	r0, #1
 800a128:	e7e7      	b.n	800a0fa <_raise_r+0x12>
 800a12a:	2400      	movs	r4, #0
 800a12c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a130:	4628      	mov	r0, r5
 800a132:	4798      	blx	r3
 800a134:	2000      	movs	r0, #0
 800a136:	e7e0      	b.n	800a0fa <_raise_r+0x12>

0800a138 <raise>:
 800a138:	4b02      	ldr	r3, [pc, #8]	; (800a144 <raise+0xc>)
 800a13a:	4601      	mov	r1, r0
 800a13c:	6818      	ldr	r0, [r3, #0]
 800a13e:	f7ff bfd3 	b.w	800a0e8 <_raise_r>
 800a142:	bf00      	nop
 800a144:	20000010 	.word	0x20000010

0800a148 <_kill_r>:
 800a148:	b538      	push	{r3, r4, r5, lr}
 800a14a:	4d07      	ldr	r5, [pc, #28]	; (800a168 <_kill_r+0x20>)
 800a14c:	2300      	movs	r3, #0
 800a14e:	4604      	mov	r4, r0
 800a150:	4608      	mov	r0, r1
 800a152:	4611      	mov	r1, r2
 800a154:	602b      	str	r3, [r5, #0]
 800a156:	f7f8 fc89 	bl	8002a6c <_kill>
 800a15a:	1c43      	adds	r3, r0, #1
 800a15c:	d102      	bne.n	800a164 <_kill_r+0x1c>
 800a15e:	682b      	ldr	r3, [r5, #0]
 800a160:	b103      	cbz	r3, 800a164 <_kill_r+0x1c>
 800a162:	6023      	str	r3, [r4, #0]
 800a164:	bd38      	pop	{r3, r4, r5, pc}
 800a166:	bf00      	nop
 800a168:	20008c84 	.word	0x20008c84

0800a16c <_getpid_r>:
 800a16c:	f7f8 bc76 	b.w	8002a5c <_getpid>

0800a170 <pow>:
 800a170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a172:	ed2d 8b02 	vpush	{d8}
 800a176:	eeb0 8a40 	vmov.f32	s16, s0
 800a17a:	eef0 8a60 	vmov.f32	s17, s1
 800a17e:	ec55 4b11 	vmov	r4, r5, d1
 800a182:	f000 f865 	bl	800a250 <__ieee754_pow>
 800a186:	4622      	mov	r2, r4
 800a188:	462b      	mov	r3, r5
 800a18a:	4620      	mov	r0, r4
 800a18c:	4629      	mov	r1, r5
 800a18e:	ec57 6b10 	vmov	r6, r7, d0
 800a192:	f7f6 fcc3 	bl	8000b1c <__aeabi_dcmpun>
 800a196:	2800      	cmp	r0, #0
 800a198:	d13b      	bne.n	800a212 <pow+0xa2>
 800a19a:	ec51 0b18 	vmov	r0, r1, d8
 800a19e:	2200      	movs	r2, #0
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	f7f6 fc89 	bl	8000ab8 <__aeabi_dcmpeq>
 800a1a6:	b1b8      	cbz	r0, 800a1d8 <pow+0x68>
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	4620      	mov	r0, r4
 800a1ae:	4629      	mov	r1, r5
 800a1b0:	f7f6 fc82 	bl	8000ab8 <__aeabi_dcmpeq>
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	d146      	bne.n	800a246 <pow+0xd6>
 800a1b8:	ec45 4b10 	vmov	d0, r4, r5
 800a1bc:	f000 fe61 	bl	800ae82 <finite>
 800a1c0:	b338      	cbz	r0, 800a212 <pow+0xa2>
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	4620      	mov	r0, r4
 800a1c8:	4629      	mov	r1, r5
 800a1ca:	f7f6 fc7f 	bl	8000acc <__aeabi_dcmplt>
 800a1ce:	b300      	cbz	r0, 800a212 <pow+0xa2>
 800a1d0:	f7fe fe84 	bl	8008edc <__errno>
 800a1d4:	2322      	movs	r3, #34	; 0x22
 800a1d6:	e01b      	b.n	800a210 <pow+0xa0>
 800a1d8:	ec47 6b10 	vmov	d0, r6, r7
 800a1dc:	f000 fe51 	bl	800ae82 <finite>
 800a1e0:	b9e0      	cbnz	r0, 800a21c <pow+0xac>
 800a1e2:	eeb0 0a48 	vmov.f32	s0, s16
 800a1e6:	eef0 0a68 	vmov.f32	s1, s17
 800a1ea:	f000 fe4a 	bl	800ae82 <finite>
 800a1ee:	b1a8      	cbz	r0, 800a21c <pow+0xac>
 800a1f0:	ec45 4b10 	vmov	d0, r4, r5
 800a1f4:	f000 fe45 	bl	800ae82 <finite>
 800a1f8:	b180      	cbz	r0, 800a21c <pow+0xac>
 800a1fa:	4632      	mov	r2, r6
 800a1fc:	463b      	mov	r3, r7
 800a1fe:	4630      	mov	r0, r6
 800a200:	4639      	mov	r1, r7
 800a202:	f7f6 fc8b 	bl	8000b1c <__aeabi_dcmpun>
 800a206:	2800      	cmp	r0, #0
 800a208:	d0e2      	beq.n	800a1d0 <pow+0x60>
 800a20a:	f7fe fe67 	bl	8008edc <__errno>
 800a20e:	2321      	movs	r3, #33	; 0x21
 800a210:	6003      	str	r3, [r0, #0]
 800a212:	ecbd 8b02 	vpop	{d8}
 800a216:	ec47 6b10 	vmov	d0, r6, r7
 800a21a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a21c:	2200      	movs	r2, #0
 800a21e:	2300      	movs	r3, #0
 800a220:	4630      	mov	r0, r6
 800a222:	4639      	mov	r1, r7
 800a224:	f7f6 fc48 	bl	8000ab8 <__aeabi_dcmpeq>
 800a228:	2800      	cmp	r0, #0
 800a22a:	d0f2      	beq.n	800a212 <pow+0xa2>
 800a22c:	eeb0 0a48 	vmov.f32	s0, s16
 800a230:	eef0 0a68 	vmov.f32	s1, s17
 800a234:	f000 fe25 	bl	800ae82 <finite>
 800a238:	2800      	cmp	r0, #0
 800a23a:	d0ea      	beq.n	800a212 <pow+0xa2>
 800a23c:	ec45 4b10 	vmov	d0, r4, r5
 800a240:	f000 fe1f 	bl	800ae82 <finite>
 800a244:	e7c3      	b.n	800a1ce <pow+0x5e>
 800a246:	4f01      	ldr	r7, [pc, #4]	; (800a24c <pow+0xdc>)
 800a248:	2600      	movs	r6, #0
 800a24a:	e7e2      	b.n	800a212 <pow+0xa2>
 800a24c:	3ff00000 	.word	0x3ff00000

0800a250 <__ieee754_pow>:
 800a250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a254:	ed2d 8b06 	vpush	{d8-d10}
 800a258:	b089      	sub	sp, #36	; 0x24
 800a25a:	ed8d 1b00 	vstr	d1, [sp]
 800a25e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800a262:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800a266:	ea58 0102 	orrs.w	r1, r8, r2
 800a26a:	ec57 6b10 	vmov	r6, r7, d0
 800a26e:	d115      	bne.n	800a29c <__ieee754_pow+0x4c>
 800a270:	19b3      	adds	r3, r6, r6
 800a272:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800a276:	4152      	adcs	r2, r2
 800a278:	4299      	cmp	r1, r3
 800a27a:	4b89      	ldr	r3, [pc, #548]	; (800a4a0 <__ieee754_pow+0x250>)
 800a27c:	4193      	sbcs	r3, r2
 800a27e:	f080 84d2 	bcs.w	800ac26 <__ieee754_pow+0x9d6>
 800a282:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a286:	4630      	mov	r0, r6
 800a288:	4639      	mov	r1, r7
 800a28a:	f7f5 fff7 	bl	800027c <__adddf3>
 800a28e:	ec41 0b10 	vmov	d0, r0, r1
 800a292:	b009      	add	sp, #36	; 0x24
 800a294:	ecbd 8b06 	vpop	{d8-d10}
 800a298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a29c:	4b81      	ldr	r3, [pc, #516]	; (800a4a4 <__ieee754_pow+0x254>)
 800a29e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800a2a2:	429c      	cmp	r4, r3
 800a2a4:	ee10 aa10 	vmov	sl, s0
 800a2a8:	463d      	mov	r5, r7
 800a2aa:	dc06      	bgt.n	800a2ba <__ieee754_pow+0x6a>
 800a2ac:	d101      	bne.n	800a2b2 <__ieee754_pow+0x62>
 800a2ae:	2e00      	cmp	r6, #0
 800a2b0:	d1e7      	bne.n	800a282 <__ieee754_pow+0x32>
 800a2b2:	4598      	cmp	r8, r3
 800a2b4:	dc01      	bgt.n	800a2ba <__ieee754_pow+0x6a>
 800a2b6:	d10f      	bne.n	800a2d8 <__ieee754_pow+0x88>
 800a2b8:	b172      	cbz	r2, 800a2d8 <__ieee754_pow+0x88>
 800a2ba:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800a2be:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800a2c2:	ea55 050a 	orrs.w	r5, r5, sl
 800a2c6:	d1dc      	bne.n	800a282 <__ieee754_pow+0x32>
 800a2c8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a2cc:	18db      	adds	r3, r3, r3
 800a2ce:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800a2d2:	4152      	adcs	r2, r2
 800a2d4:	429d      	cmp	r5, r3
 800a2d6:	e7d0      	b.n	800a27a <__ieee754_pow+0x2a>
 800a2d8:	2d00      	cmp	r5, #0
 800a2da:	da3b      	bge.n	800a354 <__ieee754_pow+0x104>
 800a2dc:	4b72      	ldr	r3, [pc, #456]	; (800a4a8 <__ieee754_pow+0x258>)
 800a2de:	4598      	cmp	r8, r3
 800a2e0:	dc51      	bgt.n	800a386 <__ieee754_pow+0x136>
 800a2e2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a2e6:	4598      	cmp	r8, r3
 800a2e8:	f340 84ac 	ble.w	800ac44 <__ieee754_pow+0x9f4>
 800a2ec:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a2f0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a2f4:	2b14      	cmp	r3, #20
 800a2f6:	dd0f      	ble.n	800a318 <__ieee754_pow+0xc8>
 800a2f8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a2fc:	fa22 f103 	lsr.w	r1, r2, r3
 800a300:	fa01 f303 	lsl.w	r3, r1, r3
 800a304:	4293      	cmp	r3, r2
 800a306:	f040 849d 	bne.w	800ac44 <__ieee754_pow+0x9f4>
 800a30a:	f001 0101 	and.w	r1, r1, #1
 800a30e:	f1c1 0302 	rsb	r3, r1, #2
 800a312:	9304      	str	r3, [sp, #16]
 800a314:	b182      	cbz	r2, 800a338 <__ieee754_pow+0xe8>
 800a316:	e05f      	b.n	800a3d8 <__ieee754_pow+0x188>
 800a318:	2a00      	cmp	r2, #0
 800a31a:	d15b      	bne.n	800a3d4 <__ieee754_pow+0x184>
 800a31c:	f1c3 0314 	rsb	r3, r3, #20
 800a320:	fa48 f103 	asr.w	r1, r8, r3
 800a324:	fa01 f303 	lsl.w	r3, r1, r3
 800a328:	4543      	cmp	r3, r8
 800a32a:	f040 8488 	bne.w	800ac3e <__ieee754_pow+0x9ee>
 800a32e:	f001 0101 	and.w	r1, r1, #1
 800a332:	f1c1 0302 	rsb	r3, r1, #2
 800a336:	9304      	str	r3, [sp, #16]
 800a338:	4b5c      	ldr	r3, [pc, #368]	; (800a4ac <__ieee754_pow+0x25c>)
 800a33a:	4598      	cmp	r8, r3
 800a33c:	d132      	bne.n	800a3a4 <__ieee754_pow+0x154>
 800a33e:	f1b9 0f00 	cmp.w	r9, #0
 800a342:	f280 8478 	bge.w	800ac36 <__ieee754_pow+0x9e6>
 800a346:	4959      	ldr	r1, [pc, #356]	; (800a4ac <__ieee754_pow+0x25c>)
 800a348:	4632      	mov	r2, r6
 800a34a:	463b      	mov	r3, r7
 800a34c:	2000      	movs	r0, #0
 800a34e:	f7f6 fa75 	bl	800083c <__aeabi_ddiv>
 800a352:	e79c      	b.n	800a28e <__ieee754_pow+0x3e>
 800a354:	2300      	movs	r3, #0
 800a356:	9304      	str	r3, [sp, #16]
 800a358:	2a00      	cmp	r2, #0
 800a35a:	d13d      	bne.n	800a3d8 <__ieee754_pow+0x188>
 800a35c:	4b51      	ldr	r3, [pc, #324]	; (800a4a4 <__ieee754_pow+0x254>)
 800a35e:	4598      	cmp	r8, r3
 800a360:	d1ea      	bne.n	800a338 <__ieee754_pow+0xe8>
 800a362:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a366:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a36a:	ea53 030a 	orrs.w	r3, r3, sl
 800a36e:	f000 845a 	beq.w	800ac26 <__ieee754_pow+0x9d6>
 800a372:	4b4f      	ldr	r3, [pc, #316]	; (800a4b0 <__ieee754_pow+0x260>)
 800a374:	429c      	cmp	r4, r3
 800a376:	dd08      	ble.n	800a38a <__ieee754_pow+0x13a>
 800a378:	f1b9 0f00 	cmp.w	r9, #0
 800a37c:	f2c0 8457 	blt.w	800ac2e <__ieee754_pow+0x9de>
 800a380:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a384:	e783      	b.n	800a28e <__ieee754_pow+0x3e>
 800a386:	2302      	movs	r3, #2
 800a388:	e7e5      	b.n	800a356 <__ieee754_pow+0x106>
 800a38a:	f1b9 0f00 	cmp.w	r9, #0
 800a38e:	f04f 0000 	mov.w	r0, #0
 800a392:	f04f 0100 	mov.w	r1, #0
 800a396:	f6bf af7a 	bge.w	800a28e <__ieee754_pow+0x3e>
 800a39a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a39e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a3a2:	e774      	b.n	800a28e <__ieee754_pow+0x3e>
 800a3a4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800a3a8:	d106      	bne.n	800a3b8 <__ieee754_pow+0x168>
 800a3aa:	4632      	mov	r2, r6
 800a3ac:	463b      	mov	r3, r7
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	4639      	mov	r1, r7
 800a3b2:	f7f6 f919 	bl	80005e8 <__aeabi_dmul>
 800a3b6:	e76a      	b.n	800a28e <__ieee754_pow+0x3e>
 800a3b8:	4b3e      	ldr	r3, [pc, #248]	; (800a4b4 <__ieee754_pow+0x264>)
 800a3ba:	4599      	cmp	r9, r3
 800a3bc:	d10c      	bne.n	800a3d8 <__ieee754_pow+0x188>
 800a3be:	2d00      	cmp	r5, #0
 800a3c0:	db0a      	blt.n	800a3d8 <__ieee754_pow+0x188>
 800a3c2:	ec47 6b10 	vmov	d0, r6, r7
 800a3c6:	b009      	add	sp, #36	; 0x24
 800a3c8:	ecbd 8b06 	vpop	{d8-d10}
 800a3cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d0:	f000 bc6c 	b.w	800acac <__ieee754_sqrt>
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	9304      	str	r3, [sp, #16]
 800a3d8:	ec47 6b10 	vmov	d0, r6, r7
 800a3dc:	f000 fd48 	bl	800ae70 <fabs>
 800a3e0:	ec51 0b10 	vmov	r0, r1, d0
 800a3e4:	f1ba 0f00 	cmp.w	sl, #0
 800a3e8:	d129      	bne.n	800a43e <__ieee754_pow+0x1ee>
 800a3ea:	b124      	cbz	r4, 800a3f6 <__ieee754_pow+0x1a6>
 800a3ec:	4b2f      	ldr	r3, [pc, #188]	; (800a4ac <__ieee754_pow+0x25c>)
 800a3ee:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d123      	bne.n	800a43e <__ieee754_pow+0x1ee>
 800a3f6:	f1b9 0f00 	cmp.w	r9, #0
 800a3fa:	da05      	bge.n	800a408 <__ieee754_pow+0x1b8>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	460b      	mov	r3, r1
 800a400:	2000      	movs	r0, #0
 800a402:	492a      	ldr	r1, [pc, #168]	; (800a4ac <__ieee754_pow+0x25c>)
 800a404:	f7f6 fa1a 	bl	800083c <__aeabi_ddiv>
 800a408:	2d00      	cmp	r5, #0
 800a40a:	f6bf af40 	bge.w	800a28e <__ieee754_pow+0x3e>
 800a40e:	9b04      	ldr	r3, [sp, #16]
 800a410:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a414:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a418:	4323      	orrs	r3, r4
 800a41a:	d108      	bne.n	800a42e <__ieee754_pow+0x1de>
 800a41c:	4602      	mov	r2, r0
 800a41e:	460b      	mov	r3, r1
 800a420:	4610      	mov	r0, r2
 800a422:	4619      	mov	r1, r3
 800a424:	f7f5 ff28 	bl	8000278 <__aeabi_dsub>
 800a428:	4602      	mov	r2, r0
 800a42a:	460b      	mov	r3, r1
 800a42c:	e78f      	b.n	800a34e <__ieee754_pow+0xfe>
 800a42e:	9b04      	ldr	r3, [sp, #16]
 800a430:	2b01      	cmp	r3, #1
 800a432:	f47f af2c 	bne.w	800a28e <__ieee754_pow+0x3e>
 800a436:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a43a:	4619      	mov	r1, r3
 800a43c:	e727      	b.n	800a28e <__ieee754_pow+0x3e>
 800a43e:	0feb      	lsrs	r3, r5, #31
 800a440:	3b01      	subs	r3, #1
 800a442:	9306      	str	r3, [sp, #24]
 800a444:	9a06      	ldr	r2, [sp, #24]
 800a446:	9b04      	ldr	r3, [sp, #16]
 800a448:	4313      	orrs	r3, r2
 800a44a:	d102      	bne.n	800a452 <__ieee754_pow+0x202>
 800a44c:	4632      	mov	r2, r6
 800a44e:	463b      	mov	r3, r7
 800a450:	e7e6      	b.n	800a420 <__ieee754_pow+0x1d0>
 800a452:	4b19      	ldr	r3, [pc, #100]	; (800a4b8 <__ieee754_pow+0x268>)
 800a454:	4598      	cmp	r8, r3
 800a456:	f340 80fb 	ble.w	800a650 <__ieee754_pow+0x400>
 800a45a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a45e:	4598      	cmp	r8, r3
 800a460:	4b13      	ldr	r3, [pc, #76]	; (800a4b0 <__ieee754_pow+0x260>)
 800a462:	dd0c      	ble.n	800a47e <__ieee754_pow+0x22e>
 800a464:	429c      	cmp	r4, r3
 800a466:	dc0f      	bgt.n	800a488 <__ieee754_pow+0x238>
 800a468:	f1b9 0f00 	cmp.w	r9, #0
 800a46c:	da0f      	bge.n	800a48e <__ieee754_pow+0x23e>
 800a46e:	2000      	movs	r0, #0
 800a470:	b009      	add	sp, #36	; 0x24
 800a472:	ecbd 8b06 	vpop	{d8-d10}
 800a476:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a47a:	f000 bcf0 	b.w	800ae5e <__math_oflow>
 800a47e:	429c      	cmp	r4, r3
 800a480:	dbf2      	blt.n	800a468 <__ieee754_pow+0x218>
 800a482:	4b0a      	ldr	r3, [pc, #40]	; (800a4ac <__ieee754_pow+0x25c>)
 800a484:	429c      	cmp	r4, r3
 800a486:	dd19      	ble.n	800a4bc <__ieee754_pow+0x26c>
 800a488:	f1b9 0f00 	cmp.w	r9, #0
 800a48c:	dcef      	bgt.n	800a46e <__ieee754_pow+0x21e>
 800a48e:	2000      	movs	r0, #0
 800a490:	b009      	add	sp, #36	; 0x24
 800a492:	ecbd 8b06 	vpop	{d8-d10}
 800a496:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49a:	f000 bcd7 	b.w	800ae4c <__math_uflow>
 800a49e:	bf00      	nop
 800a4a0:	fff00000 	.word	0xfff00000
 800a4a4:	7ff00000 	.word	0x7ff00000
 800a4a8:	433fffff 	.word	0x433fffff
 800a4ac:	3ff00000 	.word	0x3ff00000
 800a4b0:	3fefffff 	.word	0x3fefffff
 800a4b4:	3fe00000 	.word	0x3fe00000
 800a4b8:	41e00000 	.word	0x41e00000
 800a4bc:	4b60      	ldr	r3, [pc, #384]	; (800a640 <__ieee754_pow+0x3f0>)
 800a4be:	2200      	movs	r2, #0
 800a4c0:	f7f5 feda 	bl	8000278 <__aeabi_dsub>
 800a4c4:	a354      	add	r3, pc, #336	; (adr r3, 800a618 <__ieee754_pow+0x3c8>)
 800a4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	460d      	mov	r5, r1
 800a4ce:	f7f6 f88b 	bl	80005e8 <__aeabi_dmul>
 800a4d2:	a353      	add	r3, pc, #332	; (adr r3, 800a620 <__ieee754_pow+0x3d0>)
 800a4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d8:	4606      	mov	r6, r0
 800a4da:	460f      	mov	r7, r1
 800a4dc:	4620      	mov	r0, r4
 800a4de:	4629      	mov	r1, r5
 800a4e0:	f7f6 f882 	bl	80005e8 <__aeabi_dmul>
 800a4e4:	4b57      	ldr	r3, [pc, #348]	; (800a644 <__ieee754_pow+0x3f4>)
 800a4e6:	4682      	mov	sl, r0
 800a4e8:	468b      	mov	fp, r1
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	4629      	mov	r1, r5
 800a4f0:	f7f6 f87a 	bl	80005e8 <__aeabi_dmul>
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	460b      	mov	r3, r1
 800a4f8:	a14b      	add	r1, pc, #300	; (adr r1, 800a628 <__ieee754_pow+0x3d8>)
 800a4fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4fe:	f7f5 febb 	bl	8000278 <__aeabi_dsub>
 800a502:	4622      	mov	r2, r4
 800a504:	462b      	mov	r3, r5
 800a506:	f7f6 f86f 	bl	80005e8 <__aeabi_dmul>
 800a50a:	4602      	mov	r2, r0
 800a50c:	460b      	mov	r3, r1
 800a50e:	2000      	movs	r0, #0
 800a510:	494d      	ldr	r1, [pc, #308]	; (800a648 <__ieee754_pow+0x3f8>)
 800a512:	f7f5 feb1 	bl	8000278 <__aeabi_dsub>
 800a516:	4622      	mov	r2, r4
 800a518:	4680      	mov	r8, r0
 800a51a:	4689      	mov	r9, r1
 800a51c:	462b      	mov	r3, r5
 800a51e:	4620      	mov	r0, r4
 800a520:	4629      	mov	r1, r5
 800a522:	f7f6 f861 	bl	80005e8 <__aeabi_dmul>
 800a526:	4602      	mov	r2, r0
 800a528:	460b      	mov	r3, r1
 800a52a:	4640      	mov	r0, r8
 800a52c:	4649      	mov	r1, r9
 800a52e:	f7f6 f85b 	bl	80005e8 <__aeabi_dmul>
 800a532:	a33f      	add	r3, pc, #252	; (adr r3, 800a630 <__ieee754_pow+0x3e0>)
 800a534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a538:	f7f6 f856 	bl	80005e8 <__aeabi_dmul>
 800a53c:	4602      	mov	r2, r0
 800a53e:	460b      	mov	r3, r1
 800a540:	4650      	mov	r0, sl
 800a542:	4659      	mov	r1, fp
 800a544:	f7f5 fe98 	bl	8000278 <__aeabi_dsub>
 800a548:	4602      	mov	r2, r0
 800a54a:	460b      	mov	r3, r1
 800a54c:	4680      	mov	r8, r0
 800a54e:	4689      	mov	r9, r1
 800a550:	4630      	mov	r0, r6
 800a552:	4639      	mov	r1, r7
 800a554:	f7f5 fe92 	bl	800027c <__adddf3>
 800a558:	2000      	movs	r0, #0
 800a55a:	4632      	mov	r2, r6
 800a55c:	463b      	mov	r3, r7
 800a55e:	4604      	mov	r4, r0
 800a560:	460d      	mov	r5, r1
 800a562:	f7f5 fe89 	bl	8000278 <__aeabi_dsub>
 800a566:	4602      	mov	r2, r0
 800a568:	460b      	mov	r3, r1
 800a56a:	4640      	mov	r0, r8
 800a56c:	4649      	mov	r1, r9
 800a56e:	f7f5 fe83 	bl	8000278 <__aeabi_dsub>
 800a572:	9b04      	ldr	r3, [sp, #16]
 800a574:	9a06      	ldr	r2, [sp, #24]
 800a576:	3b01      	subs	r3, #1
 800a578:	4313      	orrs	r3, r2
 800a57a:	4682      	mov	sl, r0
 800a57c:	468b      	mov	fp, r1
 800a57e:	f040 81e7 	bne.w	800a950 <__ieee754_pow+0x700>
 800a582:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800a638 <__ieee754_pow+0x3e8>
 800a586:	eeb0 8a47 	vmov.f32	s16, s14
 800a58a:	eef0 8a67 	vmov.f32	s17, s15
 800a58e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a592:	2600      	movs	r6, #0
 800a594:	4632      	mov	r2, r6
 800a596:	463b      	mov	r3, r7
 800a598:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a59c:	f7f5 fe6c 	bl	8000278 <__aeabi_dsub>
 800a5a0:	4622      	mov	r2, r4
 800a5a2:	462b      	mov	r3, r5
 800a5a4:	f7f6 f820 	bl	80005e8 <__aeabi_dmul>
 800a5a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5ac:	4680      	mov	r8, r0
 800a5ae:	4689      	mov	r9, r1
 800a5b0:	4650      	mov	r0, sl
 800a5b2:	4659      	mov	r1, fp
 800a5b4:	f7f6 f818 	bl	80005e8 <__aeabi_dmul>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	460b      	mov	r3, r1
 800a5bc:	4640      	mov	r0, r8
 800a5be:	4649      	mov	r1, r9
 800a5c0:	f7f5 fe5c 	bl	800027c <__adddf3>
 800a5c4:	4632      	mov	r2, r6
 800a5c6:	463b      	mov	r3, r7
 800a5c8:	4680      	mov	r8, r0
 800a5ca:	4689      	mov	r9, r1
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	f7f6 f80a 	bl	80005e8 <__aeabi_dmul>
 800a5d4:	460b      	mov	r3, r1
 800a5d6:	4604      	mov	r4, r0
 800a5d8:	460d      	mov	r5, r1
 800a5da:	4602      	mov	r2, r0
 800a5dc:	4649      	mov	r1, r9
 800a5de:	4640      	mov	r0, r8
 800a5e0:	f7f5 fe4c 	bl	800027c <__adddf3>
 800a5e4:	4b19      	ldr	r3, [pc, #100]	; (800a64c <__ieee754_pow+0x3fc>)
 800a5e6:	4299      	cmp	r1, r3
 800a5e8:	ec45 4b19 	vmov	d9, r4, r5
 800a5ec:	4606      	mov	r6, r0
 800a5ee:	460f      	mov	r7, r1
 800a5f0:	468b      	mov	fp, r1
 800a5f2:	f340 82f1 	ble.w	800abd8 <__ieee754_pow+0x988>
 800a5f6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a5fa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a5fe:	4303      	orrs	r3, r0
 800a600:	f000 81e4 	beq.w	800a9cc <__ieee754_pow+0x77c>
 800a604:	ec51 0b18 	vmov	r0, r1, d8
 800a608:	2200      	movs	r2, #0
 800a60a:	2300      	movs	r3, #0
 800a60c:	f7f6 fa5e 	bl	8000acc <__aeabi_dcmplt>
 800a610:	3800      	subs	r0, #0
 800a612:	bf18      	it	ne
 800a614:	2001      	movne	r0, #1
 800a616:	e72b      	b.n	800a470 <__ieee754_pow+0x220>
 800a618:	60000000 	.word	0x60000000
 800a61c:	3ff71547 	.word	0x3ff71547
 800a620:	f85ddf44 	.word	0xf85ddf44
 800a624:	3e54ae0b 	.word	0x3e54ae0b
 800a628:	55555555 	.word	0x55555555
 800a62c:	3fd55555 	.word	0x3fd55555
 800a630:	652b82fe 	.word	0x652b82fe
 800a634:	3ff71547 	.word	0x3ff71547
 800a638:	00000000 	.word	0x00000000
 800a63c:	bff00000 	.word	0xbff00000
 800a640:	3ff00000 	.word	0x3ff00000
 800a644:	3fd00000 	.word	0x3fd00000
 800a648:	3fe00000 	.word	0x3fe00000
 800a64c:	408fffff 	.word	0x408fffff
 800a650:	4bd5      	ldr	r3, [pc, #852]	; (800a9a8 <__ieee754_pow+0x758>)
 800a652:	402b      	ands	r3, r5
 800a654:	2200      	movs	r2, #0
 800a656:	b92b      	cbnz	r3, 800a664 <__ieee754_pow+0x414>
 800a658:	4bd4      	ldr	r3, [pc, #848]	; (800a9ac <__ieee754_pow+0x75c>)
 800a65a:	f7f5 ffc5 	bl	80005e8 <__aeabi_dmul>
 800a65e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a662:	460c      	mov	r4, r1
 800a664:	1523      	asrs	r3, r4, #20
 800a666:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a66a:	4413      	add	r3, r2
 800a66c:	9305      	str	r3, [sp, #20]
 800a66e:	4bd0      	ldr	r3, [pc, #832]	; (800a9b0 <__ieee754_pow+0x760>)
 800a670:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a674:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a678:	429c      	cmp	r4, r3
 800a67a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a67e:	dd08      	ble.n	800a692 <__ieee754_pow+0x442>
 800a680:	4bcc      	ldr	r3, [pc, #816]	; (800a9b4 <__ieee754_pow+0x764>)
 800a682:	429c      	cmp	r4, r3
 800a684:	f340 8162 	ble.w	800a94c <__ieee754_pow+0x6fc>
 800a688:	9b05      	ldr	r3, [sp, #20]
 800a68a:	3301      	adds	r3, #1
 800a68c:	9305      	str	r3, [sp, #20]
 800a68e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a692:	2400      	movs	r4, #0
 800a694:	00e3      	lsls	r3, r4, #3
 800a696:	9307      	str	r3, [sp, #28]
 800a698:	4bc7      	ldr	r3, [pc, #796]	; (800a9b8 <__ieee754_pow+0x768>)
 800a69a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a69e:	ed93 7b00 	vldr	d7, [r3]
 800a6a2:	4629      	mov	r1, r5
 800a6a4:	ec53 2b17 	vmov	r2, r3, d7
 800a6a8:	eeb0 9a47 	vmov.f32	s18, s14
 800a6ac:	eef0 9a67 	vmov.f32	s19, s15
 800a6b0:	4682      	mov	sl, r0
 800a6b2:	f7f5 fde1 	bl	8000278 <__aeabi_dsub>
 800a6b6:	4652      	mov	r2, sl
 800a6b8:	4606      	mov	r6, r0
 800a6ba:	460f      	mov	r7, r1
 800a6bc:	462b      	mov	r3, r5
 800a6be:	ec51 0b19 	vmov	r0, r1, d9
 800a6c2:	f7f5 fddb 	bl	800027c <__adddf3>
 800a6c6:	4602      	mov	r2, r0
 800a6c8:	460b      	mov	r3, r1
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	49bb      	ldr	r1, [pc, #748]	; (800a9bc <__ieee754_pow+0x76c>)
 800a6ce:	f7f6 f8b5 	bl	800083c <__aeabi_ddiv>
 800a6d2:	ec41 0b1a 	vmov	d10, r0, r1
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	460b      	mov	r3, r1
 800a6da:	4630      	mov	r0, r6
 800a6dc:	4639      	mov	r1, r7
 800a6de:	f7f5 ff83 	bl	80005e8 <__aeabi_dmul>
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6e8:	9302      	str	r3, [sp, #8]
 800a6ea:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a6ee:	46ab      	mov	fp, r5
 800a6f0:	106d      	asrs	r5, r5, #1
 800a6f2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a6f6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a6fa:	ec41 0b18 	vmov	d8, r0, r1
 800a6fe:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a702:	2200      	movs	r2, #0
 800a704:	4640      	mov	r0, r8
 800a706:	4649      	mov	r1, r9
 800a708:	4614      	mov	r4, r2
 800a70a:	461d      	mov	r5, r3
 800a70c:	f7f5 ff6c 	bl	80005e8 <__aeabi_dmul>
 800a710:	4602      	mov	r2, r0
 800a712:	460b      	mov	r3, r1
 800a714:	4630      	mov	r0, r6
 800a716:	4639      	mov	r1, r7
 800a718:	f7f5 fdae 	bl	8000278 <__aeabi_dsub>
 800a71c:	ec53 2b19 	vmov	r2, r3, d9
 800a720:	4606      	mov	r6, r0
 800a722:	460f      	mov	r7, r1
 800a724:	4620      	mov	r0, r4
 800a726:	4629      	mov	r1, r5
 800a728:	f7f5 fda6 	bl	8000278 <__aeabi_dsub>
 800a72c:	4602      	mov	r2, r0
 800a72e:	460b      	mov	r3, r1
 800a730:	4650      	mov	r0, sl
 800a732:	4659      	mov	r1, fp
 800a734:	f7f5 fda0 	bl	8000278 <__aeabi_dsub>
 800a738:	4642      	mov	r2, r8
 800a73a:	464b      	mov	r3, r9
 800a73c:	f7f5 ff54 	bl	80005e8 <__aeabi_dmul>
 800a740:	4602      	mov	r2, r0
 800a742:	460b      	mov	r3, r1
 800a744:	4630      	mov	r0, r6
 800a746:	4639      	mov	r1, r7
 800a748:	f7f5 fd96 	bl	8000278 <__aeabi_dsub>
 800a74c:	ec53 2b1a 	vmov	r2, r3, d10
 800a750:	f7f5 ff4a 	bl	80005e8 <__aeabi_dmul>
 800a754:	ec53 2b18 	vmov	r2, r3, d8
 800a758:	ec41 0b19 	vmov	d9, r0, r1
 800a75c:	ec51 0b18 	vmov	r0, r1, d8
 800a760:	f7f5 ff42 	bl	80005e8 <__aeabi_dmul>
 800a764:	a37c      	add	r3, pc, #496	; (adr r3, 800a958 <__ieee754_pow+0x708>)
 800a766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a76a:	4604      	mov	r4, r0
 800a76c:	460d      	mov	r5, r1
 800a76e:	f7f5 ff3b 	bl	80005e8 <__aeabi_dmul>
 800a772:	a37b      	add	r3, pc, #492	; (adr r3, 800a960 <__ieee754_pow+0x710>)
 800a774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a778:	f7f5 fd80 	bl	800027c <__adddf3>
 800a77c:	4622      	mov	r2, r4
 800a77e:	462b      	mov	r3, r5
 800a780:	f7f5 ff32 	bl	80005e8 <__aeabi_dmul>
 800a784:	a378      	add	r3, pc, #480	; (adr r3, 800a968 <__ieee754_pow+0x718>)
 800a786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78a:	f7f5 fd77 	bl	800027c <__adddf3>
 800a78e:	4622      	mov	r2, r4
 800a790:	462b      	mov	r3, r5
 800a792:	f7f5 ff29 	bl	80005e8 <__aeabi_dmul>
 800a796:	a376      	add	r3, pc, #472	; (adr r3, 800a970 <__ieee754_pow+0x720>)
 800a798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a79c:	f7f5 fd6e 	bl	800027c <__adddf3>
 800a7a0:	4622      	mov	r2, r4
 800a7a2:	462b      	mov	r3, r5
 800a7a4:	f7f5 ff20 	bl	80005e8 <__aeabi_dmul>
 800a7a8:	a373      	add	r3, pc, #460	; (adr r3, 800a978 <__ieee754_pow+0x728>)
 800a7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ae:	f7f5 fd65 	bl	800027c <__adddf3>
 800a7b2:	4622      	mov	r2, r4
 800a7b4:	462b      	mov	r3, r5
 800a7b6:	f7f5 ff17 	bl	80005e8 <__aeabi_dmul>
 800a7ba:	a371      	add	r3, pc, #452	; (adr r3, 800a980 <__ieee754_pow+0x730>)
 800a7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c0:	f7f5 fd5c 	bl	800027c <__adddf3>
 800a7c4:	4622      	mov	r2, r4
 800a7c6:	4606      	mov	r6, r0
 800a7c8:	460f      	mov	r7, r1
 800a7ca:	462b      	mov	r3, r5
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	4629      	mov	r1, r5
 800a7d0:	f7f5 ff0a 	bl	80005e8 <__aeabi_dmul>
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	460b      	mov	r3, r1
 800a7d8:	4630      	mov	r0, r6
 800a7da:	4639      	mov	r1, r7
 800a7dc:	f7f5 ff04 	bl	80005e8 <__aeabi_dmul>
 800a7e0:	4642      	mov	r2, r8
 800a7e2:	4604      	mov	r4, r0
 800a7e4:	460d      	mov	r5, r1
 800a7e6:	464b      	mov	r3, r9
 800a7e8:	ec51 0b18 	vmov	r0, r1, d8
 800a7ec:	f7f5 fd46 	bl	800027c <__adddf3>
 800a7f0:	ec53 2b19 	vmov	r2, r3, d9
 800a7f4:	f7f5 fef8 	bl	80005e8 <__aeabi_dmul>
 800a7f8:	4622      	mov	r2, r4
 800a7fa:	462b      	mov	r3, r5
 800a7fc:	f7f5 fd3e 	bl	800027c <__adddf3>
 800a800:	4642      	mov	r2, r8
 800a802:	4682      	mov	sl, r0
 800a804:	468b      	mov	fp, r1
 800a806:	464b      	mov	r3, r9
 800a808:	4640      	mov	r0, r8
 800a80a:	4649      	mov	r1, r9
 800a80c:	f7f5 feec 	bl	80005e8 <__aeabi_dmul>
 800a810:	4b6b      	ldr	r3, [pc, #428]	; (800a9c0 <__ieee754_pow+0x770>)
 800a812:	2200      	movs	r2, #0
 800a814:	4606      	mov	r6, r0
 800a816:	460f      	mov	r7, r1
 800a818:	f7f5 fd30 	bl	800027c <__adddf3>
 800a81c:	4652      	mov	r2, sl
 800a81e:	465b      	mov	r3, fp
 800a820:	f7f5 fd2c 	bl	800027c <__adddf3>
 800a824:	2000      	movs	r0, #0
 800a826:	4604      	mov	r4, r0
 800a828:	460d      	mov	r5, r1
 800a82a:	4602      	mov	r2, r0
 800a82c:	460b      	mov	r3, r1
 800a82e:	4640      	mov	r0, r8
 800a830:	4649      	mov	r1, r9
 800a832:	f7f5 fed9 	bl	80005e8 <__aeabi_dmul>
 800a836:	4b62      	ldr	r3, [pc, #392]	; (800a9c0 <__ieee754_pow+0x770>)
 800a838:	4680      	mov	r8, r0
 800a83a:	4689      	mov	r9, r1
 800a83c:	2200      	movs	r2, #0
 800a83e:	4620      	mov	r0, r4
 800a840:	4629      	mov	r1, r5
 800a842:	f7f5 fd19 	bl	8000278 <__aeabi_dsub>
 800a846:	4632      	mov	r2, r6
 800a848:	463b      	mov	r3, r7
 800a84a:	f7f5 fd15 	bl	8000278 <__aeabi_dsub>
 800a84e:	4602      	mov	r2, r0
 800a850:	460b      	mov	r3, r1
 800a852:	4650      	mov	r0, sl
 800a854:	4659      	mov	r1, fp
 800a856:	f7f5 fd0f 	bl	8000278 <__aeabi_dsub>
 800a85a:	ec53 2b18 	vmov	r2, r3, d8
 800a85e:	f7f5 fec3 	bl	80005e8 <__aeabi_dmul>
 800a862:	4622      	mov	r2, r4
 800a864:	4606      	mov	r6, r0
 800a866:	460f      	mov	r7, r1
 800a868:	462b      	mov	r3, r5
 800a86a:	ec51 0b19 	vmov	r0, r1, d9
 800a86e:	f7f5 febb 	bl	80005e8 <__aeabi_dmul>
 800a872:	4602      	mov	r2, r0
 800a874:	460b      	mov	r3, r1
 800a876:	4630      	mov	r0, r6
 800a878:	4639      	mov	r1, r7
 800a87a:	f7f5 fcff 	bl	800027c <__adddf3>
 800a87e:	4606      	mov	r6, r0
 800a880:	460f      	mov	r7, r1
 800a882:	4602      	mov	r2, r0
 800a884:	460b      	mov	r3, r1
 800a886:	4640      	mov	r0, r8
 800a888:	4649      	mov	r1, r9
 800a88a:	f7f5 fcf7 	bl	800027c <__adddf3>
 800a88e:	a33e      	add	r3, pc, #248	; (adr r3, 800a988 <__ieee754_pow+0x738>)
 800a890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a894:	2000      	movs	r0, #0
 800a896:	4604      	mov	r4, r0
 800a898:	460d      	mov	r5, r1
 800a89a:	f7f5 fea5 	bl	80005e8 <__aeabi_dmul>
 800a89e:	4642      	mov	r2, r8
 800a8a0:	ec41 0b18 	vmov	d8, r0, r1
 800a8a4:	464b      	mov	r3, r9
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	4629      	mov	r1, r5
 800a8aa:	f7f5 fce5 	bl	8000278 <__aeabi_dsub>
 800a8ae:	4602      	mov	r2, r0
 800a8b0:	460b      	mov	r3, r1
 800a8b2:	4630      	mov	r0, r6
 800a8b4:	4639      	mov	r1, r7
 800a8b6:	f7f5 fcdf 	bl	8000278 <__aeabi_dsub>
 800a8ba:	a335      	add	r3, pc, #212	; (adr r3, 800a990 <__ieee754_pow+0x740>)
 800a8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c0:	f7f5 fe92 	bl	80005e8 <__aeabi_dmul>
 800a8c4:	a334      	add	r3, pc, #208	; (adr r3, 800a998 <__ieee754_pow+0x748>)
 800a8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	460f      	mov	r7, r1
 800a8ce:	4620      	mov	r0, r4
 800a8d0:	4629      	mov	r1, r5
 800a8d2:	f7f5 fe89 	bl	80005e8 <__aeabi_dmul>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	4630      	mov	r0, r6
 800a8dc:	4639      	mov	r1, r7
 800a8de:	f7f5 fccd 	bl	800027c <__adddf3>
 800a8e2:	9a07      	ldr	r2, [sp, #28]
 800a8e4:	4b37      	ldr	r3, [pc, #220]	; (800a9c4 <__ieee754_pow+0x774>)
 800a8e6:	4413      	add	r3, r2
 800a8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ec:	f7f5 fcc6 	bl	800027c <__adddf3>
 800a8f0:	4682      	mov	sl, r0
 800a8f2:	9805      	ldr	r0, [sp, #20]
 800a8f4:	468b      	mov	fp, r1
 800a8f6:	f7f5 fe0d 	bl	8000514 <__aeabi_i2d>
 800a8fa:	9a07      	ldr	r2, [sp, #28]
 800a8fc:	4b32      	ldr	r3, [pc, #200]	; (800a9c8 <__ieee754_pow+0x778>)
 800a8fe:	4413      	add	r3, r2
 800a900:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a904:	4606      	mov	r6, r0
 800a906:	460f      	mov	r7, r1
 800a908:	4652      	mov	r2, sl
 800a90a:	465b      	mov	r3, fp
 800a90c:	ec51 0b18 	vmov	r0, r1, d8
 800a910:	f7f5 fcb4 	bl	800027c <__adddf3>
 800a914:	4642      	mov	r2, r8
 800a916:	464b      	mov	r3, r9
 800a918:	f7f5 fcb0 	bl	800027c <__adddf3>
 800a91c:	4632      	mov	r2, r6
 800a91e:	463b      	mov	r3, r7
 800a920:	f7f5 fcac 	bl	800027c <__adddf3>
 800a924:	2000      	movs	r0, #0
 800a926:	4632      	mov	r2, r6
 800a928:	463b      	mov	r3, r7
 800a92a:	4604      	mov	r4, r0
 800a92c:	460d      	mov	r5, r1
 800a92e:	f7f5 fca3 	bl	8000278 <__aeabi_dsub>
 800a932:	4642      	mov	r2, r8
 800a934:	464b      	mov	r3, r9
 800a936:	f7f5 fc9f 	bl	8000278 <__aeabi_dsub>
 800a93a:	ec53 2b18 	vmov	r2, r3, d8
 800a93e:	f7f5 fc9b 	bl	8000278 <__aeabi_dsub>
 800a942:	4602      	mov	r2, r0
 800a944:	460b      	mov	r3, r1
 800a946:	4650      	mov	r0, sl
 800a948:	4659      	mov	r1, fp
 800a94a:	e610      	b.n	800a56e <__ieee754_pow+0x31e>
 800a94c:	2401      	movs	r4, #1
 800a94e:	e6a1      	b.n	800a694 <__ieee754_pow+0x444>
 800a950:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800a9a0 <__ieee754_pow+0x750>
 800a954:	e617      	b.n	800a586 <__ieee754_pow+0x336>
 800a956:	bf00      	nop
 800a958:	4a454eef 	.word	0x4a454eef
 800a95c:	3fca7e28 	.word	0x3fca7e28
 800a960:	93c9db65 	.word	0x93c9db65
 800a964:	3fcd864a 	.word	0x3fcd864a
 800a968:	a91d4101 	.word	0xa91d4101
 800a96c:	3fd17460 	.word	0x3fd17460
 800a970:	518f264d 	.word	0x518f264d
 800a974:	3fd55555 	.word	0x3fd55555
 800a978:	db6fabff 	.word	0xdb6fabff
 800a97c:	3fdb6db6 	.word	0x3fdb6db6
 800a980:	33333303 	.word	0x33333303
 800a984:	3fe33333 	.word	0x3fe33333
 800a988:	e0000000 	.word	0xe0000000
 800a98c:	3feec709 	.word	0x3feec709
 800a990:	dc3a03fd 	.word	0xdc3a03fd
 800a994:	3feec709 	.word	0x3feec709
 800a998:	145b01f5 	.word	0x145b01f5
 800a99c:	be3e2fe0 	.word	0xbe3e2fe0
 800a9a0:	00000000 	.word	0x00000000
 800a9a4:	3ff00000 	.word	0x3ff00000
 800a9a8:	7ff00000 	.word	0x7ff00000
 800a9ac:	43400000 	.word	0x43400000
 800a9b0:	0003988e 	.word	0x0003988e
 800a9b4:	000bb679 	.word	0x000bb679
 800a9b8:	0800b3c0 	.word	0x0800b3c0
 800a9bc:	3ff00000 	.word	0x3ff00000
 800a9c0:	40080000 	.word	0x40080000
 800a9c4:	0800b3e0 	.word	0x0800b3e0
 800a9c8:	0800b3d0 	.word	0x0800b3d0
 800a9cc:	a3b5      	add	r3, pc, #724	; (adr r3, 800aca4 <__ieee754_pow+0xa54>)
 800a9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d2:	4640      	mov	r0, r8
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	f7f5 fc51 	bl	800027c <__adddf3>
 800a9da:	4622      	mov	r2, r4
 800a9dc:	ec41 0b1a 	vmov	d10, r0, r1
 800a9e0:	462b      	mov	r3, r5
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	4639      	mov	r1, r7
 800a9e6:	f7f5 fc47 	bl	8000278 <__aeabi_dsub>
 800a9ea:	4602      	mov	r2, r0
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	ec51 0b1a 	vmov	r0, r1, d10
 800a9f2:	f7f6 f889 	bl	8000b08 <__aeabi_dcmpgt>
 800a9f6:	2800      	cmp	r0, #0
 800a9f8:	f47f ae04 	bne.w	800a604 <__ieee754_pow+0x3b4>
 800a9fc:	4aa4      	ldr	r2, [pc, #656]	; (800ac90 <__ieee754_pow+0xa40>)
 800a9fe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aa02:	4293      	cmp	r3, r2
 800aa04:	f340 8108 	ble.w	800ac18 <__ieee754_pow+0x9c8>
 800aa08:	151b      	asrs	r3, r3, #20
 800aa0a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800aa0e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800aa12:	fa4a f303 	asr.w	r3, sl, r3
 800aa16:	445b      	add	r3, fp
 800aa18:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800aa1c:	4e9d      	ldr	r6, [pc, #628]	; (800ac94 <__ieee754_pow+0xa44>)
 800aa1e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800aa22:	4116      	asrs	r6, r2
 800aa24:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800aa28:	2000      	movs	r0, #0
 800aa2a:	ea23 0106 	bic.w	r1, r3, r6
 800aa2e:	f1c2 0214 	rsb	r2, r2, #20
 800aa32:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800aa36:	fa4a fa02 	asr.w	sl, sl, r2
 800aa3a:	f1bb 0f00 	cmp.w	fp, #0
 800aa3e:	4602      	mov	r2, r0
 800aa40:	460b      	mov	r3, r1
 800aa42:	4620      	mov	r0, r4
 800aa44:	4629      	mov	r1, r5
 800aa46:	bfb8      	it	lt
 800aa48:	f1ca 0a00 	rsblt	sl, sl, #0
 800aa4c:	f7f5 fc14 	bl	8000278 <__aeabi_dsub>
 800aa50:	ec41 0b19 	vmov	d9, r0, r1
 800aa54:	4642      	mov	r2, r8
 800aa56:	464b      	mov	r3, r9
 800aa58:	ec51 0b19 	vmov	r0, r1, d9
 800aa5c:	f7f5 fc0e 	bl	800027c <__adddf3>
 800aa60:	a37b      	add	r3, pc, #492	; (adr r3, 800ac50 <__ieee754_pow+0xa00>)
 800aa62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa66:	2000      	movs	r0, #0
 800aa68:	4604      	mov	r4, r0
 800aa6a:	460d      	mov	r5, r1
 800aa6c:	f7f5 fdbc 	bl	80005e8 <__aeabi_dmul>
 800aa70:	ec53 2b19 	vmov	r2, r3, d9
 800aa74:	4606      	mov	r6, r0
 800aa76:	460f      	mov	r7, r1
 800aa78:	4620      	mov	r0, r4
 800aa7a:	4629      	mov	r1, r5
 800aa7c:	f7f5 fbfc 	bl	8000278 <__aeabi_dsub>
 800aa80:	4602      	mov	r2, r0
 800aa82:	460b      	mov	r3, r1
 800aa84:	4640      	mov	r0, r8
 800aa86:	4649      	mov	r1, r9
 800aa88:	f7f5 fbf6 	bl	8000278 <__aeabi_dsub>
 800aa8c:	a372      	add	r3, pc, #456	; (adr r3, 800ac58 <__ieee754_pow+0xa08>)
 800aa8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa92:	f7f5 fda9 	bl	80005e8 <__aeabi_dmul>
 800aa96:	a372      	add	r3, pc, #456	; (adr r3, 800ac60 <__ieee754_pow+0xa10>)
 800aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9c:	4680      	mov	r8, r0
 800aa9e:	4689      	mov	r9, r1
 800aaa0:	4620      	mov	r0, r4
 800aaa2:	4629      	mov	r1, r5
 800aaa4:	f7f5 fda0 	bl	80005e8 <__aeabi_dmul>
 800aaa8:	4602      	mov	r2, r0
 800aaaa:	460b      	mov	r3, r1
 800aaac:	4640      	mov	r0, r8
 800aaae:	4649      	mov	r1, r9
 800aab0:	f7f5 fbe4 	bl	800027c <__adddf3>
 800aab4:	4604      	mov	r4, r0
 800aab6:	460d      	mov	r5, r1
 800aab8:	4602      	mov	r2, r0
 800aaba:	460b      	mov	r3, r1
 800aabc:	4630      	mov	r0, r6
 800aabe:	4639      	mov	r1, r7
 800aac0:	f7f5 fbdc 	bl	800027c <__adddf3>
 800aac4:	4632      	mov	r2, r6
 800aac6:	463b      	mov	r3, r7
 800aac8:	4680      	mov	r8, r0
 800aaca:	4689      	mov	r9, r1
 800aacc:	f7f5 fbd4 	bl	8000278 <__aeabi_dsub>
 800aad0:	4602      	mov	r2, r0
 800aad2:	460b      	mov	r3, r1
 800aad4:	4620      	mov	r0, r4
 800aad6:	4629      	mov	r1, r5
 800aad8:	f7f5 fbce 	bl	8000278 <__aeabi_dsub>
 800aadc:	4642      	mov	r2, r8
 800aade:	4606      	mov	r6, r0
 800aae0:	460f      	mov	r7, r1
 800aae2:	464b      	mov	r3, r9
 800aae4:	4640      	mov	r0, r8
 800aae6:	4649      	mov	r1, r9
 800aae8:	f7f5 fd7e 	bl	80005e8 <__aeabi_dmul>
 800aaec:	a35e      	add	r3, pc, #376	; (adr r3, 800ac68 <__ieee754_pow+0xa18>)
 800aaee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf2:	4604      	mov	r4, r0
 800aaf4:	460d      	mov	r5, r1
 800aaf6:	f7f5 fd77 	bl	80005e8 <__aeabi_dmul>
 800aafa:	a35d      	add	r3, pc, #372	; (adr r3, 800ac70 <__ieee754_pow+0xa20>)
 800aafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab00:	f7f5 fbba 	bl	8000278 <__aeabi_dsub>
 800ab04:	4622      	mov	r2, r4
 800ab06:	462b      	mov	r3, r5
 800ab08:	f7f5 fd6e 	bl	80005e8 <__aeabi_dmul>
 800ab0c:	a35a      	add	r3, pc, #360	; (adr r3, 800ac78 <__ieee754_pow+0xa28>)
 800ab0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab12:	f7f5 fbb3 	bl	800027c <__adddf3>
 800ab16:	4622      	mov	r2, r4
 800ab18:	462b      	mov	r3, r5
 800ab1a:	f7f5 fd65 	bl	80005e8 <__aeabi_dmul>
 800ab1e:	a358      	add	r3, pc, #352	; (adr r3, 800ac80 <__ieee754_pow+0xa30>)
 800ab20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab24:	f7f5 fba8 	bl	8000278 <__aeabi_dsub>
 800ab28:	4622      	mov	r2, r4
 800ab2a:	462b      	mov	r3, r5
 800ab2c:	f7f5 fd5c 	bl	80005e8 <__aeabi_dmul>
 800ab30:	a355      	add	r3, pc, #340	; (adr r3, 800ac88 <__ieee754_pow+0xa38>)
 800ab32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab36:	f7f5 fba1 	bl	800027c <__adddf3>
 800ab3a:	4622      	mov	r2, r4
 800ab3c:	462b      	mov	r3, r5
 800ab3e:	f7f5 fd53 	bl	80005e8 <__aeabi_dmul>
 800ab42:	4602      	mov	r2, r0
 800ab44:	460b      	mov	r3, r1
 800ab46:	4640      	mov	r0, r8
 800ab48:	4649      	mov	r1, r9
 800ab4a:	f7f5 fb95 	bl	8000278 <__aeabi_dsub>
 800ab4e:	4604      	mov	r4, r0
 800ab50:	460d      	mov	r5, r1
 800ab52:	4602      	mov	r2, r0
 800ab54:	460b      	mov	r3, r1
 800ab56:	4640      	mov	r0, r8
 800ab58:	4649      	mov	r1, r9
 800ab5a:	f7f5 fd45 	bl	80005e8 <__aeabi_dmul>
 800ab5e:	2200      	movs	r2, #0
 800ab60:	ec41 0b19 	vmov	d9, r0, r1
 800ab64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ab68:	4620      	mov	r0, r4
 800ab6a:	4629      	mov	r1, r5
 800ab6c:	f7f5 fb84 	bl	8000278 <__aeabi_dsub>
 800ab70:	4602      	mov	r2, r0
 800ab72:	460b      	mov	r3, r1
 800ab74:	ec51 0b19 	vmov	r0, r1, d9
 800ab78:	f7f5 fe60 	bl	800083c <__aeabi_ddiv>
 800ab7c:	4632      	mov	r2, r6
 800ab7e:	4604      	mov	r4, r0
 800ab80:	460d      	mov	r5, r1
 800ab82:	463b      	mov	r3, r7
 800ab84:	4640      	mov	r0, r8
 800ab86:	4649      	mov	r1, r9
 800ab88:	f7f5 fd2e 	bl	80005e8 <__aeabi_dmul>
 800ab8c:	4632      	mov	r2, r6
 800ab8e:	463b      	mov	r3, r7
 800ab90:	f7f5 fb74 	bl	800027c <__adddf3>
 800ab94:	4602      	mov	r2, r0
 800ab96:	460b      	mov	r3, r1
 800ab98:	4620      	mov	r0, r4
 800ab9a:	4629      	mov	r1, r5
 800ab9c:	f7f5 fb6c 	bl	8000278 <__aeabi_dsub>
 800aba0:	4642      	mov	r2, r8
 800aba2:	464b      	mov	r3, r9
 800aba4:	f7f5 fb68 	bl	8000278 <__aeabi_dsub>
 800aba8:	460b      	mov	r3, r1
 800abaa:	4602      	mov	r2, r0
 800abac:	493a      	ldr	r1, [pc, #232]	; (800ac98 <__ieee754_pow+0xa48>)
 800abae:	2000      	movs	r0, #0
 800abb0:	f7f5 fb62 	bl	8000278 <__aeabi_dsub>
 800abb4:	ec41 0b10 	vmov	d0, r0, r1
 800abb8:	ee10 3a90 	vmov	r3, s1
 800abbc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800abc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800abc4:	da2b      	bge.n	800ac1e <__ieee754_pow+0x9ce>
 800abc6:	4650      	mov	r0, sl
 800abc8:	f000 f966 	bl	800ae98 <scalbn>
 800abcc:	ec51 0b10 	vmov	r0, r1, d0
 800abd0:	ec53 2b18 	vmov	r2, r3, d8
 800abd4:	f7ff bbed 	b.w	800a3b2 <__ieee754_pow+0x162>
 800abd8:	4b30      	ldr	r3, [pc, #192]	; (800ac9c <__ieee754_pow+0xa4c>)
 800abda:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800abde:	429e      	cmp	r6, r3
 800abe0:	f77f af0c 	ble.w	800a9fc <__ieee754_pow+0x7ac>
 800abe4:	4b2e      	ldr	r3, [pc, #184]	; (800aca0 <__ieee754_pow+0xa50>)
 800abe6:	440b      	add	r3, r1
 800abe8:	4303      	orrs	r3, r0
 800abea:	d009      	beq.n	800ac00 <__ieee754_pow+0x9b0>
 800abec:	ec51 0b18 	vmov	r0, r1, d8
 800abf0:	2200      	movs	r2, #0
 800abf2:	2300      	movs	r3, #0
 800abf4:	f7f5 ff6a 	bl	8000acc <__aeabi_dcmplt>
 800abf8:	3800      	subs	r0, #0
 800abfa:	bf18      	it	ne
 800abfc:	2001      	movne	r0, #1
 800abfe:	e447      	b.n	800a490 <__ieee754_pow+0x240>
 800ac00:	4622      	mov	r2, r4
 800ac02:	462b      	mov	r3, r5
 800ac04:	f7f5 fb38 	bl	8000278 <__aeabi_dsub>
 800ac08:	4642      	mov	r2, r8
 800ac0a:	464b      	mov	r3, r9
 800ac0c:	f7f5 ff72 	bl	8000af4 <__aeabi_dcmpge>
 800ac10:	2800      	cmp	r0, #0
 800ac12:	f43f aef3 	beq.w	800a9fc <__ieee754_pow+0x7ac>
 800ac16:	e7e9      	b.n	800abec <__ieee754_pow+0x99c>
 800ac18:	f04f 0a00 	mov.w	sl, #0
 800ac1c:	e71a      	b.n	800aa54 <__ieee754_pow+0x804>
 800ac1e:	ec51 0b10 	vmov	r0, r1, d0
 800ac22:	4619      	mov	r1, r3
 800ac24:	e7d4      	b.n	800abd0 <__ieee754_pow+0x980>
 800ac26:	491c      	ldr	r1, [pc, #112]	; (800ac98 <__ieee754_pow+0xa48>)
 800ac28:	2000      	movs	r0, #0
 800ac2a:	f7ff bb30 	b.w	800a28e <__ieee754_pow+0x3e>
 800ac2e:	2000      	movs	r0, #0
 800ac30:	2100      	movs	r1, #0
 800ac32:	f7ff bb2c 	b.w	800a28e <__ieee754_pow+0x3e>
 800ac36:	4630      	mov	r0, r6
 800ac38:	4639      	mov	r1, r7
 800ac3a:	f7ff bb28 	b.w	800a28e <__ieee754_pow+0x3e>
 800ac3e:	9204      	str	r2, [sp, #16]
 800ac40:	f7ff bb7a 	b.w	800a338 <__ieee754_pow+0xe8>
 800ac44:	2300      	movs	r3, #0
 800ac46:	f7ff bb64 	b.w	800a312 <__ieee754_pow+0xc2>
 800ac4a:	bf00      	nop
 800ac4c:	f3af 8000 	nop.w
 800ac50:	00000000 	.word	0x00000000
 800ac54:	3fe62e43 	.word	0x3fe62e43
 800ac58:	fefa39ef 	.word	0xfefa39ef
 800ac5c:	3fe62e42 	.word	0x3fe62e42
 800ac60:	0ca86c39 	.word	0x0ca86c39
 800ac64:	be205c61 	.word	0xbe205c61
 800ac68:	72bea4d0 	.word	0x72bea4d0
 800ac6c:	3e663769 	.word	0x3e663769
 800ac70:	c5d26bf1 	.word	0xc5d26bf1
 800ac74:	3ebbbd41 	.word	0x3ebbbd41
 800ac78:	af25de2c 	.word	0xaf25de2c
 800ac7c:	3f11566a 	.word	0x3f11566a
 800ac80:	16bebd93 	.word	0x16bebd93
 800ac84:	3f66c16c 	.word	0x3f66c16c
 800ac88:	5555553e 	.word	0x5555553e
 800ac8c:	3fc55555 	.word	0x3fc55555
 800ac90:	3fe00000 	.word	0x3fe00000
 800ac94:	000fffff 	.word	0x000fffff
 800ac98:	3ff00000 	.word	0x3ff00000
 800ac9c:	4090cbff 	.word	0x4090cbff
 800aca0:	3f6f3400 	.word	0x3f6f3400
 800aca4:	652b82fe 	.word	0x652b82fe
 800aca8:	3c971547 	.word	0x3c971547

0800acac <__ieee754_sqrt>:
 800acac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acb0:	ec55 4b10 	vmov	r4, r5, d0
 800acb4:	4e55      	ldr	r6, [pc, #340]	; (800ae0c <__ieee754_sqrt+0x160>)
 800acb6:	43ae      	bics	r6, r5
 800acb8:	ee10 0a10 	vmov	r0, s0
 800acbc:	ee10 3a10 	vmov	r3, s0
 800acc0:	462a      	mov	r2, r5
 800acc2:	4629      	mov	r1, r5
 800acc4:	d110      	bne.n	800ace8 <__ieee754_sqrt+0x3c>
 800acc6:	ee10 2a10 	vmov	r2, s0
 800acca:	462b      	mov	r3, r5
 800accc:	f7f5 fc8c 	bl	80005e8 <__aeabi_dmul>
 800acd0:	4602      	mov	r2, r0
 800acd2:	460b      	mov	r3, r1
 800acd4:	4620      	mov	r0, r4
 800acd6:	4629      	mov	r1, r5
 800acd8:	f7f5 fad0 	bl	800027c <__adddf3>
 800acdc:	4604      	mov	r4, r0
 800acde:	460d      	mov	r5, r1
 800ace0:	ec45 4b10 	vmov	d0, r4, r5
 800ace4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ace8:	2d00      	cmp	r5, #0
 800acea:	dc10      	bgt.n	800ad0e <__ieee754_sqrt+0x62>
 800acec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800acf0:	4330      	orrs	r0, r6
 800acf2:	d0f5      	beq.n	800ace0 <__ieee754_sqrt+0x34>
 800acf4:	b15d      	cbz	r5, 800ad0e <__ieee754_sqrt+0x62>
 800acf6:	ee10 2a10 	vmov	r2, s0
 800acfa:	462b      	mov	r3, r5
 800acfc:	ee10 0a10 	vmov	r0, s0
 800ad00:	f7f5 faba 	bl	8000278 <__aeabi_dsub>
 800ad04:	4602      	mov	r2, r0
 800ad06:	460b      	mov	r3, r1
 800ad08:	f7f5 fd98 	bl	800083c <__aeabi_ddiv>
 800ad0c:	e7e6      	b.n	800acdc <__ieee754_sqrt+0x30>
 800ad0e:	1512      	asrs	r2, r2, #20
 800ad10:	d074      	beq.n	800adfc <__ieee754_sqrt+0x150>
 800ad12:	07d4      	lsls	r4, r2, #31
 800ad14:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ad18:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800ad1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ad20:	bf5e      	ittt	pl
 800ad22:	0fda      	lsrpl	r2, r3, #31
 800ad24:	005b      	lslpl	r3, r3, #1
 800ad26:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800ad2a:	2400      	movs	r4, #0
 800ad2c:	0fda      	lsrs	r2, r3, #31
 800ad2e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800ad32:	107f      	asrs	r7, r7, #1
 800ad34:	005b      	lsls	r3, r3, #1
 800ad36:	2516      	movs	r5, #22
 800ad38:	4620      	mov	r0, r4
 800ad3a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ad3e:	1886      	adds	r6, r0, r2
 800ad40:	428e      	cmp	r6, r1
 800ad42:	bfde      	ittt	le
 800ad44:	1b89      	suble	r1, r1, r6
 800ad46:	18b0      	addle	r0, r6, r2
 800ad48:	18a4      	addle	r4, r4, r2
 800ad4a:	0049      	lsls	r1, r1, #1
 800ad4c:	3d01      	subs	r5, #1
 800ad4e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800ad52:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ad56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ad5a:	d1f0      	bne.n	800ad3e <__ieee754_sqrt+0x92>
 800ad5c:	462a      	mov	r2, r5
 800ad5e:	f04f 0e20 	mov.w	lr, #32
 800ad62:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ad66:	4281      	cmp	r1, r0
 800ad68:	eb06 0c05 	add.w	ip, r6, r5
 800ad6c:	dc02      	bgt.n	800ad74 <__ieee754_sqrt+0xc8>
 800ad6e:	d113      	bne.n	800ad98 <__ieee754_sqrt+0xec>
 800ad70:	459c      	cmp	ip, r3
 800ad72:	d811      	bhi.n	800ad98 <__ieee754_sqrt+0xec>
 800ad74:	f1bc 0f00 	cmp.w	ip, #0
 800ad78:	eb0c 0506 	add.w	r5, ip, r6
 800ad7c:	da43      	bge.n	800ae06 <__ieee754_sqrt+0x15a>
 800ad7e:	2d00      	cmp	r5, #0
 800ad80:	db41      	blt.n	800ae06 <__ieee754_sqrt+0x15a>
 800ad82:	f100 0801 	add.w	r8, r0, #1
 800ad86:	1a09      	subs	r1, r1, r0
 800ad88:	459c      	cmp	ip, r3
 800ad8a:	bf88      	it	hi
 800ad8c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800ad90:	eba3 030c 	sub.w	r3, r3, ip
 800ad94:	4432      	add	r2, r6
 800ad96:	4640      	mov	r0, r8
 800ad98:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800ad9c:	f1be 0e01 	subs.w	lr, lr, #1
 800ada0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800ada4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ada8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800adac:	d1db      	bne.n	800ad66 <__ieee754_sqrt+0xba>
 800adae:	430b      	orrs	r3, r1
 800adb0:	d006      	beq.n	800adc0 <__ieee754_sqrt+0x114>
 800adb2:	1c50      	adds	r0, r2, #1
 800adb4:	bf13      	iteet	ne
 800adb6:	3201      	addne	r2, #1
 800adb8:	3401      	addeq	r4, #1
 800adba:	4672      	moveq	r2, lr
 800adbc:	f022 0201 	bicne.w	r2, r2, #1
 800adc0:	1063      	asrs	r3, r4, #1
 800adc2:	0852      	lsrs	r2, r2, #1
 800adc4:	07e1      	lsls	r1, r4, #31
 800adc6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800adca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800adce:	bf48      	it	mi
 800add0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800add4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800add8:	4614      	mov	r4, r2
 800adda:	e781      	b.n	800ace0 <__ieee754_sqrt+0x34>
 800addc:	0ad9      	lsrs	r1, r3, #11
 800adde:	3815      	subs	r0, #21
 800ade0:	055b      	lsls	r3, r3, #21
 800ade2:	2900      	cmp	r1, #0
 800ade4:	d0fa      	beq.n	800addc <__ieee754_sqrt+0x130>
 800ade6:	02cd      	lsls	r5, r1, #11
 800ade8:	d50a      	bpl.n	800ae00 <__ieee754_sqrt+0x154>
 800adea:	f1c2 0420 	rsb	r4, r2, #32
 800adee:	fa23 f404 	lsr.w	r4, r3, r4
 800adf2:	1e55      	subs	r5, r2, #1
 800adf4:	4093      	lsls	r3, r2
 800adf6:	4321      	orrs	r1, r4
 800adf8:	1b42      	subs	r2, r0, r5
 800adfa:	e78a      	b.n	800ad12 <__ieee754_sqrt+0x66>
 800adfc:	4610      	mov	r0, r2
 800adfe:	e7f0      	b.n	800ade2 <__ieee754_sqrt+0x136>
 800ae00:	0049      	lsls	r1, r1, #1
 800ae02:	3201      	adds	r2, #1
 800ae04:	e7ef      	b.n	800ade6 <__ieee754_sqrt+0x13a>
 800ae06:	4680      	mov	r8, r0
 800ae08:	e7bd      	b.n	800ad86 <__ieee754_sqrt+0xda>
 800ae0a:	bf00      	nop
 800ae0c:	7ff00000 	.word	0x7ff00000

0800ae10 <with_errno>:
 800ae10:	b570      	push	{r4, r5, r6, lr}
 800ae12:	4604      	mov	r4, r0
 800ae14:	460d      	mov	r5, r1
 800ae16:	4616      	mov	r6, r2
 800ae18:	f7fe f860 	bl	8008edc <__errno>
 800ae1c:	4629      	mov	r1, r5
 800ae1e:	6006      	str	r6, [r0, #0]
 800ae20:	4620      	mov	r0, r4
 800ae22:	bd70      	pop	{r4, r5, r6, pc}

0800ae24 <xflow>:
 800ae24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae26:	4614      	mov	r4, r2
 800ae28:	461d      	mov	r5, r3
 800ae2a:	b108      	cbz	r0, 800ae30 <xflow+0xc>
 800ae2c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ae30:	e9cd 2300 	strd	r2, r3, [sp]
 800ae34:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae38:	4620      	mov	r0, r4
 800ae3a:	4629      	mov	r1, r5
 800ae3c:	f7f5 fbd4 	bl	80005e8 <__aeabi_dmul>
 800ae40:	2222      	movs	r2, #34	; 0x22
 800ae42:	b003      	add	sp, #12
 800ae44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae48:	f7ff bfe2 	b.w	800ae10 <with_errno>

0800ae4c <__math_uflow>:
 800ae4c:	b508      	push	{r3, lr}
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ae54:	f7ff ffe6 	bl	800ae24 <xflow>
 800ae58:	ec41 0b10 	vmov	d0, r0, r1
 800ae5c:	bd08      	pop	{r3, pc}

0800ae5e <__math_oflow>:
 800ae5e:	b508      	push	{r3, lr}
 800ae60:	2200      	movs	r2, #0
 800ae62:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ae66:	f7ff ffdd 	bl	800ae24 <xflow>
 800ae6a:	ec41 0b10 	vmov	d0, r0, r1
 800ae6e:	bd08      	pop	{r3, pc}

0800ae70 <fabs>:
 800ae70:	ec51 0b10 	vmov	r0, r1, d0
 800ae74:	ee10 2a10 	vmov	r2, s0
 800ae78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ae7c:	ec43 2b10 	vmov	d0, r2, r3
 800ae80:	4770      	bx	lr

0800ae82 <finite>:
 800ae82:	b082      	sub	sp, #8
 800ae84:	ed8d 0b00 	vstr	d0, [sp]
 800ae88:	9801      	ldr	r0, [sp, #4]
 800ae8a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ae8e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ae92:	0fc0      	lsrs	r0, r0, #31
 800ae94:	b002      	add	sp, #8
 800ae96:	4770      	bx	lr

0800ae98 <scalbn>:
 800ae98:	b570      	push	{r4, r5, r6, lr}
 800ae9a:	ec55 4b10 	vmov	r4, r5, d0
 800ae9e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800aea2:	4606      	mov	r6, r0
 800aea4:	462b      	mov	r3, r5
 800aea6:	b99a      	cbnz	r2, 800aed0 <scalbn+0x38>
 800aea8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800aeac:	4323      	orrs	r3, r4
 800aeae:	d036      	beq.n	800af1e <scalbn+0x86>
 800aeb0:	4b39      	ldr	r3, [pc, #228]	; (800af98 <scalbn+0x100>)
 800aeb2:	4629      	mov	r1, r5
 800aeb4:	ee10 0a10 	vmov	r0, s0
 800aeb8:	2200      	movs	r2, #0
 800aeba:	f7f5 fb95 	bl	80005e8 <__aeabi_dmul>
 800aebe:	4b37      	ldr	r3, [pc, #220]	; (800af9c <scalbn+0x104>)
 800aec0:	429e      	cmp	r6, r3
 800aec2:	4604      	mov	r4, r0
 800aec4:	460d      	mov	r5, r1
 800aec6:	da10      	bge.n	800aeea <scalbn+0x52>
 800aec8:	a32b      	add	r3, pc, #172	; (adr r3, 800af78 <scalbn+0xe0>)
 800aeca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aece:	e03a      	b.n	800af46 <scalbn+0xae>
 800aed0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800aed4:	428a      	cmp	r2, r1
 800aed6:	d10c      	bne.n	800aef2 <scalbn+0x5a>
 800aed8:	ee10 2a10 	vmov	r2, s0
 800aedc:	4620      	mov	r0, r4
 800aede:	4629      	mov	r1, r5
 800aee0:	f7f5 f9cc 	bl	800027c <__adddf3>
 800aee4:	4604      	mov	r4, r0
 800aee6:	460d      	mov	r5, r1
 800aee8:	e019      	b.n	800af1e <scalbn+0x86>
 800aeea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800aeee:	460b      	mov	r3, r1
 800aef0:	3a36      	subs	r2, #54	; 0x36
 800aef2:	4432      	add	r2, r6
 800aef4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800aef8:	428a      	cmp	r2, r1
 800aefa:	dd08      	ble.n	800af0e <scalbn+0x76>
 800aefc:	2d00      	cmp	r5, #0
 800aefe:	a120      	add	r1, pc, #128	; (adr r1, 800af80 <scalbn+0xe8>)
 800af00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af04:	da1c      	bge.n	800af40 <scalbn+0xa8>
 800af06:	a120      	add	r1, pc, #128	; (adr r1, 800af88 <scalbn+0xf0>)
 800af08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af0c:	e018      	b.n	800af40 <scalbn+0xa8>
 800af0e:	2a00      	cmp	r2, #0
 800af10:	dd08      	ble.n	800af24 <scalbn+0x8c>
 800af12:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af16:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800af1a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800af1e:	ec45 4b10 	vmov	d0, r4, r5
 800af22:	bd70      	pop	{r4, r5, r6, pc}
 800af24:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800af28:	da19      	bge.n	800af5e <scalbn+0xc6>
 800af2a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800af2e:	429e      	cmp	r6, r3
 800af30:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800af34:	dd0a      	ble.n	800af4c <scalbn+0xb4>
 800af36:	a112      	add	r1, pc, #72	; (adr r1, 800af80 <scalbn+0xe8>)
 800af38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d1e2      	bne.n	800af06 <scalbn+0x6e>
 800af40:	a30f      	add	r3, pc, #60	; (adr r3, 800af80 <scalbn+0xe8>)
 800af42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af46:	f7f5 fb4f 	bl	80005e8 <__aeabi_dmul>
 800af4a:	e7cb      	b.n	800aee4 <scalbn+0x4c>
 800af4c:	a10a      	add	r1, pc, #40	; (adr r1, 800af78 <scalbn+0xe0>)
 800af4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d0b8      	beq.n	800aec8 <scalbn+0x30>
 800af56:	a10e      	add	r1, pc, #56	; (adr r1, 800af90 <scalbn+0xf8>)
 800af58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af5c:	e7b4      	b.n	800aec8 <scalbn+0x30>
 800af5e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af62:	3236      	adds	r2, #54	; 0x36
 800af64:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800af68:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800af6c:	4620      	mov	r0, r4
 800af6e:	4b0c      	ldr	r3, [pc, #48]	; (800afa0 <scalbn+0x108>)
 800af70:	2200      	movs	r2, #0
 800af72:	e7e8      	b.n	800af46 <scalbn+0xae>
 800af74:	f3af 8000 	nop.w
 800af78:	c2f8f359 	.word	0xc2f8f359
 800af7c:	01a56e1f 	.word	0x01a56e1f
 800af80:	8800759c 	.word	0x8800759c
 800af84:	7e37e43c 	.word	0x7e37e43c
 800af88:	8800759c 	.word	0x8800759c
 800af8c:	fe37e43c 	.word	0xfe37e43c
 800af90:	c2f8f359 	.word	0xc2f8f359
 800af94:	81a56e1f 	.word	0x81a56e1f
 800af98:	43500000 	.word	0x43500000
 800af9c:	ffff3cb0 	.word	0xffff3cb0
 800afa0:	3c900000 	.word	0x3c900000

0800afa4 <_gettimeofday>:
 800afa4:	4b02      	ldr	r3, [pc, #8]	; (800afb0 <_gettimeofday+0xc>)
 800afa6:	2258      	movs	r2, #88	; 0x58
 800afa8:	601a      	str	r2, [r3, #0]
 800afaa:	f04f 30ff 	mov.w	r0, #4294967295
 800afae:	4770      	bx	lr
 800afb0:	20008c84 	.word	0x20008c84

0800afb4 <_init>:
 800afb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afb6:	bf00      	nop
 800afb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afba:	bc08      	pop	{r3}
 800afbc:	469e      	mov	lr, r3
 800afbe:	4770      	bx	lr

0800afc0 <_fini>:
 800afc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afc2:	bf00      	nop
 800afc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afc6:	bc08      	pop	{r3}
 800afc8:	469e      	mov	lr, r3
 800afca:	4770      	bx	lr
