
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003686                       # Number of seconds simulated
sim_ticks                                  3685786272                       # Number of ticks simulated
final_tick                               533250166209                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 310419                       # Simulator instruction rate (inst/s)
host_op_rate                                   392659                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 282153                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929004                       # Number of bytes of host memory used
host_seconds                                 13063.10                       # Real time elapsed on the host
sim_insts                                  4055027293                       # Number of instructions simulated
sim_ops                                    5129347711                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       236032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       252544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        56320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       120960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               672640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       235648                       # Number of bytes written to this memory
system.physmem.bytes_written::total            235648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1973                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          440                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          945                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5255                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1841                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1841                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       382008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64038439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       451464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68518352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       555648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15280322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       451464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32817964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               182495660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       382008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       451464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       555648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       451464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1840584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63934255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63934255                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63934255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       382008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64038439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       451464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68518352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       555648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15280322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       451464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32817964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              246429916                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8838817                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3111390                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2554862                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202748                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1261560                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203583                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314092                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8825                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17072677                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3111390                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517675                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3662401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085328                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        835095                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564323                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79788                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8577690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.446323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4915289     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365792      4.26%     61.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318052      3.71%     65.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342285      3.99%     69.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300163      3.50%     72.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          153136      1.79%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101859      1.19%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271349      3.16%     78.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809765     21.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8577690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352014                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.931557                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369453                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       791760                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3481687                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56123                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878658                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506953                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          965                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20243720                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6352                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878658                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3538240                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         417046                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        96484                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365147                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       282107                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19552952                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          478                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176823                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77358                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27151896                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91145217                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91145217                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10344891                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3353                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1753                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           750091                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1009322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26234                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       273522                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18428453                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3345                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14776218                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29713                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6153440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18805763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8577690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.722634                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908974                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3160919     36.85%     36.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1797141     20.95%     57.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1174488     13.69%     71.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       761773      8.88%     80.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       760663      8.87%     89.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442359      5.16%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338223      3.94%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75995      0.89%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66129      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8577690                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107941     68.99%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21236     13.57%     82.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27277     17.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12141622     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200769      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578169     10.68%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       854061      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14776218                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.671742                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156458                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010589                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38316295                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24585359                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14360732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14932676                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26138                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708614                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229422                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878658                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         341216                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16495                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18431798                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        27986                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937817                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1009322                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          750                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237707                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14517149                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485114                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259067                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313726                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058141                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828612                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.642431                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14375366                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14360732                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9361189                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26134472                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.624735                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358193                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6192938                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204893                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7699032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.589723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3172819     41.21%     41.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2043362     26.54%     67.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837335     10.88%     78.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429360      5.58%     84.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       365010      4.74%     88.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179165      2.33%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198855      2.58%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100788      1.31%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372338      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7699032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372338                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25758959                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37744104                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 261127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883882                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883882                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131373                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131373                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65553948                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19682902                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19000620                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8838817                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3067069                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2493386                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211496                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1295868                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1190061                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322314                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9028                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3077732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17004610                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3067069                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1512375                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3735570                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1130178                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        777950                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1506296                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8505383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.469827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4769813     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          329097      3.87%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          263590      3.10%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          641643      7.54%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172881      2.03%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225041      2.65%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163267      1.92%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91120      1.07%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1848931     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8505383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347000                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.923856                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3220206                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       760266                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3590772                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24589                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        909541                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523119                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4629                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20317864                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10758                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        909541                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3456748                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         172257                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       239400                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3373292                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       354137                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19596275                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2792                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        147320                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          395                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27439352                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91466010                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91466010                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16751404                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10687909                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4043                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2296                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           972290                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1830091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       930228                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14998                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       368602                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18518351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14674973                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30937                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6436548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19706448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          652                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8505383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.725375                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.879097                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3055134     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1785269     20.99%     56.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1207673     14.20%     71.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       869233     10.22%     81.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       738596      8.68%     90.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       387051      4.55%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       330053      3.88%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62290      0.73%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70084      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8505383                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85943     71.46%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17272     14.36%     85.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17054     14.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12230051     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208248      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1622      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1459183      9.94%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       775869      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14674973                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.660287                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120269                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008196                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38006535                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24958867                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14297555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14795242                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54626                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727626                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240735                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        909541                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          91048                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8733                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18522249                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40875                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1830091                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       930228                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2274                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244651                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14439395                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1367479                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235578                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2124427                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2036339                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            756948                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.633634                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14307372                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14297555                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9310990                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26301638                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.617587                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354008                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9813348                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12051877                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6470513                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211456                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7595842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.586641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.124687                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3054164     40.21%     40.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2059705     27.12%     67.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       835705     11.00%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       471193      6.20%     84.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386149      5.08%     89.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158678      2.09%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189606      2.50%     94.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93575      1.23%     95.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       347067      4.57%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7595842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9813348                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12051877                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1791952                       # Number of memory references committed
system.switch_cpus1.commit.loads              1102460                       # Number of loads committed
system.switch_cpus1.commit.membars               1622                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1731523                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10859317                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245383                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       347067                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25771165                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37954962                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 333434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9813348                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12051877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9813348                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.900693                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.900693                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.110256                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.110256                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64952251                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19769346                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18749274                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8838817                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3296312                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2690551                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       221366                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1397190                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1295839                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          340607                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9828                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3416433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17913570                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3296312                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1636446                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3882317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1152711                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        581453                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1663669                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86108                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8809741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.515137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.333009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4927424     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          319365      3.63%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          474000      5.38%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          330324      3.75%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          230864      2.62%     71.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          225611      2.56%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          138488      1.57%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          292392      3.32%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1871273     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8809741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372936                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026693                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3512946                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       606507                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3706798                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        54126                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        929358                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       554008                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21458728                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        929358                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3711627                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51137                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       270988                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3558267                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       288359                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20812956                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        119692                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        98341                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29197635                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     96889673                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     96889673                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17925120                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11272456                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3718                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1787                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           861005                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1910159                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       974790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11607                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       304680                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19386298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15470889                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31010                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6489317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19867903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8809741                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.756112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914631                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3207471     36.41%     36.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1738999     19.74%     56.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1269346     14.41%     70.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       838376      9.52%     80.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       840882      9.54%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       405039      4.60%     94.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       360291      4.09%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67095      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        82242      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8809741                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          84297     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16681     14.09%     85.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17404     14.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12939935     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       194978      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1781      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1522628      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       811567      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15470889                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.750335                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118382                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39900906                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25879228                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15039108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15589271                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48170                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       745272                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          660                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234010                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        929358                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26538                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5041                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19389869                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        67428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1910159                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       974790                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1787                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4198                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       134456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       254782                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15183757                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1421379                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       287127                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2213092                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2156347                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            791713                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.717849                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15045679                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15039108                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9742678                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27686435                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.701484                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351894                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10422180                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12847008                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6542859                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       222981                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7880383                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.630252                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.168912                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3071326     38.97%     38.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2230435     28.30%     67.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       843246     10.70%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       471012      5.98%     83.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       400310      5.08%     89.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179187      2.27%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       170970      2.17%     93.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       117126      1.49%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       396771      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7880383                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10422180                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12847008                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1905663                       # Number of memory references committed
system.switch_cpus2.commit.loads              1164883                       # Number of loads committed
system.switch_cpus2.commit.membars               1782                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1863976                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11565637                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       265726                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       396771                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26873479                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39709711                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10422180                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12847008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10422180                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848078                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848078                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.179137                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.179137                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68194652                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20922888                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19715710                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3564                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8838817                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3162137                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2574220                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       212172                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1348447                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1243699                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325156                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9497                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3492557                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17272108                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3162137                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1568855                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3628329                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1087400                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        595023                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1707176                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8587605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.478022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4959276     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195476      2.28%     60.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255437      2.97%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384209      4.47%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          371685      4.33%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          283038      3.30%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          167959      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          252591      2.94%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1717934     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8587605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357756                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.954120                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3607979                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       583763                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3496867                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27507                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        871488                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       534326                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20666641                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1065                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        871488                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3800221                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          99271                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       206686                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3327603                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       282330                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20060498                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          101                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        120691                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27958288                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93424492                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93424492                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17348126                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10610097                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4216                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2371                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           802971                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1860195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       982793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19331                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       417392                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18638419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4016                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14992966                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27622                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6078875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18522416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          628                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8587605                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.745884                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890586                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2996533     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1883818     21.94%     56.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1244467     14.49%     71.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       817914      9.52%     80.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       765681      8.92%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       412064      4.80%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       301568      3.51%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90460      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75100      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8587605                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73356     69.77%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15088     14.35%     84.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16689     15.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12481344     83.25%     83.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211631      1.41%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1694      0.01%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1480535      9.87%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       817762      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14992966                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696264                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             105133                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007012                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38706291                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24721396                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14573200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15098099                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50981                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       715168                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       248908                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        871488                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56465                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9772                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18642440                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1860195                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       982793                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2322                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249320                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14707144                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1393303                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       285821                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2194626                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2060123                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            801323                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.663927                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14577275                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14573200                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9363444                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26296091                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648773                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356077                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10159906                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12487793                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6154630                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215467                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7716117                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.618404                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142852                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2994060     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2212883     28.68%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       807738     10.47%     77.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       464540      6.02%     83.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390767      5.06%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       207207      2.69%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       181539      2.35%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81587      1.06%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       375796      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7716117                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10159906                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12487793                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1878909                       # Number of memory references committed
system.switch_cpus3.commit.loads              1145024                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1791255                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11255971                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254857                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       375796                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25982744                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38156842                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 251212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10159906                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12487793                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10159906                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869970                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869970                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.149464                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.149464                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66181316                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20135974                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19078028                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3388                       # number of misc regfile writes
system.l20.replacements                          1855                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598625                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10047                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.582462                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.899116                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.963666                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   940.937023                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7216.200196                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001338                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.114860                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880884                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8014                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8014                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1807                       # number of Writeback hits
system.l20.Writeback_hits::total                 1807                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8014                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8014                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8014                       # number of overall hits
system.l20.overall_hits::total                   8014                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1855                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1844                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1855                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1844                       # number of overall misses
system.l20.overall_misses::total                 1855                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1088885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    305429662                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      306518547                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1088885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    305429662                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       306518547                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1088885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    305429662                       # number of overall miss cycles
system.l20.overall_miss_latency::total      306518547                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9858                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9869                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1807                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1807                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9858                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9869                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9858                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9869                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187056                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187962                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187056                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.187962                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187056                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.187962                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 165634.306941                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165239.108895                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 165634.306941                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165239.108895                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 165634.306941                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165239.108895                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 494                       # number of writebacks
system.l20.writebacks::total                      494                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1844                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1855                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1844                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1855                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1844                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1855                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       964255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    284449035                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    285413290                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       964255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    284449035                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    285413290                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       964255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    284449035                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    285413290                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187056                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187962                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187056                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.187962                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187056                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.187962                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154256.526573                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153861.611860                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154256.526573                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153861.611860                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154256.526573                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153861.611860                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1986                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          674207                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10178                       # Sample count of references to valid blocks.
system.l21.avg_refs                         66.241600                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 206                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.378474                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   962.782708                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7010.838818                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025146                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001511                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.117527                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.855815                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5294                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5294                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1969                       # number of Writeback hits
system.l21.Writeback_hits::total                 1969                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5294                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5294                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5294                       # number of overall hits
system.l21.overall_hits::total                   5294                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1974                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1987                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1974                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1987                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1974                       # number of overall misses
system.l21.overall_misses::total                 1987                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1482583                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    306710894                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      308193477                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1482583                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    306710894                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       308193477                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1482583                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    306710894                       # number of overall miss cycles
system.l21.overall_miss_latency::total      308193477                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7268                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7281                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1969                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1969                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7268                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7281                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7268                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7281                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.271602                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.272902                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.271602                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.272902                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.271602                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.272902                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 155375.326241                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 155104.920483                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 155375.326241                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 155104.920483                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 155375.326241                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 155104.920483                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 404                       # number of writebacks
system.l21.writebacks::total                      404                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1974                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1987                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1974                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1987                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1974                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1987                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    283443237                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    284770325                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    283443237                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    284770325                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    283443237                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    284770325                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271602                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.272902                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.271602                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.272902                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.271602                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.272902                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143588.265957                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143316.721188                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143588.265957                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143316.721188                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143588.265957                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143316.721188                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           456                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          281816                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8648                       # Sample count of references to valid blocks.
system.l22.avg_refs                         32.587419                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          391.298674                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.962476                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   228.737364                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7556.001485                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.047766                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001949                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.027922                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.922363                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3058                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3058                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1021                       # number of Writeback hits
system.l22.Writeback_hits::total                 1021                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3058                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3058                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3058                       # number of overall hits
system.l22.overall_hits::total                   3058                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          440                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  456                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          440                       # number of demand (read+write) misses
system.l22.demand_misses::total                   456                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          440                       # number of overall misses
system.l22.overall_misses::total                  456                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3540026                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     70000286                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       73540312                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3540026                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     70000286                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        73540312                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3540026                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     70000286                       # number of overall miss cycles
system.l22.overall_miss_latency::total       73540312                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3498                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3514                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1021                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1021                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3498                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3514                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3498                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3514                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.125786                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129767                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.125786                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129767                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.125786                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129767                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 221251.625000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159091.559091                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 161272.614035                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 221251.625000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159091.559091                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 161272.614035                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 221251.625000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159091.559091                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 161272.614035                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 305                       # number of writebacks
system.l22.writebacks::total                      305                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          440                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             456                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          440                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              456                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          440                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             456                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3357513                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     64993707                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     68351220                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3357513                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     64993707                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     68351220                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3357513                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     64993707                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     68351220                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.125786                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129767                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.125786                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129767                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.125786                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129767                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 209844.562500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147712.970455                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149893.026316                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 209844.562500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147712.970455                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149893.026316                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 209844.562500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147712.970455                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149893.026316                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           958                       # number of replacements
system.l23.tagsinuse                      8191.960625                       # Cycle average of tags in use
system.l23.total_refs                          498053                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9150                       # Sample count of references to valid blocks.
system.l23.avg_refs                         54.432022                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          531.181714                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.968735                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   499.990625                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7147.819550                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.064842                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001583                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.061034                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.872537                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4233                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4233                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2493                       # number of Writeback hits
system.l23.Writeback_hits::total                 2493                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4233                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4233                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4233                       # number of overall hits
system.l23.overall_hits::total                   4233                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          945                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  958                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          945                       # number of demand (read+write) misses
system.l23.demand_misses::total                   958                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          945                       # number of overall misses
system.l23.overall_misses::total                  958                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3349672                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    138427448                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      141777120                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3349672                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    138427448                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       141777120                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3349672                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    138427448                       # number of overall miss cycles
system.l23.overall_miss_latency::total      141777120                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5178                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5191                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2493                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2493                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5178                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5191                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5178                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5191                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.182503                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184550                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182503                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184550                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182503                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184550                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146484.071958                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147992.818372                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146484.071958                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147992.818372                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146484.071958                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147992.818372                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 638                       # number of writebacks
system.l23.writebacks::total                      638                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          945                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             958                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          945                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              958                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          945                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             958                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    127619108                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    130820832                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    127619108                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    130820832                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    127619108                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    130820832                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.182503                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184550                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182503                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184550                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182503                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184550                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135046.675132                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136556.192067                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135046.675132                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136556.192067                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135046.675132                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136556.192067                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.963632                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571973                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817734.978221                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.963632                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017570                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882955                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564312                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564312                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564312                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564312                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564312                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564312                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1140255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1140255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564323                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564323                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564323                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564323                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564323                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564323                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9858                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468930                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10114                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17250.240261                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.815835                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.184165                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897718                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102282                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167163                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167163                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1670                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1670                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943840                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943840                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943840                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943840                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38127                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38142                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38142                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38142                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38142                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1854314576                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1854314576                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1460148                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1460148                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1855774724                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1855774724                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1855774724                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1855774724                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981982                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981982                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981982                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981982                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031633                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019244                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019244                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019244                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019244                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48635.208015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48635.208015                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97343.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97343.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48654.363274                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48654.363274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48654.363274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48654.363274                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1807                       # number of writebacks
system.cpu0.dcache.writebacks::total             1807                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28269                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28269                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28284                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28284                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28284                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9858                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9858                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9858                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    374426893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    374426893                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    374426893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    374426893                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    374426893                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    374426893                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37982.034185                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37982.034185                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37982.034185                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37982.034185                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37982.034185                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37982.034185                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966436                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006587033                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029409.340726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966436                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1506278                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1506278                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1506278                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1506278                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1506278                       # number of overall hits
system.cpu1.icache.overall_hits::total        1506278                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2049316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2049316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1506296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1506296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1506296                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1506296                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1506296                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1506296                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7267                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165462055                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7523                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21994.158580                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.933213                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.066787                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878645                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121355                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1038432                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1038432                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       686248                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        686248                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2193                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1622                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1724680                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1724680                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1724680                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1724680                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16410                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16410                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16410                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16410                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16410                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16410                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1085704139                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1085704139                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1085704139                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1085704139                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1085704139                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1085704139                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1054842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1054842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       686248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       686248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1741090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1741090                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1741090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1741090                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015557                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015557                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009425                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009425                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009425                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009425                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 66161.129738                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66161.129738                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 66161.129738                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66161.129738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 66161.129738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66161.129738                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1969                       # number of writebacks
system.cpu1.dcache.writebacks::total             1969                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9142                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9142                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9142                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9142                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9142                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9142                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7268                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7268                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7268                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7268                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7268                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    350247555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    350247555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    350247555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    350247555                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    350247555                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    350247555                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004174                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004174                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004174                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004174                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48190.362548                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48190.362548                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 48190.362548                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 48190.362548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 48190.362548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 48190.362548                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962427                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008014216                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181848.952381                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962427                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1663651                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1663651                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1663651                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1663651                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1663651                       # number of overall hits
system.cpu2.icache.overall_hits::total        1663651                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3903190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3903190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3903190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3903190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3903190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3903190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1663669                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1663669                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1663669                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1663669                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1663669                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1663669                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 216843.888889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 216843.888889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 216843.888889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 216843.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 216843.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 216843.888889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3556347                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3556347                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3556347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3556347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3556347                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3556347                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 222271.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 222271.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 222271.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 222271.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 222271.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 222271.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3498                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148964052                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3754                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39681.420352                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.818297                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.181703                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.839134                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.160866                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1082566                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1082566                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       737218                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        737218                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1784                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1782                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1782                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1819784                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1819784                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1819784                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1819784                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7066                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7066                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7066                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7066                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7066                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7066                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    276071194                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    276071194                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    276071194                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    276071194                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    276071194                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    276071194                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1089632                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1089632                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       737218                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       737218                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1782                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1782                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1826850                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1826850                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1826850                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1826850                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006485                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006485                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003868                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003868                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003868                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003868                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39070.364280                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39070.364280                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39070.364280                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39070.364280                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39070.364280                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39070.364280                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1021                       # number of writebacks
system.cpu2.dcache.writebacks::total             1021                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3568                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3568                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3568                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3568                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3498                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3498                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3498                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3498                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3498                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3498                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     94621597                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     94621597                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     94621597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     94621597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     94621597                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     94621597                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001915                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001915                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001915                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001915                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27050.199257                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27050.199257                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27050.199257                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27050.199257                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27050.199257                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27050.199257                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968695                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004930579                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026069.715726                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968695                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1707158                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1707158                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1707158                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1707158                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1707158                       # number of overall hits
system.cpu3.icache.overall_hits::total        1707158                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4692779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4692779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1707176                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1707176                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1707176                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1707176                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1707176                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1707176                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5178                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158262865                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5434                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29124.561097                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.306937                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.693063                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884011                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115989                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060231                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060231                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       730004                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        730004                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1775                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1775                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1694                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1694                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1790235                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1790235                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1790235                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1790235                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13020                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13020                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          389                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13409                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13409                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13409                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13409                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    720389428                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    720389428                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     52559849                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     52559849                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    772949277                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    772949277                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    772949277                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    772949277                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1073251                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1073251                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       730393                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       730393                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1803644                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1803644                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1803644                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1803644                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012131                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012131                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000533                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007434                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007434                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007434                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007434                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55329.449155                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55329.449155                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 135115.293059                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 135115.293059                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57644.065702                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57644.065702                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57644.065702                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57644.065702                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       127453                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 63726.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2493                       # number of writebacks
system.cpu3.dcache.writebacks::total             2493                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7842                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7842                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          389                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8231                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8231                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8231                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8231                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5178                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5178                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5178                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5178                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5178                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5178                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    173653570                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    173653570                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    173653570                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    173653570                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    173653570                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    173653570                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004825                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004825                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002871                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002871                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002871                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002871                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33536.803785                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33536.803785                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33536.803785                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33536.803785                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33536.803785                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33536.803785                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
