digraph "CFG for 'rpl_vasprintf' function" {
	label="CFG for 'rpl_vasprintf' function";

	Node0x160e1f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = alloca i32, align 4\l  %5 = alloca i8**, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca %struct.__va_list_tag*, align 8\l  %8 = alloca i64, align 8\l  %9 = alloca i8*, align 8\l  %10 = alloca i32, align 4\l  store i8** %0, i8*** %5, align 8, !tbaa !918\l  call void @llvm.dbg.declare(metadata i8*** %5, metadata !913, metadata\l... !DIExpression()), !dbg !922\l  store i8* %1, i8** %6, align 8, !tbaa !918\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !914, metadata\l... !DIExpression()), !dbg !923\l  store %struct.__va_list_tag* %2, %struct.__va_list_tag** %7, align 8, !tbaa\l... !918\l  call void @llvm.dbg.declare(metadata %struct.__va_list_tag** %7, metadata\l... !915, metadata !DIExpression()), !dbg !924\l  %11 = bitcast i64* %8 to i8*, !dbg !925\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %11) #23, !dbg !925\l  call void @llvm.dbg.declare(metadata i64* %8, metadata !916, metadata\l... !DIExpression()), !dbg !926\l  %12 = bitcast i8** %9 to i8*, !dbg !927\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %12) #23, !dbg !927\l  call void @llvm.dbg.declare(metadata i8** %9, metadata !917, metadata\l... !DIExpression()), !dbg !928\l  %13 = load i8*, i8** %6, align 8, !dbg !929, !tbaa !918\l  %14 = load %struct.__va_list_tag*, %struct.__va_list_tag** %7, align 8, !dbg\l... !930, !tbaa !918\l  %15 = call i8* @vasnprintf(i8* noundef null, i64* noundef %8, i8* noundef\l... %13, %struct.__va_list_tag* noundef %14), !dbg !931\l  store i8* %15, i8** %9, align 8, !dbg !928, !tbaa !918\l  %16 = load i8*, i8** %9, align 8, !dbg !932, !tbaa !918\l  %17 = icmp eq i8* %16, null, !dbg !934\l  br i1 %17, label %18, label %19, !dbg !935\l|{<s0>T|<s1>F}}"];
	Node0x160e1f0:s0 -> Node0x160e280;
	Node0x160e1f0:s1 -> Node0x160e2d0;
	Node0x160e280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%18:\l18:                                               \l  store i32 -1, i32* %4, align 4, !dbg !936\l  store i32 1, i32* %10, align 4\l  br label %30, !dbg !936\l}"];
	Node0x160e280 -> Node0x160e3c0;
	Node0x160e2d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e36c5570",label="{%19:\l19:                                               \l  %20 = load i64, i64* %8, align 8, !dbg !937, !tbaa !939\l  %21 = icmp ugt i64 %20, 2147483647, !dbg !941\l  br i1 %21, label %22, label %25, !dbg !942\l|{<s0>T|<s1>F}}"];
	Node0x160e2d0:s0 -> Node0x160e320;
	Node0x160e2d0:s1 -> Node0x160e370;
	Node0x160e320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%22:\l22:                                               \l  %23 = load i8*, i8** %9, align 8, !dbg !943, !tbaa !918\l  call void @free(i8* noundef %23) #23, !dbg !945\l  %24 = call i32* @__errno_location() #24, !dbg !946\l  store i32 75, i32* %24, align 4, !dbg !947, !tbaa !948\l  store i32 -1, i32* %4, align 4, !dbg !950\l  store i32 1, i32* %10, align 4\l  br label %30, !dbg !950\l}"];
	Node0x160e320 -> Node0x160e3c0;
	Node0x160e370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%25:\l25:                                               \l  %26 = load i8*, i8** %9, align 8, !dbg !951, !tbaa !918\l  %27 = load i8**, i8*** %5, align 8, !dbg !952, !tbaa !918\l  store i8* %26, i8** %27, align 8, !dbg !953, !tbaa !918\l  %28 = load i64, i64* %8, align 8, !dbg !954, !tbaa !939\l  %29 = trunc i64 %28 to i32, !dbg !954\l  store i32 %29, i32* %4, align 4, !dbg !955\l  store i32 1, i32* %10, align 4\l  br label %30, !dbg !955\l}"];
	Node0x160e370 -> Node0x160e3c0;
	Node0x160e3c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  %31 = bitcast i8** %9 to i8*, !dbg !956\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %31) #23, !dbg !956\l  %32 = bitcast i64* %8 to i8*, !dbg !956\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %32) #23, !dbg !956\l  %33 = load i32, i32* %4, align 4, !dbg !956\l  ret i32 %33, !dbg !956\l}"];
}
