# TCL File Generated by Component Editor 16.0
# Thu Jan 19 15:28:01 EST 2017
# DO NOT MODIFY


# 
# dp_transceivers "DisplayPort Transceiver Block" v1.0
#  2017.01.19.15:28:01
# 
# 

# 
# request TCL package from ACDS 16.0
# 
package require -exact qsys 16.0


# 
# module dp_transceivers
# 
set_module_property DESCRIPTION ""
set_module_property NAME dp_transceivers
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "DisplayPort Transceiver Block"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL dp_transceivers
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file dp_transceivers.v VERILOG PATH dp_transceivers.v TOP_LEVEL_FILE
add_fileset_file cv_native_phy_tx.bsf OTHER PATH cv_native_phy_tx.bsf
add_fileset_file cv_native_phy_tx.cmp OTHER PATH cv_native_phy_tx.cmp
add_fileset_file cv_native_phy_tx.qip OTHER PATH cv_native_phy_tx.qip
add_fileset_file cv_native_phy_tx.sip OTHER PATH cv_native_phy_tx.sip
add_fileset_file cv_native_phy_tx.spd OTHER PATH cv_native_phy_tx.spd
add_fileset_file cv_native_phy_tx.v VERILOG PATH cv_native_phy_tx.v
add_fileset_file cv_native_phy_tx_sim.f OTHER PATH cv_native_phy_tx_sim.f
add_fileset_file cv_pll_162.bsf OTHER PATH cv_pll_162.bsf
add_fileset_file cv_pll_162.cmp OTHER PATH cv_pll_162.cmp
add_fileset_file cv_pll_162.ppf OTHER PATH cv_pll_162.ppf
add_fileset_file cv_pll_162.qip OTHER PATH cv_pll_162.qip
add_fileset_file cv_pll_162.sip OTHER PATH cv_pll_162.sip
add_fileset_file cv_pll_162.spd OTHER PATH cv_pll_162.spd
add_fileset_file cv_pll_162.v VERILOG PATH cv_pll_162.v
add_fileset_file cv_pll_162_sim.f OTHER PATH cv_pll_162_sim.f
add_fileset_file cv_pll_270.bsf OTHER PATH cv_pll_270.bsf
add_fileset_file cv_pll_270.cmp OTHER PATH cv_pll_270.cmp
add_fileset_file cv_pll_270.ppf OTHER PATH cv_pll_270.ppf
add_fileset_file cv_pll_270.qip OTHER PATH cv_pll_270.qip
add_fileset_file cv_pll_270.sip OTHER PATH cv_pll_270.sip
add_fileset_file cv_pll_270.spd OTHER PATH cv_pll_270.spd
add_fileset_file cv_pll_270.v VERILOG PATH cv_pll_270.v
add_fileset_file cv_pll_270_sim.f OTHER PATH cv_pll_270_sim.f
add_fileset_file cv_video_pll.bsf OTHER PATH cv_video_pll.bsf
add_fileset_file cv_video_pll.cmp OTHER PATH cv_video_pll.cmp
add_fileset_file cv_video_pll.ppf OTHER PATH cv_video_pll.ppf
add_fileset_file cv_video_pll.qip OTHER PATH cv_video_pll.qip
add_fileset_file cv_video_pll.sip OTHER PATH cv_video_pll.sip
add_fileset_file cv_video_pll.spd OTHER PATH cv_video_pll.spd
add_fileset_file cv_video_pll.v VERILOG PATH cv_video_pll.v
add_fileset_file cv_video_pll_sim.f OTHER PATH cv_video_pll_sim.f
add_fileset_file cv_xcvr_reconfig.bsf OTHER PATH cv_xcvr_reconfig.bsf
add_fileset_file cv_xcvr_reconfig.cmp OTHER PATH cv_xcvr_reconfig.cmp
add_fileset_file cv_xcvr_reconfig.ppf OTHER PATH cv_xcvr_reconfig.ppf
add_fileset_file cv_xcvr_reconfig.qip OTHER PATH cv_xcvr_reconfig.qip
add_fileset_file cv_xcvr_reconfig.sip OTHER PATH cv_xcvr_reconfig.sip
add_fileset_file cv_xcvr_reconfig.spd OTHER PATH cv_xcvr_reconfig.spd
add_fileset_file cv_xcvr_reconfig.v VERILOG PATH cv_xcvr_reconfig.v
add_fileset_file cv_xcvr_reconfig_sim.f OTHER PATH cv_xcvr_reconfig_sim.f
add_fileset_file dp_analog_mappings.v VERILOG PATH dp_analog_mappings.v
add_fileset_file dp_mif_mappings.v VERILOG PATH dp_mif_mappings.v
add_fileset_file reconfig_mgmt_hw_ctrl.v VERILOG PATH reconfig_mgmt_hw_ctrl.v
add_fileset_file reconfig_mgmt_write.v VERILOG PATH reconfig_mgmt_write.v
add_fileset_file cv_native_phy_tx/alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_reset_ctrl_lego.sv
add_fileset_file cv_native_phy_tx/alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_reset_ctrl_tgx_cdrauto.sv
add_fileset_file cv_native_phy_tx/alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_xcvr_csr_common.sv
add_fileset_file cv_native_phy_tx/alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_xcvr_csr_common_h.sv
add_fileset_file cv_native_phy_tx/alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_xcvr_csr_pcs8g.sv
add_fileset_file cv_native_phy_tx/alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_xcvr_csr_pcs8g_h.sv
add_fileset_file cv_native_phy_tx/alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_xcvr_csr_selector.sv
add_fileset_file cv_native_phy_tx/alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_xcvr_mgmt2dec.sv
add_fileset_file cv_native_phy_tx/alt_xcvr_resync.sv SYSTEM_VERILOG PATH cv_native_phy_tx/alt_xcvr_resync.sv
add_fileset_file cv_native_phy_tx/altera_wait_generate.v VERILOG PATH cv_native_phy_tx/altera_wait_generate.v
add_fileset_file cv_native_phy_tx/altera_xcvr_data_adapter_av.sv SYSTEM_VERILOG PATH cv_native_phy_tx/altera_xcvr_data_adapter_av.sv
add_fileset_file cv_native_phy_tx/altera_xcvr_functions.sv SYSTEM_VERILOG PATH cv_native_phy_tx/altera_xcvr_functions.sv
add_fileset_file cv_native_phy_tx/altera_xcvr_native_av.sv SYSTEM_VERILOG PATH cv_native_phy_tx/altera_xcvr_native_av.sv
add_fileset_file cv_native_phy_tx/altera_xcvr_native_av_functions_h.sv SYSTEM_VERILOG PATH cv_native_phy_tx/altera_xcvr_native_av_functions_h.sv
add_fileset_file cv_native_phy_tx/av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_8g_rx_pcs_rbc.sv
add_fileset_file cv_native_phy_tx/av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_8g_tx_pcs_rbc.sv
add_fileset_file cv_native_phy_tx/av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_common_pcs_pma_interface_rbc.sv
add_fileset_file cv_native_phy_tx/av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_common_pld_pcs_interface_rbc.sv
add_fileset_file cv_native_phy_tx/av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_pipe_gen1_2_rbc.sv
add_fileset_file cv_native_phy_tx/av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_rx_pcs_pma_interface_rbc.sv
add_fileset_file cv_native_phy_tx/av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_rx_pld_pcs_interface_rbc.sv
add_fileset_file cv_native_phy_tx/av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_tx_pcs_pma_interface_rbc.sv
add_fileset_file cv_native_phy_tx/av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_hssi_tx_pld_pcs_interface_rbc.sv
add_fileset_file cv_native_phy_tx/av_pcs.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_pcs.sv
add_fileset_file cv_native_phy_tx/av_pcs_ch.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_pcs_ch.sv
add_fileset_file cv_native_phy_tx/av_pma.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_pma.sv
add_fileset_file cv_native_phy_tx/av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_reconfig_bundle_to_basic.sv
add_fileset_file cv_native_phy_tx/av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_reconfig_bundle_to_xcvr.sv
add_fileset_file cv_native_phy_tx/av_rx_pma.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_rx_pma.sv
add_fileset_file cv_native_phy_tx/av_tx_pma.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_tx_pma.sv
add_fileset_file cv_native_phy_tx/av_tx_pma_ch.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_tx_pma_ch.sv
add_fileset_file cv_native_phy_tx/av_xcvr_avmm.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_xcvr_avmm.sv
add_fileset_file cv_native_phy_tx/av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_xcvr_avmm_csr.sv
add_fileset_file cv_native_phy_tx/av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_xcvr_data_adapter.sv
add_fileset_file cv_native_phy_tx/av_xcvr_h.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_xcvr_h.sv
add_fileset_file cv_native_phy_tx/av_xcvr_native.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_xcvr_native.sv
add_fileset_file cv_native_phy_tx/av_xcvr_plls.sv SYSTEM_VERILOG PATH cv_native_phy_tx/av_xcvr_plls.sv
add_fileset_file cv_native_phy_tx/plain_files.txt OTHER PATH cv_native_phy_tx/plain_files.txt
add_fileset_file cv_native_phy_tx/sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH cv_native_phy_tx/sv_reconfig_bundle_merger.sv
add_fileset_file cv_native_phy_tx/sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH cv_native_phy_tx/sv_reconfig_bundle_to_ip.sv
add_fileset_file cv_native_phy_tx/sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH cv_native_phy_tx/sv_reconfig_bundle_to_xcvr.sv
add_fileset_file cv_xcvr_reconfig/alt_arbiter_acq.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_arbiter_acq.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_arbiter.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_csr_selector.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_m2s.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_m2s.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_adce.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_analog.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_basic.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu.v VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu.v
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.hex HEX PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.hex
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif MIF PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif MIF PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_direct.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_h.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_mif.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_pll.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_reconfig_soc.sv
add_fileset_file cv_xcvr_reconfig/alt_xcvr_resync.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xcvr_resync.sv
add_fileset_file cv_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv
add_fileset_file cv_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv
add_fileset_file cv_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv
add_fileset_file cv_xcvr_reconfig/alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xreconf_basic_acq.sv
add_fileset_file cv_xcvr_reconfig/alt_xreconf_cif.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xreconf_cif.sv
add_fileset_file cv_xcvr_reconfig/alt_xreconf_uif.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/alt_xreconf_uif.sv
add_fileset_file cv_xcvr_reconfig/altera_avalon_sc_fifo.v VERILOG PATH cv_xcvr_reconfig/altera_avalon_sc_fifo.v
add_fileset_file cv_xcvr_reconfig/altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/altera_merlin_arbitrator.sv
add_fileset_file cv_xcvr_reconfig/altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/altera_merlin_burst_uncompressor.sv
add_fileset_file cv_xcvr_reconfig/altera_merlin_master_agent.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/altera_merlin_master_agent.sv
add_fileset_file cv_xcvr_reconfig/altera_merlin_master_translator.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/altera_merlin_master_translator.sv
add_fileset_file cv_xcvr_reconfig/altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/altera_merlin_slave_agent.sv
add_fileset_file cv_xcvr_reconfig/altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/altera_merlin_slave_translator.sv
add_fileset_file cv_xcvr_reconfig/altera_reset_controller.sdc SDC PATH cv_xcvr_reconfig/altera_reset_controller.sdc
add_fileset_file cv_xcvr_reconfig/altera_reset_controller.v VERILOG PATH cv_xcvr_reconfig/altera_reset_controller.v
add_fileset_file cv_xcvr_reconfig/altera_reset_synchronizer.v VERILOG PATH cv_xcvr_reconfig/altera_reset_synchronizer.v
add_fileset_file cv_xcvr_reconfig/altera_wait_generate.v VERILOG PATH cv_xcvr_reconfig/altera_wait_generate.v
add_fileset_file cv_xcvr_reconfig/altera_xcvr_functions.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/altera_xcvr_functions.sv
add_fileset_file cv_xcvr_reconfig/av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_reconfig_bundle_to_basic.sv
add_fileset_file cv_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv
add_fileset_file cv_xcvr_reconfig/av_xcvr_h.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xcvr_h.sv
add_fileset_file cv_xcvr_reconfig/av_xcvr_reconfig.sdc SDC PATH cv_xcvr_reconfig/av_xcvr_reconfig.sdc
add_fileset_file cv_xcvr_reconfig/av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xcvr_reconfig_basic.sv
add_fileset_file cv_xcvr_reconfig/av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xcvr_reconfig_mif.sv
add_fileset_file cv_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv
add_fileset_file cv_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv
add_fileset_file cv_xcvr_reconfig/av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xcvr_reconfig_pll.sv
add_fileset_file cv_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv
add_fileset_file cv_xcvr_reconfig/av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xrbasic_l2p_addr.sv
add_fileset_file cv_xcvr_reconfig/av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xrbasic_l2p_ch.sv
add_fileset_file cv_xcvr_reconfig/av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xrbasic_l2p_rom.sv
add_fileset_file cv_xcvr_reconfig/av_xrbasic_lif.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xrbasic_lif.sv
add_fileset_file cv_xcvr_reconfig/av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/av_xrbasic_lif_csr.sv
add_fileset_file cv_xcvr_reconfig/plain_files.txt OTHER PATH cv_xcvr_reconfig/plain_files.txt
add_fileset_file cv_xcvr_reconfig/qencrypt_files.txt OTHER PATH cv_xcvr_reconfig/qencrypt_files.txt
add_fileset_file cv_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH cv_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv


# 
# parameters
# 
add_parameter LANES INTEGER 4
set_parameter_property LANES DEFAULT_VALUE 4
set_parameter_property LANES DISPLAY_NAME LANES
set_parameter_property LANES TYPE INTEGER
set_parameter_property LANES UNITS None
set_parameter_property LANES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property LANES HDL_PARAMETER true
add_parameter TX_SYMBOLS_PER_CLOCK INTEGER 2
set_parameter_property TX_SYMBOLS_PER_CLOCK DEFAULT_VALUE 2
set_parameter_property TX_SYMBOLS_PER_CLOCK DISPLAY_NAME TX_SYMBOLS_PER_CLOCK
set_parameter_property TX_SYMBOLS_PER_CLOCK TYPE INTEGER
set_parameter_property TX_SYMBOLS_PER_CLOCK UNITS None
set_parameter_property TX_SYMBOLS_PER_CLOCK ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TX_SYMBOLS_PER_CLOCK HDL_PARAMETER true
add_parameter RX_SYMBOLS_PER_CLOCK INTEGER 2
set_parameter_property RX_SYMBOLS_PER_CLOCK DEFAULT_VALUE 2
set_parameter_property RX_SYMBOLS_PER_CLOCK DISPLAY_NAME RX_SYMBOLS_PER_CLOCK
set_parameter_property RX_SYMBOLS_PER_CLOCK TYPE INTEGER
set_parameter_property RX_SYMBOLS_PER_CLOCK UNITS None
set_parameter_property RX_SYMBOLS_PER_CLOCK ALLOWED_RANGES -2147483648:2147483647
set_parameter_property RX_SYMBOLS_PER_CLOCK HDL_PARAMETER true
add_parameter TX_POLINV INTEGER 0
set_parameter_property TX_POLINV DEFAULT_VALUE 0
set_parameter_property TX_POLINV DISPLAY_NAME TX_POLINV
set_parameter_property TX_POLINV TYPE INTEGER
set_parameter_property TX_POLINV UNITS None
set_parameter_property TX_POLINV ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TX_POLINV HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 100000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point xcvr_refclk
# 
add_interface xcvr_refclk clock end
set_interface_property xcvr_refclk clockRate 100000000
set_interface_property xcvr_refclk ENABLED true
set_interface_property xcvr_refclk EXPORT_OF ""
set_interface_property xcvr_refclk PORT_NAME_MAP ""
set_interface_property xcvr_refclk CMSIS_SVD_VARIABLES ""
set_interface_property xcvr_refclk SVD_ADDRESS_GROUP ""

add_interface_port xcvr_refclk xcvr_pll_refclk clk Input 1


# 
# connection point video_clk
# 
add_interface video_clk clock start
set_interface_property video_clk associatedDirectClock ""
set_interface_property video_clk clockRate 0
set_interface_property video_clk clockRateKnown false
set_interface_property video_clk ENABLED true
set_interface_property video_clk EXPORT_OF ""
set_interface_property video_clk PORT_NAME_MAP ""
set_interface_property video_clk CMSIS_SVD_VARIABLES ""
set_interface_property video_clk SVD_ADDRESS_GROUP ""

add_interface_port video_clk video_clk clk Output 1


# 
# connection point aux_clk
# 
add_interface aux_clk clock start
set_interface_property aux_clk associatedDirectClock ""
set_interface_property aux_clk clockRate 0
set_interface_property aux_clk clockRateKnown false
set_interface_property aux_clk ENABLED true
set_interface_property aux_clk EXPORT_OF ""
set_interface_property aux_clk PORT_NAME_MAP ""
set_interface_property aux_clk CMSIS_SVD_VARIABLES ""
set_interface_property aux_clk SVD_ADDRESS_GROUP ""

add_interface_port aux_clk aux_clk clk Output 1


# 
# connection point dp_cal_clk
# 
add_interface dp_cal_clk clock start
set_interface_property dp_cal_clk associatedDirectClock ""
set_interface_property dp_cal_clk clockRate 0
set_interface_property dp_cal_clk clockRateKnown false
set_interface_property dp_cal_clk ENABLED true
set_interface_property dp_cal_clk EXPORT_OF ""
set_interface_property dp_cal_clk PORT_NAME_MAP ""
set_interface_property dp_cal_clk CMSIS_SVD_VARIABLES ""
set_interface_property dp_cal_clk SVD_ADDRESS_GROUP ""

add_interface_port dp_cal_clk clk50 clk Output 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink resetn reset_n Input 1


# 
# connection point reset_source
# 
add_interface reset_source reset start
set_interface_property reset_source associatedClock clock
set_interface_property reset_source associatedDirectReset ""
set_interface_property reset_source associatedResetSinks ""
set_interface_property reset_source synchronousEdges DEASSERT
set_interface_property reset_source ENABLED true
set_interface_property reset_source EXPORT_OF ""
set_interface_property reset_source PORT_NAME_MAP ""
set_interface_property reset_source CMSIS_SVD_VARIABLES ""
set_interface_property reset_source SVD_ADDRESS_GROUP ""

add_interface_port reset_source system_resetn reset_n Output 1


# 
# connection point tx_reconfig
# 
add_interface tx_reconfig conduit end
set_interface_property tx_reconfig associatedClock ""
set_interface_property tx_reconfig associatedReset ""
set_interface_property tx_reconfig ENABLED true
set_interface_property tx_reconfig EXPORT_OF ""
set_interface_property tx_reconfig PORT_NAME_MAP ""
set_interface_property tx_reconfig CMSIS_SVD_VARIABLES ""
set_interface_property tx_reconfig SVD_ADDRESS_GROUP ""

add_interface_port tx_reconfig tx_link_rate tx_link_rate Input 2
add_interface_port tx_reconfig tx_link_rate_8bits tx_link_rate_8bits Input 8
add_interface_port tx_reconfig tx_reconfig_req tx_reconfig_req Input 1
add_interface_port tx_reconfig tx_reconfig_ack tx_reconfig_ack Output 1
add_interface_port tx_reconfig tx_reconfig_busy tx_reconfig_busy Output 1


# 
# connection point tx_xcvr_interface
# 
add_interface tx_xcvr_interface conduit end
set_interface_property tx_xcvr_interface associatedClock ""
set_interface_property tx_xcvr_interface associatedReset ""
set_interface_property tx_xcvr_interface ENABLED true
set_interface_property tx_xcvr_interface EXPORT_OF ""
set_interface_property tx_xcvr_interface PORT_NAME_MAP ""
set_interface_property tx_xcvr_interface CMSIS_SVD_VARIABLES ""
set_interface_property tx_xcvr_interface SVD_ADDRESS_GROUP ""

add_interface_port tx_xcvr_interface tx_serial_data tx_serial_data Output LANES
add_interface_port tx_xcvr_interface tx_parallel_data tx_parallel_data Input LANES*10*TX_SYMBOLS_PER_CLOCK
add_interface_port tx_xcvr_interface tx_pll_powerdown tx_pll_powerdown Input 1
add_interface_port tx_xcvr_interface tx_analogreset tx_analogreset Input LANES
add_interface_port tx_xcvr_interface tx_digitalreset tx_digitalreset Input LANES
add_interface_port tx_xcvr_interface tx_cal_busy tx_cal_busy Output LANES
add_interface_port tx_xcvr_interface tx_std_clkout tx_std_clkout Output LANES
add_interface_port tx_xcvr_interface tx_pll_locked tx_pll_locked Output 1

