ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"fdcan.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_FDCAN1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_FDCAN1_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/fdcan.c"
   1:Core/Src/fdcan.c **** /* USER CODE BEGIN Header */
   2:Core/Src/fdcan.c **** /**
   3:Core/Src/fdcan.c ****   ******************************************************************************
   4:Core/Src/fdcan.c ****   * @file    fdcan.c
   5:Core/Src/fdcan.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/fdcan.c ****   *          of the FDCAN instances.
   7:Core/Src/fdcan.c ****   ******************************************************************************
   8:Core/Src/fdcan.c ****   * @attention
   9:Core/Src/fdcan.c ****   *
  10:Core/Src/fdcan.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/fdcan.c ****   * All rights reserved.
  12:Core/Src/fdcan.c ****   *
  13:Core/Src/fdcan.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/fdcan.c ****   * in the root directory of this software component.
  15:Core/Src/fdcan.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/fdcan.c ****   *
  17:Core/Src/fdcan.c ****   ******************************************************************************
  18:Core/Src/fdcan.c ****   */
  19:Core/Src/fdcan.c **** /* USER CODE END Header */
  20:Core/Src/fdcan.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fdcan.c **** #include "fdcan.h"
  22:Core/Src/fdcan.c **** 
  23:Core/Src/fdcan.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fdcan.c **** 
  25:Core/Src/fdcan.c **** /* USER CODE END 0 */
  26:Core/Src/fdcan.c **** 
  27:Core/Src/fdcan.c **** FDCAN_HandleTypeDef hfdcan1;
  28:Core/Src/fdcan.c **** 
  29:Core/Src/fdcan.c **** /* FDCAN1 init function */
  30:Core/Src/fdcan.c **** void MX_FDCAN1_Init(void)
  31:Core/Src/fdcan.c **** {
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/fdcan.c **** 
  33:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
  34:Core/Src/fdcan.c **** 
  35:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 0 */
  36:Core/Src/fdcan.c **** 
  37:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
  38:Core/Src/fdcan.c **** 
  39:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 1 */
  40:Core/Src/fdcan.c ****   hfdcan1.Instance = FDCAN1;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 20 is_stmt 0 view .LVU2
  39 0002 1648     		ldr	r0, .L5
  40 0004 164B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:Core/Src/fdcan.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 28 is_stmt 0 view .LVU4
  44 0008 0023     		movs	r3, #0
  45 000a 8360     		str	r3, [r0, #8]
  42:Core/Src/fdcan.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 21 is_stmt 0 view .LVU6
  48 000c C360     		str	r3, [r0, #12]
  43:Core/Src/fdcan.c ****   hfdcan1.Init.AutoRetransmission = ENABLE;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 35 is_stmt 0 view .LVU8
  51 000e 0122     		movs	r2, #1
  52 0010 0274     		strb	r2, [r0, #16]
  44:Core/Src/fdcan.c ****   hfdcan1.Init.TransmitPause = DISABLE;
  53              		.loc 1 44 3 is_stmt 1 view .LVU9
  54              		.loc 1 44 30 is_stmt 0 view .LVU10
  55 0012 4374     		strb	r3, [r0, #17]
  45:Core/Src/fdcan.c ****   hfdcan1.Init.ProtocolException = ENABLE;
  56              		.loc 1 45 3 is_stmt 1 view .LVU11
  57              		.loc 1 45 34 is_stmt 0 view .LVU12
  58 0014 8274     		strb	r2, [r0, #18]
  46:Core/Src/fdcan.c ****   hfdcan1.Init.NominalPrescaler = 12;
  59              		.loc 1 46 3 is_stmt 1 view .LVU13
  60              		.loc 1 46 33 is_stmt 0 view .LVU14
  61 0016 0C24     		movs	r4, #12
  62 0018 4461     		str	r4, [r0, #20]
  47:Core/Src/fdcan.c ****   hfdcan1.Init.NominalSyncJumpWidth = 2;
  63              		.loc 1 47 3 is_stmt 1 view .LVU15
  64              		.loc 1 47 37 is_stmt 0 view .LVU16
  65 001a 0222     		movs	r2, #2
  66 001c 8261     		str	r2, [r0, #24]
  48:Core/Src/fdcan.c ****   hfdcan1.Init.NominalTimeSeg1 = 7;
  67              		.loc 1 48 3 is_stmt 1 view .LVU17
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 3


  68              		.loc 1 48 32 is_stmt 0 view .LVU18
  69 001e 0721     		movs	r1, #7
  70 0020 C161     		str	r1, [r0, #28]
  49:Core/Src/fdcan.c ****   hfdcan1.Init.NominalTimeSeg2 = 2;
  71              		.loc 1 49 3 is_stmt 1 view .LVU19
  72              		.loc 1 49 32 is_stmt 0 view .LVU20
  73 0022 0262     		str	r2, [r0, #32]
  50:Core/Src/fdcan.c ****   hfdcan1.Init.DataPrescaler = 12;
  74              		.loc 1 50 3 is_stmt 1 view .LVU21
  75              		.loc 1 50 30 is_stmt 0 view .LVU22
  76 0024 4462     		str	r4, [r0, #36]
  51:Core/Src/fdcan.c ****   hfdcan1.Init.DataSyncJumpWidth = 2;
  77              		.loc 1 51 3 is_stmt 1 view .LVU23
  78              		.loc 1 51 34 is_stmt 0 view .LVU24
  79 0026 8262     		str	r2, [r0, #40]
  52:Core/Src/fdcan.c ****   hfdcan1.Init.DataTimeSeg1 = 7;
  80              		.loc 1 52 3 is_stmt 1 view .LVU25
  81              		.loc 1 52 29 is_stmt 0 view .LVU26
  82 0028 C162     		str	r1, [r0, #44]
  53:Core/Src/fdcan.c ****   hfdcan1.Init.DataTimeSeg2 = 2;
  83              		.loc 1 53 3 is_stmt 1 view .LVU27
  84              		.loc 1 53 29 is_stmt 0 view .LVU28
  85 002a 0263     		str	r2, [r0, #48]
  54:Core/Src/fdcan.c ****   hfdcan1.Init.MessageRAMOffset = 0;
  86              		.loc 1 54 3 is_stmt 1 view .LVU29
  87              		.loc 1 54 33 is_stmt 0 view .LVU30
  88 002c 4363     		str	r3, [r0, #52]
  55:Core/Src/fdcan.c ****   hfdcan1.Init.StdFiltersNbr = 0;
  89              		.loc 1 55 3 is_stmt 1 view .LVU31
  90              		.loc 1 55 30 is_stmt 0 view .LVU32
  91 002e 8363     		str	r3, [r0, #56]
  56:Core/Src/fdcan.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
  92              		.loc 1 56 3 is_stmt 1 view .LVU33
  93              		.loc 1 56 30 is_stmt 0 view .LVU34
  94 0030 C363     		str	r3, [r0, #60]
  57:Core/Src/fdcan.c ****   hfdcan1.Init.RxFifo0ElmtsNbr = 32;
  95              		.loc 1 57 3 is_stmt 1 view .LVU35
  96              		.loc 1 57 32 is_stmt 0 view .LVU36
  97 0032 2022     		movs	r2, #32
  98 0034 0264     		str	r2, [r0, #64]
  58:Core/Src/fdcan.c ****   hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
  99              		.loc 1 58 3 is_stmt 1 view .LVU37
 100              		.loc 1 58 32 is_stmt 0 view .LVU38
 101 0036 0422     		movs	r2, #4
 102 0038 4264     		str	r2, [r0, #68]
  59:Core/Src/fdcan.c ****   hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 103              		.loc 1 59 3 is_stmt 1 view .LVU39
 104              		.loc 1 59 32 is_stmt 0 view .LVU40
 105 003a 8364     		str	r3, [r0, #72]
  60:Core/Src/fdcan.c ****   hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 106              		.loc 1 60 3 is_stmt 1 view .LVU41
 107              		.loc 1 60 32 is_stmt 0 view .LVU42
 108 003c C264     		str	r2, [r0, #76]
  61:Core/Src/fdcan.c ****   hfdcan1.Init.RxBuffersNbr = 0;
 109              		.loc 1 61 3 is_stmt 1 view .LVU43
 110              		.loc 1 61 29 is_stmt 0 view .LVU44
 111 003e 0365     		str	r3, [r0, #80]
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 4


  62:Core/Src/fdcan.c ****   hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 112              		.loc 1 62 3 is_stmt 1 view .LVU45
 113              		.loc 1 62 29 is_stmt 0 view .LVU46
 114 0040 4265     		str	r2, [r0, #84]
  63:Core/Src/fdcan.c ****   hfdcan1.Init.TxEventsNbr = 0;
 115              		.loc 1 63 3 is_stmt 1 view .LVU47
 116              		.loc 1 63 28 is_stmt 0 view .LVU48
 117 0042 8365     		str	r3, [r0, #88]
  64:Core/Src/fdcan.c ****   hfdcan1.Init.TxBuffersNbr = 0;
 118              		.loc 1 64 3 is_stmt 1 view .LVU49
 119              		.loc 1 64 29 is_stmt 0 view .LVU50
 120 0044 C365     		str	r3, [r0, #92]
  65:Core/Src/fdcan.c ****   hfdcan1.Init.TxFifoQueueElmtsNbr = 16;
 121              		.loc 1 65 3 is_stmt 1 view .LVU51
 122              		.loc 1 65 36 is_stmt 0 view .LVU52
 123 0046 1021     		movs	r1, #16
 124 0048 0166     		str	r1, [r0, #96]
  66:Core/Src/fdcan.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 125              		.loc 1 66 3 is_stmt 1 view .LVU53
 126              		.loc 1 66 32 is_stmt 0 view .LVU54
 127 004a 4366     		str	r3, [r0, #100]
  67:Core/Src/fdcan.c ****   hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 128              		.loc 1 67 3 is_stmt 1 view .LVU55
 129              		.loc 1 67 27 is_stmt 0 view .LVU56
 130 004c 8266     		str	r2, [r0, #104]
  68:Core/Src/fdcan.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 131              		.loc 1 68 3 is_stmt 1 view .LVU57
 132              		.loc 1 68 7 is_stmt 0 view .LVU58
 133 004e FFF7FEFF 		bl	HAL_FDCAN_Init
 134              	.LVL0:
 135              		.loc 1 68 6 view .LVU59
 136 0052 00B9     		cbnz	r0, .L4
 137              	.L1:
  69:Core/Src/fdcan.c ****   {
  70:Core/Src/fdcan.c ****     Error_Handler();
  71:Core/Src/fdcan.c ****   }
  72:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
  73:Core/Src/fdcan.c **** 
  74:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 2 */
  75:Core/Src/fdcan.c **** 
  76:Core/Src/fdcan.c **** }
 138              		.loc 1 76 1 view .LVU60
 139 0054 10BD     		pop	{r4, pc}
 140              	.L4:
  70:Core/Src/fdcan.c ****   }
 141              		.loc 1 70 5 is_stmt 1 view .LVU61
 142 0056 FFF7FEFF 		bl	Error_Handler
 143              	.LVL1:
 144              		.loc 1 76 1 is_stmt 0 view .LVU62
 145 005a FBE7     		b	.L1
 146              	.L6:
 147              		.align	2
 148              	.L5:
 149 005c 00000000 		.word	.LANCHOR0
 150 0060 00A00040 		.word	1073782784
 151              		.cfi_endproc
 152              	.LFE144:
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 5


 154              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 155              		.align	1
 156              		.global	HAL_FDCAN_MspInit
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	HAL_FDCAN_MspInit:
 162              	.LVL2:
 163              	.LFB145:
  77:Core/Src/fdcan.c **** 
  78:Core/Src/fdcan.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
  79:Core/Src/fdcan.c **** {
 164              		.loc 1 79 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 224
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		.loc 1 79 1 is_stmt 0 view .LVU64
 169 0000 10B5     		push	{r4, lr}
 170              	.LCFI1:
 171              		.cfi_def_cfa_offset 8
 172              		.cfi_offset 4, -8
 173              		.cfi_offset 14, -4
 174 0002 B8B0     		sub	sp, sp, #224
 175              	.LCFI2:
 176              		.cfi_def_cfa_offset 232
 177 0004 0446     		mov	r4, r0
  80:Core/Src/fdcan.c **** 
  81:Core/Src/fdcan.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 178              		.loc 1 81 3 is_stmt 1 view .LVU65
 179              		.loc 1 81 20 is_stmt 0 view .LVU66
 180 0006 0021     		movs	r1, #0
 181 0008 3391     		str	r1, [sp, #204]
 182 000a 3491     		str	r1, [sp, #208]
 183 000c 3591     		str	r1, [sp, #212]
 184 000e 3691     		str	r1, [sp, #216]
 185 0010 3791     		str	r1, [sp, #220]
  82:Core/Src/fdcan.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 186              		.loc 1 82 3 is_stmt 1 view .LVU67
 187              		.loc 1 82 28 is_stmt 0 view .LVU68
 188 0012 C022     		movs	r2, #192
 189 0014 02A8     		add	r0, sp, #8
 190              	.LVL3:
 191              		.loc 1 82 28 view .LVU69
 192 0016 FFF7FEFF 		bl	memset
 193              	.LVL4:
  83:Core/Src/fdcan.c ****   if(fdcanHandle->Instance==FDCAN1)
 194              		.loc 1 83 3 is_stmt 1 view .LVU70
 195              		.loc 1 83 17 is_stmt 0 view .LVU71
 196 001a 2268     		ldr	r2, [r4]
 197              		.loc 1 83 5 view .LVU72
 198 001c 224B     		ldr	r3, .L13
 199 001e 9A42     		cmp	r2, r3
 200 0020 01D0     		beq	.L11
 201              	.LVL5:
 202              	.L7:
  84:Core/Src/fdcan.c ****   {
  85:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 6


  86:Core/Src/fdcan.c **** 
  87:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspInit 0 */
  88:Core/Src/fdcan.c **** 
  89:Core/Src/fdcan.c ****   /** Initializes the peripherals clock
  90:Core/Src/fdcan.c ****   */
  91:Core/Src/fdcan.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
  92:Core/Src/fdcan.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
  93:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  94:Core/Src/fdcan.c ****     {
  95:Core/Src/fdcan.c ****       Error_Handler();
  96:Core/Src/fdcan.c ****     }
  97:Core/Src/fdcan.c **** 
  98:Core/Src/fdcan.c ****     /* FDCAN1 clock enable */
  99:Core/Src/fdcan.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
 100:Core/Src/fdcan.c **** 
 101:Core/Src/fdcan.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 102:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 103:Core/Src/fdcan.c ****     PB9     ------> FDCAN1_TX
 104:Core/Src/fdcan.c ****     PB8     ------> FDCAN1_RX
 105:Core/Src/fdcan.c ****     */
 106:Core/Src/fdcan.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 107:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 108:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 110:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 111:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 112:Core/Src/fdcan.c **** 
 113:Core/Src/fdcan.c ****     /* FDCAN1 interrupt Init */
 114:Core/Src/fdcan.c ****     HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 115:Core/Src/fdcan.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 116:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 117:Core/Src/fdcan.c **** 
 118:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 119:Core/Src/fdcan.c ****   }
 120:Core/Src/fdcan.c **** }
 203              		.loc 1 120 1 view .LVU73
 204 0022 38B0     		add	sp, sp, #224
 205              	.LCFI3:
 206              		.cfi_remember_state
 207              		.cfi_def_cfa_offset 8
 208              		@ sp needed
 209 0024 10BD     		pop	{r4, pc}
 210              	.LVL6:
 211              	.L11:
 212              	.LCFI4:
 213              		.cfi_restore_state
  91:Core/Src/fdcan.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 214              		.loc 1 91 5 is_stmt 1 view .LVU74
  91:Core/Src/fdcan.c ****     PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 215              		.loc 1 91 46 is_stmt 0 view .LVU75
 216 0026 4FF40042 		mov	r2, #32768
 217 002a 0023     		movs	r3, #0
 218 002c CDE90223 		strd	r2, [sp, #8]
  92:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 219              		.loc 1 92 5 is_stmt 1 view .LVU76
  92:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 220              		.loc 1 92 45 is_stmt 0 view .LVU77
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 7


 221 0030 4FF08053 		mov	r3, #268435456
 222 0034 1E93     		str	r3, [sp, #120]
  93:Core/Src/fdcan.c ****     {
 223              		.loc 1 93 5 is_stmt 1 view .LVU78
  93:Core/Src/fdcan.c ****     {
 224              		.loc 1 93 9 is_stmt 0 view .LVU79
 225 0036 02A8     		add	r0, sp, #8
 226 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 227              	.LVL7:
  93:Core/Src/fdcan.c ****     {
 228              		.loc 1 93 8 view .LVU80
 229 003c 80BB     		cbnz	r0, .L12
 230              	.L9:
  99:Core/Src/fdcan.c **** 
 231              		.loc 1 99 5 is_stmt 1 view .LVU81
 232              	.LBB2:
  99:Core/Src/fdcan.c **** 
 233              		.loc 1 99 5 view .LVU82
  99:Core/Src/fdcan.c **** 
 234              		.loc 1 99 5 view .LVU83
 235 003e 1B4B     		ldr	r3, .L13+4
 236 0040 D3F8EC20 		ldr	r2, [r3, #236]
 237 0044 42F48072 		orr	r2, r2, #256
 238 0048 C3F8EC20 		str	r2, [r3, #236]
  99:Core/Src/fdcan.c **** 
 239              		.loc 1 99 5 view .LVU84
 240 004c D3F8EC20 		ldr	r2, [r3, #236]
 241 0050 02F48072 		and	r2, r2, #256
 242 0054 0092     		str	r2, [sp]
  99:Core/Src/fdcan.c **** 
 243              		.loc 1 99 5 view .LVU85
 244 0056 009A     		ldr	r2, [sp]
 245              	.LBE2:
  99:Core/Src/fdcan.c **** 
 246              		.loc 1 99 5 view .LVU86
 101:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 247              		.loc 1 101 5 view .LVU87
 248              	.LBB3:
 101:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 249              		.loc 1 101 5 view .LVU88
 101:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 250              		.loc 1 101 5 view .LVU89
 251 0058 D3F8E020 		ldr	r2, [r3, #224]
 252 005c 42F00202 		orr	r2, r2, #2
 253 0060 C3F8E020 		str	r2, [r3, #224]
 101:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 254              		.loc 1 101 5 view .LVU90
 255 0064 D3F8E030 		ldr	r3, [r3, #224]
 256 0068 03F00203 		and	r3, r3, #2
 257 006c 0193     		str	r3, [sp, #4]
 101:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 258              		.loc 1 101 5 view .LVU91
 259 006e 019B     		ldr	r3, [sp, #4]
 260              	.LBE3:
 101:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 261              		.loc 1 101 5 view .LVU92
 106:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 8


 262              		.loc 1 106 5 view .LVU93
 106:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263              		.loc 1 106 25 is_stmt 0 view .LVU94
 264 0070 4FF44073 		mov	r3, #768
 265 0074 3393     		str	r3, [sp, #204]
 107:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 107 5 is_stmt 1 view .LVU95
 107:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 107 26 is_stmt 0 view .LVU96
 268 0076 0223     		movs	r3, #2
 269 0078 3493     		str	r3, [sp, #208]
 108:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 270              		.loc 1 108 5 is_stmt 1 view .LVU97
 108:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 271              		.loc 1 108 26 is_stmt 0 view .LVU98
 272 007a 0024     		movs	r4, #0
 273              	.LVL8:
 108:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 274              		.loc 1 108 26 view .LVU99
 275 007c 3594     		str	r4, [sp, #212]
 109:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 276              		.loc 1 109 5 is_stmt 1 view .LVU100
 109:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 277              		.loc 1 109 27 is_stmt 0 view .LVU101
 278 007e 0323     		movs	r3, #3
 279 0080 3693     		str	r3, [sp, #216]
 110:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 280              		.loc 1 110 5 is_stmt 1 view .LVU102
 110:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 281              		.loc 1 110 31 is_stmt 0 view .LVU103
 282 0082 0923     		movs	r3, #9
 283 0084 3793     		str	r3, [sp, #220]
 111:Core/Src/fdcan.c **** 
 284              		.loc 1 111 5 is_stmt 1 view .LVU104
 285 0086 33A9     		add	r1, sp, #204
 286 0088 0948     		ldr	r0, .L13+8
 287 008a FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL9:
 114:Core/Src/fdcan.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 289              		.loc 1 114 5 view .LVU105
 290 008e 2246     		mov	r2, r4
 291 0090 2146     		mov	r1, r4
 292 0092 1320     		movs	r0, #19
 293 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 294              	.LVL10:
 115:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 295              		.loc 1 115 5 view .LVU106
 296 0098 1320     		movs	r0, #19
 297 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 298              	.LVL11:
 299              		.loc 1 120 1 is_stmt 0 view .LVU107
 300 009e C0E7     		b	.L7
 301              	.LVL12:
 302              	.L12:
  95:Core/Src/fdcan.c ****     }
 303              		.loc 1 95 7 is_stmt 1 view .LVU108
 304 00a0 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 9


 305              	.LVL13:
 306 00a4 CBE7     		b	.L9
 307              	.L14:
 308 00a6 00BF     		.align	2
 309              	.L13:
 310 00a8 00A00040 		.word	1073782784
 311 00ac 00440258 		.word	1476543488
 312 00b0 00040258 		.word	1476527104
 313              		.cfi_endproc
 314              	.LFE145:
 316              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 317              		.align	1
 318              		.global	HAL_FDCAN_MspDeInit
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	HAL_FDCAN_MspDeInit:
 324              	.LVL14:
 325              	.LFB146:
 121:Core/Src/fdcan.c **** 
 122:Core/Src/fdcan.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* fdcanHandle)
 123:Core/Src/fdcan.c **** {
 326              		.loc 1 123 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		.loc 1 123 1 is_stmt 0 view .LVU110
 331 0000 08B5     		push	{r3, lr}
 332              	.LCFI5:
 333              		.cfi_def_cfa_offset 8
 334              		.cfi_offset 3, -8
 335              		.cfi_offset 14, -4
 124:Core/Src/fdcan.c **** 
 125:Core/Src/fdcan.c ****   if(fdcanHandle->Instance==FDCAN1)
 336              		.loc 1 125 3 is_stmt 1 view .LVU111
 337              		.loc 1 125 17 is_stmt 0 view .LVU112
 338 0002 0268     		ldr	r2, [r0]
 339              		.loc 1 125 5 view .LVU113
 340 0004 094B     		ldr	r3, .L19
 341 0006 9A42     		cmp	r2, r3
 342 0008 00D0     		beq	.L18
 343              	.LVL15:
 344              	.L15:
 126:Core/Src/fdcan.c ****   {
 127:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 128:Core/Src/fdcan.c **** 
 129:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 130:Core/Src/fdcan.c ****     /* Peripheral clock disable */
 131:Core/Src/fdcan.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 132:Core/Src/fdcan.c **** 
 133:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 134:Core/Src/fdcan.c ****     PB9     ------> FDCAN1_TX
 135:Core/Src/fdcan.c ****     PB8     ------> FDCAN1_RX
 136:Core/Src/fdcan.c ****     */
 137:Core/Src/fdcan.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9|GPIO_PIN_8);
 138:Core/Src/fdcan.c **** 
 139:Core/Src/fdcan.c ****     /* FDCAN1 interrupt Deinit */
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 10


 140:Core/Src/fdcan.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT0_IRQn);
 141:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 142:Core/Src/fdcan.c **** 
 143:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 144:Core/Src/fdcan.c ****   }
 145:Core/Src/fdcan.c **** }
 345              		.loc 1 145 1 view .LVU114
 346 000a 08BD     		pop	{r3, pc}
 347              	.LVL16:
 348              	.L18:
 131:Core/Src/fdcan.c **** 
 349              		.loc 1 131 5 is_stmt 1 view .LVU115
 350 000c 084A     		ldr	r2, .L19+4
 351 000e D2F8EC30 		ldr	r3, [r2, #236]
 352 0012 23F48073 		bic	r3, r3, #256
 353 0016 C2F8EC30 		str	r3, [r2, #236]
 137:Core/Src/fdcan.c **** 
 354              		.loc 1 137 5 view .LVU116
 355 001a 4FF44071 		mov	r1, #768
 356 001e 0548     		ldr	r0, .L19+8
 357              	.LVL17:
 137:Core/Src/fdcan.c **** 
 358              		.loc 1 137 5 is_stmt 0 view .LVU117
 359 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 360              	.LVL18:
 140:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 361              		.loc 1 140 5 is_stmt 1 view .LVU118
 362 0024 1320     		movs	r0, #19
 363 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 364              	.LVL19:
 365              		.loc 1 145 1 is_stmt 0 view .LVU119
 366 002a EEE7     		b	.L15
 367              	.L20:
 368              		.align	2
 369              	.L19:
 370 002c 00A00040 		.word	1073782784
 371 0030 00440258 		.word	1476543488
 372 0034 00040258 		.word	1476527104
 373              		.cfi_endproc
 374              	.LFE146:
 376              		.global	hfdcan1
 377              		.section	.bss.hfdcan1,"aw",%nobits
 378              		.align	2
 379              		.set	.LANCHOR0,. + 0
 382              	hfdcan1:
 383 0000 00000000 		.space	160
 383      00000000 
 383      00000000 
 383      00000000 
 383      00000000 
 384              		.text
 385              	.Letext0:
 386              		.file 2 "d:\\rm\\arm-gnu-toolchian\\arm-none-eabi\\include\\machine\\_default_types.h"
 387              		.file 3 "d:\\rm\\arm-gnu-toolchian\\arm-none-eabi\\include\\sys\\_stdint.h"
 388              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 389              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 390              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 11


 391              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 392              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 393              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_fdcan.h"
 394              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 395              		.file 11 "Core/Inc/main.h"
 396              		.file 12 "Core/Inc/fdcan.h"
 397              		.file 13 "<built-in>"
ARM GAS  C:\Users\blue\AppData\Local\Temp\ccezCQdS.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 fdcan.c
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:19     .text.MX_FDCAN1_Init:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:25     .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:149    .text.MX_FDCAN1_Init:0000005c $d
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:155    .text.HAL_FDCAN_MspInit:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:161    .text.HAL_FDCAN_MspInit:00000000 HAL_FDCAN_MspInit
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:310    .text.HAL_FDCAN_MspInit:000000a8 $d
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:317    .text.HAL_FDCAN_MspDeInit:00000000 $t
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:323    .text.HAL_FDCAN_MspDeInit:00000000 HAL_FDCAN_MspDeInit
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:370    .text.HAL_FDCAN_MspDeInit:0000002c $d
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:382    .bss.hfdcan1:00000000 hfdcan1
C:\Users\blue\AppData\Local\Temp\ccezCQdS.s:378    .bss.hfdcan1:00000000 $d

UNDEFINED SYMBOLS
HAL_FDCAN_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
