# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 749 \
    name p_0_0_080344_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080344_i_out \
    op interface \
    ports { p_0_0_080344_i_out { O 16 vector } p_0_0_080344_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name p_0_0_080341_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080341_i_out \
    op interface \
    ports { p_0_0_080341_i_out { O 16 vector } p_0_0_080341_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 751 \
    name p_0_0_080338_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080338_i_out \
    op interface \
    ports { p_0_0_080338_i_out { O 16 vector } p_0_0_080338_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 752 \
    name p_0_0_080335_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080335_i_out \
    op interface \
    ports { p_0_0_080335_i_out { O 16 vector } p_0_0_080335_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 753 \
    name p_0_0_080330_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080330_i_out \
    op interface \
    ports { p_0_0_080330_i_out { O 16 vector } p_0_0_080330_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 754 \
    name p_0_0_080327_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080327_i_out \
    op interface \
    ports { p_0_0_080327_i_out { O 16 vector } p_0_0_080327_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 755 \
    name p_0_0_080324_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080324_i_out \
    op interface \
    ports { p_0_0_080324_i_out { O 16 vector } p_0_0_080324_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 756 \
    name p_0_0_080321_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080321_i_out \
    op interface \
    ports { p_0_0_080321_i_out { O 16 vector } p_0_0_080321_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 757 \
    name p_0_0_080320_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080320_i_out \
    op interface \
    ports { p_0_0_080320_i_out { O 16 vector } p_0_0_080320_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 758 \
    name p_0_0_080317_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080317_i_out \
    op interface \
    ports { p_0_0_080317_i_out { O 16 vector } p_0_0_080317_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 759 \
    name p_0_0_080314_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080314_i_out \
    op interface \
    ports { p_0_0_080314_i_out { O 16 vector } p_0_0_080314_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 760 \
    name p_0_0_080311_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080311_i_out \
    op interface \
    ports { p_0_0_080311_i_out { O 16 vector } p_0_0_080311_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 761 \
    name p_0_0_080308_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080308_i_out \
    op interface \
    ports { p_0_0_080308_i_out { O 16 vector } p_0_0_080308_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 762 \
    name p_0_0_080305_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080305_i_out \
    op interface \
    ports { p_0_0_080305_i_out { O 16 vector } p_0_0_080305_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 763 \
    name p_0_0_080302_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080302_i_out \
    op interface \
    ports { p_0_0_080302_i_out { O 16 vector } p_0_0_080302_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 764 \
    name p_0_0_080299_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_080299_i_out \
    op interface \
    ports { p_0_0_080299_i_out { O 16 vector } p_0_0_080299_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 765 \
    name CHANNEL_V_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_out \
    op interface \
    ports { CHANNEL_V_out { O 16 vector } CHANNEL_V_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name CHANNEL_V_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_1_out \
    op interface \
    ports { CHANNEL_V_1_out { O 16 vector } CHANNEL_V_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 767 \
    name CHANNEL_V_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_2_out \
    op interface \
    ports { CHANNEL_V_2_out { O 16 vector } CHANNEL_V_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 768 \
    name conv_i_i_i35287_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_i_i_i35287_i_out \
    op interface \
    ports { conv_i_i_i35287_i_out { O 16 vector } conv_i_i_i35287_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 769 \
    name CHANNEL_V_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_3_out \
    op interface \
    ports { CHANNEL_V_3_out { O 16 vector } CHANNEL_V_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name CHANNEL_V_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_4_out \
    op interface \
    ports { CHANNEL_V_4_out { O 16 vector } CHANNEL_V_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name CHANNEL_V_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_5_out \
    op interface \
    ports { CHANNEL_V_5_out { O 16 vector } CHANNEL_V_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name CHANNEL_V_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_6_out \
    op interface \
    ports { CHANNEL_V_6_out { O 16 vector } CHANNEL_V_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name CHANNEL_V_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_7_out \
    op interface \
    ports { CHANNEL_V_7_out { O 16 vector } CHANNEL_V_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name CHANNEL_V_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_8_out \
    op interface \
    ports { CHANNEL_V_8_out { O 16 vector } CHANNEL_V_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name CHANNEL_V_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_9_out \
    op interface \
    ports { CHANNEL_V_9_out { O 16 vector } CHANNEL_V_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name CHANNEL_V_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_10_out \
    op interface \
    ports { CHANNEL_V_10_out { O 16 vector } CHANNEL_V_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name CHANNEL_V_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_11_out \
    op interface \
    ports { CHANNEL_V_11_out { O 16 vector } CHANNEL_V_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name CHANNEL_V_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_12_out \
    op interface \
    ports { CHANNEL_V_12_out { O 16 vector } CHANNEL_V_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name CHANNEL_V_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_13_out \
    op interface \
    ports { CHANNEL_V_13_out { O 16 vector } CHANNEL_V_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name CHANNEL_V_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_14_out \
    op interface \
    ports { CHANNEL_V_14_out { O 16 vector } CHANNEL_V_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name CHANNEL_V_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_15_out \
    op interface \
    ports { CHANNEL_V_15_out { O 16 vector } CHANNEL_V_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name CHANNEL_V_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_16_out \
    op interface \
    ports { CHANNEL_V_16_out { O 16 vector } CHANNEL_V_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name CHANNEL_V_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_17_out \
    op interface \
    ports { CHANNEL_V_17_out { O 16 vector } CHANNEL_V_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name p_0_0_079239_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_079239_i_out \
    op interface \
    ports { p_0_0_079239_i_out { O 16 vector } p_0_0_079239_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name CHANNEL_V_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_18_out \
    op interface \
    ports { CHANNEL_V_18_out { O 16 vector } CHANNEL_V_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name CHANNEL_V_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_19_out \
    op interface \
    ports { CHANNEL_V_19_out { O 16 vector } CHANNEL_V_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name CHANNEL_V_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_20_out \
    op interface \
    ports { CHANNEL_V_20_out { O 16 vector } CHANNEL_V_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name CHANNEL_V_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_21_out \
    op interface \
    ports { CHANNEL_V_21_out { O 16 vector } CHANNEL_V_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name CHANNEL_V_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_22_out \
    op interface \
    ports { CHANNEL_V_22_out { O 16 vector } CHANNEL_V_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name CHANNEL_V_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_23_out \
    op interface \
    ports { CHANNEL_V_23_out { O 16 vector } CHANNEL_V_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name CHANNEL_V_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_24_out \
    op interface \
    ports { CHANNEL_V_24_out { O 16 vector } CHANNEL_V_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name CHANNEL_V_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_25_out \
    op interface \
    ports { CHANNEL_V_25_out { O 16 vector } CHANNEL_V_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name CHANNEL_V_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_26_out \
    op interface \
    ports { CHANNEL_V_26_out { O 16 vector } CHANNEL_V_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name CHANNEL_V_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_27_out \
    op interface \
    ports { CHANNEL_V_27_out { O 16 vector } CHANNEL_V_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name CHANNEL_V_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_28_out \
    op interface \
    ports { CHANNEL_V_28_out { O 16 vector } CHANNEL_V_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name CHANNEL_V_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_29_out \
    op interface \
    ports { CHANNEL_V_29_out { O 16 vector } CHANNEL_V_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name CHANNEL_V_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_30_out \
    op interface \
    ports { CHANNEL_V_30_out { O 16 vector } CHANNEL_V_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 798 \
    name CHANNEL_V_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_31_out \
    op interface \
    ports { CHANNEL_V_31_out { O 16 vector } CHANNEL_V_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 799 \
    name CHANNEL_V_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_32_out \
    op interface \
    ports { CHANNEL_V_32_out { O 16 vector } CHANNEL_V_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 800 \
    name p_0_0_079191_i_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_0_0_079191_i_out \
    op interface \
    ports { p_0_0_079191_i_out { O 16 vector } p_0_0_079191_i_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 801 \
    name CHANNEL_V_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_33_out \
    op interface \
    ports { CHANNEL_V_33_out { O 16 vector } CHANNEL_V_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 802 \
    name CHANNEL_V_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_34_out \
    op interface \
    ports { CHANNEL_V_34_out { O 16 vector } CHANNEL_V_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 803 \
    name CHANNEL_V_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_35_out \
    op interface \
    ports { CHANNEL_V_35_out { O 16 vector } CHANNEL_V_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 804 \
    name CHANNEL_V_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_36_out \
    op interface \
    ports { CHANNEL_V_36_out { O 16 vector } CHANNEL_V_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 805 \
    name CHANNEL_V_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_37_out \
    op interface \
    ports { CHANNEL_V_37_out { O 16 vector } CHANNEL_V_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 806 \
    name CHANNEL_V_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_38_out \
    op interface \
    ports { CHANNEL_V_38_out { O 16 vector } CHANNEL_V_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 807 \
    name CHANNEL_V_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_39_out \
    op interface \
    ports { CHANNEL_V_39_out { O 16 vector } CHANNEL_V_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 808 \
    name CHANNEL_V_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_40_out \
    op interface \
    ports { CHANNEL_V_40_out { O 16 vector } CHANNEL_V_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 809 \
    name CHANNEL_V_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_41_out \
    op interface \
    ports { CHANNEL_V_41_out { O 16 vector } CHANNEL_V_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 810 \
    name CHANNEL_V_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_42_out \
    op interface \
    ports { CHANNEL_V_42_out { O 16 vector } CHANNEL_V_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 811 \
    name CHANNEL_V_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_43_out \
    op interface \
    ports { CHANNEL_V_43_out { O 16 vector } CHANNEL_V_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 812 \
    name CHANNEL_V_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_CHANNEL_V_44_out \
    op interface \
    ports { CHANNEL_V_44_out { O 16 vector } CHANNEL_V_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 813 \
    name H_real_spl0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_H_real_spl0 \
    op interface \
    ports { H_real_spl0_dout { I 16 vector } H_real_spl0_empty_n { I 1 bit } H_real_spl0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 814 \
    name H_imag_spl0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_H_imag_spl0 \
    op interface \
    ports { H_imag_spl0_dout { I 16 vector } H_imag_spl0_empty_n { I 1 bit } H_imag_spl0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName TOP_flow_control_loop_pipe_sequential_init_U
set CompName TOP_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix TOP_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


