#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Nov 06 07:50:18 2023
# Process ID: 11524
# Current directory: C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25808 C:\Users\hafer\Desktop\VHDL\mc8051_basys3\hw\generate\artix7_xc7a35tcpg263_1\prescaler\prescaler\prescaler.dcp
# Log file: C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler/vivado.log
# Journal file: C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint {C:\Users\hafer\Desktop\VHDL\mc8051_basys3\hw\generate\artix7_xc7a35tcpg263_1\prescaler\prescaler\prescaler.dcp}
Command: open_checkpoint {C:\Users\hafer\Desktop\VHDL\mc8051_basys3\hw\generate\artix7_xc7a35tcpg263_1\prescaler\prescaler\prescaler.dcp}

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 685.969 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler/.Xil/Vivado-11524-oager_laptop/dcp/prescaler_board.xdc]
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler/.Xil/Vivado-11524-oager_laptop/dcp/prescaler_board.xdc]
Parsing XDC File [C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler/.Xil/Vivado-11524-oager_laptop/dcp/prescaler_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler/prescaler.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler/prescaler.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1361.980 ; gain = 395.156
Finished Parsing XDC File [C:/Users/hafer/Desktop/VHDL/mc8051_basys3/hw/generate/artix7_xc7a35tcpg263_1/prescaler/prescaler/.Xil/Vivado-11524-oager_laptop/dcp/prescaler_early.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1505.691 ; gain = 823.301
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 06 07:51:08 2023...
