[2025-09-16 22:17:18] START suite=cs trace=streaming_phase4_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2726009 heartbeat IPC: 3.668 cumulative IPC: 3.668 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5238755 heartbeat IPC: 3.98 cumulative IPC: 3.818 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5238755 cumulative IPC: 3.818 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5238755 cumulative IPC: 3.818 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 19133019 heartbeat IPC: 0.7197 cumulative IPC: 0.7197 (Simulation time: 00 hr 02 min 40 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 37375798 heartbeat IPC: 0.5482 cumulative IPC: 0.6223 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 52344155 heartbeat IPC: 0.6681 cumulative IPC: 0.6369 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 67536562 heartbeat IPC: 0.6582 cumulative IPC: 0.6421 (Simulation time: 00 hr 07 min 29 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 84097305 heartbeat IPC: 0.6038 cumulative IPC: 0.634 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 101178640 heartbeat IPC: 0.5854 cumulative IPC: 0.6254 (Simulation time: 00 hr 10 min 38 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 118679084 heartbeat IPC: 0.5714 cumulative IPC: 0.6171 (Simulation time: 00 hr 12 min 11 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 136813588 heartbeat IPC: 0.5514 cumulative IPC: 0.608 (Simulation time: 00 hr 13 min 49 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 154799698 heartbeat IPC: 0.556 cumulative IPC: 0.6018 (Simulation time: 00 hr 15 min 29 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 167301911 cumulative IPC: 0.5977 (Simulation time: 00 hr 17 min 07 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 167301911 cumulative IPC: 0.5977 (Simulation time: 00 hr 17 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5977 instructions: 100000003 cycles: 167301911
CPU 0 Branch Prediction Accuracy: 99.58% MPKI: 0.08117 Average ROB Occupancy at Mispredict: 8319
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00675
BRANCH_INDIRECT: 0.06001
BRANCH_CONDITIONAL: 0.01441
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 326855
LQ_STALL: 0
SQ_STALL: 171425


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 239.82895
REPLAY_LOAD: 121.43385
NON_REPLAY_LOAD: 77.94298

== Total ==
ADDR_TRANS: 91135
REPLAY_LOAD: 85368
NON_REPLAY_LOAD: 150352

== Counts ==
ADDR_TRANS: 380
REPLAY_LOAD: 703
NON_REPLAY_LOAD: 1929

cpu0->cpu0_STLB TOTAL        ACCESS:    1692340 HIT:    1668830 MISS:      23510 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1692340 HIT:    1668830 MISS:      23510 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 396.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5618413 HIT:    5083345 MISS:     535068 MSHR_MERGE:          8
cpu0->cpu0_L2C LOAD         ACCESS:    4855335 HIT:    4560365 MISS:     294970 MSHR_MERGE:          6
cpu0->cpu0_L2C RFO          ACCESS:     290907 HIT:      99696 MISS:     191211 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     420770 HIT:     419226 MISS:       1544 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      51401 HIT:       4058 MISS:      47343 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13043763 HIT:    8047893 MISS:    4995870 MSHR_MERGE:     882793
cpu0->cpu0_L1I LOAD         ACCESS:   13043763 HIT:    8047893 MISS:    4995870 MSHR_MERGE:     882793
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.68 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23738084 HIT:   21156970 MISS:    2581114 MSHR_MERGE:    1496537
cpu0->cpu0_L1D LOAD         ACCESS:   14667637 HIT:   13601835 MISS:    1065802 MSHR_MERGE:     323540
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9013600 HIT:    7550078 MISS:    1463522 MSHR_MERGE:    1172608
cpu0->cpu0_L1D TRANSLATION  ACCESS:      56847 HIT:       5057 MISS:      51790 MSHR_MERGE:        389
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 59.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10677598 HIT:    9798544 MISS:     879054 MSHR_MERGE:     330733
cpu0->cpu0_ITLB LOAD         ACCESS:   10677598 HIT:    9798544 MISS:     879054 MSHR_MERGE:     330733
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.55 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22920105 HIT:   21470130 MISS:    1449975 MSHR_MERGE:     305956
cpu0->cpu0_DTLB LOAD         ACCESS:   22920105 HIT:   21470130 MISS:    1449975 MSHR_MERGE:     305956
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.86 cycles
cpu0->LLC TOTAL        ACCESS:     764473 HIT:     399478 MISS:     364995 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     294964 HIT:      76305 MISS:     218659 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     191209 HIT:      83521 MISS:     107688 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     230957 HIT:     229882 MISS:       1075 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47343 HIT:       9770 MISS:      37573 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3601
  ROW_BUFFER_MISS:     360316
  AVG DBUS CONGESTED CYCLE: 4.462
Channel 0 WQ ROW_BUFFER_HIT:      19581
  ROW_BUFFER_MISS:     106974
  FULL:          0
Channel 0 REFRESHES ISSUED:      13942

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       975847       190388        23964        20931
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28          186          732         6764
  STLB miss resolved @ L2C                0           37          421         1405         4229
  STLB miss resolved @ LLC                0           77          771         4100         6585
  STLB miss resolved @ MEM                0           32         2050         7551        27176

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             152088        31945       577651         3971         1617
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           37          125          286
  STLB miss resolved @ L2C                0            3           56           72          122
  STLB miss resolved @ LLC                2            5           96          316          261
  STLB miss resolved @ MEM                5            2          179          611         1365
[2025-09-16 22:34:26] END   suite=cs trace=streaming_phase4_core0 (rc=0)
