
---------- Begin Simulation Statistics ----------
final_tick                               523403137500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701572                       # Number of bytes of host memory used
host_op_rate                                    62213                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9878.29                       # Real time elapsed on the host
host_tick_rate                               52985182                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612517487                       # Number of instructions simulated
sim_ops                                     614555064                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.523403                       # Number of seconds simulated
sim_ticks                                523403137500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.174482                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79060956                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90692774                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9560023                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121591229                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10595841                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10831962                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          236121                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155501440                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061006                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018201                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6193478                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143199101                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15579447                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058474                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       33137203                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580256384                       # Number of instructions committed
system.cpu0.commit.committedOps             581275867                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    953330567                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.609732                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.374104                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    674501878     70.75%     70.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165187548     17.33%     88.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39912247      4.19%     92.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36479948      3.83%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12953044      1.36%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4088268      0.43%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2462420      0.26%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2165767      0.23%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15579447      1.63%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    953330567                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887144                       # Number of function calls committed.
system.cpu0.commit.int_insts                561253942                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179945167                       # Number of loads committed
system.cpu0.commit.membars                    2037583                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037589      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322216578     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180963360     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70903449     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581275867                       # Class of committed instruction
system.cpu0.commit.refs                     251866837                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580256384                       # Number of Instructions Simulated
system.cpu0.committedOps                    581275867                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.785917                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.785917                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            162911420                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3375512                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78158060                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             631846973                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               357551853                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                432353573                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6197868                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8506119                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3003298                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155501440                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104077362                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    605675195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2396795                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     646898217                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19128836                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150056                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         346778257                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89656797                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.624245                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         962018012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.673499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924020                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               509389074     52.95%     52.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               334247179     34.74%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61372430      6.38%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43552823      4.53%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10336851      1.07%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1838773      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  260169      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     444      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020269      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           962018012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       74271526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6310400                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147394688                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.585903                       # Inst execution rate
system.cpu0.iew.exec_refs                   267078175                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73935363                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              138645048                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194109166                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021102                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4292986                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74782177                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          614398680                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193142812                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5523579                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            607165561                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1003859                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1708120                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6197868                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3843887                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        63960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8842409                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33384                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4587                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2129404                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14163999                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2860507                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4587                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       869307                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5441093                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                273532196                       # num instructions consuming a value
system.cpu0.iew.wb_count                    601576694                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840497                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229903054                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.580510                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     601621721                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               740798924                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384754461                       # number of integer regfile writes
system.cpu0.ipc                              0.559937                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.559937                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038441      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            335462261     54.75%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213057      0.69%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018046      0.17%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196653153     32.10%     88.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73304132     11.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             612689140                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1180000                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001926                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 173199     14.68%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                885554     75.05%     89.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               121241     10.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             611830645                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2188639797                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    601576644                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        647525404                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 611339823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                612689140                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058857                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       33122810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63609                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           383                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12802539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    962018012                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.636879                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.852381                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          533701576     55.48%     55.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          288576012     30.00%     85.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102080127     10.61%     96.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32077187      3.33%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4829635      0.50%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             302032      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             320522      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              77887      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53034      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      962018012                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.591234                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9924394                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2215224                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194109166                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74782177                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1036289538                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10516752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              149771969                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370557744                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6638582                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               365112453                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2754849                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7572                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765657198                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627018670                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403843213                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                427259176                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4076804                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6197868                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13593578                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33285465                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765657154                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         82968                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2816                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13627070                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2808                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1552153296                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1237520264                       # The number of ROB writes
system.cpu0.timesIdled                       11235594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.175026                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4330499                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5838217                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           817795                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7446604                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            248757                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         393658                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          144901                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8389668                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3202                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           483820                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095088                       # Number of branches committed
system.cpu1.commit.bw_lim_events               612222                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3241464                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261103                       # Number of instructions committed
system.cpu1.commit.committedOps              33279197                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    180248568                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184629                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    165700331     91.93%     91.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7426476      4.12%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2637585      1.46%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2206567      1.22%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       427852      0.24%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       182628      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       948823      0.53%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       106084      0.06%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       612222      0.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    180248568                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320732                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31045970                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248304                       # Number of loads committed
system.cpu1.commit.membars                    2035964                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035964      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081276     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266231     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895588      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279197                       # Class of committed instruction
system.cpu1.commit.refs                      12161831                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261103                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279197                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.617889                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.617889                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            158929090                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337340                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4193319                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              38720608                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6175499                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13395078                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484002                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               605389                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1989501                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8389668                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6150292                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    173634262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               112240                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39311594                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1635958                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046291                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6520892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4579256                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216904                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         180973170                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.222852                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.664147                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               156709510     86.59%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14205056      7.85%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5659061      3.13%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3218402      1.78%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  884212      0.49%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  166969      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129726      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     220      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           180973170                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         266112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              503790                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7540388                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194242                       # Inst execution rate
system.cpu1.iew.exec_refs                    12740543                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2940832                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139111222                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9887484                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018572                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           829477                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2973097                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36515006                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9799711                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           626112                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35204264                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1030708                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1141375                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484002                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3259353                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12567                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          116861                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4218                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          167                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       639180                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        59570                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           129                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        85765                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        418025                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19968103                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35010827                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.872436                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17420882                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193175                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35016314                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43363896                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23703714                       # number of integer regfile writes
system.cpu1.ipc                              0.178003                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178003                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036068      5.68%      5.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             20979751     58.55%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10884509     30.38%     94.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1929906      5.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              35830376                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1015763                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028349                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 135983     13.39%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                798317     78.59%     91.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                81459      8.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              34810055                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         253695299                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35010815                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39750893                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33460369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 35830376                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054637                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3235808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            45642                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           218                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1383569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    180973170                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197987                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.634147                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          157970865     87.29%     87.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15755106      8.71%     96.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4089449      2.26%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1476010      0.82%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1277002      0.71%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             154920      0.09%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             186390      0.10%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40030      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              23398      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      180973170                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197697                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6168984                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          540348                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9887484                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2973097                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       181239282                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   865550765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              149255013                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22411604                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6559551                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7399954                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1003410                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3289                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47144525                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38209284                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26283315                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13810690                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2416188                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484002                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9992607                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3871711                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47144513                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30904                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               658                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12422174                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           658                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216156721                       # The number of ROB reads
system.cpu1.rob.rob_writes                   73766697                       # The number of ROB writes
system.cpu1.timesIdled                           4177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3352719                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2074                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3365154                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 82738                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4597401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9153422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181516                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        66597                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25008438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2004727                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49991412                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2071324                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3421117                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1627585                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2928305                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1175611                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1175608                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3421117                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           215                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13750147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13750147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    398355840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               398355840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4597532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4597532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4597532                       # Request fanout histogram
system.membus.respLayer1.occupancy        23769501209                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16777463986                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   523403137500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   523403137500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       584264500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   880604308.775194                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        69000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2512605000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   518144757000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5258380500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90252279                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90252279                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90252279                       # number of overall hits
system.cpu0.icache.overall_hits::total       90252279                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13825083                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13825083                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13825083                       # number of overall misses
system.cpu0.icache.overall_misses::total     13825083                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179891973996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179891973996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179891973996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179891973996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104077362                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104077362                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104077362                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104077362                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132835                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132835                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132835                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132835                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13011.999566                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13011.999566                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13011.999566                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13011.999566                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1866                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.321429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12806103                       # number of writebacks
system.cpu0.icache.writebacks::total         12806103                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1018945                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1018945                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1018945                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1018945                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12806138                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12806138                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12806138                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12806138                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157717053496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157717053496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157717053496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157717053496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123044                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123044                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123044                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123044                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12315.739023                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12315.739023                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12315.739023                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12315.739023                       # average overall mshr miss latency
system.cpu0.icache.replacements              12806103                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90252279                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90252279                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13825083                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13825083                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179891973996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179891973996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104077362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104077362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132835                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132835                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13011.999566                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13011.999566                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1018945                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1018945                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12806138                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12806138                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157717053496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157717053496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123044                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123044                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12315.739023                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12315.739023                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999924                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          103056947                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12806105                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.047486                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999924                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        220960861                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       220960861                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237545537                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237545537                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237545537                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237545537                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15242564                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15242564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15242564                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15242564                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 396632750032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 396632750032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 396632750032                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 396632750032                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252788101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252788101                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252788101                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252788101                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060298                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060298                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060298                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060298                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26021.393122                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26021.393122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26021.393122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26021.393122                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2879286                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        94400                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            72052                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1191                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.961222                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.261125                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11138288                       # number of writebacks
system.cpu0.dcache.writebacks::total         11138288                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4497530                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4497530                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4497530                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4497530                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10745034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10745034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10745034                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10745034                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 206237452447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 206237452447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 206237452447                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 206237452447                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042506                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042506                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042506                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042506                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19193.745915                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19193.745915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19193.745915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19193.745915                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11138288                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    170053979                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      170053979                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11832493                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11832493                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 268076816500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 268076816500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    181886472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    181886472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065054                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065054                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22655.987753                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22655.987753                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2416733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2416733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9415760                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9415760                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 156359770500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 156359770500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051767                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16606.176294                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16606.176294                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67491558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67491558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3410071                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3410071                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 128555933532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 128555933532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70901629                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70901629                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048096                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37698.902320                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37698.902320                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2080797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2080797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1329274                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1329274                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49877681947                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49877681947                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018748                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018748                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37522.498708                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37522.498708                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6164000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6164000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.387895                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.387895                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8363.636364                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8363.636364                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          723                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          723                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       659500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       659500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007368                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007368                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47107.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47107.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       731500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       731500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.079978                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079978                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4976.190476                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4976.190476                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       585500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       585500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.079978                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079978                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3982.993197                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3982.993197                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612252                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612252                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405949                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405949                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30297278000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30297278000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018201                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018201                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398692                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398692                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 74633.212546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 74633.212546                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405949                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405949                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  29891329000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  29891329000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398692                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398692                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 73633.212546                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 73633.212546                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949461                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249311771                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11150761                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.358274                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949461                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998421                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998421                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518770873                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518770873                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12773367                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10186886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              294406                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23257468                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12773367                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10186886                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2809                       # number of overall hits
system.l2.overall_hits::.cpu1.data             294406                       # number of overall hits
system.l2.overall_hits::total                23257468                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            949241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            739815                       # number of demand (read+write) misses
system.l2.demand_misses::total                1723946                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32767                       # number of overall misses
system.l2.overall_misses::.cpu0.data           949241                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2123                       # number of overall misses
system.l2.overall_misses::.cpu1.data           739815                       # number of overall misses
system.l2.overall_misses::total               1723946                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3013640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91049443497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    198820500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74363945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     168625849497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3013640000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91049443497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    198820500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74363945500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    168625849497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12806134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11136127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1034221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24981414                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12806134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11136127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1034221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24981414                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.085240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.430454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.715336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069009                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.085240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.430454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.715336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069009                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91971.800897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95918.153026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93650.730099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100516.947480                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97813.881350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91971.800897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95918.153026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93650.730099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100516.947480                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97813.881350                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2341485                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1627585                       # number of writebacks
system.l2.writebacks::total                   1627585                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         118914                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          50073                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              169118                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        118914                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         50073                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             169118                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       830327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       689742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1554828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       830327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       689742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3105050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4659878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2682274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  74882641001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    174864000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  63720209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141459988501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2682274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  74882641001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    174864000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  63720209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 248698204252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 390158192753                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.416869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.666919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062239                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.416869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.666919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186534                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82019.218420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90184.518871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85050.583658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92382.672072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90981.117205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82019.218420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90184.518871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85050.583658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92382.672072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80094.750246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83727.126065                       # average overall mshr miss latency
system.l2.replacements                        6542970                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2612880                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2612880                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2612880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2612880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22288811                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22288811                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22288811                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22288811                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3105050                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3105050                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 248698204252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 248698204252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80094.750246                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80094.750246                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 53                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       482500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       693000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.898305                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15078.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10023.809524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13075.471698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       643000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       410500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1053500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.969697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.898305                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20093.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19547.619048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19877.358491                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3388.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       104500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       185500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20611.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1057083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           139071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1196154                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         663723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         596227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1259950                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  65175666498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60024368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  125200034498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1720806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       735298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2456104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.385705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.810864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.512987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98197.088993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100673.683010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99369.049961                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        60676                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25174                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            85850                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       603047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       571053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1174100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  54778991500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52361036000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 107140027500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.350445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.776628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.478034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90837.018508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91692.077618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91252.897964                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12773367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12776176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34890                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3013640000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    198820500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3212460500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12806134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12811066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.430454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91971.800897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93650.730099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92073.961020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           131                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2056                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        34759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2682274500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    174864000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2857138500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.416869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82019.218420                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85050.583658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82198.524123                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9129803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       155335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9285138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       285518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          429106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  25873776999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14339577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40213354499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9415321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9714244                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.480351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90620.475763                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99866.127392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93714.267568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        58238                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        24899                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83137                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       227280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       118689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       345969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  20103649501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  11359173000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31462822501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.397055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88453.227301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95705.356014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90941.160916                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          502                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               521                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          294                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             314                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4502000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       708000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5210000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          796                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           835                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.369347                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.512821                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.376048                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15312.925170                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        35400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16592.356688                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           88                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          206                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          212                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4082997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       119000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4201997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.258794                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.153846                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.253892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19820.373786                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19820.740566                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999855                       # Cycle average of tags in use
system.l2.tags.total_refs                    52756343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6543590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.062293                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.487745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.337323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.700392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.325090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.135828                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.398246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.167194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.345872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 405615766                       # Number of tag accesses
system.l2.tags.data_accesses                405615766                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2092992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      53250048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        131648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44170688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    194545024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          294190400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2092992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       131648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2224640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104165440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104165440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         832032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         690167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3039766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4596725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1627585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1627585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3998814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101738114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           251523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84391332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    371692506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             562072290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3998814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       251523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4250338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      199015697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            199015697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      199015697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3998814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101738114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          251523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84391332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    371692506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            761087986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1623223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    815319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    675369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3021664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003818574750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        99367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        99367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8966499                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1528766                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4596725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1627585                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4596725                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1627585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49613                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4362                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            190332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            192965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            212495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            271697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            339551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            368968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            428371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            418270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            359228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            307981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           366967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           234457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           210774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           208175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           204612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            142512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            143467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            170306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            134801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           106017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70202                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144509445095                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22735560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            229767795095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31780.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50530.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3532482                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1040496                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4596725                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1627585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  900758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  958021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1034585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  583468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  467608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  331658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   50239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 106049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 107866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 110111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 101784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 102125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1597322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.225313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.945555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.043319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       438427     27.45%     27.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       735870     46.07%     73.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       118373      7.41%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       116010      7.26%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49731      3.11%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23071      1.44%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22092      1.38%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14327      0.90%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        79421      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1597322                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        99367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.760705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.737030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    205.225307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        99362     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         99367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        99367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.313179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.892953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85149     85.69%     85.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1682      1.69%     87.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8009      8.06%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3054      3.07%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1073      1.08%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              280      0.28%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         99367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              291015168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3175232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103884672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               294190400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104165440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       556.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    562.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  523403119500                       # Total gap between requests
system.mem_ctrls.avgGap                      84090.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2092992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     52180416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       131648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     43223616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    193386496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103884672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3998814.393809399102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99694503.646340861917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 251523.138796622137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82581881.733561441302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 369479053.801048338413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198479268.764413923025                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       832032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       690167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3039766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1627585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1323421306                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40464088811                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     88288443                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35110617175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 152781379360                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12482246682402                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40467.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48632.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42920.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50872.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50260.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7669182.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5640093060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2997765375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15168665820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3864376440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41316715440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      84591611520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     129751763520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       283330991175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.324595                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 336446771589                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17477460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 169478905911                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5764857420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3064071615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17297713860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4608717120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41316715440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     130050734880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      91470396480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       293573206815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.893097                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 236419461154                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17477460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 269506216346                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5544753455.128205                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25719325653.032459                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       111500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 197913940000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90912368000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 432490769500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6144743                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6144743                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6144743                       # number of overall hits
system.cpu1.icache.overall_hits::total        6144743                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5549                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5549                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5549                       # number of overall misses
system.cpu1.icache.overall_misses::total         5549                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    267374500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    267374500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    267374500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    267374500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6150292                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6150292                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6150292                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6150292                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000902                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000902                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000902                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000902                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48184.267436                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48184.267436                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48184.267436                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48184.267436                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          236                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4900                       # number of writebacks
system.cpu1.icache.writebacks::total             4900                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          617                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          617                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          617                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          617                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4932                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4932                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    237777500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    237777500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    237777500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    237777500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000802                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000802                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000802                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000802                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 48211.171938                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48211.171938                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 48211.171938                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48211.171938                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4900                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6144743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6144743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5549                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5549                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    267374500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    267374500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6150292                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6150292                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000902                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000902                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48184.267436                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48184.267436                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          617                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          617                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    237777500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    237777500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000802                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000802                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 48211.171938                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48211.171938                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.210317                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6045720                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4900                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1233.820408                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        292780000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.210317                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12305516                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12305516                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9325040                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9325040                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9325040                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9325040                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2215031                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2215031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2215031                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2215031                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 138008220322                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 138008220322                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 138008220322                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 138008220322                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11540071                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11540071                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11540071                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11540071                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191943                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62305.322283                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62305.322283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62305.322283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62305.322283                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       648872                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        41967                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            14642                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            471                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.315804                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    89.101911                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1032889                       # number of writebacks
system.cpu1.dcache.writebacks::total          1032889                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1593980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1593980                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1593980                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1593980                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       621051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       621051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       621051                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       621051                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  44824626769                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44824626769                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  44824626769                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  44824626769                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053817                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053817                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053817                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053817                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72175.436106                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72175.436106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72175.436106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72175.436106                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1032889                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8418012                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8418012                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1226887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1226887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  68346474500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  68346474500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9644899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9644899                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.127206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.127206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55707.228539                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55707.228539                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       927745                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       927745                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299142                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299142                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16619157500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16619157500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 55556.082061                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55556.082061                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       907028                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        907028                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       988144                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       988144                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69661745822                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69661745822                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895172                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.521401                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.521401                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70497.564952                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70497.564952                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       666235                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       666235                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321909                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321909                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28205469269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28205469269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169857                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169857                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87619.387060                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87619.387060                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7069000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7069000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.317992                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.317992                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46506.578947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46506.578947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098326                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098326                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 55074.468085                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55074.468085                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       589500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       589500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          425                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.258824                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258824                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5359.090909                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5359.090909                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       481500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       481500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256471                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256471                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4417.431193                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4417.431193                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592118                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592118                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425809                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425809                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35127027000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35127027000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418310                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82494.796963                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82494.796963                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425809                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425809                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34701218000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34701218000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418310                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81494.796963                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81494.796963                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.475279                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10962926                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1046747                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.473329                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        292791500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.475279                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.921102                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921102                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26164576                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26164576                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 523403137500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22526026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4240465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22369290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4915385                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4834462                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            596                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2481773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2481773                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12811070                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9714957                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          835                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          835                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38418374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33426396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3114205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74973739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1639183104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1425562496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       629248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132295488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3197670336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11404360                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105855296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36386672                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064464                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.252926                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34107658     93.74%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2212393      6.08%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  66613      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36386672                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49977884483                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16726813012                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19214340709                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1571158671                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7437920                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               584228203500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 317029                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706484                       # Number of bytes of host memory used
host_op_rate                                   318026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2262.16                       # Real time elapsed on the host
host_tick_rate                               26888039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717170438                       # Number of instructions simulated
sim_ops                                     719424956                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060825                       # Number of seconds simulated
sim_ticks                                 60825066000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.534169                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13455083                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14084053                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2594806                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         24265758                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33684                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          52870                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19186                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25969415                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12291                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5118                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2187863                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11647076                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2593797                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252907                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39194740                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53352118                       # Number of instructions committed
system.cpu0.commit.committedOps              53474144                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    104358515                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.512408                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.513040                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     83965240     80.46%     80.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11425140     10.95%     91.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2852218      2.73%     94.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1480381      1.42%     95.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       708371      0.68%     96.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       330180      0.32%     96.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       353651      0.34%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       649537      0.62%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2593797      2.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    104358515                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69708                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52624120                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13293876                       # Number of loads committed
system.cpu0.commit.membars                     183935                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184619      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38219201     71.47%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6952      0.01%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13298420     24.87%     96.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1759808      3.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53474144                       # Class of committed instruction
system.cpu0.commit.refs                      15059111                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53352118                       # Number of Instructions Simulated
system.cpu0.committedOps                     53474144                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.230226                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.230226                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             41645203                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               409612                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11868742                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             102954521                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12340901                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53283289                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2189623                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1252186                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1840289                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25969415                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  6948093                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     98387842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               138796                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         2102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     115475052                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 838                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5193132                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.218254                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10311957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13488767                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.970482                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         111299305                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.042954                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.060229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                41672781     37.44%     37.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                37072614     33.31%     70.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21297090     19.13%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 9942648      8.93%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  458268      0.41%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  559213      0.50%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  195392      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26565      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   74734      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           111299305                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2822                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2043                       # number of floating regfile writes
system.cpu0.idleCycles                        7687996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2409777                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17483225                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.689293                       # Inst execution rate
system.cpu0.iew.exec_refs                    23296472                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1954802                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               12986418                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23019473                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            114350                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1133979                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2167966                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           92605862                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21341670                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2614834                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             82017152                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                102388                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4639498                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2189623                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4807625                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       164823                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           33647                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          306                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      9725597                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       402731                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           291                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       864365                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1545412                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 57588213                       # num instructions consuming a value
system.cpu0.iew.wb_count                     79006258                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827204                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 47637223                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.663989                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      79506187                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               105582655                       # number of integer regfile reads
system.cpu0.int_regfile_writes               60000586                       # number of integer regfile writes
system.cpu0.ipc                              0.448385                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.448385                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           186238      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             60088313     71.00%     71.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7187      0.01%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1988      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1380      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22373319     26.44%     97.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1971625      2.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            592      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              84631986                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3332                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6648                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3299                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3408                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     357942                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004229                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 212859     59.47%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   176      0.05%     59.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     31      0.01%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                133799     37.38%     96.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11061      3.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              84800358                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         281031469                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     79002959                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        131734454                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92241438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 84631986                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             364424                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39131720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           116898                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        111517                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15662421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    111299305                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.760400                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.177537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           65446893     58.80%     58.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24264065     21.80%     80.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11545251     10.37%     90.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5370195      4.83%     95.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3231542      2.90%     98.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             748025      0.67%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             408779      0.37%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             228573      0.21%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              55982      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      111299305                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.711269                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           264778                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           16274                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23019473                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2167966                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5071                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       118987301                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2662838                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               24276730                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39981208                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                571649                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14866182                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9953027                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               348386                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            128058829                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              98688609                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           74335895                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52144423                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                343965                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2189623                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11386728                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                34354691                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2876                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       128055953                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6435619                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            106950                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3868480                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        106961                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   194416182                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192291018                       # The number of ROB writes
system.cpu0.timesIdled                         110282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1524                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.257194                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13306248                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13823640                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2570285                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         23767303                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13942                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17516                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3574                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25371793                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1480                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4389                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2184211                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11239011                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2365027                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       39880006                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51300833                       # Number of instructions committed
system.cpu1.commit.committedOps              51395748                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     99167026                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.518275                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.499986                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     78968961     79.63%     79.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11539534     11.64%     91.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2830313      2.85%     94.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1473481      1.49%     95.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       671163      0.68%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       350799      0.35%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       357954      0.36%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       609794      0.61%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2365027      2.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     99167026                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22652                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50600715                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12783245                       # Number of loads committed
system.cpu1.commit.membars                     143400                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143400      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37042993     72.07%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12787634     24.88%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1421090      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51395748                       # Class of committed instruction
system.cpu1.commit.refs                      14208724                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51300833                       # Number of Instructions Simulated
system.cpu1.committedOps                     51395748                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.103644                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.103644                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             38578329                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               387947                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11813393                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             101604555                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10525282                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53085531                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2184993                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1218164                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1789149                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25371793                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6777981                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     95366307                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               107553                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     113796384                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5142134                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.235101                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8225899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13320190                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.054464                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         106163284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.076435                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.047627                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                37277090     35.11%     35.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36804086     34.67%     69.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21076475     19.85%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9813204      9.24%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  422723      0.40%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  545475      0.51%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  156211      0.15%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   18461      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   49559      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           106163284                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1755380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2411516                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17122183                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.744355                       # Inst execution rate
system.cpu1.iew.exec_refs                    22439826                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1641034                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13156478                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22518774                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             84076                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1098235                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1947129                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           91220359                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20798792                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2638714                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80329754                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                100661                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3695656                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2184993                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3863988                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       135478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           23242                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9735529                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       521650                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            71                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       887213                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1524303                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 56352546                       # num instructions consuming a value
system.cpu1.iew.wb_count                     77415621                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826404                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 46569970                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.717352                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      77942148                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               103333101                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59113275                       # number of integer regfile writes
system.cpu1.ipc                              0.475366                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.475366                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144127      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             59361003     71.55%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 304      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21816613     26.30%     98.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1646067      1.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82968468                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     310919                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003747                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 195543     62.89%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                113448     36.49%     99.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1928      0.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83135260                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         272535567                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     77415621                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        131045039                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  90949194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 82968468                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             271165                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       39824611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           124428                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         74723                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16023906                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    106163284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.781518                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.179020                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           61224439     57.67%     57.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23474092     22.11%     79.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11599960     10.93%     90.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5363841      5.05%     95.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3197556      3.01%     98.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             698528      0.66%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             358281      0.34%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             202313      0.19%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              44274      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      106163284                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.768806                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           228280                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           14351                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22518774                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1947129                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    727                       # number of misc regfile reads
system.cpu1.numCycles                       107918664                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13660597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               23533542                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38653168                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                517773                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13024870                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9498963                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               359995                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            126369906                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              97328024                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           73619393                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51912231                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 78306                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2184993                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10599359                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34966225                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       126369906                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4908289                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             78570                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3590504                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         78570                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   188073996                       # The number of ROB reads
system.cpu1.rob.rob_writes                  189560012                       # The number of ROB writes
system.cpu1.timesIdled                          21574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2779288                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5237                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2813069                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 58191                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3393879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6625633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       288555                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       155212                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2700060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1916125                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5402402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2071337                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3315869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       369025                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2863244                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22150                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9867                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45448                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3315872                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            27                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9986817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9986817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    238733376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               238733376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            28113                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3393364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3393364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3393364                       # Request fanout histogram
system.membus.respLayer1.occupancy        17311826180                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8814422121                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    60825066000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    60825066000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                366                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          183                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7276013.661202                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16872685.276935                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          183    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     61399500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            183                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    59493555500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1331510500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      6830226                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6830226                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      6830226                       # number of overall hits
system.cpu0.icache.overall_hits::total        6830226                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117856                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117856                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117856                       # number of overall misses
system.cpu0.icache.overall_misses::total       117856                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6380521945                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6380521945                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6380521945                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6380521945                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      6948082                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6948082                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      6948082                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6948082                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016962                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016962                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016962                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016962                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 54138.286935                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54138.286935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 54138.286935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54138.286935                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28880                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              637                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.337520                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109423                       # number of writebacks
system.cpu0.icache.writebacks::total           109423                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8346                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8346                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8346                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8346                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109510                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109510                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109510                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5893988945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5893988945                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5893988945                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5893988945                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015761                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015761                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015761                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015761                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 53821.467857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53821.467857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 53821.467857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53821.467857                       # average overall mshr miss latency
system.cpu0.icache.replacements                109423                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      6830226                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6830226                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117856                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117856                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6380521945                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6380521945                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      6948082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6948082                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016962                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016962                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 54138.286935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54138.286935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8346                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8346                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109510                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5893988945                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5893988945                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015761                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015761                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 53821.467857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53821.467857                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999702                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6941204                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109541                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            63.366265                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999702                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14005673                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14005673                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17342682                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17342682                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17342682                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17342682                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4879494                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4879494                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4879494                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4879494                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 255590656531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 255590656531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 255590656531                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 255590656531                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22222176                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22222176                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22222176                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22222176                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.219578                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.219578                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.219578                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.219578                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 52380.565799                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52380.565799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 52380.565799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52380.565799                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7707382                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        64700                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181315                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1125                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.508243                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.511111                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1316396                       # number of writebacks
system.cpu0.dcache.writebacks::total          1316396                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3534608                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3534608                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3534608                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3534608                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1344886                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1344886                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1344886                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1344886                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  74721243865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  74721243865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  74721243865                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  74721243865                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060520                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060520                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060520                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060520                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 55559.537288                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55559.537288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 55559.537288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55559.537288                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1316385                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16035210                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16035210                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4488494                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4488494                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 234879428000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 234879428000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20523704                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20523704                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.218698                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.218698                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 52329.228467                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52329.228467                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3236065                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3236065                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1252429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1252429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  70420083500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  70420083500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.061024                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.061024                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 56226.806869                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56226.806869                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1307472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1307472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       391000                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       391000                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20711228531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20711228531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1698472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1698472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.230207                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.230207                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52969.893941                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52969.893941                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       298543                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       298543                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4301160365                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4301160365                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054435                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054435                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46520.656792                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46520.656792                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60864                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60864                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1515                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1515                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     42427000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42427000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.024287                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.024287                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28004.620462                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28004.620462                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1071                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1071                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          444                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          444                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4470000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4470000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007118                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007118                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10067.567568                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10067.567568                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55793                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55793                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5739                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5739                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     40433000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     40433000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61532                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61532                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.093269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.093269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7045.304060                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7045.304060                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5632                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5632                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34836000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34836000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091530                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091530                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6185.369318                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6185.369318                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       450000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       450000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       415000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       415000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2245                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2245                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2873                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2873                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     34008000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     34008000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5118                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5118                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.561352                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.561352                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11837.104072                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11837.104072                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2872                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2872                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     31135000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     31135000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.561157                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.561157                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10840.877437                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10840.877437                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.872486                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18818295                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1336665                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.078542                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.872486                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996015                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996015                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46039043                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46039043                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               53420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              593495                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              570229                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1226799                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              53420                       # number of overall hits
system.l2.overall_hits::.cpu0.data             593495                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9655                       # number of overall hits
system.l2.overall_hits::.cpu1.data             570229                       # number of overall hits
system.l2.overall_hits::total                 1226799                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56000                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            721249                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            645901                       # number of demand (read+write) misses
system.l2.demand_misses::total                1435630                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56000                       # number of overall misses
system.l2.overall_misses::.cpu0.data           721249                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12480                       # number of overall misses
system.l2.overall_misses::.cpu1.data           645901                       # number of overall misses
system.l2.overall_misses::total               1435630                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5145876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  65409993486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1201943999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58886631497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130644444982                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5145876000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  65409993486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1201943999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58886631497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130644444982                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1314744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1216130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2662429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1314744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1216130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2662429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.511789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.548585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.563813                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.531112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.539218                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.511789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.548585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.563813                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.531112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.539218                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91890.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90689.891405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96309.615304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91169.748146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91001.473208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91890.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90689.891405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96309.615304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91169.748146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91001.473208                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              12888                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       309                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.708738                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1327398                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              369025                       # number of writebacks
system.l2.writebacks::total                    369025                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            972                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         115735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            404                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96016                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              213127                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           972                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        115735                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           404                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96016                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             213127                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       605514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       549885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1222503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       605514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       549885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2294238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3516741                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4529284003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53093097008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1059559504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48273523507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 106955464022                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4529284003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53093097008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1059559504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48273523507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 158580782516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 265536246538                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.502906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.460557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.545561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.452160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.459168                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.502906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.460557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.545561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.452160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.320877                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82308.715618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87682.691082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87740.932759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87788.398496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87488.917428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82308.715618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87682.691082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87740.932759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87788.398496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69121.330270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75506.341393                       # average overall mshr miss latency
system.l2.replacements                        5127459                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1978082                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1978082                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1978082                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1978082                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2294238                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2294238                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 158580782516                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 158580782516                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69121.330270                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69121.330270                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             919                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             965                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1884                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1596                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1603                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3199                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4584500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3320000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7904500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2515                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2568                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5083                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.634592                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.624221                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.629353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2872.493734                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2071.116656                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2470.928415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1593                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1602                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3195                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     32022494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     32074493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     64096987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.633400                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.623832                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.628566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20102.005022                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20021.531211                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20061.654773                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           438                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           277                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                715                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          477                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          299                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              776                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9042500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4044500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13087000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          915                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          576                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1491                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.521311                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.519097                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.520456                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18957.023061                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13526.755853                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16864.690722                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          476                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          299                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          775                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9495000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5978500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15473500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.520219                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.519097                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.519785                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19947.478992                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19994.983278                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19965.806452                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            35013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67994                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          21072                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               65583                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3648401998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1971256000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5619657998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        54053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.559718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.389840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.490975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81966.300420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93548.595292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85687.723922                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17301                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3162                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20463                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        27210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17910                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2357396499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1598986500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3956382999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.342161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.331341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.337783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86637.137045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89278.978224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87685.793418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         53420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              63075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5145876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1201943999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6347819999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.511789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.563813                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.520543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91890.642857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96309.615304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92695.969612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          972                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          404                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1376                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12076                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4529284003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1059559504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5588843507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.502906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.545561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.510083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82308.715618                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87740.932759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83286.294513                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       558482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       537248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1095730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       676738                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       624829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1301567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  61761591488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  56915375497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 118676966985                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1235220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1162077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2397297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.547868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.537683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.542931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91263.667014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91089.522889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91180.067553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        98434                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        92854                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       191288                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       578304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       531975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1110279                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  50735700509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46674537007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  97410237516                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.468179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.457779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.463138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87731.885840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87738.215155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87734.918445                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          142                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               164                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              72                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2427000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       602000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3029000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          181                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           55                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.215470                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.600000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.305085                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 62230.769231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18242.424242                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 42069.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           51                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        71497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       405997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       477494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.011050                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.345455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.088983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 35748.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21368.263158                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22737.809524                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999452                       # Cycle average of tags in use
system.l2.tags.total_refs                     7010819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5127732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.367236                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.689081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.920850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.720315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.176601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.964413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.528192                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.307642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.105005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.093194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.477003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45836268                       # Number of tag accesses
system.l2.tags.data_accesses                 45836268                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3521792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      38853184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        772928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      35273984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    136693888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          215115776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3521792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       772928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4294720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23617600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23617600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         607081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         551156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2135842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3361184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       369025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             369025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         57900340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        638769286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12707393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        579925125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2247328231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3536630375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     57900340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12707393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70607733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      388287289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            388287289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      388287289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        57900340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       638769286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12707393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       579925125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2247328231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3924917665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    362241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    598147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    546022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2126721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000379998750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6022159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             342324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3361187                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     369025                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3361187                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   369025                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6784                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            134011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            125989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            137324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            226860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            214633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            191651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            149183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            158542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           246606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           311628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           505845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           467149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           112031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15603                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  85243220050                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16689930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            147830457550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25537.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44287.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2922777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328880                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3361187                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               369025                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  485098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  546260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  607381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  432003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  364238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  281639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  192727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  139437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   96624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   64985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  34898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       448569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.929625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   388.042874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.174099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24249      5.41%      5.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       134299     29.94%     35.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49021     10.93%     46.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44186      9.85%     56.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24967      5.57%     61.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15186      3.39%     65.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14802      3.30%     68.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11577      2.58%     70.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130282     29.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       448569                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.115431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     95.336431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.485863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12290     56.75%     56.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5028     23.22%     79.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2703     12.48%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          975      4.50%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          324      1.50%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          132      0.61%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           90      0.42%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           51      0.24%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           13      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.725413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.671173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.422516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16034     74.03%     74.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              604      2.79%     76.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2458     11.35%     88.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1250      5.77%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              653      3.02%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              342      1.58%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              186      0.86%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               84      0.39%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               25      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              213631104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1484864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23183296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               215115968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23617600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3512.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       381.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3536.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    388.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    27.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   60825047500                       # Total gap between requests
system.mem_ctrls.avgGap                      16306.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3521216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     38281408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       772928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     34945408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    136110144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23183296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 57890870.188287183642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 629368951.280710577965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12707392.705500723794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 574523141.495645880699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2237731135.384218215942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 381147075.121957123280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       607081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       551156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2135844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       369025                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2245744764                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27960856084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    556291100                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25433177572                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  91634388030                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1495836590650                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40810.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46057.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46062.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46145.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42903.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4053483.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1991688720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1058611455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14639291940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          960229440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4801567680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26627990610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        933254400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51012634245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        838.677828                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2167774339                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2031120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56626171661                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1211086800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            643707900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9193928100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          930658140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4801567680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25250895690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2092913280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44124757590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        725.437069                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5158806482                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2031120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53635139518                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                876                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          439                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15639984.054670                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   19417601.090694                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          439    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    213287500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            439                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    53959113000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6865953000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6754420                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6754420                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6754420                       # number of overall hits
system.cpu1.icache.overall_hits::total        6754420                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23561                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23561                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23561                       # number of overall misses
system.cpu1.icache.overall_misses::total        23561                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1455618000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1455618000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1455618000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1455618000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6777981                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6777981                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6777981                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6777981                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003476                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003476                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003476                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003476                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61780.824243                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61780.824243                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61780.824243                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61780.824243                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    25.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22135                       # number of writebacks
system.cpu1.icache.writebacks::total            22135                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1426                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1426                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22135                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22135                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22135                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22135                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1343425000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1343425000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1343425000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1343425000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003266                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003266                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003266                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003266                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60692.342444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60692.342444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60692.342444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60692.342444                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22135                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6754420                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6754420                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23561                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23561                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1455618000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1455618000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6777981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6777981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003476                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003476                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61780.824243                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61780.824243                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22135                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22135                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1343425000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1343425000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003266                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003266                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60692.342444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60692.342444                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6880510                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22167                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           310.394280                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13578097                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13578097                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16906729                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16906729                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16906729                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16906729                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4563782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4563782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4563782                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4563782                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 237815726573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 237815726573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 237815726573                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 237815726573                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21470511                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21470511                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21470511                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21470511                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212560                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212560                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212560                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212560                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 52109.352851                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52109.352851                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 52109.352851                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52109.352851                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6149764                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        68930                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           147891                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1075                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.583085                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.120930                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1214770                       # number of writebacks
system.cpu1.dcache.writebacks::total          1214770                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3319152                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3319152                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3319152                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3319152                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1244630                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1244630                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1244630                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1244630                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67709793288                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67709793288                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67709793288                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67709793288                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.057969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.057969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057969                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 54401.543662                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54401.543662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 54401.543662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54401.543662                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1214745                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15759827                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15759827                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4337520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4337520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226646361500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226646361500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20097347                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20097347                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.215826                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.215826                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 52252.522524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52252.522524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3159162                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3159162                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1178358                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1178358                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65178879500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65178879500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.058633                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.058633                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 55313.308434                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55313.308434                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1146902                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1146902                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       226262                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       226262                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11169365073                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11169365073                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1373164                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1373164                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.164774                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.164774                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49364.741198                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49364.741198                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       159990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       159990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66272                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66272                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2530913788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2530913788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048262                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048262                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 38189.790379                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 38189.790379                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47292                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47292                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          920                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          920                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40632500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40632500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.019082                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.019082                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44165.760870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44165.760870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          208                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          208                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          712                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          712                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23792500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23792500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014768                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014768                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33416.432584                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33416.432584                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42665                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42665                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     31303500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     31303500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47808                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47808                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.107576                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.107576                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6086.622594                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6086.622594                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5010                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5010                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     26317500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     26317500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.104794                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.104794                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5252.994012                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5252.994012                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       362500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       362500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       338500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       338500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1557                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1557                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2832                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2832                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     42554500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     42554500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4389                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4389                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.645249                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.645249                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15026.306497                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15026.306497                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2832                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2832                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     39722500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     39722500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.645249                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.645249                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14026.306497                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14026.306497                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.409096                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18255763                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1236840                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.760004                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.409096                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981534                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981534                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44378653                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44378653                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  60825066000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2563569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       810143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2221570                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4758434                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3461082                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23971                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10583                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          34554                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           141262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          141262                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131644                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2431925                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          236                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3989105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3687747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8071609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14005952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168392000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2833280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    155576384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              340807616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8658984                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26335232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11328237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.225176                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449316                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8932652     78.85%     78.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2240341     19.78%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 155229      1.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11328237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5365067638                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2017923974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164697629                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1867694304                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33450004                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
