{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1733300702719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1733300702719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 16:25:02 2024 " "Processing started: Wed Dec 04 16:25:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1733300702719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1733300702719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Audio -c Audio --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Audio -c Audio --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1733300702719 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Verilog1.qip " "Tcl Script File Verilog1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Verilog1.qip " "set_global_assignment -name QIP_FILE Verilog1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1 1733300703079 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1 1733300703079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1733300703423 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction Process.v(5) " "Verilog HDL syntax error at Process.v(5) near text \")\";  expecting a direction" {  } { { "Process.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Process.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1733300703532 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Process Process.v(1) " "Ignored design unit \"Process\" at Process.v(1) due to previous errors" {  } { { "Process.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Process.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1733300703532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process.v 0 0 " "Found 0 design units, including 0 entities, in source file process.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733300703532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio " "Found entity 1: Audio" {  } { { "Audio.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/Audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733300703548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733300703548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/I2C_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733300703548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733300703548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "audio_clock.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733300703548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733300703548 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "audio_converter.v " "Can't analyze file -- file audio_converter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1733300703563 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(46) " "Verilog HDL warning at SRAM.v(46): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/SRAM.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1733300703563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733300703563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733300703563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Config " "Found entity 1: I2C_Config" {  } { { "I2C_Config.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/I2C_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733300703563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733300703563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addgaussiannoise.v 1 1 " "Found 1 design units, including 1 entities, in source file addgaussiannoise.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddGaussianNoise " "Found entity 1: AddGaussianNoise" {  } { { "AddGaussianNoise.v" "" { Text "D:/DE2-115_Audio_Noise-reduction_and_Reverberation/PROJECT/PROJECT/AddGaussianNoise.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1733300703579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1733300703579 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1733300703626 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 16:25:03 2024 " "Processing ended: Wed Dec 04 16:25:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1733300703626 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1733300703626 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1733300703626 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1733300703626 ""}
