# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.vhd" \
"../../../../Adder8.vhd" \
"../../../../FullAdder.vhd" \
"../../../../HalfAdder.vhd" \
"../../../../Mux2.vhd" \
"../../../../ALU_tb.vhd" \

# Do not sort compile order
nosort
