<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/casesynth6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth6.v</a>
defines: 
time_elapsed: 0.111s
ram usage: 10840 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/casesynth6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth6.v</a>
module test (
	q,
	sel
);
	output reg [4:0] q;
	input wire [31:0] sel;
	always @(*)
		casez (sel)
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d0;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d1;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d2;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d3;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d4;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d5;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d6;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d7;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d8;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d9;
			32&#39;b1zzzzzzzzzzzzzzzzzzzzz: q = 5&#39;d10;
			32&#39;b1zzzzzzzzzzzzzzzzzzzz: q = 5&#39;d11;
			32&#39;b1zzzzzzzzzzzzzzzzzzz: q = 5&#39;d12;
			32&#39;b1zzzzzzzzzzzzzzzzzz: q = 5&#39;d13;
			32&#39;b1zzzzzzzzzzzzzzzzz: q = 5&#39;d14;
			32&#39;b1zzzzzzzzzzzzzzzz: q = 5&#39;d15;
			32&#39;b1zzzzzzzzzzzzzzz: q = 5&#39;d16;
			32&#39;b1zzzzzzzzzzzzzz: q = 5&#39;d17;
			32&#39;b1zzzzzzzzzzzzz: q = 5&#39;d18;
			32&#39;b1zzzzzzzzzzzz: q = 5&#39;d19;
			32&#39;b1zzzzzzzzzzz: q = 5&#39;d20;
			32&#39;b1zzzzzzzzzz: q = 5&#39;d21;
			32&#39;b1zzzzzzzzz: q = 5&#39;d22;
			32&#39;b1zzzzzzzz: q = 5&#39;d23;
			32&#39;b1zzzzzzz: q = 5&#39;d24;
			32&#39;b1zzzzzz: q = 5&#39;d25;
			32&#39;b1zzzzz: q = 5&#39;d26;
			32&#39;b1zzzz: q = 5&#39;d27;
			32&#39;b1zzz: q = 5&#39;d28;
			32&#39;b1zz: q = 5&#39;d29;
			32&#39;b1z: q = 5&#39;d30;
			32&#39;b1: q = 5&#39;d31;
			default: q = 5&#39;d0;
		endcase
endmodule
module main;
	reg [31:0] sel;
	wire [4:0] q;
	test dut(
		.q(q),
		.sel(sel)
	);
	integer idx;
	integer rept;
	reg [31:0] mask;
	reg [31:0] setb;
	initial begin
		sel = 0;
		#(1)
			if (q !== 5&#39;d0) begin
				$display(&#34;FAILED -- sel=%b, q=%b&#34;, sel, q);
				$finish;
			end
		for (idx = 0; idx &lt; 32; idx = idx + 1)
			begin
				mask = 32&#39;h7fffffff &gt;&gt; idx;
				setb = mask + 32&#39;d1;
				for (rept = 0; rept &lt; 4; rept = rept + 1)
					begin
						sel = setb | (mask &amp; $random);
						#(1)
							if (q !== idx[4:0]) begin
								$display(&#34;FAILED -- sel=%b, q=%b, idx=%0d&#34;, sel, q, idx);
								$finish;
							end
					end
			end
		$display(&#34;PASSED&#34;);
	end
endmodule

</pre>
</body>