$comment
	File created using the following command:
		vcd file slide10pointone.msim.vcd -direction
$end
$date
	Thu Oct 30 21:13:17 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module slide10pointone_vlg_vec_tst $end
$var reg 1 ! Clear $end
$var reg 1 " Clock $end
$var reg 1 # X $end
$var wire 1 $ Z1 $end
$var wire 1 % Z2 $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Clock~input_o $end
$var wire 1 . Clock~inputclkctrl_outclk $end
$var wire 1 / Z1~output_o $end
$var wire 1 0 Z2~output_o $end
$var wire 1 1 X~input_o $end
$var wire 1 2 Y2~0_combout $end
$var wire 1 3 Clear~input_o $end
$var wire 1 4 Clear~inputclkctrl_outclk $end
$var wire 1 5 Y2~q $end
$var wire 1 6 Y1~0_combout $end
$var wire 1 7 Y1~q $end
$var wire 1 8 inst2~combout $end
$var wire 1 9 inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
$end
#40000
1"
1-
1.
0&
#80000
0"
0-
0.
1&
#100000
1!
13
14
0&
#120000
1"
1-
1.
1&
#160000
0"
0-
0.
0&
#180000
1#
11
1&
12
19
10
1%
#200000
1"
1-
1.
0&
15
#240000
0"
0-
0.
1&
#280000
1"
1-
1.
0&
#320000
0"
0-
0.
1&
#340000
0#
01
0&
16
09
00
0%
#360000
1"
1-
1.
1&
17
#400000
0"
0-
0.
0&
#420000
1#
11
1&
02
18
1/
1$
#440000
1"
1-
1.
0&
05
#480000
0"
0-
0.
1&
#500000
0#
01
0&
06
08
0/
0$
#520000
1"
1-
1.
1&
07
#560000
0"
0-
0.
0&
#660000
0!
03
04
1&
#1000000
