// Seed: 2213162350
module module_0;
  always @(1 or posedge 1);
  wire id_2;
  always_comb @(posedge 1) assert (id_1);
  assign module_1.type_1 = 0;
  wire id_4;
endmodule
module module_1 (
    input  logic   id_0,
    output supply1 id_1
);
  reg id_3;
  always @(posedge 1 - 1 or posedge 1)
  fork
    id_3 <= id_0;
    if (1) begin : LABEL_0
      id_3 = 1'd0;
    end
  join_any : SymbolIdentifier
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    input supply0 id_2,
    input wand id_3,
    input wire id_4,
    input wire id_5,
    output tri0 id_6,
    output wor id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    input uwire id_12,
    input tri id_13,
    output tri id_14,
    input tri1 id_15,
    input wand id_16,
    input wire id_17,
    output uwire id_18,
    output wire id_19,
    input tri0 id_20,
    input uwire id_21,
    input tri id_22,
    inout tri1 id_23,
    input tri1 id_24,
    input wor id_25,
    output uwire id_26,
    input wand id_27
    , id_38,
    input supply1 id_28,
    output supply0 id_29,
    output supply0 id_30,
    input uwire id_31,
    input wor id_32,
    input supply1 id_33,
    output supply1 id_34,
    input uwire id_35,
    output wand id_36
);
  wire id_39;
  module_0 modCall_1 ();
endmodule
