// Seed: 180509726
module module_0;
  supply0 id_1 = 1;
  wire id_2;
  assign module_2.type_8 = 0;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6
    , id_8
);
  wire id_9;
  xnor primCall (id_0, id_1, id_2, id_3, id_4, id_5, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri id_12,
    input wor id_13,
    input wire id_14,
    output wor id_15,
    output logic id_16,
    output tri1 id_17
    , id_26,
    input wire id_18,
    output uwire id_19,
    input wand id_20,
    output wire id_21,
    input wire id_22,
    input uwire id_23,
    output tri1 id_24
);
  always_ff @(posedge "" or 1 && 1) id_16 <= 1'b0;
  assign id_21 = 1;
  module_0 modCall_1 ();
  wire  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  =  1  ;
  wire id_79;
endmodule
