// Seed: 956399941
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  assign id_4 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd91
) (
    _id_1,
    id_2
);
  inout wand id_2;
  output wire _id_1;
  logic id_3;
  ;
  wire id_4;
  assign id_2 = -1'h0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4
  );
  always @(*) id_3 = id_2 - -1;
  logic [(  ~  id_1  ) : -1] id_5;
  not primCall (id_2, id_3);
endmodule
