
Lab3_Ex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000286c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08002978  08002978  00012978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a44  08002a44  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08002a44  08002a44  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a44  08002a44  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a44  08002a44  00012a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a48  08002a48  00012a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08002a4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  20000028  08002a74  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08002a74  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009af0  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d01  00000000  00000000  00029b41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  0002b848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002c2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170db  00000000  00000000  0002cc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c7f1  00000000  00000000  00043ceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824e8  00000000  00000000  000504dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d29c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028e0  00000000  00000000  000d2a18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000028 	.word	0x20000028
 8000128:	00000000 	.word	0x00000000
 800012c:	08002960 	.word	0x08002960

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000002c 	.word	0x2000002c
 8000148:	08002960 	.word	0x08002960

0800014c <toggleLED>:
 *  Created on: Nov 5, 2023
 *      Author: tango
 */

#include "display.h"
void toggleLED(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if(timer_flag[3] == 1){
 8000150:	4b07      	ldr	r3, [pc, #28]	; (8000170 <toggleLED+0x24>)
 8000152:	68db      	ldr	r3, [r3, #12]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d109      	bne.n	800016c <toggleLED+0x20>
		setTimer(1000 , 3);
 8000158:	2103      	movs	r1, #3
 800015a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800015e:	f000 ffdd 	bl	800111c <setTimer>
		HAL_GPIO_TogglePin(TOGGLE_LED_GPIO_Port, TOGGLE_LED_Pin);
 8000162:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000166:	4803      	ldr	r0, [pc, #12]	; (8000174 <toggleLED+0x28>)
 8000168:	f001 fbf1 	bl	800194e <HAL_GPIO_TogglePin>
	}
}
 800016c:	bf00      	nop
 800016e:	bd80      	pop	{r7, pc}
 8000170:	200000a4 	.word	0x200000a4
 8000174:	40010c00 	.word	0x40010c00

08000178 <trafficDisplay1>:
void trafficDisplay1(int index){
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	2b03      	cmp	r3, #3
 8000184:	d84a      	bhi.n	800021c <trafficDisplay1+0xa4>
 8000186:	a201      	add	r2, pc, #4	; (adr r2, 800018c <trafficDisplay1+0x14>)
 8000188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800018c:	080001fd 	.word	0x080001fd
 8000190:	0800019d 	.word	0x0800019d
 8000194:	080001bd 	.word	0x080001bd
 8000198:	080001dd 	.word	0x080001dd
	switch (index){
		case RED:
					HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 0);
 800019c:	2200      	movs	r2, #0
 800019e:	2101      	movs	r1, #1
 80001a0:	4820      	ldr	r0, [pc, #128]	; (8000224 <trafficDisplay1+0xac>)
 80001a2:	f001 fbbc 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 1);
 80001a6:	2201      	movs	r2, #1
 80001a8:	2102      	movs	r1, #2
 80001aa:	481e      	ldr	r0, [pc, #120]	; (8000224 <trafficDisplay1+0xac>)
 80001ac:	f001 fbb7 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 1);
 80001b0:	2201      	movs	r2, #1
 80001b2:	2104      	movs	r1, #4
 80001b4:	481b      	ldr	r0, [pc, #108]	; (8000224 <trafficDisplay1+0xac>)
 80001b6:	f001 fbb2 	bl	800191e <HAL_GPIO_WritePin>
					break;
 80001ba:	e02f      	b.n	800021c <trafficDisplay1+0xa4>
		case YELLOW:
					HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 1);
 80001bc:	2201      	movs	r2, #1
 80001be:	2101      	movs	r1, #1
 80001c0:	4818      	ldr	r0, [pc, #96]	; (8000224 <trafficDisplay1+0xac>)
 80001c2:	f001 fbac 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 0);
 80001c6:	2200      	movs	r2, #0
 80001c8:	2102      	movs	r1, #2
 80001ca:	4816      	ldr	r0, [pc, #88]	; (8000224 <trafficDisplay1+0xac>)
 80001cc:	f001 fba7 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 1);
 80001d0:	2201      	movs	r2, #1
 80001d2:	2104      	movs	r1, #4
 80001d4:	4813      	ldr	r0, [pc, #76]	; (8000224 <trafficDisplay1+0xac>)
 80001d6:	f001 fba2 	bl	800191e <HAL_GPIO_WritePin>
					break;
 80001da:	e01f      	b.n	800021c <trafficDisplay1+0xa4>
		case GREEN:
					HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 1);
 80001dc:	2201      	movs	r2, #1
 80001de:	2101      	movs	r1, #1
 80001e0:	4810      	ldr	r0, [pc, #64]	; (8000224 <trafficDisplay1+0xac>)
 80001e2:	f001 fb9c 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 1);
 80001e6:	2201      	movs	r2, #1
 80001e8:	2102      	movs	r1, #2
 80001ea:	480e      	ldr	r0, [pc, #56]	; (8000224 <trafficDisplay1+0xac>)
 80001ec:	f001 fb97 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 0);
 80001f0:	2200      	movs	r2, #0
 80001f2:	2104      	movs	r1, #4
 80001f4:	480b      	ldr	r0, [pc, #44]	; (8000224 <trafficDisplay1+0xac>)
 80001f6:	f001 fb92 	bl	800191e <HAL_GPIO_WritePin>
					break;
 80001fa:	e00f      	b.n	800021c <trafficDisplay1+0xa4>
		case INIT:
					HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 1);
 80001fc:	2201      	movs	r2, #1
 80001fe:	2101      	movs	r1, #1
 8000200:	4808      	ldr	r0, [pc, #32]	; (8000224 <trafficDisplay1+0xac>)
 8000202:	f001 fb8c 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 1);
 8000206:	2201      	movs	r2, #1
 8000208:	2102      	movs	r1, #2
 800020a:	4806      	ldr	r0, [pc, #24]	; (8000224 <trafficDisplay1+0xac>)
 800020c:	f001 fb87 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 1);
 8000210:	2201      	movs	r2, #1
 8000212:	2104      	movs	r1, #4
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <trafficDisplay1+0xac>)
 8000216:	f001 fb82 	bl	800191e <HAL_GPIO_WritePin>
					break;
 800021a:	bf00      	nop
	}
}
 800021c:	bf00      	nop
 800021e:	3708      	adds	r7, #8
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}
 8000224:	40010800 	.word	0x40010800

08000228 <trafficDisplay2>:
void trafficDisplay2(int index){
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	2b03      	cmp	r3, #3
 8000234:	d84a      	bhi.n	80002cc <trafficDisplay2+0xa4>
 8000236:	a201      	add	r2, pc, #4	; (adr r2, 800023c <trafficDisplay2+0x14>)
 8000238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800023c:	080002ad 	.word	0x080002ad
 8000240:	0800024d 	.word	0x0800024d
 8000244:	0800026d 	.word	0x0800026d
 8000248:	0800028d 	.word	0x0800028d
	switch (index){
		case RED:
					HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, 0);
 800024c:	2200      	movs	r2, #0
 800024e:	2108      	movs	r1, #8
 8000250:	4820      	ldr	r0, [pc, #128]	; (80002d4 <trafficDisplay2+0xac>)
 8000252:	f001 fb64 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, 1);
 8000256:	2201      	movs	r2, #1
 8000258:	2110      	movs	r1, #16
 800025a:	481e      	ldr	r0, [pc, #120]	; (80002d4 <trafficDisplay2+0xac>)
 800025c:	f001 fb5f 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, 1);
 8000260:	2201      	movs	r2, #1
 8000262:	2120      	movs	r1, #32
 8000264:	481b      	ldr	r0, [pc, #108]	; (80002d4 <trafficDisplay2+0xac>)
 8000266:	f001 fb5a 	bl	800191e <HAL_GPIO_WritePin>
					break;
 800026a:	e02f      	b.n	80002cc <trafficDisplay2+0xa4>
		case YELLOW:
					HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, 1);
 800026c:	2201      	movs	r2, #1
 800026e:	2108      	movs	r1, #8
 8000270:	4818      	ldr	r0, [pc, #96]	; (80002d4 <trafficDisplay2+0xac>)
 8000272:	f001 fb54 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, 0);
 8000276:	2200      	movs	r2, #0
 8000278:	2110      	movs	r1, #16
 800027a:	4816      	ldr	r0, [pc, #88]	; (80002d4 <trafficDisplay2+0xac>)
 800027c:	f001 fb4f 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, 1);
 8000280:	2201      	movs	r2, #1
 8000282:	2120      	movs	r1, #32
 8000284:	4813      	ldr	r0, [pc, #76]	; (80002d4 <trafficDisplay2+0xac>)
 8000286:	f001 fb4a 	bl	800191e <HAL_GPIO_WritePin>
					break;
 800028a:	e01f      	b.n	80002cc <trafficDisplay2+0xa4>
		case GREEN:
					HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, 1);
 800028c:	2201      	movs	r2, #1
 800028e:	2108      	movs	r1, #8
 8000290:	4810      	ldr	r0, [pc, #64]	; (80002d4 <trafficDisplay2+0xac>)
 8000292:	f001 fb44 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, 1);
 8000296:	2201      	movs	r2, #1
 8000298:	2110      	movs	r1, #16
 800029a:	480e      	ldr	r0, [pc, #56]	; (80002d4 <trafficDisplay2+0xac>)
 800029c:	f001 fb3f 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, 0);
 80002a0:	2200      	movs	r2, #0
 80002a2:	2120      	movs	r1, #32
 80002a4:	480b      	ldr	r0, [pc, #44]	; (80002d4 <trafficDisplay2+0xac>)
 80002a6:	f001 fb3a 	bl	800191e <HAL_GPIO_WritePin>
					break;
 80002aa:	e00f      	b.n	80002cc <trafficDisplay2+0xa4>
		case INIT:
					HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, 1);
 80002ac:	2201      	movs	r2, #1
 80002ae:	2108      	movs	r1, #8
 80002b0:	4808      	ldr	r0, [pc, #32]	; (80002d4 <trafficDisplay2+0xac>)
 80002b2:	f001 fb34 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, 1);
 80002b6:	2201      	movs	r2, #1
 80002b8:	2110      	movs	r1, #16
 80002ba:	4806      	ldr	r0, [pc, #24]	; (80002d4 <trafficDisplay2+0xac>)
 80002bc:	f001 fb2f 	bl	800191e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, 1);
 80002c0:	2201      	movs	r2, #1
 80002c2:	2120      	movs	r1, #32
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <trafficDisplay2+0xac>)
 80002c6:	f001 fb2a 	bl	800191e <HAL_GPIO_WritePin>
					break;
 80002ca:	bf00      	nop
	}
}
 80002cc:	bf00      	nop
 80002ce:	3708      	adds	r7, #8
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40010800 	.word	0x40010800

080002d8 <trafficToggle>:
void trafficToggle(int index){
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
	if(index!=RED) {
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	d009      	beq.n	80002fa <trafficToggle+0x22>
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 1);
 80002e6:	2201      	movs	r2, #1
 80002e8:	2101      	movs	r1, #1
 80002ea:	482c      	ldr	r0, [pc, #176]	; (800039c <trafficToggle+0xc4>)
 80002ec:	f001 fb17 	bl	800191e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, 1);
 80002f0:	2201      	movs	r2, #1
 80002f2:	2108      	movs	r1, #8
 80002f4:	4829      	ldr	r0, [pc, #164]	; (800039c <trafficToggle+0xc4>)
 80002f6:	f001 fb12 	bl	800191e <HAL_GPIO_WritePin>
	}

	if(index!=YELLOW) {
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	2b02      	cmp	r3, #2
 80002fe:	d009      	beq.n	8000314 <trafficToggle+0x3c>
			HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 1);
 8000300:	2201      	movs	r2, #1
 8000302:	2102      	movs	r1, #2
 8000304:	4825      	ldr	r0, [pc, #148]	; (800039c <trafficToggle+0xc4>)
 8000306:	f001 fb0a 	bl	800191e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, 1);
 800030a:	2201      	movs	r2, #1
 800030c:	2110      	movs	r1, #16
 800030e:	4823      	ldr	r0, [pc, #140]	; (800039c <trafficToggle+0xc4>)
 8000310:	f001 fb05 	bl	800191e <HAL_GPIO_WritePin>
	}
	if(index!=GREEN) {
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	2b03      	cmp	r3, #3
 8000318:	d009      	beq.n	800032e <trafficToggle+0x56>
			HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 1);
 800031a:	2201      	movs	r2, #1
 800031c:	2104      	movs	r1, #4
 800031e:	481f      	ldr	r0, [pc, #124]	; (800039c <trafficToggle+0xc4>)
 8000320:	f001 fafd 	bl	800191e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, 1);
 8000324:	2201      	movs	r2, #1
 8000326:	2120      	movs	r1, #32
 8000328:	481c      	ldr	r0, [pc, #112]	; (800039c <trafficToggle+0xc4>)
 800032a:	f001 faf8 	bl	800191e <HAL_GPIO_WritePin>
	}

	if(timer_flag[2] == 1){
 800032e:	4b1c      	ldr	r3, [pc, #112]	; (80003a0 <trafficToggle+0xc8>)
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d12c      	bne.n	8000390 <trafficToggle+0xb8>
		setTimer(500, 2);
 8000336:	2102      	movs	r1, #2
 8000338:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800033c:	f000 feee 	bl	800111c <setTimer>
		//TODO
		switch(index){
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	2b03      	cmp	r3, #3
 8000344:	d01b      	beq.n	800037e <trafficToggle+0xa6>
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2b03      	cmp	r3, #3
 800034a:	dc22      	bgt.n	8000392 <trafficToggle+0xba>
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2b01      	cmp	r3, #1
 8000350:	d003      	beq.n	800035a <trafficToggle+0x82>
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2b02      	cmp	r3, #2
 8000356:	d009      	beq.n	800036c <trafficToggle+0x94>
			HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
			HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
			break;
		}
	}
}
 8000358:	e01b      	b.n	8000392 <trafficToggle+0xba>
			HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 800035a:	2101      	movs	r1, #1
 800035c:	480f      	ldr	r0, [pc, #60]	; (800039c <trafficToggle+0xc4>)
 800035e:	f001 faf6 	bl	800194e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8000362:	2108      	movs	r1, #8
 8000364:	480d      	ldr	r0, [pc, #52]	; (800039c <trafficToggle+0xc4>)
 8000366:	f001 faf2 	bl	800194e <HAL_GPIO_TogglePin>
			break;
 800036a:	e012      	b.n	8000392 <trafficToggle+0xba>
			HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 800036c:	2102      	movs	r1, #2
 800036e:	480b      	ldr	r0, [pc, #44]	; (800039c <trafficToggle+0xc4>)
 8000370:	f001 faed 	bl	800194e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 8000374:	2110      	movs	r1, #16
 8000376:	4809      	ldr	r0, [pc, #36]	; (800039c <trafficToggle+0xc4>)
 8000378:	f001 fae9 	bl	800194e <HAL_GPIO_TogglePin>
			break;
 800037c:	e009      	b.n	8000392 <trafficToggle+0xba>
			HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 800037e:	2104      	movs	r1, #4
 8000380:	4806      	ldr	r0, [pc, #24]	; (800039c <trafficToggle+0xc4>)
 8000382:	f001 fae4 	bl	800194e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 8000386:	2120      	movs	r1, #32
 8000388:	4804      	ldr	r0, [pc, #16]	; (800039c <trafficToggle+0xc4>)
 800038a:	f001 fae0 	bl	800194e <HAL_GPIO_TogglePin>
			break;
 800038e:	e000      	b.n	8000392 <trafficToggle+0xba>
	}
 8000390:	bf00      	nop
}
 8000392:	bf00      	nop
 8000394:	3708      	adds	r7, #8
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	40010800 	.word	0x40010800
 80003a0:	200000a4 	.word	0x200000a4

080003a4 <Led_Status>:

const int MAX_LED = 4;
int index_led = 0;
int led_buffer[4] = {0, 0, 0, 0};

void Led_Status(int LedArray[7]){
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin ( SEG0_GPIO_Port, SEG0_Pin , LedArray[0]);
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	b2db      	uxtb	r3, r3
 80003b2:	461a      	mov	r2, r3
 80003b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003b8:	4821      	ldr	r0, [pc, #132]	; (8000440 <Led_Status+0x9c>)
 80003ba:	f001 fab0 	bl	800191e <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( SEG1_GPIO_Port, SEG1_Pin , LedArray[1]);
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	3304      	adds	r3, #4
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	461a      	mov	r2, r3
 80003c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003cc:	481c      	ldr	r0, [pc, #112]	; (8000440 <Led_Status+0x9c>)
 80003ce:	f001 faa6 	bl	800191e <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( SEG2_GPIO_Port, SEG2_Pin , LedArray[2]);
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	3308      	adds	r3, #8
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	461a      	mov	r2, r3
 80003dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003e0:	4817      	ldr	r0, [pc, #92]	; (8000440 <Led_Status+0x9c>)
 80003e2:	f001 fa9c 	bl	800191e <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( SEG3_GPIO_Port, SEG3_Pin , LedArray[3]);
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	330c      	adds	r3, #12
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	b2db      	uxtb	r3, r3
 80003ee:	461a      	mov	r2, r3
 80003f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003f4:	4812      	ldr	r0, [pc, #72]	; (8000440 <Led_Status+0x9c>)
 80003f6:	f001 fa92 	bl	800191e <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( SEG4_GPIO_Port, SEG4_Pin , LedArray[4]);
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	3310      	adds	r3, #16
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	b2db      	uxtb	r3, r3
 8000402:	461a      	mov	r2, r3
 8000404:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000408:	480d      	ldr	r0, [pc, #52]	; (8000440 <Led_Status+0x9c>)
 800040a:	f001 fa88 	bl	800191e <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( SEG5_GPIO_Port, SEG5_Pin , LedArray[5]);
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	3314      	adds	r3, #20
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	b2db      	uxtb	r3, r3
 8000416:	461a      	mov	r2, r3
 8000418:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800041c:	4808      	ldr	r0, [pc, #32]	; (8000440 <Led_Status+0x9c>)
 800041e:	f001 fa7e 	bl	800191e <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin ( SEG6_GPIO_Port, SEG6_Pin , LedArray[6]);
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	3318      	adds	r3, #24
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	b2db      	uxtb	r3, r3
 800042a:	461a      	mov	r2, r3
 800042c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000430:	4803      	ldr	r0, [pc, #12]	; (8000440 <Led_Status+0x9c>)
 8000432:	f001 fa74 	bl	800191e <HAL_GPIO_WritePin>
}
 8000436:	bf00      	nop
 8000438:	3708      	adds	r7, #8
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	40010800 	.word	0x40010800

08000444 <display7SEG>:

void display7SEG(int num){
 8000444:	b5b0      	push	{r4, r5, r7, lr}
 8000446:	b0d0      	sub	sp, #320	; 0x140
 8000448:	af00      	add	r7, sp, #0
 800044a:	1d3b      	adds	r3, r7, #4
 800044c:	6018      	str	r0, [r3, #0]
 800044e:	1d3b      	adds	r3, r7, #4
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	2b09      	cmp	r3, #9
 8000454:	f200 80df 	bhi.w	8000616 <display7SEG+0x1d2>
 8000458:	a201      	add	r2, pc, #4	; (adr r2, 8000460 <display7SEG+0x1c>)
 800045a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800045e:	bf00      	nop
 8000460:	08000489 	.word	0x08000489
 8000464:	080004bf 	.word	0x080004bf
 8000468:	080004df 	.word	0x080004df
 800046c:	080004ff 	.word	0x080004ff
 8000470:	0800051f 	.word	0x0800051f
 8000474:	0800053f 	.word	0x0800053f
 8000478:	0800055f 	.word	0x0800055f
 800047c:	08000593 	.word	0x08000593
 8000480:	080005b3 	.word	0x080005b3
 8000484:	080005d3 	.word	0x080005d3
	switch(num){
		case 0: {
					int LedArray[7] = { 0, 0, 0, 0, 0, 0, 1};
 8000488:	2300      	movs	r3, #0
 800048a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800048e:	2300      	movs	r3, #0
 8000490:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000494:	2300      	movs	r3, #0
 8000496:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800049a:	2300      	movs	r3, #0
 800049c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80004a0:	2300      	movs	r3, #0
 80004a2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80004a6:	2300      	movs	r3, #0
 80004a8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80004ac:	2301      	movs	r3, #1
 80004ae:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
					Led_Status(LedArray);
 80004b2:	f507 7392 	add.w	r3, r7, #292	; 0x124
 80004b6:	4618      	mov	r0, r3
 80004b8:	f7ff ff74 	bl	80003a4 <Led_Status>
				}
		break;
 80004bc:	e0cd      	b.n	800065a <display7SEG+0x216>

		case 1: {
					int LedArray[7] = { 1, 0, 0, 1, 1, 1, 1};
 80004be:	4b69      	ldr	r3, [pc, #420]	; (8000664 <display7SEG+0x220>)
 80004c0:	f507 7484 	add.w	r4, r7, #264	; 0x108
 80004c4:	461d      	mov	r5, r3
 80004c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80004ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					Led_Status(LedArray);
 80004d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80004d6:	4618      	mov	r0, r3
 80004d8:	f7ff ff64 	bl	80003a4 <Led_Status>
				}
				break;
 80004dc:	e0bd      	b.n	800065a <display7SEG+0x216>
		case 2: {
					int LedArray[7] = { 0, 0, 1, 0, 0, 1, 0};
 80004de:	4b62      	ldr	r3, [pc, #392]	; (8000668 <display7SEG+0x224>)
 80004e0:	f107 04ec 	add.w	r4, r7, #236	; 0xec
 80004e4:	461d      	mov	r5, r3
 80004e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80004ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					Led_Status(LedArray);
 80004f2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80004f6:	4618      	mov	r0, r3
 80004f8:	f7ff ff54 	bl	80003a4 <Led_Status>
				}
				break;
 80004fc:	e0ad      	b.n	800065a <display7SEG+0x216>
		case 3: {
					int LedArray[7] = { 0, 0, 0, 0, 1, 1, 0};
 80004fe:	4b5b      	ldr	r3, [pc, #364]	; (800066c <display7SEG+0x228>)
 8000500:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 8000504:	461d      	mov	r5, r3
 8000506:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000508:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800050a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800050e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					Led_Status(LedArray);
 8000512:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000516:	4618      	mov	r0, r3
 8000518:	f7ff ff44 	bl	80003a4 <Led_Status>
				}
				break;
 800051c:	e09d      	b.n	800065a <display7SEG+0x216>
		case 4: {
					int LedArray[7] = { 1, 0, 0, 1, 1, 0, 0};
 800051e:	4b54      	ldr	r3, [pc, #336]	; (8000670 <display7SEG+0x22c>)
 8000520:	f107 04b4 	add.w	r4, r7, #180	; 0xb4
 8000524:	461d      	mov	r5, r3
 8000526:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000528:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800052a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800052e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					Led_Status(LedArray);
 8000532:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000536:	4618      	mov	r0, r3
 8000538:	f7ff ff34 	bl	80003a4 <Led_Status>
				}
				break;
 800053c:	e08d      	b.n	800065a <display7SEG+0x216>
		case 5: {
					int LedArray[7] = { 0, 1, 0, 0, 1, 0, 0};
 800053e:	4b4d      	ldr	r3, [pc, #308]	; (8000674 <display7SEG+0x230>)
 8000540:	f107 0498 	add.w	r4, r7, #152	; 0x98
 8000544:	461d      	mov	r5, r3
 8000546:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000548:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800054a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800054e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					Led_Status(LedArray);
 8000552:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000556:	4618      	mov	r0, r3
 8000558:	f7ff ff24 	bl	80003a4 <Led_Status>
				}
				break;
 800055c:	e07d      	b.n	800065a <display7SEG+0x216>
		case 6: {
					int LedArray[7] = { 0, 1, 0, 0, 0, 0, 0};
 800055e:	2300      	movs	r3, #0
 8000560:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000562:	2301      	movs	r3, #1
 8000564:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000568:	2300      	movs	r3, #0
 800056a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800056e:	2300      	movs	r3, #0
 8000570:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000574:	2300      	movs	r3, #0
 8000576:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800057a:	2300      	movs	r3, #0
 800057c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000580:	2300      	movs	r3, #0
 8000582:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					Led_Status(LedArray);
 8000586:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff ff0a 	bl	80003a4 <Led_Status>
				}
				break;
 8000590:	e063      	b.n	800065a <display7SEG+0x216>
		case 7: {
					int LedArray[7] = { 0, 0, 0, 1, 1, 1, 1};
 8000592:	4b39      	ldr	r3, [pc, #228]	; (8000678 <display7SEG+0x234>)
 8000594:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8000598:	461d      	mov	r5, r3
 800059a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800059c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800059e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					Led_Status(LedArray);
 80005a6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80005aa:	4618      	mov	r0, r3
 80005ac:	f7ff fefa 	bl	80003a4 <Led_Status>
				}
				break;
 80005b0:	e053      	b.n	800065a <display7SEG+0x216>
		case 8: {
					int LedArray[7] = { 0, 0, 0, 0, 0, 0, 0};
 80005b2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	605a      	str	r2, [r3, #4]
 80005bc:	609a      	str	r2, [r3, #8]
 80005be:	60da      	str	r2, [r3, #12]
 80005c0:	611a      	str	r2, [r3, #16]
 80005c2:	615a      	str	r2, [r3, #20]
 80005c4:	619a      	str	r2, [r3, #24]
					Led_Status(LedArray);
 80005c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005ca:	4618      	mov	r0, r3
 80005cc:	f7ff feea 	bl	80003a4 <Led_Status>
				}
				break;
 80005d0:	e043      	b.n	800065a <display7SEG+0x216>
		case 9: {
					int LedArray[7] = { 0, 0, 0, 0, 1, 0, 0};
 80005d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005d6:	2200      	movs	r2, #0
 80005d8:	601a      	str	r2, [r3, #0]
 80005da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005de:	2200      	movs	r2, #0
 80005e0:	605a      	str	r2, [r3, #4]
 80005e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005e6:	2200      	movs	r2, #0
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005ee:	2200      	movs	r2, #0
 80005f0:	60da      	str	r2, [r3, #12]
 80005f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005f6:	2201      	movs	r2, #1
 80005f8:	611a      	str	r2, [r3, #16]
 80005fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005fe:	2200      	movs	r2, #0
 8000600:	615a      	str	r2, [r3, #20]
 8000602:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000606:	2200      	movs	r2, #0
 8000608:	619a      	str	r2, [r3, #24]
					Led_Status(LedArray);
 800060a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff fec8 	bl	80003a4 <Led_Status>
				}
				break;
 8000614:	e021      	b.n	800065a <display7SEG+0x216>
		default: {
					int LedArray[7] = { 0, 0, 0, 0, 0, 0, 1};
 8000616:	f107 030c 	add.w	r3, r7, #12
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	f107 030c 	add.w	r3, r7, #12
 8000622:	2200      	movs	r2, #0
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	2200      	movs	r2, #0
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	f107 030c 	add.w	r3, r7, #12
 800063a:	2200      	movs	r2, #0
 800063c:	611a      	str	r2, [r3, #16]
 800063e:	f107 030c 	add.w	r3, r7, #12
 8000642:	2200      	movs	r2, #0
 8000644:	615a      	str	r2, [r3, #20]
 8000646:	f107 030c 	add.w	r3, r7, #12
 800064a:	2201      	movs	r2, #1
 800064c:	619a      	str	r2, [r3, #24]
					Led_Status(LedArray);
 800064e:	f107 030c 	add.w	r3, r7, #12
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff fea6 	bl	80003a4 <Led_Status>
				}
				break;
 8000658:	bf00      	nop
	}
}
 800065a:	bf00      	nop
 800065c:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8000660:	46bd      	mov	sp, r7
 8000662:	bdb0      	pop	{r4, r5, r7, pc}
 8000664:	08002978 	.word	0x08002978
 8000668:	08002994 	.word	0x08002994
 800066c:	080029b0 	.word	0x080029b0
 8000670:	080029cc 	.word	0x080029cc
 8000674:	080029e8 	.word	0x080029e8
 8000678:	08002a04 	.word	0x08002a04

0800067c <update7SEG>:
void update7SEG( int index ){
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
	if(index_led >= MAX_LED) index_led = 0;
 8000684:	4b41      	ldr	r3, [pc, #260]	; (800078c <update7SEG+0x110>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	2204      	movs	r2, #4
 800068a:	4293      	cmp	r3, r2
 800068c:	db02      	blt.n	8000694 <update7SEG+0x18>
 800068e:	4b3f      	ldr	r3, [pc, #252]	; (800078c <update7SEG+0x110>)
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2b03      	cmp	r3, #3
 8000698:	d872      	bhi.n	8000780 <update7SEG+0x104>
 800069a:	a201      	add	r2, pc, #4	; (adr r2, 80006a0 <update7SEG+0x24>)
 800069c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006a0:	080006b1 	.word	0x080006b1
 80006a4:	080006e5 	.word	0x080006e5
 80006a8:	08000719 	.word	0x08000719
 80006ac:	0800074d 	.word	0x0800074d
	switch ( index ){
	case 0:
		// Display the first 7 SEG with led_buffer [0]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,0);
 80006b0:	2200      	movs	r2, #0
 80006b2:	2108      	movs	r1, #8
 80006b4:	4836      	ldr	r0, [pc, #216]	; (8000790 <update7SEG+0x114>)
 80006b6:	f001 f932 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,1);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2110      	movs	r1, #16
 80006be:	4834      	ldr	r0, [pc, #208]	; (8000790 <update7SEG+0x114>)
 80006c0:	f001 f92d 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,1);
 80006c4:	2201      	movs	r2, #1
 80006c6:	2120      	movs	r1, #32
 80006c8:	4831      	ldr	r0, [pc, #196]	; (8000790 <update7SEG+0x114>)
 80006ca:	f001 f928 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,1);
 80006ce:	2201      	movs	r2, #1
 80006d0:	2140      	movs	r1, #64	; 0x40
 80006d2:	482f      	ldr	r0, [pc, #188]	; (8000790 <update7SEG+0x114>)
 80006d4:	f001 f923 	bl	800191e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 80006d8:	4b2e      	ldr	r3, [pc, #184]	; (8000794 <update7SEG+0x118>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff feb1 	bl	8000444 <display7SEG>
		break ;
 80006e2:	e04e      	b.n	8000782 <update7SEG+0x106>
	case 1:
		// Display the second 7 SEG with led_buffer [1]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,1);
 80006e4:	2201      	movs	r2, #1
 80006e6:	2108      	movs	r1, #8
 80006e8:	4829      	ldr	r0, [pc, #164]	; (8000790 <update7SEG+0x114>)
 80006ea:	f001 f918 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,0);
 80006ee:	2200      	movs	r2, #0
 80006f0:	2110      	movs	r1, #16
 80006f2:	4827      	ldr	r0, [pc, #156]	; (8000790 <update7SEG+0x114>)
 80006f4:	f001 f913 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,1);
 80006f8:	2201      	movs	r2, #1
 80006fa:	2120      	movs	r1, #32
 80006fc:	4824      	ldr	r0, [pc, #144]	; (8000790 <update7SEG+0x114>)
 80006fe:	f001 f90e 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,1);
 8000702:	2201      	movs	r2, #1
 8000704:	2140      	movs	r1, #64	; 0x40
 8000706:	4822      	ldr	r0, [pc, #136]	; (8000790 <update7SEG+0x114>)
 8000708:	f001 f909 	bl	800191e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <update7SEG+0x118>)
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff fe97 	bl	8000444 <display7SEG>
		break ;
 8000716:	e034      	b.n	8000782 <update7SEG+0x106>
	case 2:
		// Display the third 7 SEG with led_buffer [2]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,1);
 8000718:	2201      	movs	r2, #1
 800071a:	2108      	movs	r1, #8
 800071c:	481c      	ldr	r0, [pc, #112]	; (8000790 <update7SEG+0x114>)
 800071e:	f001 f8fe 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,1);
 8000722:	2201      	movs	r2, #1
 8000724:	2110      	movs	r1, #16
 8000726:	481a      	ldr	r0, [pc, #104]	; (8000790 <update7SEG+0x114>)
 8000728:	f001 f8f9 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,0);
 800072c:	2200      	movs	r2, #0
 800072e:	2120      	movs	r1, #32
 8000730:	4817      	ldr	r0, [pc, #92]	; (8000790 <update7SEG+0x114>)
 8000732:	f001 f8f4 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,1);
 8000736:	2201      	movs	r2, #1
 8000738:	2140      	movs	r1, #64	; 0x40
 800073a:	4815      	ldr	r0, [pc, #84]	; (8000790 <update7SEG+0x114>)
 800073c:	f001 f8ef 	bl	800191e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 8000740:	4b14      	ldr	r3, [pc, #80]	; (8000794 <update7SEG+0x118>)
 8000742:	689b      	ldr	r3, [r3, #8]
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff fe7d 	bl	8000444 <display7SEG>
		break ;
 800074a:	e01a      	b.n	8000782 <update7SEG+0x106>
	case 3:
		// Display the forth 7 SEG with led_buffer [3]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,1);
 800074c:	2201      	movs	r2, #1
 800074e:	2108      	movs	r1, #8
 8000750:	480f      	ldr	r0, [pc, #60]	; (8000790 <update7SEG+0x114>)
 8000752:	f001 f8e4 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,1);
 8000756:	2201      	movs	r2, #1
 8000758:	2110      	movs	r1, #16
 800075a:	480d      	ldr	r0, [pc, #52]	; (8000790 <update7SEG+0x114>)
 800075c:	f001 f8df 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,1);
 8000760:	2201      	movs	r2, #1
 8000762:	2120      	movs	r1, #32
 8000764:	480a      	ldr	r0, [pc, #40]	; (8000790 <update7SEG+0x114>)
 8000766:	f001 f8da 	bl	800191e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,0);
 800076a:	2200      	movs	r2, #0
 800076c:	2140      	movs	r1, #64	; 0x40
 800076e:	4808      	ldr	r0, [pc, #32]	; (8000790 <update7SEG+0x114>)
 8000770:	f001 f8d5 	bl	800191e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 8000774:	4b07      	ldr	r3, [pc, #28]	; (8000794 <update7SEG+0x118>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff fe63 	bl	8000444 <display7SEG>
		break ;
 800077e:	e000      	b.n	8000782 <update7SEG+0x106>
	default :
		break ;
 8000780:	bf00      	nop
	}
}
 8000782:	bf00      	nop
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000044 	.word	0x20000044
 8000790:	40010c00 	.word	0x40010c00
 8000794:	20000048 	.word	0x20000048

08000798 <updateSEGBuffer>:
void updateSEGBuffer(int input[MAX_LED]){
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i<MAX_LED; i++) led_buffer[i] = input[i];
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	e00b      	b.n	80007be <updateSEGBuffer+0x26>
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	009b      	lsls	r3, r3, #2
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	4413      	add	r3, r2
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	490f      	ldr	r1, [pc, #60]	; (80007f0 <updateSEGBuffer+0x58>)
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	3301      	adds	r3, #1
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	2204      	movs	r2, #4
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	4293      	cmp	r3, r2
 80007c4:	dbef      	blt.n	80007a6 <updateSEGBuffer+0xe>
	if(timer_flag[1] == 1){
 80007c6:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <updateSEGBuffer+0x5c>)
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d10b      	bne.n	80007e6 <updateSEGBuffer+0x4e>
		setTimer(250, 1);
 80007ce:	2101      	movs	r1, #1
 80007d0:	20fa      	movs	r0, #250	; 0xfa
 80007d2:	f000 fca3 	bl	800111c <setTimer>
		update7SEG(index_led++);
 80007d6:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <updateSEGBuffer+0x60>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	1c5a      	adds	r2, r3, #1
 80007dc:	4906      	ldr	r1, [pc, #24]	; (80007f8 <updateSEGBuffer+0x60>)
 80007de:	600a      	str	r2, [r1, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff4b 	bl	800067c <update7SEG>
	}
}
 80007e6:	bf00      	nop
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000048 	.word	0x20000048
 80007f4:	200000a4 	.word	0x200000a4
 80007f8:	20000044 	.word	0x20000044

080007fc <reset7SEG>:
void reset7SEG(){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
	index_led = 0;
 8000802:	4b08      	ldr	r3, [pc, #32]	; (8000824 <reset7SEG+0x28>)
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
	int ledbufferReset[4] = {0,0,0,0};
 8000808:	463b      	mov	r3, r7
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
	updateSEGBuffer(ledbufferReset);
 8000814:	463b      	mov	r3, r7
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ffbe 	bl	8000798 <updateSEGBuffer>
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000044 	.word	0x20000044

08000828 <fsm_automatic_reset>:
//int flag_button_save = 0, flag_button_increase = 0, flag_button_mode = 0;
int status1 = INIT, status2 = INIT;
int counter1 = 0, counter2 = 0;
int inputLEDbuffer[4] = {0,0,0,0};

void fsm_automatic_reset(){
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
	setTimer(1000,3);
 800082c:	2103      	movs	r1, #3
 800082e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000832:	f000 fc73 	bl	800111c <setTimer>
	HAL_GPIO_TogglePin(TOGGLE_LED_GPIO_Port, TOGGLE_LED_Pin);
 8000836:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083a:	4812      	ldr	r0, [pc, #72]	; (8000884 <fsm_automatic_reset+0x5c>)
 800083c:	f001 f887 	bl	800194e <HAL_GPIO_TogglePin>
	counter1 = 0, counter2 = 0;
 8000840:	4b11      	ldr	r3, [pc, #68]	; (8000888 <fsm_automatic_reset+0x60>)
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	4b11      	ldr	r3, [pc, #68]	; (800088c <fsm_automatic_reset+0x64>)
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
	status1 = INIT, status2 = INIT;
 800084c:	4b10      	ldr	r3, [pc, #64]	; (8000890 <fsm_automatic_reset+0x68>)
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	4b10      	ldr	r3, [pc, #64]	; (8000894 <fsm_automatic_reset+0x6c>)
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
	trafficDisplay1(INIT);
 8000858:	2000      	movs	r0, #0
 800085a:	f7ff fc8d 	bl	8000178 <trafficDisplay1>
	trafficDisplay2(INIT);
 800085e:	2000      	movs	r0, #0
 8000860:	f7ff fce2 	bl	8000228 <trafficDisplay2>
	reset7SEG();
 8000864:	f7ff ffca 	bl	80007fc <reset7SEG>

//	flag_button_save = 0;
//	flag_button_increase = 0;

	LED_RED_temp = LED_RED_init;
 8000868:	4b0b      	ldr	r3, [pc, #44]	; (8000898 <fsm_automatic_reset+0x70>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a0b      	ldr	r2, [pc, #44]	; (800089c <fsm_automatic_reset+0x74>)
 800086e:	6013      	str	r3, [r2, #0]
	LED_YELLOW_temp = LED_YELLOW_init;
 8000870:	4b0b      	ldr	r3, [pc, #44]	; (80008a0 <fsm_automatic_reset+0x78>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a0b      	ldr	r2, [pc, #44]	; (80008a4 <fsm_automatic_reset+0x7c>)
 8000876:	6013      	str	r3, [r2, #0]
	LED_GREEN_temp = LED_GREEN_init;
 8000878:	4b0b      	ldr	r3, [pc, #44]	; (80008a8 <fsm_automatic_reset+0x80>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a0b      	ldr	r2, [pc, #44]	; (80008ac <fsm_automatic_reset+0x84>)
 800087e:	6013      	str	r3, [r2, #0]
}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40010c00 	.word	0x40010c00
 8000888:	20000060 	.word	0x20000060
 800088c:	20000064 	.word	0x20000064
 8000890:	20000058 	.word	0x20000058
 8000894:	2000005c 	.word	0x2000005c
 8000898:	20000000 	.word	0x20000000
 800089c:	20000078 	.word	0x20000078
 80008a0:	20000004 	.word	0x20000004
 80008a4:	2000007c 	.word	0x2000007c
 80008a8:	20000008 	.word	0x20000008
 80008ac:	20000080 	.word	0x20000080

080008b0 <fsm_automatic_run>:
void fsm_automatic_run(){
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
	inputLEDbuffer[1] = counter1%10;
 80008b4:	4b73      	ldr	r3, [pc, #460]	; (8000a84 <fsm_automatic_run+0x1d4>)
 80008b6:	6819      	ldr	r1, [r3, #0]
 80008b8:	4b73      	ldr	r3, [pc, #460]	; (8000a88 <fsm_automatic_run+0x1d8>)
 80008ba:	fb83 2301 	smull	r2, r3, r3, r1
 80008be:	109a      	asrs	r2, r3, #2
 80008c0:	17cb      	asrs	r3, r1, #31
 80008c2:	1ad2      	subs	r2, r2, r3
 80008c4:	4613      	mov	r3, r2
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	4413      	add	r3, r2
 80008ca:	005b      	lsls	r3, r3, #1
 80008cc:	1aca      	subs	r2, r1, r3
 80008ce:	4b6f      	ldr	r3, [pc, #444]	; (8000a8c <fsm_automatic_run+0x1dc>)
 80008d0:	605a      	str	r2, [r3, #4]
	inputLEDbuffer[0] = (counter1-inputLEDbuffer[1])/10;
 80008d2:	4b6c      	ldr	r3, [pc, #432]	; (8000a84 <fsm_automatic_run+0x1d4>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	4b6d      	ldr	r3, [pc, #436]	; (8000a8c <fsm_automatic_run+0x1dc>)
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	1ad3      	subs	r3, r2, r3
 80008dc:	4a6a      	ldr	r2, [pc, #424]	; (8000a88 <fsm_automatic_run+0x1d8>)
 80008de:	fb82 1203 	smull	r1, r2, r2, r3
 80008e2:	1092      	asrs	r2, r2, #2
 80008e4:	17db      	asrs	r3, r3, #31
 80008e6:	1ad3      	subs	r3, r2, r3
 80008e8:	4a68      	ldr	r2, [pc, #416]	; (8000a8c <fsm_automatic_run+0x1dc>)
 80008ea:	6013      	str	r3, [r2, #0]
	inputLEDbuffer[3] = counter2%10;
 80008ec:	4b68      	ldr	r3, [pc, #416]	; (8000a90 <fsm_automatic_run+0x1e0>)
 80008ee:	6819      	ldr	r1, [r3, #0]
 80008f0:	4b65      	ldr	r3, [pc, #404]	; (8000a88 <fsm_automatic_run+0x1d8>)
 80008f2:	fb83 2301 	smull	r2, r3, r3, r1
 80008f6:	109a      	asrs	r2, r3, #2
 80008f8:	17cb      	asrs	r3, r1, #31
 80008fa:	1ad2      	subs	r2, r2, r3
 80008fc:	4613      	mov	r3, r2
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	4413      	add	r3, r2
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	1aca      	subs	r2, r1, r3
 8000906:	4b61      	ldr	r3, [pc, #388]	; (8000a8c <fsm_automatic_run+0x1dc>)
 8000908:	60da      	str	r2, [r3, #12]
	inputLEDbuffer[2] = (counter2-inputLEDbuffer[3])/10;
 800090a:	4b61      	ldr	r3, [pc, #388]	; (8000a90 <fsm_automatic_run+0x1e0>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	4b5f      	ldr	r3, [pc, #380]	; (8000a8c <fsm_automatic_run+0x1dc>)
 8000910:	68db      	ldr	r3, [r3, #12]
 8000912:	1ad3      	subs	r3, r2, r3
 8000914:	4a5c      	ldr	r2, [pc, #368]	; (8000a88 <fsm_automatic_run+0x1d8>)
 8000916:	fb82 1203 	smull	r1, r2, r2, r3
 800091a:	1092      	asrs	r2, r2, #2
 800091c:	17db      	asrs	r3, r3, #31
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	4a5a      	ldr	r2, [pc, #360]	; (8000a8c <fsm_automatic_run+0x1dc>)
 8000922:	6093      	str	r3, [r2, #8]
	updateSEGBuffer(inputLEDbuffer);
 8000924:	4859      	ldr	r0, [pc, #356]	; (8000a8c <fsm_automatic_run+0x1dc>)
 8000926:	f7ff ff37 	bl	8000798 <updateSEGBuffer>

	if(timer_flag[0] == 1) {
 800092a:	4b5a      	ldr	r3, [pc, #360]	; (8000a94 <fsm_automatic_run+0x1e4>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2b01      	cmp	r3, #1
 8000930:	d10e      	bne.n	8000950 <fsm_automatic_run+0xa0>
		setTimer(1000, 0);
 8000932:	2100      	movs	r1, #0
 8000934:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000938:	f000 fbf0 	bl	800111c <setTimer>
		counter1--, counter2--;
 800093c:	4b51      	ldr	r3, [pc, #324]	; (8000a84 <fsm_automatic_run+0x1d4>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	3b01      	subs	r3, #1
 8000942:	4a50      	ldr	r2, [pc, #320]	; (8000a84 <fsm_automatic_run+0x1d4>)
 8000944:	6013      	str	r3, [r2, #0]
 8000946:	4b52      	ldr	r3, [pc, #328]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	3b01      	subs	r3, #1
 800094c:	4a50      	ldr	r2, [pc, #320]	; (8000a90 <fsm_automatic_run+0x1e0>)
 800094e:	6013      	str	r3, [r2, #0]
	}

	switch (status1){
 8000950:	4b51      	ldr	r3, [pc, #324]	; (8000a98 <fsm_automatic_run+0x1e8>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	2b03      	cmp	r3, #3
 8000956:	d847      	bhi.n	80009e8 <fsm_automatic_run+0x138>
 8000958:	a201      	add	r2, pc, #4	; (adr r2, 8000960 <fsm_automatic_run+0xb0>)
 800095a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800095e:	bf00      	nop
 8000960:	08000971 	.word	0x08000971
 8000964:	0800098f 	.word	0x0800098f
 8000968:	080009cb 	.word	0x080009cb
 800096c:	080009ad 	.word	0x080009ad
				case INIT:
					if(counter1<=0) {
 8000970:	4b44      	ldr	r3, [pc, #272]	; (8000a84 <fsm_automatic_run+0x1d4>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	dc06      	bgt.n	8000986 <fsm_automatic_run+0xd6>
						status1 = RED;
 8000978:	4b47      	ldr	r3, [pc, #284]	; (8000a98 <fsm_automatic_run+0x1e8>)
 800097a:	2201      	movs	r2, #1
 800097c:	601a      	str	r2, [r3, #0]
						counter1 = LED_RED_init;
 800097e:	4b47      	ldr	r3, [pc, #284]	; (8000a9c <fsm_automatic_run+0x1ec>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a40      	ldr	r2, [pc, #256]	; (8000a84 <fsm_automatic_run+0x1d4>)
 8000984:	6013      	str	r3, [r2, #0]
					}
					trafficDisplay1(INIT);
 8000986:	2000      	movs	r0, #0
 8000988:	f7ff fbf6 	bl	8000178 <trafficDisplay1>
					break;
 800098c:	e02c      	b.n	80009e8 <fsm_automatic_run+0x138>
				case RED:
					if(counter1<=0){
 800098e:	4b3d      	ldr	r3, [pc, #244]	; (8000a84 <fsm_automatic_run+0x1d4>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	dc06      	bgt.n	80009a4 <fsm_automatic_run+0xf4>
						status1 = GREEN;
 8000996:	4b40      	ldr	r3, [pc, #256]	; (8000a98 <fsm_automatic_run+0x1e8>)
 8000998:	2203      	movs	r2, #3
 800099a:	601a      	str	r2, [r3, #0]
						counter1 = LED_GREEN_init;
 800099c:	4b40      	ldr	r3, [pc, #256]	; (8000aa0 <fsm_automatic_run+0x1f0>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a38      	ldr	r2, [pc, #224]	; (8000a84 <fsm_automatic_run+0x1d4>)
 80009a2:	6013      	str	r3, [r2, #0]
					}
					trafficDisplay1(RED);
 80009a4:	2001      	movs	r0, #1
 80009a6:	f7ff fbe7 	bl	8000178 <trafficDisplay1>
					break;
 80009aa:	e01d      	b.n	80009e8 <fsm_automatic_run+0x138>
				case GREEN:
					if(counter1<=0){
 80009ac:	4b35      	ldr	r3, [pc, #212]	; (8000a84 <fsm_automatic_run+0x1d4>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	dc06      	bgt.n	80009c2 <fsm_automatic_run+0x112>
						status1 = YELLOW;
 80009b4:	4b38      	ldr	r3, [pc, #224]	; (8000a98 <fsm_automatic_run+0x1e8>)
 80009b6:	2202      	movs	r2, #2
 80009b8:	601a      	str	r2, [r3, #0]
						counter1 = LED_YELLOW_init;
 80009ba:	4b3a      	ldr	r3, [pc, #232]	; (8000aa4 <fsm_automatic_run+0x1f4>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a31      	ldr	r2, [pc, #196]	; (8000a84 <fsm_automatic_run+0x1d4>)
 80009c0:	6013      	str	r3, [r2, #0]
					}
					trafficDisplay1(GREEN);
 80009c2:	2003      	movs	r0, #3
 80009c4:	f7ff fbd8 	bl	8000178 <trafficDisplay1>
					break;
 80009c8:	e00e      	b.n	80009e8 <fsm_automatic_run+0x138>
				case YELLOW:
					if(counter1<=0){
 80009ca:	4b2e      	ldr	r3, [pc, #184]	; (8000a84 <fsm_automatic_run+0x1d4>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	dc06      	bgt.n	80009e0 <fsm_automatic_run+0x130>
						status1 = RED;
 80009d2:	4b31      	ldr	r3, [pc, #196]	; (8000a98 <fsm_automatic_run+0x1e8>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	601a      	str	r2, [r3, #0]
						counter1 = LED_RED_init;
 80009d8:	4b30      	ldr	r3, [pc, #192]	; (8000a9c <fsm_automatic_run+0x1ec>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a29      	ldr	r2, [pc, #164]	; (8000a84 <fsm_automatic_run+0x1d4>)
 80009de:	6013      	str	r3, [r2, #0]
					}
					trafficDisplay1(YELLOW);
 80009e0:	2002      	movs	r0, #2
 80009e2:	f7ff fbc9 	bl	8000178 <trafficDisplay1>
					break;
 80009e6:	bf00      	nop
		}
	switch (status2){
 80009e8:	4b2f      	ldr	r3, [pc, #188]	; (8000aa8 <fsm_automatic_run+0x1f8>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b03      	cmp	r3, #3
 80009ee:	d847      	bhi.n	8000a80 <fsm_automatic_run+0x1d0>
 80009f0:	a201      	add	r2, pc, #4	; (adr r2, 80009f8 <fsm_automatic_run+0x148>)
 80009f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f6:	bf00      	nop
 80009f8:	08000a09 	.word	0x08000a09
 80009fc:	08000a27 	.word	0x08000a27
 8000a00:	08000a63 	.word	0x08000a63
 8000a04:	08000a45 	.word	0x08000a45
			case INIT:
				if(counter2<=0) {
 8000a08:	4b21      	ldr	r3, [pc, #132]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	dc06      	bgt.n	8000a1e <fsm_automatic_run+0x16e>
					status2 = GREEN;
 8000a10:	4b25      	ldr	r3, [pc, #148]	; (8000aa8 <fsm_automatic_run+0x1f8>)
 8000a12:	2203      	movs	r2, #3
 8000a14:	601a      	str	r2, [r3, #0]
					counter2 = LED_GREEN_init;
 8000a16:	4b22      	ldr	r3, [pc, #136]	; (8000aa0 <fsm_automatic_run+0x1f0>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a1d      	ldr	r2, [pc, #116]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000a1c:	6013      	str	r3, [r2, #0]
				}
				trafficDisplay2(INIT);
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f7ff fc02 	bl	8000228 <trafficDisplay2>
				break;
 8000a24:	e02c      	b.n	8000a80 <fsm_automatic_run+0x1d0>
			case RED:
				if(counter2<=0){
 8000a26:	4b1a      	ldr	r3, [pc, #104]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	dc06      	bgt.n	8000a3c <fsm_automatic_run+0x18c>
					status2 = GREEN;
 8000a2e:	4b1e      	ldr	r3, [pc, #120]	; (8000aa8 <fsm_automatic_run+0x1f8>)
 8000a30:	2203      	movs	r2, #3
 8000a32:	601a      	str	r2, [r3, #0]
					counter2 = LED_GREEN_init;
 8000a34:	4b1a      	ldr	r3, [pc, #104]	; (8000aa0 <fsm_automatic_run+0x1f0>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a15      	ldr	r2, [pc, #84]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000a3a:	6013      	str	r3, [r2, #0]
				}
				trafficDisplay2(RED);
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	f7ff fbf3 	bl	8000228 <trafficDisplay2>
				break;
 8000a42:	e01d      	b.n	8000a80 <fsm_automatic_run+0x1d0>
			case GREEN:
				if(counter2<=0){
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	dc06      	bgt.n	8000a5a <fsm_automatic_run+0x1aa>
					status2 = YELLOW;
 8000a4c:	4b16      	ldr	r3, [pc, #88]	; (8000aa8 <fsm_automatic_run+0x1f8>)
 8000a4e:	2202      	movs	r2, #2
 8000a50:	601a      	str	r2, [r3, #0]
					counter2 = LED_YELLOW_init;
 8000a52:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <fsm_automatic_run+0x1f4>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a0e      	ldr	r2, [pc, #56]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000a58:	6013      	str	r3, [r2, #0]
				}
				trafficDisplay2(GREEN);
 8000a5a:	2003      	movs	r0, #3
 8000a5c:	f7ff fbe4 	bl	8000228 <trafficDisplay2>
				break;
 8000a60:	e00e      	b.n	8000a80 <fsm_automatic_run+0x1d0>
			case YELLOW:
				if(counter2<=0){
 8000a62:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	dc06      	bgt.n	8000a78 <fsm_automatic_run+0x1c8>
					status2 = RED;
 8000a6a:	4b0f      	ldr	r3, [pc, #60]	; (8000aa8 <fsm_automatic_run+0x1f8>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	601a      	str	r2, [r3, #0]
					counter2 = LED_RED_init;
 8000a70:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <fsm_automatic_run+0x1ec>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a06      	ldr	r2, [pc, #24]	; (8000a90 <fsm_automatic_run+0x1e0>)
 8000a76:	6013      	str	r3, [r2, #0]
				}
				trafficDisplay2(YELLOW);
 8000a78:	2002      	movs	r0, #2
 8000a7a:	f7ff fbd5 	bl	8000228 <trafficDisplay2>
				break;
 8000a7e:	bf00      	nop
	}
}
 8000a80:	bf00      	nop
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20000060 	.word	0x20000060
 8000a88:	66666667 	.word	0x66666667
 8000a8c:	20000068 	.word	0x20000068
 8000a90:	20000064 	.word	0x20000064
 8000a94:	200000a4 	.word	0x200000a4
 8000a98:	20000058 	.word	0x20000058
 8000a9c:	20000000 	.word	0x20000000
 8000aa0:	20000008 	.word	0x20000008
 8000aa4:	20000004 	.word	0x20000004
 8000aa8:	2000005c 	.word	0x2000005c

08000aac <fsm_manual>:


void fsm_manual(){
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
	int ledMatrix_in[4] = {0, TRAFFIC_MODE, 0, 0};
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	4b40      	ldr	r3, [pc, #256]	; (8000bb8 <fsm_manual+0x10c>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	2300      	movs	r3, #0
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
	switch(TRAFFIC_MODE){
 8000ac4:	4b3c      	ldr	r3, [pc, #240]	; (8000bb8 <fsm_manual+0x10c>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	3b01      	subs	r3, #1
 8000aca:	2b03      	cmp	r3, #3
 8000acc:	d870      	bhi.n	8000bb0 <fsm_manual+0x104>
 8000ace:	a201      	add	r2, pc, #4	; (adr r2, 8000ad4 <fsm_manual+0x28>)
 8000ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ad4:	08000ae5 	.word	0x08000ae5
 8000ad8:	08000aeb 	.word	0x08000aeb
 8000adc:	08000b2d 	.word	0x08000b2d
 8000ae0:	08000b6f 	.word	0x08000b6f
		case 1:
			fsm_automatic_run();
 8000ae4:	f7ff fee4 	bl	80008b0 <fsm_automatic_run>
		break;
 8000ae8:	e062      	b.n	8000bb0 <fsm_manual+0x104>
		case 2:
			trafficToggle(RED);
 8000aea:	2001      	movs	r0, #1
 8000aec:	f7ff fbf4 	bl	80002d8 <trafficToggle>
			ledMatrix_in[3] = LED_RED_temp%10;
 8000af0:	4b32      	ldr	r3, [pc, #200]	; (8000bbc <fsm_manual+0x110>)
 8000af2:	6819      	ldr	r1, [r3, #0]
 8000af4:	4b32      	ldr	r3, [pc, #200]	; (8000bc0 <fsm_manual+0x114>)
 8000af6:	fb83 2301 	smull	r2, r3, r3, r1
 8000afa:	109a      	asrs	r2, r3, #2
 8000afc:	17cb      	asrs	r3, r1, #31
 8000afe:	1ad2      	subs	r2, r2, r3
 8000b00:	4613      	mov	r3, r2
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4413      	add	r3, r2
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	1aca      	subs	r2, r1, r3
 8000b0a:	60fa      	str	r2, [r7, #12]
			ledMatrix_in[2] = (LED_RED_temp-ledMatrix_in[3])/10;
 8000b0c:	4b2b      	ldr	r3, [pc, #172]	; (8000bbc <fsm_manual+0x110>)
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	4a2a      	ldr	r2, [pc, #168]	; (8000bc0 <fsm_manual+0x114>)
 8000b16:	fb82 1203 	smull	r1, r2, r2, r3
 8000b1a:	1092      	asrs	r2, r2, #2
 8000b1c:	17db      	asrs	r3, r3, #31
 8000b1e:	1ad3      	subs	r3, r2, r3
 8000b20:	60bb      	str	r3, [r7, #8]
			updateSEGBuffer(ledMatrix_in);
 8000b22:	463b      	mov	r3, r7
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff fe37 	bl	8000798 <updateSEGBuffer>

		break;
 8000b2a:	e041      	b.n	8000bb0 <fsm_manual+0x104>
		case 3:
			trafficToggle(YELLOW);
 8000b2c:	2002      	movs	r0, #2
 8000b2e:	f7ff fbd3 	bl	80002d8 <trafficToggle>
			ledMatrix_in[3] = LED_YELLOW_temp%10;
 8000b32:	4b24      	ldr	r3, [pc, #144]	; (8000bc4 <fsm_manual+0x118>)
 8000b34:	6819      	ldr	r1, [r3, #0]
 8000b36:	4b22      	ldr	r3, [pc, #136]	; (8000bc0 <fsm_manual+0x114>)
 8000b38:	fb83 2301 	smull	r2, r3, r3, r1
 8000b3c:	109a      	asrs	r2, r3, #2
 8000b3e:	17cb      	asrs	r3, r1, #31
 8000b40:	1ad2      	subs	r2, r2, r3
 8000b42:	4613      	mov	r3, r2
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	4413      	add	r3, r2
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	1aca      	subs	r2, r1, r3
 8000b4c:	60fa      	str	r2, [r7, #12]
			ledMatrix_in[2] = (LED_YELLOW_temp-ledMatrix_in[3])/10;
 8000b4e:	4b1d      	ldr	r3, [pc, #116]	; (8000bc4 <fsm_manual+0x118>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	4a1a      	ldr	r2, [pc, #104]	; (8000bc0 <fsm_manual+0x114>)
 8000b58:	fb82 1203 	smull	r1, r2, r2, r3
 8000b5c:	1092      	asrs	r2, r2, #2
 8000b5e:	17db      	asrs	r3, r3, #31
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	60bb      	str	r3, [r7, #8]
			updateSEGBuffer(ledMatrix_in);
 8000b64:	463b      	mov	r3, r7
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fe16 	bl	8000798 <updateSEGBuffer>

		break;
 8000b6c:	e020      	b.n	8000bb0 <fsm_manual+0x104>
		case 4:
			trafficToggle(GREEN);
 8000b6e:	2003      	movs	r0, #3
 8000b70:	f7ff fbb2 	bl	80002d8 <trafficToggle>
			ledMatrix_in[3] = LED_GREEN_temp%10;
 8000b74:	4b14      	ldr	r3, [pc, #80]	; (8000bc8 <fsm_manual+0x11c>)
 8000b76:	6819      	ldr	r1, [r3, #0]
 8000b78:	4b11      	ldr	r3, [pc, #68]	; (8000bc0 <fsm_manual+0x114>)
 8000b7a:	fb83 2301 	smull	r2, r3, r3, r1
 8000b7e:	109a      	asrs	r2, r3, #2
 8000b80:	17cb      	asrs	r3, r1, #31
 8000b82:	1ad2      	subs	r2, r2, r3
 8000b84:	4613      	mov	r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	4413      	add	r3, r2
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	1aca      	subs	r2, r1, r3
 8000b8e:	60fa      	str	r2, [r7, #12]
			ledMatrix_in[2] = (LED_GREEN_temp-ledMatrix_in[3])/10;
 8000b90:	4b0d      	ldr	r3, [pc, #52]	; (8000bc8 <fsm_manual+0x11c>)
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	4a09      	ldr	r2, [pc, #36]	; (8000bc0 <fsm_manual+0x114>)
 8000b9a:	fb82 1203 	smull	r1, r2, r2, r3
 8000b9e:	1092      	asrs	r2, r2, #2
 8000ba0:	17db      	asrs	r3, r3, #31
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	60bb      	str	r3, [r7, #8]
			updateSEGBuffer(ledMatrix_in);
 8000ba6:	463b      	mov	r3, r7
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fdf5 	bl	8000798 <updateSEGBuffer>
		break;
 8000bae:	bf00      	nop
	}
}
 8000bb0:	bf00      	nop
 8000bb2:	3710      	adds	r7, #16
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	2000000c 	.word	0x2000000c
 8000bbc:	20000078 	.word	0x20000078
 8000bc0:	66666667 	.word	0x66666667
 8000bc4:	2000007c 	.word	0x2000007c
 8000bc8:	20000080 	.word	0x20000080

08000bcc <InitTimerSet>:
int LED_RED_init = 5, LED_YELLOW_init = 2, LED_GREEN_init = 3;
int LED_RED_temp = 0, LED_YELLOW_temp = 0, LED_GREEN_temp = 0;
int TRAFFIC_MODE = 1;

void InitTimerSet()
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	setTimer(2000,0);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000bd6:	f000 faa1 	bl	800111c <setTimer>
	setTimer(1000,1);
 8000bda:	2101      	movs	r1, #1
 8000bdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000be0:	f000 fa9c 	bl	800111c <setTimer>
	setTimer(1000,2);
 8000be4:	2102      	movs	r1, #2
 8000be6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bea:	f000 fa97 	bl	800111c <setTimer>
	setTimer(1000,3);
 8000bee:	2103      	movs	r1, #3
 8000bf0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bf4:	f000 fa92 	bl	800111c <setTimer>
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <fsm_for_input_processing>:



enum ButtonState buttonState[N0_OF_BUTTONS] = {BUTTON_RELEASED, BUTTON_RELEASED, BUTTON_RELEASED} ;

void fsm_for_input_processing ( void ){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
	for(int i = 0; i< N0_OF_BUTTONS; i++){
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	e0a8      	b.n	8000d5a <fsm_for_input_processing+0x15e>
		switch ( buttonState[i] ){
 8000c08:	4a59      	ldr	r2, [pc, #356]	; (8000d70 <fsm_for_input_processing+0x174>)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	f000 808c 	beq.w	8000d2e <fsm_for_input_processing+0x132>
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	f300 809c 	bgt.w	8000d54 <fsm_for_input_processing+0x158>
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d002      	beq.n	8000c26 <fsm_for_input_processing+0x2a>
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d068      	beq.n	8000cf6 <fsm_for_input_processing+0xfa>
 8000c24:	e096      	b.n	8000d54 <fsm_for_input_processing+0x158>
			case BUTTON_RELEASED :
				if( is_button_pressed (i)){
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f000 f92c 	bl	8000e88 <is_button_pressed>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d059      	beq.n	8000cea <fsm_for_input_processing+0xee>
					buttonState[i] = BUTTON_PRESSED ;
 8000c36:	4a4e      	ldr	r2, [pc, #312]	; (8000d70 <fsm_for_input_processing+0x174>)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	701a      	strb	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d036      	beq.n	8000cb4 <fsm_for_input_processing+0xb8>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	dc7e      	bgt.n	8000d4a <fsm_for_input_processing+0x14e>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d003      	beq.n	8000c5a <fsm_for_input_processing+0x5e>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d00f      	beq.n	8000c78 <fsm_for_input_processing+0x7c>
						if(TRAFFIC_MODE > 4) TRAFFIC_MODE = 1;
						fsm_automatic_reset();
					break;
					}
				}
			break ;
 8000c58:	e077      	b.n	8000d4a <fsm_for_input_processing+0x14e>
					case 0: fsm_automatic_reset();
 8000c5a:	f7ff fde5 	bl	8000828 <fsm_automatic_reset>
							TRAFFIC_MODE++;
 8000c5e:	4b45      	ldr	r3, [pc, #276]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	3301      	adds	r3, #1
 8000c64:	4a43      	ldr	r2, [pc, #268]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000c66:	6013      	str	r3, [r2, #0]
							if(TRAFFIC_MODE > 4) TRAFFIC_MODE = 1;
 8000c68:	4b42      	ldr	r3, [pc, #264]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b04      	cmp	r3, #4
 8000c6e:	dd3e      	ble.n	8000cee <fsm_for_input_processing+0xf2>
 8000c70:	4b40      	ldr	r3, [pc, #256]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000c72:	2201      	movs	r2, #1
 8000c74:	601a      	str	r2, [r3, #0]
					break;
 8000c76:	e03a      	b.n	8000cee <fsm_for_input_processing+0xf2>
					case 1: switch(TRAFFIC_MODE){
 8000c78:	4b3e      	ldr	r3, [pc, #248]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b04      	cmp	r3, #4
 8000c7e:	d012      	beq.n	8000ca6 <fsm_for_input_processing+0xaa>
 8000c80:	2b04      	cmp	r3, #4
 8000c82:	dc36      	bgt.n	8000cf2 <fsm_for_input_processing+0xf6>
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	d002      	beq.n	8000c8e <fsm_for_input_processing+0x92>
 8000c88:	2b03      	cmp	r3, #3
 8000c8a:	d006      	beq.n	8000c9a <fsm_for_input_processing+0x9e>
					break;
 8000c8c:	e031      	b.n	8000cf2 <fsm_for_input_processing+0xf6>
							case 2: LED_RED_temp++;
 8000c8e:	4b3a      	ldr	r3, [pc, #232]	; (8000d78 <fsm_for_input_processing+0x17c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	3301      	adds	r3, #1
 8000c94:	4a38      	ldr	r2, [pc, #224]	; (8000d78 <fsm_for_input_processing+0x17c>)
 8000c96:	6013      	str	r3, [r2, #0]
								break;
 8000c98:	e00b      	b.n	8000cb2 <fsm_for_input_processing+0xb6>
							case 3: LED_YELLOW_temp++;
 8000c9a:	4b38      	ldr	r3, [pc, #224]	; (8000d7c <fsm_for_input_processing+0x180>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	4a36      	ldr	r2, [pc, #216]	; (8000d7c <fsm_for_input_processing+0x180>)
 8000ca2:	6013      	str	r3, [r2, #0]
								break;
 8000ca4:	e005      	b.n	8000cb2 <fsm_for_input_processing+0xb6>
							case 4: LED_GREEN_temp++;
 8000ca6:	4b36      	ldr	r3, [pc, #216]	; (8000d80 <fsm_for_input_processing+0x184>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	3301      	adds	r3, #1
 8000cac:	4a34      	ldr	r2, [pc, #208]	; (8000d80 <fsm_for_input_processing+0x184>)
 8000cae:	6013      	str	r3, [r2, #0]
								break;
 8000cb0:	bf00      	nop
					break;
 8000cb2:	e01e      	b.n	8000cf2 <fsm_for_input_processing+0xf6>
						LED_RED_init = LED_RED_temp;
 8000cb4:	4b30      	ldr	r3, [pc, #192]	; (8000d78 <fsm_for_input_processing+0x17c>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a32      	ldr	r2, [pc, #200]	; (8000d84 <fsm_for_input_processing+0x188>)
 8000cba:	6013      	str	r3, [r2, #0]
						LED_YELLOW_init = LED_YELLOW_temp;
 8000cbc:	4b2f      	ldr	r3, [pc, #188]	; (8000d7c <fsm_for_input_processing+0x180>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a31      	ldr	r2, [pc, #196]	; (8000d88 <fsm_for_input_processing+0x18c>)
 8000cc2:	6013      	str	r3, [r2, #0]
						LED_GREEN_init = LED_GREEN_temp;
 8000cc4:	4b2e      	ldr	r3, [pc, #184]	; (8000d80 <fsm_for_input_processing+0x184>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a30      	ldr	r2, [pc, #192]	; (8000d8c <fsm_for_input_processing+0x190>)
 8000cca:	6013      	str	r3, [r2, #0]
						TRAFFIC_MODE++;
 8000ccc:	4b29      	ldr	r3, [pc, #164]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	4a28      	ldr	r2, [pc, #160]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000cd4:	6013      	str	r3, [r2, #0]
						if(TRAFFIC_MODE > 4) TRAFFIC_MODE = 1;
 8000cd6:	4b27      	ldr	r3, [pc, #156]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2b04      	cmp	r3, #4
 8000cdc:	dd02      	ble.n	8000ce4 <fsm_for_input_processing+0xe8>
 8000cde:	4b25      	ldr	r3, [pc, #148]	; (8000d74 <fsm_for_input_processing+0x178>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	601a      	str	r2, [r3, #0]
						fsm_automatic_reset();
 8000ce4:	f7ff fda0 	bl	8000828 <fsm_automatic_reset>
					break;
 8000ce8:	e004      	b.n	8000cf4 <fsm_for_input_processing+0xf8>
				}
 8000cea:	bf00      	nop
 8000cec:	e02d      	b.n	8000d4a <fsm_for_input_processing+0x14e>
					break;
 8000cee:	bf00      	nop
 8000cf0:	e02b      	b.n	8000d4a <fsm_for_input_processing+0x14e>
					break;
 8000cf2:	bf00      	nop
			break ;
 8000cf4:	e029      	b.n	8000d4a <fsm_for_input_processing+0x14e>
			case BUTTON_PRESSED :
				if (! is_button_pressed (i)){
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f000 f8c4 	bl	8000e88 <is_button_pressed>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d105      	bne.n	8000d12 <fsm_for_input_processing+0x116>
					buttonState[i] = BUTTON_RELEASED ;
 8000d06:	4a1a      	ldr	r2, [pc, #104]	; (8000d70 <fsm_for_input_processing+0x174>)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	701a      	strb	r2, [r3, #0]
				} else {
					if( is_button_pressed_1s (i) ){
						buttonState[i] = BUTTON_PRESSED_MORE_THAN_1_SECOND ;
					}
				}
			break ;
 8000d10:	e01d      	b.n	8000d4e <fsm_for_input_processing+0x152>
					if( is_button_pressed_1s (i) ){
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 f8d0 	bl	8000ebc <is_button_pressed_1s>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d015      	beq.n	8000d4e <fsm_for_input_processing+0x152>
						buttonState[i] = BUTTON_PRESSED_MORE_THAN_1_SECOND ;
 8000d22:	4a13      	ldr	r2, [pc, #76]	; (8000d70 <fsm_for_input_processing+0x174>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4413      	add	r3, r2
 8000d28:	2202      	movs	r2, #2
 8000d2a:	701a      	strb	r2, [r3, #0]
			break ;
 8000d2c:	e00f      	b.n	8000d4e <fsm_for_input_processing+0x152>
			case BUTTON_PRESSED_MORE_THAN_1_SECOND :
				if (! is_button_pressed (i)){
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 f8a8 	bl	8000e88 <is_button_pressed>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d109      	bne.n	8000d52 <fsm_for_input_processing+0x156>
					buttonState[i] = BUTTON_RELEASED ;
 8000d3e:	4a0c      	ldr	r2, [pc, #48]	; (8000d70 <fsm_for_input_processing+0x174>)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4413      	add	r3, r2
 8000d44:	2200      	movs	r2, #0
 8000d46:	701a      	strb	r2, [r3, #0]
				}
			break ;
 8000d48:	e003      	b.n	8000d52 <fsm_for_input_processing+0x156>
			break ;
 8000d4a:	bf00      	nop
 8000d4c:	e002      	b.n	8000d54 <fsm_for_input_processing+0x158>
			break ;
 8000d4e:	bf00      	nop
 8000d50:	e000      	b.n	8000d54 <fsm_for_input_processing+0x158>
			break ;
 8000d52:	bf00      	nop
	for(int i = 0; i< N0_OF_BUTTONS; i++){
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	3301      	adds	r3, #1
 8000d58:	607b      	str	r3, [r7, #4]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2b02      	cmp	r3, #2
 8000d5e:	f77f af53 	ble.w	8000c08 <fsm_for_input_processing+0xc>
		}
	}
	fsm_manual();
 8000d62:	f7ff fea3 	bl	8000aac <fsm_manual>
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000084 	.word	0x20000084
 8000d74:	2000000c 	.word	0x2000000c
 8000d78:	20000078 	.word	0x20000078
 8000d7c:	2000007c 	.word	0x2000007c
 8000d80:	20000080 	.word	0x20000080
 8000d84:	20000000 	.word	0x20000000
 8000d88:	20000004 	.word	0x20000004
 8000d8c:	20000008 	.word	0x20000008

08000d90 <button_reading>:
static uint8_t flagForButtonPress1s[N0_OF_BUTTONS] = {0,0,0};
// we define counter for automatically increasing the value
// after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS] = {0,0,0};

void button_reading(void){
 8000d90:	b590      	push	{r4, r7, lr}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
	for ( char i = 0; i < N0_OF_BUTTONS ; i ++){
 8000d96:	2300      	movs	r3, #0
 8000d98:	71fb      	strb	r3, [r7, #7]
 8000d9a:	e060      	b.n	8000e5e <button_reading+0xce>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000d9c:	79fa      	ldrb	r2, [r7, #7]
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	4933      	ldr	r1, [pc, #204]	; (8000e70 <button_reading+0xe0>)
 8000da2:	5c89      	ldrb	r1, [r1, r2]
 8000da4:	4a33      	ldr	r2, [pc, #204]	; (8000e74 <button_reading+0xe4>)
 8000da6:	54d1      	strb	r1, [r2, r3]
		switch(i){
 8000da8:	79fb      	ldrb	r3, [r7, #7]
 8000daa:	2b02      	cmp	r3, #2
 8000dac:	d01a      	beq.n	8000de4 <button_reading+0x54>
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	dc21      	bgt.n	8000df6 <button_reading+0x66>
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d002      	beq.n	8000dbc <button_reading+0x2c>
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d00a      	beq.n	8000dd0 <button_reading+0x40>
 8000dba:	e01c      	b.n	8000df6 <button_reading+0x66>
			case 0: debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_0_GPIO_Port , BUTTON_0_Pin );
 8000dbc:	79fc      	ldrb	r4, [r7, #7]
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	482d      	ldr	r0, [pc, #180]	; (8000e78 <button_reading+0xe8>)
 8000dc2:	f000 fd95 	bl	80018f0 <HAL_GPIO_ReadPin>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	461a      	mov	r2, r3
 8000dca:	4b29      	ldr	r3, [pc, #164]	; (8000e70 <button_reading+0xe0>)
 8000dcc:	551a      	strb	r2, [r3, r4]
			break;
 8000dce:	e012      	b.n	8000df6 <button_reading+0x66>
			case 1: debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port , BUTTON_1_Pin );
 8000dd0:	79fc      	ldrb	r4, [r7, #7]
 8000dd2:	2102      	movs	r1, #2
 8000dd4:	4828      	ldr	r0, [pc, #160]	; (8000e78 <button_reading+0xe8>)
 8000dd6:	f000 fd8b 	bl	80018f0 <HAL_GPIO_ReadPin>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4b24      	ldr	r3, [pc, #144]	; (8000e70 <button_reading+0xe0>)
 8000de0:	551a      	strb	r2, [r3, r4]
			break;
 8000de2:	e008      	b.n	8000df6 <button_reading+0x66>
			case 2: debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port , BUTTON_2_Pin );
 8000de4:	79fc      	ldrb	r4, [r7, #7]
 8000de6:	2104      	movs	r1, #4
 8000de8:	4823      	ldr	r0, [pc, #140]	; (8000e78 <button_reading+0xe8>)
 8000dea:	f000 fd81 	bl	80018f0 <HAL_GPIO_ReadPin>
 8000dee:	4603      	mov	r3, r0
 8000df0:	461a      	mov	r2, r3
 8000df2:	4b1f      	ldr	r3, [pc, #124]	; (8000e70 <button_reading+0xe0>)
 8000df4:	551a      	strb	r2, [r3, r4]
		}
		if( debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	4a1d      	ldr	r2, [pc, #116]	; (8000e70 <button_reading+0xe0>)
 8000dfa:	5cd2      	ldrb	r2, [r2, r3]
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	491d      	ldr	r1, [pc, #116]	; (8000e74 <button_reading+0xe4>)
 8000e00:	5ccb      	ldrb	r3, [r1, r3]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d105      	bne.n	8000e12 <button_reading+0x82>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000e06:	79fa      	ldrb	r2, [r7, #7]
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	4919      	ldr	r1, [pc, #100]	; (8000e70 <button_reading+0xe0>)
 8000e0c:	5c89      	ldrb	r1, [r1, r2]
 8000e0e:	4a1b      	ldr	r2, [pc, #108]	; (8000e7c <button_reading+0xec>)
 8000e10:	54d1      	strb	r1, [r2, r3]

		if( buttonBuffer[i] == BUTTON_IS_PRESSED ){
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	4a19      	ldr	r2, [pc, #100]	; (8000e7c <button_reading+0xec>)
 8000e16:	5cd3      	ldrb	r3, [r2, r3]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d114      	bne.n	8000e46 <button_reading+0xb6>
		// if a button is pressed , we start counting
			if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING ){
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	4a18      	ldr	r2, [pc, #96]	; (8000e80 <button_reading+0xf0>)
 8000e20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e24:	2b63      	cmp	r3, #99	; 0x63
 8000e26:	d809      	bhi.n	8000e3c <button_reading+0xac>
				counterForButtonPress1s[i]++;
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	4a15      	ldr	r2, [pc, #84]	; (8000e80 <button_reading+0xf0>)
 8000e2c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e30:	3201      	adds	r2, #1
 8000e32:	b291      	uxth	r1, r2
 8000e34:	4a12      	ldr	r2, [pc, #72]	; (8000e80 <button_reading+0xf0>)
 8000e36:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e3a:	e00d      	b.n	8000e58 <button_reading+0xc8>
			} else {
				// the flag is turned on when 1 second has passed
				// since the button is pressed .
				flagForButtonPress1s[i] = 1;
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	4a11      	ldr	r2, [pc, #68]	; (8000e84 <button_reading+0xf4>)
 8000e40:	2101      	movs	r1, #1
 8000e42:	54d1      	strb	r1, [r2, r3]
 8000e44:	e008      	b.n	8000e58 <button_reading+0xc8>
				//TODO
			}
		} else {
			counterForButtonPress1s[i] = 0;
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	4a0d      	ldr	r2, [pc, #52]	; (8000e80 <button_reading+0xf0>)
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	4a0c      	ldr	r2, [pc, #48]	; (8000e84 <button_reading+0xf4>)
 8000e54:	2100      	movs	r1, #0
 8000e56:	54d1      	strb	r1, [r2, r3]
	for ( char i = 0; i < N0_OF_BUTTONS ; i ++){
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	71fb      	strb	r3, [r7, #7]
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d99b      	bls.n	8000d9c <button_reading+0xc>
		}
	}
}
 8000e64:	bf00      	nop
 8000e66:	bf00      	nop
 8000e68:	370c      	adds	r7, #12
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd90      	pop	{r4, r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000014 	.word	0x20000014
 8000e74:	20000018 	.word	0x20000018
 8000e78:	40010c00 	.word	0x40010c00
 8000e7c:	20000010 	.word	0x20000010
 8000e80:	2000008c 	.word	0x2000008c
 8000e84:	20000088 	.word	0x20000088

08000e88 <is_button_pressed>:
//Checking a button is pressed or not
unsigned char is_button_pressed ( uint8_t index ){
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	71fb      	strb	r3, [r7, #7]
	if( index >= N0_OF_BUTTONS ) return 0;
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d901      	bls.n	8000e9c <is_button_pressed+0x14>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	e007      	b.n	8000eac <is_button_pressed+0x24>
	return ( buttonBuffer[index] == BUTTON_IS_PRESSED );
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	4a06      	ldr	r2, [pc, #24]	; (8000eb8 <is_button_pressed+0x30>)
 8000ea0:	5cd3      	ldrb	r3, [r2, r3]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	bf0c      	ite	eq
 8000ea6:	2301      	moveq	r3, #1
 8000ea8:	2300      	movne	r3, #0
 8000eaa:	b2db      	uxtb	r3, r3
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	20000010 	.word	0x20000010

08000ebc <is_button_pressed_1s>:
//Checking a button is pressed more than a second or not
unsigned char is_button_pressed_1s ( unsigned char index ){
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
	if( index >= N0_OF_BUTTONS ) return 0xff;
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	2b02      	cmp	r3, #2
 8000eca:	d901      	bls.n	8000ed0 <is_button_pressed_1s+0x14>
 8000ecc:	23ff      	movs	r3, #255	; 0xff
 8000ece:	e007      	b.n	8000ee0 <is_button_pressed_1s+0x24>
	return ( flagForButtonPress1s[index] == 1);
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	4a06      	ldr	r2, [pc, #24]	; (8000eec <is_button_pressed_1s+0x30>)
 8000ed4:	5cd3      	ldrb	r3, [r2, r3]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	bf0c      	ite	eq
 8000eda:	2301      	moveq	r3, #1
 8000edc:	2300      	movne	r3, #0
 8000ede:	b2db      	uxtb	r3, r3
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bc80      	pop	{r7}
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	20000088 	.word	0x20000088

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef4:	f000 fa12 	bl	800131c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef8:	f000 f810 	bl	8000f1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efc:	f000 f896 	bl	800102c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f00:	f000 f848 	bl	8000f94 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f04:	4804      	ldr	r0, [pc, #16]	; (8000f18 <main+0x28>)
 8000f06:	f001 f967 	bl	80021d8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  InitTimerSet();
 8000f0a:	f7ff fe5f 	bl	8000bcc <InitTimerSet>
  while (1)
  {
    /* USER CODE END WHILE */
	  toggleLED();
 8000f0e:	f7ff f91d 	bl	800014c <toggleLED>
	  fsm_for_input_processing();
 8000f12:	f7ff fe73 	bl	8000bfc <fsm_for_input_processing>
	  toggleLED();
 8000f16:	e7fa      	b.n	8000f0e <main+0x1e>
 8000f18:	200000b4 	.word	0x200000b4

08000f1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b090      	sub	sp, #64	; 0x40
 8000f20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f22:	f107 0318 	add.w	r3, r7, #24
 8000f26:	2228      	movs	r2, #40	; 0x28
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 fd10 	bl	8002950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	609a      	str	r2, [r3, #8]
 8000f3a:	60da      	str	r2, [r3, #12]
 8000f3c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f42:	2301      	movs	r3, #1
 8000f44:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f46:	2310      	movs	r3, #16
 8000f48:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f4e:	f107 0318 	add.w	r3, r7, #24
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 fd14 	bl	8001980 <HAL_RCC_OscConfig>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f5e:	f000 f8d8 	bl	8001112 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f62:	230f      	movs	r3, #15
 8000f64:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f66:	2300      	movs	r3, #0
 8000f68:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f72:	2300      	movs	r3, #0
 8000f74:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 ff80 	bl	8001e80 <HAL_RCC_ClockConfig>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f86:	f000 f8c4 	bl	8001112 <Error_Handler>
  }
}
 8000f8a:	bf00      	nop
 8000f8c:	3740      	adds	r7, #64	; 0x40
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f9a:	f107 0308 	add.w	r3, r7, #8
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa8:	463b      	mov	r3, r7
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fb0:	4b1d      	ldr	r3, [pc, #116]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fb2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fb6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fba:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000fbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc0:	4b19      	ldr	r3, [pc, #100]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000fc6:	4b18      	ldr	r3, [pc, #96]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fc8:	2209      	movs	r2, #9
 8000fca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fcc:	4b16      	ldr	r3, [pc, #88]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fd8:	4813      	ldr	r0, [pc, #76]	; (8001028 <MX_TIM2_Init+0x94>)
 8000fda:	f001 f8ad 	bl	8002138 <HAL_TIM_Base_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fe4:	f000 f895 	bl	8001112 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fee:	f107 0308 	add.w	r3, r7, #8
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	480c      	ldr	r0, [pc, #48]	; (8001028 <MX_TIM2_Init+0x94>)
 8000ff6:	f001 fa43 	bl	8002480 <HAL_TIM_ConfigClockSource>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001000:	f000 f887 	bl	8001112 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001004:	2300      	movs	r3, #0
 8001006:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001008:	2300      	movs	r3, #0
 800100a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800100c:	463b      	mov	r3, r7
 800100e:	4619      	mov	r1, r3
 8001010:	4805      	ldr	r0, [pc, #20]	; (8001028 <MX_TIM2_Init+0x94>)
 8001012:	f001 fc0f 	bl	8002834 <HAL_TIMEx_MasterConfigSynchronization>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800101c:	f000 f879 	bl	8001112 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	3718      	adds	r7, #24
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	200000b4 	.word	0x200000b4

0800102c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001032:	f107 0308 	add.w	r3, r7, #8
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001040:	4b28      	ldr	r3, [pc, #160]	; (80010e4 <MX_GPIO_Init+0xb8>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4a27      	ldr	r2, [pc, #156]	; (80010e4 <MX_GPIO_Init+0xb8>)
 8001046:	f043 0304 	orr.w	r3, r3, #4
 800104a:	6193      	str	r3, [r2, #24]
 800104c:	4b25      	ldr	r3, [pc, #148]	; (80010e4 <MX_GPIO_Init+0xb8>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	f003 0304 	and.w	r3, r3, #4
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001058:	4b22      	ldr	r3, [pc, #136]	; (80010e4 <MX_GPIO_Init+0xb8>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	4a21      	ldr	r2, [pc, #132]	; (80010e4 <MX_GPIO_Init+0xb8>)
 800105e:	f043 0308 	orr.w	r3, r3, #8
 8001062:	6193      	str	r3, [r2, #24]
 8001064:	4b1f      	ldr	r3, [pc, #124]	; (80010e4 <MX_GPIO_Init+0xb8>)
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	f003 0308 	and.w	r3, r3, #8
 800106c:	603b      	str	r3, [r7, #0]
 800106e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 8001070:	2200      	movs	r2, #0
 8001072:	f64f 613f 	movw	r1, #65087	; 0xfe3f
 8001076:	481c      	ldr	r0, [pc, #112]	; (80010e8 <MX_GPIO_Init+0xbc>)
 8001078:	f000 fc51 	bl	800191e <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin|SEG0_Pin|SEG1_Pin
                          |SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOGGLE_LED_Pin|EN0_Pin|EN1_Pin|EN2_Pin
 800107c:	2200      	movs	r2, #0
 800107e:	f248 0178 	movw	r1, #32888	; 0x8078
 8001082:	481a      	ldr	r0, [pc, #104]	; (80010ec <MX_GPIO_Init+0xc0>)
 8001084:	f000 fc4b 	bl	800191e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin LED_RED2_Pin
                           LED_YELLOW2_Pin LED_GREEN2_Pin SEG0_Pin SEG1_Pin
                           SEG2_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 8001088:	f64f 633f 	movw	r3, #65087	; 0xfe3f
 800108c:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin|SEG0_Pin|SEG1_Pin
                          |SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2302      	movs	r3, #2
 8001098:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	4619      	mov	r1, r3
 80010a0:	4811      	ldr	r0, [pc, #68]	; (80010e8 <MX_GPIO_Init+0xbc>)
 80010a2:	f000 faab 	bl	80015fc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_0_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 80010a6:	2307      	movs	r3, #7
 80010a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ae:	2301      	movs	r3, #1
 80010b0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b2:	f107 0308 	add.w	r3, r7, #8
 80010b6:	4619      	mov	r1, r3
 80010b8:	480c      	ldr	r0, [pc, #48]	; (80010ec <MX_GPIO_Init+0xc0>)
 80010ba:	f000 fa9f 	bl	80015fc <HAL_GPIO_Init>

  /*Configure GPIO pins : TOGGLE_LED_Pin EN0_Pin EN1_Pin EN2_Pin
                           EN3_Pin */
  GPIO_InitStruct.Pin = TOGGLE_LED_Pin|EN0_Pin|EN1_Pin|EN2_Pin
 80010be:	f248 0378 	movw	r3, #32888	; 0x8078
 80010c2:	60bb      	str	r3, [r7, #8]
                          |EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c4:	2301      	movs	r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010cc:	2302      	movs	r3, #2
 80010ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	4619      	mov	r1, r3
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <MX_GPIO_Init+0xc0>)
 80010d8:	f000 fa90 	bl	80015fc <HAL_GPIO_Init>

}
 80010dc:	bf00      	nop
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010800 	.word	0x40010800
 80010ec:	40010c00 	.word	0x40010c00

080010f0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2 ){
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001100:	d101      	bne.n	8001106 <HAL_TIM_PeriodElapsedCallback+0x16>
		button_reading();
 8001102:	f7ff fe45 	bl	8000d90 <button_reading>
	}
	timerRun();
 8001106:	f000 f825 	bl	8001154 <timerRun>
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001112:	b480      	push	{r7}
 8001114:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001116:	b672      	cpsid	i
}
 8001118:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800111a:	e7fe      	b.n	800111a <Error_Handler+0x8>

0800111c <setTimer>:
const int TIMER_CYCLE = 10;

int timer_counter[NO_OF_TIMER] = {0, 0, 0, 0};
int timer_flag[NO_OF_TIMER] = {0, 0, 0, 0};

void setTimer(int duration, int T_index){
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
	timer_counter[T_index] = duration/TIMER_CYCLE;
 8001126:	220a      	movs	r2, #10
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	fb93 f2f2 	sdiv	r2, r3, r2
 800112e:	4907      	ldr	r1, [pc, #28]	; (800114c <setTimer+0x30>)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[T_index] = 0;
 8001136:	4a06      	ldr	r2, [pc, #24]	; (8001150 <setTimer+0x34>)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	2100      	movs	r1, #0
 800113c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000094 	.word	0x20000094
 8001150:	200000a4 	.word	0x200000a4

08001154 <timerRun>:

void timerRun(){
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
	for(int i = 0; i<NO_OF_TIMER; i++){
 800115a:	2300      	movs	r3, #0
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	e01c      	b.n	800119a <timerRun+0x46>
		if(timer_counter[i] > 0){
 8001160:	4a12      	ldr	r2, [pc, #72]	; (80011ac <timerRun+0x58>)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001168:	2b00      	cmp	r3, #0
 800116a:	dd13      	ble.n	8001194 <timerRun+0x40>
			timer_counter[i]--;
 800116c:	4a0f      	ldr	r2, [pc, #60]	; (80011ac <timerRun+0x58>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001174:	1e5a      	subs	r2, r3, #1
 8001176:	490d      	ldr	r1, [pc, #52]	; (80011ac <timerRun+0x58>)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0) timer_flag[i] = 1;
 800117e:	4a0b      	ldr	r2, [pc, #44]	; (80011ac <timerRun+0x58>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001186:	2b00      	cmp	r3, #0
 8001188:	dc04      	bgt.n	8001194 <timerRun+0x40>
 800118a:	4a09      	ldr	r2, [pc, #36]	; (80011b0 <timerRun+0x5c>)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2101      	movs	r1, #1
 8001190:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i<NO_OF_TIMER; i++){
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3301      	adds	r3, #1
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2b03      	cmp	r3, #3
 800119e:	dddf      	ble.n	8001160 <timerRun+0xc>
		}
	}
}
 80011a0:	bf00      	nop
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr
 80011ac:	20000094 	.word	0x20000094
 80011b0:	200000a4 	.word	0x200000a4

080011b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011ba:	4b15      	ldr	r3, [pc, #84]	; (8001210 <HAL_MspInit+0x5c>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	4a14      	ldr	r2, [pc, #80]	; (8001210 <HAL_MspInit+0x5c>)
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	6193      	str	r3, [r2, #24]
 80011c6:	4b12      	ldr	r3, [pc, #72]	; (8001210 <HAL_MspInit+0x5c>)
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	60bb      	str	r3, [r7, #8]
 80011d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d2:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <HAL_MspInit+0x5c>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a0e      	ldr	r2, [pc, #56]	; (8001210 <HAL_MspInit+0x5c>)
 80011d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011dc:	61d3      	str	r3, [r2, #28]
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <HAL_MspInit+0x5c>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <HAL_MspInit+0x60>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	4a04      	ldr	r2, [pc, #16]	; (8001214 <HAL_MspInit+0x60>)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001206:	bf00      	nop
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	40021000 	.word	0x40021000
 8001214:	40010000 	.word	0x40010000

08001218 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001228:	d113      	bne.n	8001252 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800122a:	4b0c      	ldr	r3, [pc, #48]	; (800125c <HAL_TIM_Base_MspInit+0x44>)
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	4a0b      	ldr	r2, [pc, #44]	; (800125c <HAL_TIM_Base_MspInit+0x44>)
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	61d3      	str	r3, [r2, #28]
 8001236:	4b09      	ldr	r3, [pc, #36]	; (800125c <HAL_TIM_Base_MspInit+0x44>)
 8001238:	69db      	ldr	r3, [r3, #28]
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001242:	2200      	movs	r2, #0
 8001244:	2100      	movs	r1, #0
 8001246:	201c      	movs	r0, #28
 8001248:	f000 f9a1 	bl	800158e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800124c:	201c      	movs	r0, #28
 800124e:	f000 f9ba 	bl	80015c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000

08001260 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001264:	e7fe      	b.n	8001264 <NMI_Handler+0x4>

08001266 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800126a:	e7fe      	b.n	800126a <HardFault_Handler+0x4>

0800126c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001270:	e7fe      	b.n	8001270 <MemManage_Handler+0x4>

08001272 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001276:	e7fe      	b.n	8001276 <BusFault_Handler+0x4>

08001278 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800127c:	e7fe      	b.n	800127c <UsageFault_Handler+0x4>

0800127e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800127e:	b480      	push	{r7}
 8001280:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	46bd      	mov	sp, r7
 8001286:	bc80      	pop	{r7}
 8001288:	4770      	bx	lr

0800128a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr

08001296 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001296:	b480      	push	{r7}
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800129a:	bf00      	nop
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr

080012a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012a6:	f000 f87f 	bl	80013a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012b4:	4802      	ldr	r0, [pc, #8]	; (80012c0 <TIM2_IRQHandler+0x10>)
 80012b6:	f000 ffdb 	bl	8002270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	200000b4 	.word	0x200000b4

080012c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr

080012d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012d0:	f7ff fff8 	bl	80012c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012d4:	480b      	ldr	r0, [pc, #44]	; (8001304 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012d6:	490c      	ldr	r1, [pc, #48]	; (8001308 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012d8:	4a0c      	ldr	r2, [pc, #48]	; (800130c <LoopFillZerobss+0x16>)
  movs r3, #0
 80012da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012dc:	e002      	b.n	80012e4 <LoopCopyDataInit>

080012de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012e2:	3304      	adds	r3, #4

080012e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e8:	d3f9      	bcc.n	80012de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ea:	4a09      	ldr	r2, [pc, #36]	; (8001310 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012ec:	4c09      	ldr	r4, [pc, #36]	; (8001314 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012f0:	e001      	b.n	80012f6 <LoopFillZerobss>

080012f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f4:	3204      	adds	r2, #4

080012f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f8:	d3fb      	bcc.n	80012f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012fa:	f001 fb05 	bl	8002908 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012fe:	f7ff fdf7 	bl	8000ef0 <main>
  bx lr
 8001302:	4770      	bx	lr
  ldr r0, =_sdata
 8001304:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001308:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 800130c:	08002a4c 	.word	0x08002a4c
  ldr r2, =_sbss
 8001310:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001314:	20000100 	.word	0x20000100

08001318 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001318:	e7fe      	b.n	8001318 <ADC1_2_IRQHandler>
	...

0800131c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001320:	4b08      	ldr	r3, [pc, #32]	; (8001344 <HAL_Init+0x28>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a07      	ldr	r2, [pc, #28]	; (8001344 <HAL_Init+0x28>)
 8001326:	f043 0310 	orr.w	r3, r3, #16
 800132a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800132c:	2003      	movs	r0, #3
 800132e:	f000 f923 	bl	8001578 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001332:	200f      	movs	r0, #15
 8001334:	f000 f808 	bl	8001348 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001338:	f7ff ff3c 	bl	80011b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40022000 	.word	0x40022000

08001348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001350:	4b12      	ldr	r3, [pc, #72]	; (800139c <HAL_InitTick+0x54>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_InitTick+0x58>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	4619      	mov	r1, r3
 800135a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800135e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001362:	fbb2 f3f3 	udiv	r3, r2, r3
 8001366:	4618      	mov	r0, r3
 8001368:	f000 f93b 	bl	80015e2 <HAL_SYSTICK_Config>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e00e      	b.n	8001394 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2b0f      	cmp	r3, #15
 800137a:	d80a      	bhi.n	8001392 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800137c:	2200      	movs	r2, #0
 800137e:	6879      	ldr	r1, [r7, #4]
 8001380:	f04f 30ff 	mov.w	r0, #4294967295
 8001384:	f000 f903 	bl	800158e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001388:	4a06      	ldr	r2, [pc, #24]	; (80013a4 <HAL_InitTick+0x5c>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000001c 	.word	0x2000001c
 80013a0:	20000024 	.word	0x20000024
 80013a4:	20000020 	.word	0x20000020

080013a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013ac:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <HAL_IncTick+0x1c>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <HAL_IncTick+0x20>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4413      	add	r3, r2
 80013b8:	4a03      	ldr	r2, [pc, #12]	; (80013c8 <HAL_IncTick+0x20>)
 80013ba:	6013      	str	r3, [r2, #0]
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr
 80013c4:	20000024 	.word	0x20000024
 80013c8:	200000fc 	.word	0x200000fc

080013cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return uwTick;
 80013d0:	4b02      	ldr	r3, [pc, #8]	; (80013dc <HAL_GetTick+0x10>)
 80013d2:	681b      	ldr	r3, [r3, #0]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr
 80013dc:	200000fc 	.word	0x200000fc

080013e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f003 0307 	and.w	r3, r3, #7
 80013ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <__NVIC_SetPriorityGrouping+0x44>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013fc:	4013      	ands	r3, r2
 80013fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001408:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800140c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001412:	4a04      	ldr	r2, [pc, #16]	; (8001424 <__NVIC_SetPriorityGrouping+0x44>)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	60d3      	str	r3, [r2, #12]
}
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	bc80      	pop	{r7}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800142c:	4b04      	ldr	r3, [pc, #16]	; (8001440 <__NVIC_GetPriorityGrouping+0x18>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	f003 0307 	and.w	r3, r3, #7
}
 8001436:	4618      	mov	r0, r3
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001452:	2b00      	cmp	r3, #0
 8001454:	db0b      	blt.n	800146e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	f003 021f 	and.w	r2, r3, #31
 800145c:	4906      	ldr	r1, [pc, #24]	; (8001478 <__NVIC_EnableIRQ+0x34>)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	095b      	lsrs	r3, r3, #5
 8001464:	2001      	movs	r0, #1
 8001466:	fa00 f202 	lsl.w	r2, r0, r2
 800146a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	e000e100 	.word	0xe000e100

0800147c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	6039      	str	r1, [r7, #0]
 8001486:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148c:	2b00      	cmp	r3, #0
 800148e:	db0a      	blt.n	80014a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	b2da      	uxtb	r2, r3
 8001494:	490c      	ldr	r1, [pc, #48]	; (80014c8 <__NVIC_SetPriority+0x4c>)
 8001496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149a:	0112      	lsls	r2, r2, #4
 800149c:	b2d2      	uxtb	r2, r2
 800149e:	440b      	add	r3, r1
 80014a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014a4:	e00a      	b.n	80014bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	b2da      	uxtb	r2, r3
 80014aa:	4908      	ldr	r1, [pc, #32]	; (80014cc <__NVIC_SetPriority+0x50>)
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	f003 030f 	and.w	r3, r3, #15
 80014b2:	3b04      	subs	r3, #4
 80014b4:	0112      	lsls	r2, r2, #4
 80014b6:	b2d2      	uxtb	r2, r2
 80014b8:	440b      	add	r3, r1
 80014ba:	761a      	strb	r2, [r3, #24]
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	e000e100 	.word	0xe000e100
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b089      	sub	sp, #36	; 0x24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	f1c3 0307 	rsb	r3, r3, #7
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	bf28      	it	cs
 80014ee:	2304      	movcs	r3, #4
 80014f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	3304      	adds	r3, #4
 80014f6:	2b06      	cmp	r3, #6
 80014f8:	d902      	bls.n	8001500 <NVIC_EncodePriority+0x30>
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3b03      	subs	r3, #3
 80014fe:	e000      	b.n	8001502 <NVIC_EncodePriority+0x32>
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001504:	f04f 32ff 	mov.w	r2, #4294967295
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	43da      	mvns	r2, r3
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	401a      	ands	r2, r3
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001518:	f04f 31ff 	mov.w	r1, #4294967295
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	fa01 f303 	lsl.w	r3, r1, r3
 8001522:	43d9      	mvns	r1, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001528:	4313      	orrs	r3, r2
         );
}
 800152a:	4618      	mov	r0, r3
 800152c:	3724      	adds	r7, #36	; 0x24
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr

08001534 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3b01      	subs	r3, #1
 8001540:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001544:	d301      	bcc.n	800154a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001546:	2301      	movs	r3, #1
 8001548:	e00f      	b.n	800156a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800154a:	4a0a      	ldr	r2, [pc, #40]	; (8001574 <SysTick_Config+0x40>)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3b01      	subs	r3, #1
 8001550:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001552:	210f      	movs	r1, #15
 8001554:	f04f 30ff 	mov.w	r0, #4294967295
 8001558:	f7ff ff90 	bl	800147c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800155c:	4b05      	ldr	r3, [pc, #20]	; (8001574 <SysTick_Config+0x40>)
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001562:	4b04      	ldr	r3, [pc, #16]	; (8001574 <SysTick_Config+0x40>)
 8001564:	2207      	movs	r2, #7
 8001566:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	e000e010 	.word	0xe000e010

08001578 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff ff2d 	bl	80013e0 <__NVIC_SetPriorityGrouping>
}
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800158e:	b580      	push	{r7, lr}
 8001590:	b086      	sub	sp, #24
 8001592:	af00      	add	r7, sp, #0
 8001594:	4603      	mov	r3, r0
 8001596:	60b9      	str	r1, [r7, #8]
 8001598:	607a      	str	r2, [r7, #4]
 800159a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015a0:	f7ff ff42 	bl	8001428 <__NVIC_GetPriorityGrouping>
 80015a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	68b9      	ldr	r1, [r7, #8]
 80015aa:	6978      	ldr	r0, [r7, #20]
 80015ac:	f7ff ff90 	bl	80014d0 <NVIC_EncodePriority>
 80015b0:	4602      	mov	r2, r0
 80015b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b6:	4611      	mov	r1, r2
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff5f 	bl	800147c <__NVIC_SetPriority>
}
 80015be:	bf00      	nop
 80015c0:	3718      	adds	r7, #24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	4603      	mov	r3, r0
 80015ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ff35 	bl	8001444 <__NVIC_EnableIRQ>
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff ffa2 	bl	8001534 <SysTick_Config>
 80015f0:	4603      	mov	r3, r0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b08b      	sub	sp, #44	; 0x2c
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001606:	2300      	movs	r3, #0
 8001608:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800160a:	2300      	movs	r3, #0
 800160c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800160e:	e148      	b.n	80018a2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001610:	2201      	movs	r2, #1
 8001612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	69fa      	ldr	r2, [r7, #28]
 8001620:	4013      	ands	r3, r2
 8001622:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	429a      	cmp	r2, r3
 800162a:	f040 8137 	bne.w	800189c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	4aa3      	ldr	r2, [pc, #652]	; (80018c0 <HAL_GPIO_Init+0x2c4>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d05e      	beq.n	80016f6 <HAL_GPIO_Init+0xfa>
 8001638:	4aa1      	ldr	r2, [pc, #644]	; (80018c0 <HAL_GPIO_Init+0x2c4>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d875      	bhi.n	800172a <HAL_GPIO_Init+0x12e>
 800163e:	4aa1      	ldr	r2, [pc, #644]	; (80018c4 <HAL_GPIO_Init+0x2c8>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d058      	beq.n	80016f6 <HAL_GPIO_Init+0xfa>
 8001644:	4a9f      	ldr	r2, [pc, #636]	; (80018c4 <HAL_GPIO_Init+0x2c8>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d86f      	bhi.n	800172a <HAL_GPIO_Init+0x12e>
 800164a:	4a9f      	ldr	r2, [pc, #636]	; (80018c8 <HAL_GPIO_Init+0x2cc>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d052      	beq.n	80016f6 <HAL_GPIO_Init+0xfa>
 8001650:	4a9d      	ldr	r2, [pc, #628]	; (80018c8 <HAL_GPIO_Init+0x2cc>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d869      	bhi.n	800172a <HAL_GPIO_Init+0x12e>
 8001656:	4a9d      	ldr	r2, [pc, #628]	; (80018cc <HAL_GPIO_Init+0x2d0>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d04c      	beq.n	80016f6 <HAL_GPIO_Init+0xfa>
 800165c:	4a9b      	ldr	r2, [pc, #620]	; (80018cc <HAL_GPIO_Init+0x2d0>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d863      	bhi.n	800172a <HAL_GPIO_Init+0x12e>
 8001662:	4a9b      	ldr	r2, [pc, #620]	; (80018d0 <HAL_GPIO_Init+0x2d4>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d046      	beq.n	80016f6 <HAL_GPIO_Init+0xfa>
 8001668:	4a99      	ldr	r2, [pc, #612]	; (80018d0 <HAL_GPIO_Init+0x2d4>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d85d      	bhi.n	800172a <HAL_GPIO_Init+0x12e>
 800166e:	2b12      	cmp	r3, #18
 8001670:	d82a      	bhi.n	80016c8 <HAL_GPIO_Init+0xcc>
 8001672:	2b12      	cmp	r3, #18
 8001674:	d859      	bhi.n	800172a <HAL_GPIO_Init+0x12e>
 8001676:	a201      	add	r2, pc, #4	; (adr r2, 800167c <HAL_GPIO_Init+0x80>)
 8001678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800167c:	080016f7 	.word	0x080016f7
 8001680:	080016d1 	.word	0x080016d1
 8001684:	080016e3 	.word	0x080016e3
 8001688:	08001725 	.word	0x08001725
 800168c:	0800172b 	.word	0x0800172b
 8001690:	0800172b 	.word	0x0800172b
 8001694:	0800172b 	.word	0x0800172b
 8001698:	0800172b 	.word	0x0800172b
 800169c:	0800172b 	.word	0x0800172b
 80016a0:	0800172b 	.word	0x0800172b
 80016a4:	0800172b 	.word	0x0800172b
 80016a8:	0800172b 	.word	0x0800172b
 80016ac:	0800172b 	.word	0x0800172b
 80016b0:	0800172b 	.word	0x0800172b
 80016b4:	0800172b 	.word	0x0800172b
 80016b8:	0800172b 	.word	0x0800172b
 80016bc:	0800172b 	.word	0x0800172b
 80016c0:	080016d9 	.word	0x080016d9
 80016c4:	080016ed 	.word	0x080016ed
 80016c8:	4a82      	ldr	r2, [pc, #520]	; (80018d4 <HAL_GPIO_Init+0x2d8>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d013      	beq.n	80016f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016ce:	e02c      	b.n	800172a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	623b      	str	r3, [r7, #32]
          break;
 80016d6:	e029      	b.n	800172c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	3304      	adds	r3, #4
 80016de:	623b      	str	r3, [r7, #32]
          break;
 80016e0:	e024      	b.n	800172c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	3308      	adds	r3, #8
 80016e8:	623b      	str	r3, [r7, #32]
          break;
 80016ea:	e01f      	b.n	800172c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	330c      	adds	r3, #12
 80016f2:	623b      	str	r3, [r7, #32]
          break;
 80016f4:	e01a      	b.n	800172c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d102      	bne.n	8001704 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016fe:	2304      	movs	r3, #4
 8001700:	623b      	str	r3, [r7, #32]
          break;
 8001702:	e013      	b.n	800172c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d105      	bne.n	8001718 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800170c:	2308      	movs	r3, #8
 800170e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	69fa      	ldr	r2, [r7, #28]
 8001714:	611a      	str	r2, [r3, #16]
          break;
 8001716:	e009      	b.n	800172c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001718:	2308      	movs	r3, #8
 800171a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	69fa      	ldr	r2, [r7, #28]
 8001720:	615a      	str	r2, [r3, #20]
          break;
 8001722:	e003      	b.n	800172c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001724:	2300      	movs	r3, #0
 8001726:	623b      	str	r3, [r7, #32]
          break;
 8001728:	e000      	b.n	800172c <HAL_GPIO_Init+0x130>
          break;
 800172a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	2bff      	cmp	r3, #255	; 0xff
 8001730:	d801      	bhi.n	8001736 <HAL_GPIO_Init+0x13a>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	e001      	b.n	800173a <HAL_GPIO_Init+0x13e>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	3304      	adds	r3, #4
 800173a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	2bff      	cmp	r3, #255	; 0xff
 8001740:	d802      	bhi.n	8001748 <HAL_GPIO_Init+0x14c>
 8001742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	e002      	b.n	800174e <HAL_GPIO_Init+0x152>
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	3b08      	subs	r3, #8
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	210f      	movs	r1, #15
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	fa01 f303 	lsl.w	r3, r1, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	401a      	ands	r2, r3
 8001760:	6a39      	ldr	r1, [r7, #32]
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	fa01 f303 	lsl.w	r3, r1, r3
 8001768:	431a      	orrs	r2, r3
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001776:	2b00      	cmp	r3, #0
 8001778:	f000 8090 	beq.w	800189c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800177c:	4b56      	ldr	r3, [pc, #344]	; (80018d8 <HAL_GPIO_Init+0x2dc>)
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	4a55      	ldr	r2, [pc, #340]	; (80018d8 <HAL_GPIO_Init+0x2dc>)
 8001782:	f043 0301 	orr.w	r3, r3, #1
 8001786:	6193      	str	r3, [r2, #24]
 8001788:	4b53      	ldr	r3, [pc, #332]	; (80018d8 <HAL_GPIO_Init+0x2dc>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001794:	4a51      	ldr	r2, [pc, #324]	; (80018dc <HAL_GPIO_Init+0x2e0>)
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	089b      	lsrs	r3, r3, #2
 800179a:	3302      	adds	r3, #2
 800179c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a4:	f003 0303 	and.w	r3, r3, #3
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	220f      	movs	r2, #15
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	4013      	ands	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a49      	ldr	r2, [pc, #292]	; (80018e0 <HAL_GPIO_Init+0x2e4>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d00d      	beq.n	80017dc <HAL_GPIO_Init+0x1e0>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a48      	ldr	r2, [pc, #288]	; (80018e4 <HAL_GPIO_Init+0x2e8>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d007      	beq.n	80017d8 <HAL_GPIO_Init+0x1dc>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a47      	ldr	r2, [pc, #284]	; (80018e8 <HAL_GPIO_Init+0x2ec>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d101      	bne.n	80017d4 <HAL_GPIO_Init+0x1d8>
 80017d0:	2302      	movs	r3, #2
 80017d2:	e004      	b.n	80017de <HAL_GPIO_Init+0x1e2>
 80017d4:	2303      	movs	r3, #3
 80017d6:	e002      	b.n	80017de <HAL_GPIO_Init+0x1e2>
 80017d8:	2301      	movs	r3, #1
 80017da:	e000      	b.n	80017de <HAL_GPIO_Init+0x1e2>
 80017dc:	2300      	movs	r3, #0
 80017de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017e0:	f002 0203 	and.w	r2, r2, #3
 80017e4:	0092      	lsls	r2, r2, #2
 80017e6:	4093      	lsls	r3, r2
 80017e8:	68fa      	ldr	r2, [r7, #12]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017ee:	493b      	ldr	r1, [pc, #236]	; (80018dc <HAL_GPIO_Init+0x2e0>)
 80017f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f2:	089b      	lsrs	r3, r3, #2
 80017f4:	3302      	adds	r3, #2
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001804:	2b00      	cmp	r3, #0
 8001806:	d006      	beq.n	8001816 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001808:	4b38      	ldr	r3, [pc, #224]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 800180a:	689a      	ldr	r2, [r3, #8]
 800180c:	4937      	ldr	r1, [pc, #220]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	4313      	orrs	r3, r2
 8001812:	608b      	str	r3, [r1, #8]
 8001814:	e006      	b.n	8001824 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001816:	4b35      	ldr	r3, [pc, #212]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001818:	689a      	ldr	r2, [r3, #8]
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	43db      	mvns	r3, r3
 800181e:	4933      	ldr	r1, [pc, #204]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001820:	4013      	ands	r3, r2
 8001822:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d006      	beq.n	800183e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001830:	4b2e      	ldr	r3, [pc, #184]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001832:	68da      	ldr	r2, [r3, #12]
 8001834:	492d      	ldr	r1, [pc, #180]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	4313      	orrs	r3, r2
 800183a:	60cb      	str	r3, [r1, #12]
 800183c:	e006      	b.n	800184c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800183e:	4b2b      	ldr	r3, [pc, #172]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001840:	68da      	ldr	r2, [r3, #12]
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	43db      	mvns	r3, r3
 8001846:	4929      	ldr	r1, [pc, #164]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001848:	4013      	ands	r3, r2
 800184a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001854:	2b00      	cmp	r3, #0
 8001856:	d006      	beq.n	8001866 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001858:	4b24      	ldr	r3, [pc, #144]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	4923      	ldr	r1, [pc, #140]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	4313      	orrs	r3, r2
 8001862:	604b      	str	r3, [r1, #4]
 8001864:	e006      	b.n	8001874 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001866:	4b21      	ldr	r3, [pc, #132]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	43db      	mvns	r3, r3
 800186e:	491f      	ldr	r1, [pc, #124]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001870:	4013      	ands	r3, r2
 8001872:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d006      	beq.n	800188e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001880:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4919      	ldr	r1, [pc, #100]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	4313      	orrs	r3, r2
 800188a:	600b      	str	r3, [r1, #0]
 800188c:	e006      	b.n	800189c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800188e:	4b17      	ldr	r3, [pc, #92]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	43db      	mvns	r3, r3
 8001896:	4915      	ldr	r1, [pc, #84]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 8001898:	4013      	ands	r3, r2
 800189a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800189c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189e:	3301      	adds	r3, #1
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	fa22 f303 	lsr.w	r3, r2, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f47f aeaf 	bne.w	8001610 <HAL_GPIO_Init+0x14>
  }
}
 80018b2:	bf00      	nop
 80018b4:	bf00      	nop
 80018b6:	372c      	adds	r7, #44	; 0x2c
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	10320000 	.word	0x10320000
 80018c4:	10310000 	.word	0x10310000
 80018c8:	10220000 	.word	0x10220000
 80018cc:	10210000 	.word	0x10210000
 80018d0:	10120000 	.word	0x10120000
 80018d4:	10110000 	.word	0x10110000
 80018d8:	40021000 	.word	0x40021000
 80018dc:	40010000 	.word	0x40010000
 80018e0:	40010800 	.word	0x40010800
 80018e4:	40010c00 	.word	0x40010c00
 80018e8:	40011000 	.word	0x40011000
 80018ec:	40010400 	.word	0x40010400

080018f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	689a      	ldr	r2, [r3, #8]
 8001900:	887b      	ldrh	r3, [r7, #2]
 8001902:	4013      	ands	r3, r2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d002      	beq.n	800190e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001908:	2301      	movs	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
 800190c:	e001      	b.n	8001912 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800190e:	2300      	movs	r3, #0
 8001910:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001912:	7bfb      	ldrb	r3, [r7, #15]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
 8001926:	460b      	mov	r3, r1
 8001928:	807b      	strh	r3, [r7, #2]
 800192a:	4613      	mov	r3, r2
 800192c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800192e:	787b      	ldrb	r3, [r7, #1]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d003      	beq.n	800193c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001934:	887a      	ldrh	r2, [r7, #2]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800193a:	e003      	b.n	8001944 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800193c:	887b      	ldrh	r3, [r7, #2]
 800193e:	041a      	lsls	r2, r3, #16
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	611a      	str	r2, [r3, #16]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	bc80      	pop	{r7}
 800194c:	4770      	bx	lr

0800194e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800194e:	b480      	push	{r7}
 8001950:	b085      	sub	sp, #20
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001960:	887a      	ldrh	r2, [r7, #2]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	4013      	ands	r3, r2
 8001966:	041a      	lsls	r2, r3, #16
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	43d9      	mvns	r1, r3
 800196c:	887b      	ldrh	r3, [r7, #2]
 800196e:	400b      	ands	r3, r1
 8001970:	431a      	orrs	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	611a      	str	r2, [r3, #16]
}
 8001976:	bf00      	nop
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr

08001980 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e26c      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	2b00      	cmp	r3, #0
 800199c:	f000 8087 	beq.w	8001aae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019a0:	4b92      	ldr	r3, [pc, #584]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f003 030c 	and.w	r3, r3, #12
 80019a8:	2b04      	cmp	r3, #4
 80019aa:	d00c      	beq.n	80019c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019ac:	4b8f      	ldr	r3, [pc, #572]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f003 030c 	and.w	r3, r3, #12
 80019b4:	2b08      	cmp	r3, #8
 80019b6:	d112      	bne.n	80019de <HAL_RCC_OscConfig+0x5e>
 80019b8:	4b8c      	ldr	r3, [pc, #560]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019c4:	d10b      	bne.n	80019de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019c6:	4b89      	ldr	r3, [pc, #548]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d06c      	beq.n	8001aac <HAL_RCC_OscConfig+0x12c>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d168      	bne.n	8001aac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e246      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019e6:	d106      	bne.n	80019f6 <HAL_RCC_OscConfig+0x76>
 80019e8:	4b80      	ldr	r3, [pc, #512]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a7f      	ldr	r2, [pc, #508]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 80019ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019f2:	6013      	str	r3, [r2, #0]
 80019f4:	e02e      	b.n	8001a54 <HAL_RCC_OscConfig+0xd4>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d10c      	bne.n	8001a18 <HAL_RCC_OscConfig+0x98>
 80019fe:	4b7b      	ldr	r3, [pc, #492]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a7a      	ldr	r2, [pc, #488]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a08:	6013      	str	r3, [r2, #0]
 8001a0a:	4b78      	ldr	r3, [pc, #480]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a77      	ldr	r2, [pc, #476]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a14:	6013      	str	r3, [r2, #0]
 8001a16:	e01d      	b.n	8001a54 <HAL_RCC_OscConfig+0xd4>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a20:	d10c      	bne.n	8001a3c <HAL_RCC_OscConfig+0xbc>
 8001a22:	4b72      	ldr	r3, [pc, #456]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a71      	ldr	r2, [pc, #452]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	4b6f      	ldr	r3, [pc, #444]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a6e      	ldr	r2, [pc, #440]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	e00b      	b.n	8001a54 <HAL_RCC_OscConfig+0xd4>
 8001a3c:	4b6b      	ldr	r3, [pc, #428]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a6a      	ldr	r2, [pc, #424]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a46:	6013      	str	r3, [r2, #0]
 8001a48:	4b68      	ldr	r3, [pc, #416]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a67      	ldr	r2, [pc, #412]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d013      	beq.n	8001a84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fcb6 	bl	80013cc <HAL_GetTick>
 8001a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a64:	f7ff fcb2 	bl	80013cc <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b64      	cmp	r3, #100	; 0x64
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e1fa      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a76:	4b5d      	ldr	r3, [pc, #372]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d0f0      	beq.n	8001a64 <HAL_RCC_OscConfig+0xe4>
 8001a82:	e014      	b.n	8001aae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a84:	f7ff fca2 	bl	80013cc <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a8c:	f7ff fc9e 	bl	80013cc <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b64      	cmp	r3, #100	; 0x64
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e1e6      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a9e:	4b53      	ldr	r3, [pc, #332]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f0      	bne.n	8001a8c <HAL_RCC_OscConfig+0x10c>
 8001aaa:	e000      	b.n	8001aae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d063      	beq.n	8001b82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aba:	4b4c      	ldr	r3, [pc, #304]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 030c 	and.w	r3, r3, #12
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d00b      	beq.n	8001ade <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ac6:	4b49      	ldr	r3, [pc, #292]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 030c 	and.w	r3, r3, #12
 8001ace:	2b08      	cmp	r3, #8
 8001ad0:	d11c      	bne.n	8001b0c <HAL_RCC_OscConfig+0x18c>
 8001ad2:	4b46      	ldr	r3, [pc, #280]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d116      	bne.n	8001b0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ade:	4b43      	ldr	r3, [pc, #268]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d005      	beq.n	8001af6 <HAL_RCC_OscConfig+0x176>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d001      	beq.n	8001af6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e1ba      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001af6:	4b3d      	ldr	r3, [pc, #244]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	4939      	ldr	r1, [pc, #228]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b0a:	e03a      	b.n	8001b82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d020      	beq.n	8001b56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b14:	4b36      	ldr	r3, [pc, #216]	; (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b16:	2201      	movs	r2, #1
 8001b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1a:	f7ff fc57 	bl	80013cc <HAL_GetTick>
 8001b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b20:	e008      	b.n	8001b34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b22:	f7ff fc53 	bl	80013cc <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d901      	bls.n	8001b34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e19b      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b34:	4b2d      	ldr	r3, [pc, #180]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0302 	and.w	r3, r3, #2
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d0f0      	beq.n	8001b22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b40:	4b2a      	ldr	r3, [pc, #168]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	695b      	ldr	r3, [r3, #20]
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	4927      	ldr	r1, [pc, #156]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001b50:	4313      	orrs	r3, r2
 8001b52:	600b      	str	r3, [r1, #0]
 8001b54:	e015      	b.n	8001b82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b56:	4b26      	ldr	r3, [pc, #152]	; (8001bf0 <HAL_RCC_OscConfig+0x270>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5c:	f7ff fc36 	bl	80013cc <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b64:	f7ff fc32 	bl	80013cc <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e17a      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b76:	4b1d      	ldr	r3, [pc, #116]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1f0      	bne.n	8001b64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0308 	and.w	r3, r3, #8
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d03a      	beq.n	8001c04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d019      	beq.n	8001bca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b96:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <HAL_RCC_OscConfig+0x274>)
 8001b98:	2201      	movs	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9c:	f7ff fc16 	bl	80013cc <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba4:	f7ff fc12 	bl	80013cc <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e15a      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bb6:	4b0d      	ldr	r3, [pc, #52]	; (8001bec <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d0f0      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	f000 fa9a 	bl	80020fc <RCC_Delay>
 8001bc8:	e01c      	b.n	8001c04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bca:	4b0a      	ldr	r3, [pc, #40]	; (8001bf4 <HAL_RCC_OscConfig+0x274>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd0:	f7ff fbfc 	bl	80013cc <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd6:	e00f      	b.n	8001bf8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd8:	f7ff fbf8 	bl	80013cc <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d908      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e140      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
 8001bea:	bf00      	nop
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	42420000 	.word	0x42420000
 8001bf4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf8:	4b9e      	ldr	r3, [pc, #632]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1e9      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 80a6 	beq.w	8001d5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c12:	2300      	movs	r3, #0
 8001c14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c16:	4b97      	ldr	r3, [pc, #604]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d10d      	bne.n	8001c3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c22:	4b94      	ldr	r3, [pc, #592]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	4a93      	ldr	r2, [pc, #588]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	61d3      	str	r3, [r2, #28]
 8001c2e:	4b91      	ldr	r3, [pc, #580]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3e:	4b8e      	ldr	r3, [pc, #568]	; (8001e78 <HAL_RCC_OscConfig+0x4f8>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d118      	bne.n	8001c7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c4a:	4b8b      	ldr	r3, [pc, #556]	; (8001e78 <HAL_RCC_OscConfig+0x4f8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a8a      	ldr	r2, [pc, #552]	; (8001e78 <HAL_RCC_OscConfig+0x4f8>)
 8001c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c56:	f7ff fbb9 	bl	80013cc <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5e:	f7ff fbb5 	bl	80013cc <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b64      	cmp	r3, #100	; 0x64
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e0fd      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c70:	4b81      	ldr	r3, [pc, #516]	; (8001e78 <HAL_RCC_OscConfig+0x4f8>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f0      	beq.n	8001c5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d106      	bne.n	8001c92 <HAL_RCC_OscConfig+0x312>
 8001c84:	4b7b      	ldr	r3, [pc, #492]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	4a7a      	ldr	r2, [pc, #488]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6213      	str	r3, [r2, #32]
 8001c90:	e02d      	b.n	8001cee <HAL_RCC_OscConfig+0x36e>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d10c      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x334>
 8001c9a:	4b76      	ldr	r3, [pc, #472]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001c9c:	6a1b      	ldr	r3, [r3, #32]
 8001c9e:	4a75      	ldr	r2, [pc, #468]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	f023 0301 	bic.w	r3, r3, #1
 8001ca4:	6213      	str	r3, [r2, #32]
 8001ca6:	4b73      	ldr	r3, [pc, #460]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001ca8:	6a1b      	ldr	r3, [r3, #32]
 8001caa:	4a72      	ldr	r2, [pc, #456]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001cac:	f023 0304 	bic.w	r3, r3, #4
 8001cb0:	6213      	str	r3, [r2, #32]
 8001cb2:	e01c      	b.n	8001cee <HAL_RCC_OscConfig+0x36e>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b05      	cmp	r3, #5
 8001cba:	d10c      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x356>
 8001cbc:	4b6d      	ldr	r3, [pc, #436]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001cbe:	6a1b      	ldr	r3, [r3, #32]
 8001cc0:	4a6c      	ldr	r2, [pc, #432]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001cc2:	f043 0304 	orr.w	r3, r3, #4
 8001cc6:	6213      	str	r3, [r2, #32]
 8001cc8:	4b6a      	ldr	r3, [pc, #424]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	4a69      	ldr	r2, [pc, #420]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001cce:	f043 0301 	orr.w	r3, r3, #1
 8001cd2:	6213      	str	r3, [r2, #32]
 8001cd4:	e00b      	b.n	8001cee <HAL_RCC_OscConfig+0x36e>
 8001cd6:	4b67      	ldr	r3, [pc, #412]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	4a66      	ldr	r2, [pc, #408]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001cdc:	f023 0301 	bic.w	r3, r3, #1
 8001ce0:	6213      	str	r3, [r2, #32]
 8001ce2:	4b64      	ldr	r3, [pc, #400]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001ce4:	6a1b      	ldr	r3, [r3, #32]
 8001ce6:	4a63      	ldr	r2, [pc, #396]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001ce8:	f023 0304 	bic.w	r3, r3, #4
 8001cec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d015      	beq.n	8001d22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cf6:	f7ff fb69 	bl	80013cc <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cfc:	e00a      	b.n	8001d14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cfe:	f7ff fb65 	bl	80013cc <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e0ab      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d14:	4b57      	ldr	r3, [pc, #348]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0ee      	beq.n	8001cfe <HAL_RCC_OscConfig+0x37e>
 8001d20:	e014      	b.n	8001d4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d22:	f7ff fb53 	bl	80013cc <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d28:	e00a      	b.n	8001d40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d2a:	f7ff fb4f 	bl	80013cc <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d901      	bls.n	8001d40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e095      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d40:	4b4c      	ldr	r3, [pc, #304]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1ee      	bne.n	8001d2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d4c:	7dfb      	ldrb	r3, [r7, #23]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d105      	bne.n	8001d5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d52:	4b48      	ldr	r3, [pc, #288]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	4a47      	ldr	r2, [pc, #284]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001d58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 8081 	beq.w	8001e6a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d68:	4b42      	ldr	r3, [pc, #264]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f003 030c 	and.w	r3, r3, #12
 8001d70:	2b08      	cmp	r3, #8
 8001d72:	d061      	beq.n	8001e38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d146      	bne.n	8001e0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d7c:	4b3f      	ldr	r3, [pc, #252]	; (8001e7c <HAL_RCC_OscConfig+0x4fc>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d82:	f7ff fb23 	bl	80013cc <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8a:	f7ff fb1f 	bl	80013cc <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e067      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d9c:	4b35      	ldr	r3, [pc, #212]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1f0      	bne.n	8001d8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a1b      	ldr	r3, [r3, #32]
 8001dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001db0:	d108      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001db2:	4b30      	ldr	r3, [pc, #192]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	492d      	ldr	r1, [pc, #180]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dc4:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a19      	ldr	r1, [r3, #32]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	430b      	orrs	r3, r1
 8001dd6:	4927      	ldr	r1, [pc, #156]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ddc:	4b27      	ldr	r3, [pc, #156]	; (8001e7c <HAL_RCC_OscConfig+0x4fc>)
 8001dde:	2201      	movs	r2, #1
 8001de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de2:	f7ff faf3 	bl	80013cc <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dea:	f7ff faef 	bl	80013cc <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e037      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dfc:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0x46a>
 8001e08:	e02f      	b.n	8001e6a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e0a:	4b1c      	ldr	r3, [pc, #112]	; (8001e7c <HAL_RCC_OscConfig+0x4fc>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e10:	f7ff fadc 	bl	80013cc <HAL_GetTick>
 8001e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e18:	f7ff fad8 	bl	80013cc <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e020      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1f0      	bne.n	8001e18 <HAL_RCC_OscConfig+0x498>
 8001e36:	e018      	b.n	8001e6a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	69db      	ldr	r3, [r3, #28]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d101      	bne.n	8001e44 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e013      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <HAL_RCC_OscConfig+0x4f4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d106      	bne.n	8001e66 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d001      	beq.n	8001e6a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e000      	b.n	8001e6c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3718      	adds	r7, #24
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40021000 	.word	0x40021000
 8001e78:	40007000 	.word	0x40007000
 8001e7c:	42420060 	.word	0x42420060

08001e80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e0d0      	b.n	8002036 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e94:	4b6a      	ldr	r3, [pc, #424]	; (8002040 <HAL_RCC_ClockConfig+0x1c0>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d910      	bls.n	8001ec4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea2:	4b67      	ldr	r3, [pc, #412]	; (8002040 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 0207 	bic.w	r2, r3, #7
 8001eaa:	4965      	ldr	r1, [pc, #404]	; (8002040 <HAL_RCC_ClockConfig+0x1c0>)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb2:	4b63      	ldr	r3, [pc, #396]	; (8002040 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d001      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0b8      	b.n	8002036 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d020      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d005      	beq.n	8001ee8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001edc:	4b59      	ldr	r3, [pc, #356]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	4a58      	ldr	r2, [pc, #352]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ee6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0308 	and.w	r3, r3, #8
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d005      	beq.n	8001f00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ef4:	4b53      	ldr	r3, [pc, #332]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	4a52      	ldr	r2, [pc, #328]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001efa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001efe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f00:	4b50      	ldr	r3, [pc, #320]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	494d      	ldr	r1, [pc, #308]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d040      	beq.n	8001fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d107      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f26:	4b47      	ldr	r3, [pc, #284]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d115      	bne.n	8001f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e07f      	b.n	8002036 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d107      	bne.n	8001f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f3e:	4b41      	ldr	r3, [pc, #260]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d109      	bne.n	8001f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e073      	b.n	8002036 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f4e:	4b3d      	ldr	r3, [pc, #244]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e06b      	b.n	8002036 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f5e:	4b39      	ldr	r3, [pc, #228]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f023 0203 	bic.w	r2, r3, #3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	4936      	ldr	r1, [pc, #216]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f70:	f7ff fa2c 	bl	80013cc <HAL_GetTick>
 8001f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f76:	e00a      	b.n	8001f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f78:	f7ff fa28 	bl	80013cc <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e053      	b.n	8002036 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f8e:	4b2d      	ldr	r3, [pc, #180]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f003 020c 	and.w	r2, r3, #12
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d1eb      	bne.n	8001f78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fa0:	4b27      	ldr	r3, [pc, #156]	; (8002040 <HAL_RCC_ClockConfig+0x1c0>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0307 	and.w	r3, r3, #7
 8001fa8:	683a      	ldr	r2, [r7, #0]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d210      	bcs.n	8001fd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fae:	4b24      	ldr	r3, [pc, #144]	; (8002040 <HAL_RCC_ClockConfig+0x1c0>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f023 0207 	bic.w	r2, r3, #7
 8001fb6:	4922      	ldr	r1, [pc, #136]	; (8002040 <HAL_RCC_ClockConfig+0x1c0>)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fbe:	4b20      	ldr	r3, [pc, #128]	; (8002040 <HAL_RCC_ClockConfig+0x1c0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d001      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e032      	b.n	8002036 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d008      	beq.n	8001fee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fdc:	4b19      	ldr	r3, [pc, #100]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	4916      	ldr	r1, [pc, #88]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0308 	and.w	r3, r3, #8
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d009      	beq.n	800200e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ffa:	4b12      	ldr	r3, [pc, #72]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	490e      	ldr	r1, [pc, #56]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 800200a:	4313      	orrs	r3, r2
 800200c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800200e:	f000 f821 	bl	8002054 <HAL_RCC_GetSysClockFreq>
 8002012:	4602      	mov	r2, r0
 8002014:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_RCC_ClockConfig+0x1c4>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	091b      	lsrs	r3, r3, #4
 800201a:	f003 030f 	and.w	r3, r3, #15
 800201e:	490a      	ldr	r1, [pc, #40]	; (8002048 <HAL_RCC_ClockConfig+0x1c8>)
 8002020:	5ccb      	ldrb	r3, [r1, r3]
 8002022:	fa22 f303 	lsr.w	r3, r2, r3
 8002026:	4a09      	ldr	r2, [pc, #36]	; (800204c <HAL_RCC_ClockConfig+0x1cc>)
 8002028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <HAL_RCC_ClockConfig+0x1d0>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff f98a 	bl	8001348 <HAL_InitTick>

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40022000 	.word	0x40022000
 8002044:	40021000 	.word	0x40021000
 8002048:	08002a20 	.word	0x08002a20
 800204c:	2000001c 	.word	0x2000001c
 8002050:	20000020 	.word	0x20000020

08002054 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002054:	b480      	push	{r7}
 8002056:	b087      	sub	sp, #28
 8002058:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	2300      	movs	r3, #0
 8002060:	60bb      	str	r3, [r7, #8]
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800206a:	2300      	movs	r3, #0
 800206c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800206e:	4b1e      	ldr	r3, [pc, #120]	; (80020e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f003 030c 	and.w	r3, r3, #12
 800207a:	2b04      	cmp	r3, #4
 800207c:	d002      	beq.n	8002084 <HAL_RCC_GetSysClockFreq+0x30>
 800207e:	2b08      	cmp	r3, #8
 8002080:	d003      	beq.n	800208a <HAL_RCC_GetSysClockFreq+0x36>
 8002082:	e027      	b.n	80020d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002084:	4b19      	ldr	r3, [pc, #100]	; (80020ec <HAL_RCC_GetSysClockFreq+0x98>)
 8002086:	613b      	str	r3, [r7, #16]
      break;
 8002088:	e027      	b.n	80020da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	0c9b      	lsrs	r3, r3, #18
 800208e:	f003 030f 	and.w	r3, r3, #15
 8002092:	4a17      	ldr	r2, [pc, #92]	; (80020f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002094:	5cd3      	ldrb	r3, [r2, r3]
 8002096:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d010      	beq.n	80020c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80020a2:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	0c5b      	lsrs	r3, r3, #17
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	4a11      	ldr	r2, [pc, #68]	; (80020f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80020ae:	5cd3      	ldrb	r3, [r2, r3]
 80020b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a0d      	ldr	r2, [pc, #52]	; (80020ec <HAL_RCC_GetSysClockFreq+0x98>)
 80020b6:	fb02 f203 	mul.w	r2, r2, r3
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	e004      	b.n	80020ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a0c      	ldr	r2, [pc, #48]	; (80020f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020c8:	fb02 f303 	mul.w	r3, r2, r3
 80020cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	613b      	str	r3, [r7, #16]
      break;
 80020d2:	e002      	b.n	80020da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020d4:	4b05      	ldr	r3, [pc, #20]	; (80020ec <HAL_RCC_GetSysClockFreq+0x98>)
 80020d6:	613b      	str	r3, [r7, #16]
      break;
 80020d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020da:	693b      	ldr	r3, [r7, #16]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	371c      	adds	r7, #28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	40021000 	.word	0x40021000
 80020ec:	007a1200 	.word	0x007a1200
 80020f0:	08002a30 	.word	0x08002a30
 80020f4:	08002a40 	.word	0x08002a40
 80020f8:	003d0900 	.word	0x003d0900

080020fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002104:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <RCC_Delay+0x34>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a0a      	ldr	r2, [pc, #40]	; (8002134 <RCC_Delay+0x38>)
 800210a:	fba2 2303 	umull	r2, r3, r2, r3
 800210e:	0a5b      	lsrs	r3, r3, #9
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	fb02 f303 	mul.w	r3, r2, r3
 8002116:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002118:	bf00      	nop
  }
  while (Delay --);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	1e5a      	subs	r2, r3, #1
 800211e:	60fa      	str	r2, [r7, #12]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1f9      	bne.n	8002118 <RCC_Delay+0x1c>
}
 8002124:	bf00      	nop
 8002126:	bf00      	nop
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr
 8002130:	2000001c 	.word	0x2000001c
 8002134:	10624dd3 	.word	0x10624dd3

08002138 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e041      	b.n	80021ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d106      	bne.n	8002164 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7ff f85a 	bl	8001218 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2202      	movs	r2, #2
 8002168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3304      	adds	r3, #4
 8002174:	4619      	mov	r1, r3
 8002176:	4610      	mov	r0, r2
 8002178:	f000 fa6e 	bl	8002658 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d001      	beq.n	80021f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e035      	b.n	800225c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2202      	movs	r2, #2
 80021f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f042 0201 	orr.w	r2, r2, #1
 8002206:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a16      	ldr	r2, [pc, #88]	; (8002268 <HAL_TIM_Base_Start_IT+0x90>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d009      	beq.n	8002226 <HAL_TIM_Base_Start_IT+0x4e>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800221a:	d004      	beq.n	8002226 <HAL_TIM_Base_Start_IT+0x4e>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a12      	ldr	r2, [pc, #72]	; (800226c <HAL_TIM_Base_Start_IT+0x94>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d111      	bne.n	800224a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2b06      	cmp	r3, #6
 8002236:	d010      	beq.n	800225a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0201 	orr.w	r2, r2, #1
 8002246:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002248:	e007      	b.n	800225a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f042 0201 	orr.w	r2, r2, #1
 8002258:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	bc80      	pop	{r7}
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40012c00 	.word	0x40012c00
 800226c:	40000400 	.word	0x40000400

08002270 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b02      	cmp	r3, #2
 8002284:	d122      	bne.n	80022cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b02      	cmp	r3, #2
 8002292:	d11b      	bne.n	80022cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f06f 0202 	mvn.w	r2, #2
 800229c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2201      	movs	r2, #1
 80022a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f9b4 	bl	8002620 <HAL_TIM_IC_CaptureCallback>
 80022b8:	e005      	b.n	80022c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 f9a7 	bl	800260e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f000 f9b6 	bl	8002632 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	f003 0304 	and.w	r3, r3, #4
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	d122      	bne.n	8002320 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d11b      	bne.n	8002320 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f06f 0204 	mvn.w	r2, #4
 80022f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2202      	movs	r2, #2
 80022f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f98a 	bl	8002620 <HAL_TIM_IC_CaptureCallback>
 800230c:	e005      	b.n	800231a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f97d 	bl	800260e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f98c 	bl	8002632 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	f003 0308 	and.w	r3, r3, #8
 800232a:	2b08      	cmp	r3, #8
 800232c:	d122      	bne.n	8002374 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f003 0308 	and.w	r3, r3, #8
 8002338:	2b08      	cmp	r3, #8
 800233a:	d11b      	bne.n	8002374 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f06f 0208 	mvn.w	r2, #8
 8002344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2204      	movs	r2, #4
 800234a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	f003 0303 	and.w	r3, r3, #3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f960 	bl	8002620 <HAL_TIM_IC_CaptureCallback>
 8002360:	e005      	b.n	800236e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f953 	bl	800260e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 f962 	bl	8002632 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	f003 0310 	and.w	r3, r3, #16
 800237e:	2b10      	cmp	r3, #16
 8002380:	d122      	bne.n	80023c8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0310 	and.w	r3, r3, #16
 800238c:	2b10      	cmp	r3, #16
 800238e:	d11b      	bne.n	80023c8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f06f 0210 	mvn.w	r2, #16
 8002398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2208      	movs	r2, #8
 800239e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f936 	bl	8002620 <HAL_TIM_IC_CaptureCallback>
 80023b4:	e005      	b.n	80023c2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f929 	bl	800260e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 f938 	bl	8002632 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d10e      	bne.n	80023f4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d107      	bne.n	80023f4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f06f 0201 	mvn.w	r2, #1
 80023ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7fe fe7e 	bl	80010f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023fe:	2b80      	cmp	r3, #128	; 0x80
 8002400:	d10e      	bne.n	8002420 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800240c:	2b80      	cmp	r3, #128	; 0x80
 800240e:	d107      	bne.n	8002420 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 fa6b 	bl	80028f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800242a:	2b40      	cmp	r3, #64	; 0x40
 800242c:	d10e      	bne.n	800244c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002438:	2b40      	cmp	r3, #64	; 0x40
 800243a:	d107      	bne.n	800244c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f8fc 	bl	8002644 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	f003 0320 	and.w	r3, r3, #32
 8002456:	2b20      	cmp	r3, #32
 8002458:	d10e      	bne.n	8002478 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	f003 0320 	and.w	r3, r3, #32
 8002464:	2b20      	cmp	r3, #32
 8002466:	d107      	bne.n	8002478 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f06f 0220 	mvn.w	r2, #32
 8002470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 fa36 	bl	80028e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002478:	bf00      	nop
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800248a:	2300      	movs	r3, #0
 800248c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002494:	2b01      	cmp	r3, #1
 8002496:	d101      	bne.n	800249c <HAL_TIM_ConfigClockSource+0x1c>
 8002498:	2302      	movs	r3, #2
 800249a:	e0b4      	b.n	8002606 <HAL_TIM_ConfigClockSource+0x186>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2202      	movs	r2, #2
 80024a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80024ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80024c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024d4:	d03e      	beq.n	8002554 <HAL_TIM_ConfigClockSource+0xd4>
 80024d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024da:	f200 8087 	bhi.w	80025ec <HAL_TIM_ConfigClockSource+0x16c>
 80024de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024e2:	f000 8086 	beq.w	80025f2 <HAL_TIM_ConfigClockSource+0x172>
 80024e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024ea:	d87f      	bhi.n	80025ec <HAL_TIM_ConfigClockSource+0x16c>
 80024ec:	2b70      	cmp	r3, #112	; 0x70
 80024ee:	d01a      	beq.n	8002526 <HAL_TIM_ConfigClockSource+0xa6>
 80024f0:	2b70      	cmp	r3, #112	; 0x70
 80024f2:	d87b      	bhi.n	80025ec <HAL_TIM_ConfigClockSource+0x16c>
 80024f4:	2b60      	cmp	r3, #96	; 0x60
 80024f6:	d050      	beq.n	800259a <HAL_TIM_ConfigClockSource+0x11a>
 80024f8:	2b60      	cmp	r3, #96	; 0x60
 80024fa:	d877      	bhi.n	80025ec <HAL_TIM_ConfigClockSource+0x16c>
 80024fc:	2b50      	cmp	r3, #80	; 0x50
 80024fe:	d03c      	beq.n	800257a <HAL_TIM_ConfigClockSource+0xfa>
 8002500:	2b50      	cmp	r3, #80	; 0x50
 8002502:	d873      	bhi.n	80025ec <HAL_TIM_ConfigClockSource+0x16c>
 8002504:	2b40      	cmp	r3, #64	; 0x40
 8002506:	d058      	beq.n	80025ba <HAL_TIM_ConfigClockSource+0x13a>
 8002508:	2b40      	cmp	r3, #64	; 0x40
 800250a:	d86f      	bhi.n	80025ec <HAL_TIM_ConfigClockSource+0x16c>
 800250c:	2b30      	cmp	r3, #48	; 0x30
 800250e:	d064      	beq.n	80025da <HAL_TIM_ConfigClockSource+0x15a>
 8002510:	2b30      	cmp	r3, #48	; 0x30
 8002512:	d86b      	bhi.n	80025ec <HAL_TIM_ConfigClockSource+0x16c>
 8002514:	2b20      	cmp	r3, #32
 8002516:	d060      	beq.n	80025da <HAL_TIM_ConfigClockSource+0x15a>
 8002518:	2b20      	cmp	r3, #32
 800251a:	d867      	bhi.n	80025ec <HAL_TIM_ConfigClockSource+0x16c>
 800251c:	2b00      	cmp	r3, #0
 800251e:	d05c      	beq.n	80025da <HAL_TIM_ConfigClockSource+0x15a>
 8002520:	2b10      	cmp	r3, #16
 8002522:	d05a      	beq.n	80025da <HAL_TIM_ConfigClockSource+0x15a>
 8002524:	e062      	b.n	80025ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6818      	ldr	r0, [r3, #0]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	6899      	ldr	r1, [r3, #8]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	f000 f95e 	bl	80027f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002548:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	609a      	str	r2, [r3, #8]
      break;
 8002552:	e04f      	b.n	80025f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	6899      	ldr	r1, [r3, #8]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	f000 f947 	bl	80027f6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002576:	609a      	str	r2, [r3, #8]
      break;
 8002578:	e03c      	b.n	80025f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6818      	ldr	r0, [r3, #0]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	6859      	ldr	r1, [r3, #4]
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	461a      	mov	r2, r3
 8002588:	f000 f8be 	bl	8002708 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2150      	movs	r1, #80	; 0x50
 8002592:	4618      	mov	r0, r3
 8002594:	f000 f915 	bl	80027c2 <TIM_ITRx_SetConfig>
      break;
 8002598:	e02c      	b.n	80025f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6818      	ldr	r0, [r3, #0]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	6859      	ldr	r1, [r3, #4]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	461a      	mov	r2, r3
 80025a8:	f000 f8dc 	bl	8002764 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2160      	movs	r1, #96	; 0x60
 80025b2:	4618      	mov	r0, r3
 80025b4:	f000 f905 	bl	80027c2 <TIM_ITRx_SetConfig>
      break;
 80025b8:	e01c      	b.n	80025f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6818      	ldr	r0, [r3, #0]
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	6859      	ldr	r1, [r3, #4]
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	461a      	mov	r2, r3
 80025c8:	f000 f89e 	bl	8002708 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2140      	movs	r1, #64	; 0x40
 80025d2:	4618      	mov	r0, r3
 80025d4:	f000 f8f5 	bl	80027c2 <TIM_ITRx_SetConfig>
      break;
 80025d8:	e00c      	b.n	80025f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4619      	mov	r1, r3
 80025e4:	4610      	mov	r0, r2
 80025e6:	f000 f8ec 	bl	80027c2 <TIM_ITRx_SetConfig>
      break;
 80025ea:	e003      	b.n	80025f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	73fb      	strb	r3, [r7, #15]
      break;
 80025f0:	e000      	b.n	80025f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80025f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002604:	7bfb      	ldrb	r3, [r7, #15]
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr

08002620 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr

08002632 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr
	...

08002658 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a25      	ldr	r2, [pc, #148]	; (8002700 <TIM_Base_SetConfig+0xa8>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d007      	beq.n	8002680 <TIM_Base_SetConfig+0x28>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002676:	d003      	beq.n	8002680 <TIM_Base_SetConfig+0x28>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a22      	ldr	r2, [pc, #136]	; (8002704 <TIM_Base_SetConfig+0xac>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d108      	bne.n	8002692 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002686:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	4313      	orrs	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a1a      	ldr	r2, [pc, #104]	; (8002700 <TIM_Base_SetConfig+0xa8>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d007      	beq.n	80026aa <TIM_Base_SetConfig+0x52>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026a0:	d003      	beq.n	80026aa <TIM_Base_SetConfig+0x52>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a17      	ldr	r2, [pc, #92]	; (8002704 <TIM_Base_SetConfig+0xac>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d108      	bne.n	80026bc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a07      	ldr	r2, [pc, #28]	; (8002700 <TIM_Base_SetConfig+0xa8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d103      	bne.n	80026f0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	691a      	ldr	r2, [r3, #16]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	615a      	str	r2, [r3, #20]
}
 80026f6:	bf00      	nop
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bc80      	pop	{r7}
 80026fe:	4770      	bx	lr
 8002700:	40012c00 	.word	0x40012c00
 8002704:	40000400 	.word	0x40000400

08002708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	f023 0201 	bic.w	r2, r3, #1
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	011b      	lsls	r3, r3, #4
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	4313      	orrs	r3, r2
 800273c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f023 030a 	bic.w	r3, r3, #10
 8002744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	4313      	orrs	r3, r2
 800274c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	621a      	str	r2, [r3, #32]
}
 800275a:	bf00      	nop
 800275c:	371c      	adds	r7, #28
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr

08002764 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002764:	b480      	push	{r7}
 8002766:	b087      	sub	sp, #28
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	f023 0210 	bic.w	r2, r3, #16
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800278e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	031b      	lsls	r3, r3, #12
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	4313      	orrs	r3, r2
 8002798:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80027a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	011b      	lsls	r3, r3, #4
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	621a      	str	r2, [r3, #32]
}
 80027b8:	bf00      	nop
 80027ba:	371c      	adds	r7, #28
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr

080027c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b085      	sub	sp, #20
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
 80027ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4313      	orrs	r3, r2
 80027e0:	f043 0307 	orr.w	r3, r3, #7
 80027e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	609a      	str	r2, [r3, #8]
}
 80027ec:	bf00      	nop
 80027ee:	3714      	adds	r7, #20
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr

080027f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b087      	sub	sp, #28
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	60f8      	str	r0, [r7, #12]
 80027fe:	60b9      	str	r1, [r7, #8]
 8002800:	607a      	str	r2, [r7, #4]
 8002802:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002810:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	021a      	lsls	r2, r3, #8
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	431a      	orrs	r2, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	4313      	orrs	r3, r2
 800281e:	697a      	ldr	r2, [r7, #20]
 8002820:	4313      	orrs	r3, r2
 8002822:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	609a      	str	r2, [r3, #8]
}
 800282a:	bf00      	nop
 800282c:	371c      	adds	r7, #28
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr

08002834 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002848:	2302      	movs	r3, #2
 800284a:	e041      	b.n	80028d0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2202      	movs	r2, #2
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002872:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	4313      	orrs	r3, r2
 800287c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a14      	ldr	r2, [pc, #80]	; (80028dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d009      	beq.n	80028a4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002898:	d004      	beq.n	80028a4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a10      	ldr	r2, [pc, #64]	; (80028e0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d10c      	bne.n	80028be <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40012c00 	.word	0x40012c00
 80028e0:	40000400 	.word	0x40000400

080028e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr

080028f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <__libc_init_array>:
 8002908:	b570      	push	{r4, r5, r6, lr}
 800290a:	2600      	movs	r6, #0
 800290c:	4d0c      	ldr	r5, [pc, #48]	; (8002940 <__libc_init_array+0x38>)
 800290e:	4c0d      	ldr	r4, [pc, #52]	; (8002944 <__libc_init_array+0x3c>)
 8002910:	1b64      	subs	r4, r4, r5
 8002912:	10a4      	asrs	r4, r4, #2
 8002914:	42a6      	cmp	r6, r4
 8002916:	d109      	bne.n	800292c <__libc_init_array+0x24>
 8002918:	f000 f822 	bl	8002960 <_init>
 800291c:	2600      	movs	r6, #0
 800291e:	4d0a      	ldr	r5, [pc, #40]	; (8002948 <__libc_init_array+0x40>)
 8002920:	4c0a      	ldr	r4, [pc, #40]	; (800294c <__libc_init_array+0x44>)
 8002922:	1b64      	subs	r4, r4, r5
 8002924:	10a4      	asrs	r4, r4, #2
 8002926:	42a6      	cmp	r6, r4
 8002928:	d105      	bne.n	8002936 <__libc_init_array+0x2e>
 800292a:	bd70      	pop	{r4, r5, r6, pc}
 800292c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002930:	4798      	blx	r3
 8002932:	3601      	adds	r6, #1
 8002934:	e7ee      	b.n	8002914 <__libc_init_array+0xc>
 8002936:	f855 3b04 	ldr.w	r3, [r5], #4
 800293a:	4798      	blx	r3
 800293c:	3601      	adds	r6, #1
 800293e:	e7f2      	b.n	8002926 <__libc_init_array+0x1e>
 8002940:	08002a44 	.word	0x08002a44
 8002944:	08002a44 	.word	0x08002a44
 8002948:	08002a44 	.word	0x08002a44
 800294c:	08002a48 	.word	0x08002a48

08002950 <memset>:
 8002950:	4603      	mov	r3, r0
 8002952:	4402      	add	r2, r0
 8002954:	4293      	cmp	r3, r2
 8002956:	d100      	bne.n	800295a <memset+0xa>
 8002958:	4770      	bx	lr
 800295a:	f803 1b01 	strb.w	r1, [r3], #1
 800295e:	e7f9      	b.n	8002954 <memset+0x4>

08002960 <_init>:
 8002960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002962:	bf00      	nop
 8002964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002966:	bc08      	pop	{r3}
 8002968:	469e      	mov	lr, r3
 800296a:	4770      	bx	lr

0800296c <_fini>:
 800296c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800296e:	bf00      	nop
 8002970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002972:	bc08      	pop	{r3}
 8002974:	469e      	mov	lr, r3
 8002976:	4770      	bx	lr
