

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        3 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_hVp5sy
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YKV69S"
Running: cat _ptx_YKV69S | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZSZ8Vd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZSZ8Vd --output-file  /dev/null 2> _ptx_YKV69Sinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YKV69S _ptx2_ZSZ8Vd _ptx_YKV69Sinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1152 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 18:38:16 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 196884 (ipc=131.3) sim_rate=39376 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 18:38:17 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 288686 (ipc=115.5) sim_rate=48114 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 18:38:18 2018
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 325556 (ipc=72.3) sim_rate=46508 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 18:38:19 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 544972 (ipc=99.1) sim_rate=68121 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 18:38:20 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 589448 (ipc=90.7) sim_rate=65494 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 18:38:21 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 672584 (ipc=84.1) sim_rate=67258 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 18:38:22 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(5,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 726078 (ipc=80.7) sim_rate=66007 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 18:38:23 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 781402 (ipc=78.1) sim_rate=65116 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 18:38:24 2018
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 810618 (ipc=77.2) sim_rate=62355 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 18:38:25 2018
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 869542 (ipc=75.6) sim_rate=62110 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 18:38:26 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 931210 (ipc=74.5) sim_rate=62080 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 18:38:27 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 994896 (ipc=73.7) sim_rate=62181 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 18:38:28 2018
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1061638 (ipc=73.2) sim_rate=62449 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 18:38:29 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1159378 (ipc=72.5) sim_rate=64409 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 18:38:30 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1219592 (ipc=71.7) sim_rate=64189 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 18:38:31 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1286072 (ipc=71.4) sim_rate=64303 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 18:38:32 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1353246 (ipc=71.2) sim_rate=64440 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 18:38:33 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1421878 (ipc=71.1) sim_rate=64630 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 18:38:34 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1491598 (ipc=71.0) sim_rate=64852 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 18:38:35 2018
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1560086 (ipc=70.9) sim_rate=65003 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 18:38:36 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1629660 (ipc=70.9) sim_rate=65186 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 18:38:37 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 1697142 (ipc=70.7) sim_rate=65274 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 18:38:38 2018
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1764108 (ipc=70.6) sim_rate=65337 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 18:38:39 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 1836398 (ipc=70.6) sim_rate=65585 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 18:38:40 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1904592 (ipc=70.5) sim_rate=65675 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 18:38:41 2018
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1971582 (ipc=70.4) sim_rate=65719 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 18:38:42 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2039056 (ipc=70.3) sim_rate=65776 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 18:38:43 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2107816 (ipc=70.3) sim_rate=65869 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 18:38:44 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 2179640 (ipc=70.3) sim_rate=66049 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 18:38:45 2018
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2253998 (ipc=70.4) sim_rate=66294 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 18:38:46 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 2331138 (ipc=70.6) sim_rate=66603 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 18:38:47 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 2395562 (ipc=70.5) sim_rate=66543 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 18:38:48 2018
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 2458237 (ipc=70.2) sim_rate=66438 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 18:38:49 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 2518279 (ipc=70.0) sim_rate=66270 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 18:38:50 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2593712 (ipc=69.2) sim_rate=66505 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 18:38:51 2018
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 2640626 (ipc=68.6) sim_rate=66015 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 18:38:52 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(3,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 2685506 (ipc=68.0) sim_rate=65500 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 18:38:53 2018
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 2733529 (ipc=67.5) sim_rate=65084 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 18:38:54 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2782767 (ipc=67.1) sim_rate=64715 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 18:38:55 2018
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2828958 (ipc=66.6) sim_rate=64294 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 18:38:56 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 2875545 (ipc=66.1) sim_rate=63901 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 18:38:57 2018
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2920248 (ipc=65.6) sim_rate=63483 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 18:38:58 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2981942 (ipc=64.8) sim_rate=63445 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 18:38:59 2018
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 3024646 (ipc=64.4) sim_rate=63013 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 18:39:00 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 3065743 (ipc=63.9) sim_rate=62566 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 18:39:01 2018
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3113556 (ipc=63.5) sim_rate=62271 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 18:39:02 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3157404 (ipc=63.1) sim_rate=61909 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 18:39:03 2018
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 3223425 (ipc=62.6) sim_rate=61988 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 18:39:04 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3269419 (ipc=62.3) sim_rate=61687 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 18:39:05 2018
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 3291105 (ipc=62.1) sim_rate=60946 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 18:39:06 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(8,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 3335355 (ipc=61.8) sim_rate=60642 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 18:39:07 2018
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3381038 (ipc=61.5) sim_rate=60375 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 18:39:08 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3443479 (ipc=60.9) sim_rate=60411 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 18:39:09 2018
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3493618 (ipc=60.8) sim_rate=60234 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 18:39:10 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 3536074 (ipc=60.4) sim_rate=59933 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 18:39:11 2018
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3599593 (ipc=60.0) sim_rate=59993 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 18:39:12 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3642317 (ipc=59.7) sim_rate=59710 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 18:39:13 2018
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 3683454 (ipc=59.4) sim_rate=59410 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 18:39:14 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3729630 (ipc=59.2) sim_rate=59200 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 18:39:15 2018
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3777280 (ipc=59.0) sim_rate=59020 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 18:39:16 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(5,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 3821605 (ipc=58.8) sim_rate=58793 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 18:39:17 2018
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3863367 (ipc=58.5) sim_rate=58535 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 18:39:18 2018
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3906536 (ipc=58.3) sim_rate=58306 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 18:39:19 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3947112 (ipc=58.0) sim_rate=58045 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 18:39:20 2018
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 3994759 (ipc=57.9) sim_rate=57895 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 18:39:21 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(8,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 4041044 (ipc=57.7) sim_rate=57729 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 18:39:22 2018
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4088405 (ipc=57.6) sim_rate=57583 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 18:39:23 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 4135502 (ipc=57.4) sim_rate=57437 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 18:39:24 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(7,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4203667 (ipc=57.2) sim_rate=57584 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 18:39:25 2018
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4225688 (ipc=57.1) sim_rate=57103 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 18:39:26 2018
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 4273783 (ipc=57.0) sim_rate=56983 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 18:39:27 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4322778 (ipc=56.9) sim_rate=56878 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 18:39:28 2018
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4368342 (ipc=56.7) sim_rate=56731 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 18:39:29 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 4445231 (ipc=56.6) sim_rate=56990 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 18:39:30 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4493621 (ipc=56.5) sim_rate=56881 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 18:39:31 2018
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4544058 (ipc=56.4) sim_rate=56800 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 18:39:32 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 4594963 (ipc=56.4) sim_rate=56727 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 18:39:33 2018
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 4642112 (ipc=56.3) sim_rate=56611 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 18:39:34 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4713035 (ipc=56.1) sim_rate=56783 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 18:39:35 2018
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 4759112 (ipc=56.0) sim_rate=56656 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 18:39:36 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4812693 (ipc=56.0) sim_rate=56619 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 18:39:37 2018
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4861538 (ipc=55.9) sim_rate=56529 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 18:39:38 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4912412 (ipc=55.8) sim_rate=56464 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 18:39:39 2018
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4960568 (ipc=55.7) sim_rate=56370 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 18:39:40 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(8,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 5037275 (ipc=55.7) sim_rate=56598 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 18:39:41 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 5088010 (ipc=55.6) sim_rate=56533 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 18:39:42 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5143289 (ipc=55.6) sim_rate=56519 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 18:39:43 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5192970 (ipc=55.5) sim_rate=56445 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 18:39:44 2018
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5241535 (ipc=55.5) sim_rate=56360 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 18:39:45 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5295478 (ipc=55.5) sim_rate=56334 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 18:39:46 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5347413 (ipc=55.4) sim_rate=56288 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 18:39:47 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5397312 (ipc=55.4) sim_rate=56222 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 18:39:48 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(8,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 5483518 (ipc=55.4) sim_rate=56531 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 18:39:49 2018
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 5535530 (ipc=55.4) sim_rate=56485 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 18:39:50 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 5590444 (ipc=55.4) sim_rate=56469 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 18:39:51 2018
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 5645570 (ipc=55.3) sim_rate=56455 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 18:39:52 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5733584 (ipc=55.4) sim_rate=56768 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 18:39:53 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5791761 (ipc=55.4) sim_rate=56781 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 18:39:54 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5858812 (ipc=55.5) sim_rate=56881 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 18:39:55 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 5989209 (ipc=56.0) sim_rate=57588 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 18:39:56 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 6093357 (ipc=56.4) sim_rate=58031 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 18:39:57 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6211273 (ipc=57.0) sim_rate=58596 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 18:39:58 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 6281128 (ipc=57.4) sim_rate=58702 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 18:39:59 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6410069 (ipc=58.0) sim_rate=59352 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 18:40:00 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6545113 (ipc=58.7) sim_rate=60046 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 18:40:01 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6685874 (ipc=59.4) sim_rate=60780 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 18:40:02 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6759985 (ipc=59.8) sim_rate=60900 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 18:40:03 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6899524 (ipc=60.5) sim_rate=61602 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 18:40:04 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 7045436 (ipc=61.3) sim_rate=62348 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 18:40:05 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 7114317 (ipc=61.6) sim_rate=62406 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 18:40:06 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7262946 (ipc=62.3) sim_rate=63156 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 18:40:07 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7420545 (ipc=63.2) sim_rate=63970 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 18:40:08 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7495757 (ipc=63.5) sim_rate=64066 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 18:40:09 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7647601 (ipc=64.3) sim_rate=64810 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 18:40:10 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(7,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7800313 (ipc=65.0) sim_rate=65548 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 18:40:11 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(7,5,0) tid=(3,5,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 7955971 (ipc=65.8) sim_rate=66299 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 18:40:12 2018
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 8037659 (ipc=66.2) sim_rate=66426 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 18:40:13 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(6,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 8189301 (ipc=66.9) sim_rate=67125 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 18:40:14 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8266795 (ipc=67.2) sim_rate=67209 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 18:40:15 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8419621 (ipc=67.9) sim_rate=67900 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 18:40:16 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 8578803 (ipc=68.6) sim_rate=68630 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 18:40:17 2018
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8648275 (ipc=68.9) sim_rate=68637 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 18:40:18 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8802275 (ipc=69.6) sim_rate=69309 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 18:40:19 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(6,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 8963481 (ipc=70.3) sim_rate=70027 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 18:40:20 2018
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 9038159 (ipc=70.6) sim_rate=70063 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 18:40:21 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 9187731 (ipc=71.2) sim_rate=70674 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 18:40:22 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 9270399 (ipc=71.6) sim_rate=70766 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 18:40:23 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9401055 (ipc=72.0) sim_rate=71220 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 18:40:24 2018
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9546335 (ipc=72.6) sim_rate=71776 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 18:40:25 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9684815 (ipc=73.1) sim_rate=72274 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 18:40:26 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 9794417 (ipc=73.4) sim_rate=72551 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 18:40:27 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9908143 (ipc=73.7) sim_rate=72853 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 18:40:28 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(8,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 10078864 (ipc=74.4) sim_rate=73568 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 18:40:29 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10216383 (ipc=74.8) sim_rate=74031 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 18:40:30 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10365812 (ipc=75.4) sim_rate=74574 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 18:40:31 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(3,5,0) tid=(0,1,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10555461 (ipc=76.2) sim_rate=75396 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 18:40:32 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10641201 (ipc=76.6) sim_rate=75469 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 18:40:33 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10755830 (ipc=76.8) sim_rate=75745 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 18:40:34 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(4,3,0) tid=(0,3,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10935026 (ipc=77.6) sim_rate=76468 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 18:40:35 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(8,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 11107893 (ipc=78.2) sim_rate=77138 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 18:40:36 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(7,5,0) tid=(3,5,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 11268138 (ipc=78.8) sim_rate=77711 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 18:40:37 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(3,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11353488 (ipc=79.1) sim_rate=77763 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 18:40:38 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 11513268 (ipc=79.7) sim_rate=78321 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 18:40:39 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,1,0) tid=(5,1,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11665253 (ipc=80.2) sim_rate=78819 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 18:40:40 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11773856 (ipc=80.6) sim_rate=79019 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 18:40:41 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11926868 (ipc=81.1) sim_rate=79512 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 18:40:42 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 12093799 (ipc=81.7) sim_rate=80091 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 18:40:43 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 12257399 (ipc=82.3) sim_rate=80640 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 18:40:44 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 12347334 (ipc=82.6) sim_rate=80701 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 18:40:45 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(6,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 12519485 (ipc=83.2) sim_rate=81295 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 18:40:46 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(7,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 12714147 (ipc=83.9) sim_rate=82026 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 18:40:47 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12779009 (ipc=84.1) sim_rate=81916 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 18:40:48 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(2,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 12960769 (ipc=84.7) sim_rate=82552 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 18:40:49 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 13134898 (ipc=85.3) sim_rate=83132 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 18:40:50 2018
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 13203366 (ipc=85.5) sim_rate=83040 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 18:40:51 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13394487 (ipc=86.1) sim_rate=83715 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 18:40:52 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 13565949 (ipc=86.7) sim_rate=84260 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 18:40:53 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13655585 (ipc=87.0) sim_rate=84293 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 18:40:54 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,2,0) tid=(2,4,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13832500 (ipc=87.5) sim_rate=84861 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 18:40:55 2018
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 13905118 (ipc=87.7) sim_rate=84787 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 18:40:56 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 14087179 (ipc=88.3) sim_rate=85376 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 18:40:57 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(6,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 14156348 (ipc=88.5) sim_rate=85279 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 18:40:58 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 14333529 (ipc=89.0) sim_rate=85829 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 18:40:59 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14506096 (ipc=89.5) sim_rate=86345 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 18:41:00 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14680339 (ipc=90.1) sim_rate=86865 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 18:41:01 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14751003 (ipc=90.2) sim_rate=86770 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 18:41:02 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14913314 (ipc=90.7) sim_rate=87212 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 18:41:03 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 15107928 (ipc=91.3) sim_rate=87836 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 18:41:04 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 15170367 (ipc=91.4) sim_rate=87689 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 18:41:05 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(4,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 15369491 (ipc=92.0) sim_rate=88330 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 18:41:06 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15441646 (ipc=92.2) sim_rate=88237 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 18:41:07 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(2,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 15616883 (ipc=92.7) sim_rate=88732 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 18:41:08 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 15702823 (ipc=92.9) sim_rate=88716 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 18:41:09 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(4,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15856994 (ipc=93.3) sim_rate=89084 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 18:41:10 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(5,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 16031517 (ipc=93.8) sim_rate=89561 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 18:41:11 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 16210109 (ipc=94.2) sim_rate=90056 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 18:41:12 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(2,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 16293350 (ipc=94.5) sim_rate=90018 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 18:41:13 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(7,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(6,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16474160 (ipc=95.0) sim_rate=90517 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 18:41:14 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16638032 (ipc=95.3) sim_rate=90918 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 18:41:15 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(8,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 16722258 (ipc=95.6) sim_rate=90881 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 18:41:16 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16909631 (ipc=96.1) sim_rate=91403 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 18:41:17 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(8,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 17079615 (ipc=96.5) sim_rate=91825 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 18:41:18 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 17288608 (ipc=97.1) sim_rate=92452 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 18:41:19 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(3,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 17353884 (ipc=97.2) sim_rate=92307 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 18:41:20 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(6,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(4,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17527360 (ipc=97.6) sim_rate=92737 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 18:41:21 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17718876 (ipc=98.2) sim_rate=93257 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 18:41:22 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17904610 (ipc=98.6) sim_rate=93741 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 18:41:23 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 18083070 (ipc=99.1) sim_rate=94182 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 18:41:24 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 18174464 (ipc=99.3) sim_rate=94168 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 18:41:25 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 18354608 (ipc=99.8) sim_rate=94611 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 18:41:26 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 18555007 (ipc=100.3) sim_rate=95153 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 18:41:27 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18642583 (ipc=100.5) sim_rate=95115 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 18:41:28 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18813167 (ipc=100.9) sim_rate=95498 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 18:41:29 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 19017143 (ipc=101.4) sim_rate=96046 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 18:41:30 2018
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 19082053 (ipc=101.5) sim_rate=95889 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 18:41:31 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 19297025 (ipc=102.1) sim_rate=96485 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 18:41:32 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 19459459 (ipc=102.4) sim_rate=96813 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 18:41:33 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19570047 (ipc=102.7) sim_rate=96881 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 18:41:34 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(5,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(5,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19755071 (ipc=103.2) sim_rate=97315 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 18:41:35 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19859217 (ipc=103.4) sim_rate=97349 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 18:41:36 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(6,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 20035175 (ipc=103.8) sim_rate=97732 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 18:41:37 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 20240339 (ipc=104.3) sim_rate=98254 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 18:41:38 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 20331371 (ipc=104.5) sim_rate=98219 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 18:41:39 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20516099 (ipc=104.9) sim_rate=98635 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 18:41:40 2018
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20609765 (ipc=105.2) sim_rate=98611 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 18:41:41 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(4,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20801735 (ipc=105.6) sim_rate=99055 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 18:41:42 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20912843 (ipc=105.9) sim_rate=99113 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 18:41:43 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 21090925 (ipc=106.3) sim_rate=99485 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 18:41:44 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(5,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 21266939 (ipc=106.6) sim_rate=99844 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 18:41:45 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 21371283 (ipc=106.9) sim_rate=99865 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 18:41:46 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(8,5,0) tid=(1,6,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 21558105 (ipc=107.3) sim_rate=100270 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 18:41:47 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21755775 (ipc=107.7) sim_rate=100721 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 18:41:48 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21864761 (ipc=108.0) sim_rate=100759 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 18:41:49 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 22029355 (ipc=108.3) sim_rate=101052 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 18:41:50 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 22132689 (ipc=108.5) sim_rate=101062 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 18:41:51 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(6,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 22311863 (ipc=108.8) sim_rate=101417 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 18:41:52 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(3,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 22407613 (ipc=109.0) sim_rate=101391 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 18:41:53 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(2,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22594757 (ipc=109.4) sim_rate=101778 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 18:41:54 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22698587 (ipc=109.7) sim_rate=101787 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 18:41:55 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22889303 (ipc=110.0) sim_rate=102184 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 18:41:56 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 23094605 (ipc=110.5) sim_rate=102642 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 18:41:57 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(6,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 23172069 (ipc=110.6) sim_rate=102531 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 18:41:58 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(2,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 23361513 (ipc=111.0) sim_rate=102914 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 18:41:59 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 23487733 (ipc=111.3) sim_rate=103016 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 18:42:00 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23666817 (ipc=111.6) sim_rate=103348 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 18:42:01 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(4,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23867775 (ipc=112.1) sim_rate=103772 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 18:42:02 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23951955 (ipc=112.2) sim_rate=103688 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 18:42:03 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(1,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 24058405 (ipc=112.4) sim_rate=103700 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 18:42:04 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1,4,0) tid=(3,7,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 24252827 (ipc=112.8) sim_rate=104089 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 18:42:05 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 24442745 (ipc=113.2) sim_rate=104456 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 18:42:06 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 24541775 (ipc=113.4) sim_rate=104433 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 18:42:07 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(2,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(4,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24739187 (ipc=113.7) sim_rate=104827 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 18:42:08 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(4,6,0) tid=(3,7,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24941705 (ipc=114.1) sim_rate=105239 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 18:42:09 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 25018295 (ipc=114.2) sim_rate=105118 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 18:42:10 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 25235755 (ipc=114.7) sim_rate=105588 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 18:42:11 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 25324943 (ipc=114.9) sim_rate=105520 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 18:42:12 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(5,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25575075 (ipc=115.5) sim_rate=106120 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 18:42:13 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(7,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25705223 (ipc=115.8) sim_rate=106219 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 18:42:14 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25897333 (ipc=116.1) sim_rate=106573 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 18:42:15 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(6,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 26027917 (ipc=116.5) sim_rate=106671 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 18:42:16 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(7,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 26169143 (ipc=116.6) sim_rate=106812 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 18:42:17 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 26277221 (ipc=116.8) sim_rate=106817 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 18:42:18 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(1,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 26427287 (ipc=116.9) sim_rate=106993 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 18:42:19 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(6,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26597269 (ipc=117.2) sim_rate=107247 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 18:42:20 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 26705563 (ipc=117.4) sim_rate=107251 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 18:42:21 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(4,4,0) tid=(3,7,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(8,1,0) tid=(0,3,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26928999 (ipc=117.9) sim_rate=107715 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 18:42:22 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 27027824 (ipc=118.0) sim_rate=107680 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 18:42:23 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(3,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 27277829 (ipc=118.6) sim_rate=108245 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 18:42:24 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 27393231 (ipc=118.8) sim_rate=108273 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 18:42:25 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(5,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 27494617 (ipc=119.0) sim_rate=108246 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 18:42:26 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(4,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(6,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27684382 (ipc=119.3) sim_rate=108566 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 18:42:27 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(6,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 27780006 (ipc=119.5) sim_rate=108515 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 18:42:28 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(4,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27976782 (ipc=119.8) sim_rate=108859 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 18:42:29 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 28047371 (ipc=119.9) sim_rate=108710 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 18:42:30 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(8,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 28174278 (ipc=119.9) sim_rate=108780 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 18:42:31 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(4,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 28287063 (ipc=119.9) sim_rate=108796 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 18:42:32 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,2,0) tid=(5,1,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 28402068 (ipc=119.8) sim_rate=108820 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 18:42:33 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(6,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28545004 (ipc=119.9) sim_rate=108950 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 18:42:34 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28635016 (ipc=120.1) sim_rate=108878 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 18:42:35 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(2,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28788063 (ipc=120.2) sim_rate=109045 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 18:42:36 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 28939301 (ipc=120.3) sim_rate=109204 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 18:42:37 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(2,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 29002332 (ipc=120.3) sim_rate=109031 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 18:42:38 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 29140509 (ipc=120.4) sim_rate=109140 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 18:42:39 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 29271629 (ipc=120.5) sim_rate=109222 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 18:42:40 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,6,0) tid=(6,5,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29413927 (ipc=120.5) sim_rate=109345 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 18:42:41 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 29566280 (ipc=120.7) sim_rate=109504 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 18:42:42 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29646398 (ipc=120.8) sim_rate=109396 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 18:42:43 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29825730 (ipc=121.0) sim_rate=109653 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 18:42:44 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(6,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 29951843 (ipc=121.0) sim_rate=109713 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 18:42:45 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 30075160 (ipc=121.0) sim_rate=109763 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 18:42:46 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(6,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 30122930 (ipc=121.0) sim_rate=109537 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 18:42:47 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(6,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 30229864 (ipc=120.9) sim_rate=109528 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 18:42:48 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(7,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 30336686 (ipc=120.9) sim_rate=109518 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 18:42:49 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 30463416 (ipc=120.9) sim_rate=109580 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 18:42:50 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30599655 (ipc=120.9) sim_rate=109676 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 18:42:51 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30717187 (ipc=120.9) sim_rate=109704 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 18:42:52 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(6,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30827284 (ipc=120.9) sim_rate=109705 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 18:42:53 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30945423 (ipc=120.9) sim_rate=109735 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 18:42:54 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 31040487 (ipc=120.8) sim_rate=109683 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 18:42:55 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(8,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 31137090 (ipc=120.7) sim_rate=109637 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 18:42:56 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(2,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 31267179 (ipc=120.7) sim_rate=109709 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 18:42:57 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31393067 (ipc=120.7) sim_rate=109765 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 18:42:58 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31501165 (ipc=120.7) sim_rate=109760 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 18:42:59 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(6,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31631404 (ipc=120.7) sim_rate=109831 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 18:43:00 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31745301 (ipc=120.7) sim_rate=109845 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 18:43:01 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(3,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 31845988 (ipc=120.6) sim_rate=109813 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 18:43:02 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(8,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31969272 (ipc=120.6) sim_rate=109860 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 18:43:03 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(6,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 32089027 (ipc=120.6) sim_rate=109893 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 18:43:04 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 32200300 (ipc=120.6) sim_rate=109898 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 18:43:05 2018
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 32259616 (ipc=120.6) sim_rate=109726 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 18:43:06 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 32423017 (ipc=120.5) sim_rate=109908 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 18:43:07 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32483690 (ipc=120.5) sim_rate=109742 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 18:43:08 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(6,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 32644123 (ipc=120.5) sim_rate=109912 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 18:43:09 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(8,0,0) tid=(2,4,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 32762065 (ipc=120.4) sim_rate=109939 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 18:43:10 2018
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32820949 (ipc=120.4) sim_rate=109769 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 18:43:11 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(3,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32942320 (ipc=120.4) sim_rate=109807 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 18:43:12 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 33048919 (ipc=120.4) sim_rate=109797 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 18:43:13 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 33150591 (ipc=120.3) sim_rate=109770 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 18:43:14 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(2,3,0) tid=(3,3,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 33272913 (ipc=120.3) sim_rate=109811 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 18:43:15 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(2,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33387485 (ipc=120.3) sim_rate=109827 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 18:43:16 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 33501203 (ipc=120.3) sim_rate=109840 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 18:43:17 2018
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33547492 (ipc=120.2) sim_rate=109632 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 18:43:18 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(6,0,0) tid=(4,1,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(0,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 33667216 (ipc=120.2) sim_rate=109665 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 18:43:19 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 33790106 (ipc=120.2) sim_rate=109708 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 18:43:20 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(5,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33895574 (ipc=120.2) sim_rate=109694 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 18:43:21 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(8,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33959446 (ipc=120.2) sim_rate=109546 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 18:43:22 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 34116469 (ipc=120.1) sim_rate=109699 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 18:43:23 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 34224824 (ipc=120.1) sim_rate=109694 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 18:43:24 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 34349285 (ipc=120.1) sim_rate=109742 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 18:43:25 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(8,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 34482209 (ipc=120.1) sim_rate=109815 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 18:43:26 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(0,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34600826 (ipc=120.1) sim_rate=109843 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 18:43:27 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34723386 (ipc=120.2) sim_rate=109884 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 18:43:28 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(4,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34815746 (ipc=120.1) sim_rate=109828 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 18:43:29 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(4,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34924991 (ipc=120.0) sim_rate=109827 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 18:43:30 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(0,3,0) tid=(0,7,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(3,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 35043194 (ipc=120.0) sim_rate=109853 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 18:43:31 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 35177787 (ipc=120.1) sim_rate=109930 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 18:43:32 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 35295335 (ipc=120.1) sim_rate=109954 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 18:43:33 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 35403567 (ipc=120.0) sim_rate=109948 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 18:43:34 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 35516973 (ipc=120.0) sim_rate=109959 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 18:43:35 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35580993 (ipc=120.0) sim_rate=109817 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 18:43:36 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 35767938 (ipc=120.0) sim_rate=110055 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 18:43:37 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35836319 (ipc=120.1) sim_rate=109927 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 18:43:38 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35964477 (ipc=120.1) sim_rate=109983 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 18:43:39 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 36064864 (ipc=120.0) sim_rate=109953 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 18:43:40 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 36144173 (ipc=119.9) sim_rate=109860 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 18:43:41 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 36300920 (ipc=119.8) sim_rate=110002 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 18:43:42 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 36368293 (ipc=119.8) sim_rate=109873 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 18:43:43 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(0,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 36524718 (ipc=119.9) sim_rate=110014 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 18:43:44 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 36589462 (ipc=120.0) sim_rate=109878 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 18:43:45 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(1,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 36702177 (ipc=119.9) sim_rate=109886 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 18:43:46 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(5,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 36810044 (ipc=119.9) sim_rate=109880 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 18:43:47 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(4,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 36912991 (ipc=119.8) sim_rate=109860 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 18:43:48 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 37006040 (ipc=119.8) sim_rate=109810 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 18:43:49 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 37119700 (ipc=119.7) sim_rate=109821 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 18:43:50 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(7,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 37265141 (ipc=119.8) sim_rate=109926 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 18:43:51 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 37342184 (ipc=119.9) sim_rate=109829 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 18:43:52 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(7,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 37486555 (ipc=120.0) sim_rate=109931 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 18:43:53 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(6,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 37587925 (ipc=119.9) sim_rate=109906 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 18:43:54 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 314500  inst.: 37678131 (ipc=119.8) sim_rate=109848 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 18:43:55 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 315500  inst.: 37783041 (ipc=119.8) sim_rate=109834 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 18:43:56 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 316500  inst.: 37913883 (ipc=119.8) sim_rate=109895 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 18:43:57 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(7,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37988568 (ipc=119.8) sim_rate=109793 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 18:43:58 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(6,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 38140080 (ipc=119.9) sim_rate=109913 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 18:43:59 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 38264624 (ipc=120.0) sim_rate=109955 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 18:44:00 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 38323992 (ipc=119.9) sim_rate=109810 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 18:44:01 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 38454114 (ipc=119.8) sim_rate=109868 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 18:44:02 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(7,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 38584795 (ipc=119.8) sim_rate=109928 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 18:44:03 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(3,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 38712076 (ipc=119.9) sim_rate=109977 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 18:44:04 2018
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38774710 (ipc=119.9) sim_rate=109843 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 18:44:05 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 38915763 (ipc=119.9) sim_rate=109931 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 18:44:06 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 39030493 (ipc=119.9) sim_rate=109945 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 18:44:07 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 39146309 (ipc=119.9) sim_rate=109961 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 18:44:08 2018
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 39200367 (ipc=119.9) sim_rate=109804 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 18:44:09 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 39306311 (ipc=119.8) sim_rate=109794 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 18:44:10 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 39427446 (ipc=119.8) sim_rate=109825 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 18:44:11 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 39563115 (ipc=119.9) sim_rate=109897 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 18:44:12 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39627563 (ipc=119.9) sim_rate=109771 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 18:44:13 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(6,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 39759260 (ipc=119.9) sim_rate=109832 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 18:44:14 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(3,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 39881665 (ipc=119.9) sim_rate=109866 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 18:44:15 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 39984773 (ipc=119.9) sim_rate=109848 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 18:44:16 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(1,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 40103896 (ipc=119.9) sim_rate=109873 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 18:44:17 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(1,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 40232373 (ipc=119.9) sim_rate=109924 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 18:44:18 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(2,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 40375787 (ipc=120.0) sim_rate=110015 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 18:44:19 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(4,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(2,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 40500691 (ipc=120.0) sim_rate=110056 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 18:44:20 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 40621342 (ipc=120.0) sim_rate=110084 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 18:44:21 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(7,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 40732955 (ipc=120.0) sim_rate=110089 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 18:44:22 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(1,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40849980 (ipc=120.0) sim_rate=110107 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 18:44:23 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 40981908 (ipc=120.0) sim_rate=110166 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 18:44:24 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(6,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 41125261 (ipc=120.1) sim_rate=110255 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 18:44:25 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(1,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 41186944 (ipc=120.1) sim_rate=110125 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 18:44:26 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(2,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 41316100 (ipc=120.1) sim_rate=110176 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 18:44:27 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 41444540 (ipc=120.1) sim_rate=110224 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 18:44:28 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 41552740 (ipc=120.1) sim_rate=110219 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 18:44:29 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41654334 (ipc=120.0) sim_rate=110196 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 18:44:30 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(7,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41773285 (ipc=120.0) sim_rate=110219 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 18:44:31 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(7,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41927198 (ipc=120.1) sim_rate=110334 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 18:44:32 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,6,0) tid=(0,6,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 42075882 (ipc=120.2) sim_rate=110435 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 18:44:33 2018
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 42144339 (ipc=120.2) sim_rate=110325 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 18:44:34 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 42258091 (ipc=120.2) sim_rate=110334 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 18:44:35 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 42348703 (ipc=120.1) sim_rate=110283 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 18:44:36 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(8,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 42399967 (ipc=120.1) sim_rate=110129 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 18:44:37 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42525340 (ipc=120.1) sim_rate=110169 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 18:44:38 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(6,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 42651460 (ipc=120.1) sim_rate=110210 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 18:44:39 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42780983 (ipc=120.2) sim_rate=110260 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 18:44:40 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 357000  inst.: 42924599 (ipc=120.2) sim_rate=110346 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 18:44:41 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 42981501 (ipc=120.2) sim_rate=110208 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 18:44:42 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 43079386 (ipc=120.2) sim_rate=110177 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 18:44:43 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 43200489 (ipc=120.2) sim_rate=110205 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 18:44:44 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(2,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 43311683 (ipc=120.1) sim_rate=110207 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 18:44:45 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 43433395 (ipc=120.1) sim_rate=110237 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 18:44:46 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(4,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43497654 (ipc=120.2) sim_rate=110120 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 18:44:47 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(5,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43641561 (ipc=120.2) sim_rate=110205 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 18:44:48 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(4,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43800579 (ipc=120.3) sim_rate=110328 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 18:44:49 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 43866975 (ipc=120.3) sim_rate=110218 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 18:44:50 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(3,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 43987083 (ipc=120.3) sim_rate=110243 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 18:44:51 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 44079722 (ipc=120.3) sim_rate=110199 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 18:44:52 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(5,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 44181561 (ipc=120.2) sim_rate=110178 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 18:44:53 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(7,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 44293258 (ipc=120.2) sim_rate=110182 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 18:44:54 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(3,4,0) tid=(2,3,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 44489968 (ipc=120.4) sim_rate=110396 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 18:44:55 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(7,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 44563651 (ipc=120.4) sim_rate=110306 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 18:44:56 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 44699189 (ipc=120.5) sim_rate=110368 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 18:44:57 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(6,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44755253 (ipc=120.5) sim_rate=110234 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 18:44:58 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(6,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 44858288 (ipc=120.4) sim_rate=110216 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 18:44:59 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 44961136 (ipc=120.4) sim_rate=110198 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 18:45:00 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 45081236 (ipc=120.4) sim_rate=110223 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 18:45:01 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 45230706 (ipc=120.5) sim_rate=110318 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 18:45:02 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 45386317 (ipc=120.5) sim_rate=110428 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 18:45:03 2018
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 45439116 (ipc=120.5) sim_rate=110289 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 18:45:04 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45566126 (ipc=120.5) sim_rate=110329 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 18:45:05 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(5,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45687962 (ipc=120.5) sim_rate=110357 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 18:45:06 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45817811 (ipc=120.6) sim_rate=110404 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 18:45:07 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(4,6,0) tid=(4,7,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(2,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 45952760 (ipc=120.6) sim_rate=110463 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 18:45:08 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(4,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 46082145 (ipc=120.6) sim_rate=110508 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 18:45:09 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 46151161 (ipc=120.7) sim_rate=110409 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 18:45:10 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 46290070 (ipc=120.7) sim_rate=110477 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 18:45:11 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 46431106 (ipc=120.8) sim_rate=110550 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 18:45:12 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(4,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 46574059 (ipc=120.8) sim_rate=110627 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 18:45:13 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46635855 (ipc=120.8) sim_rate=110511 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 18:45:14 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46763465 (ipc=120.8) sim_rate=110551 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 18:45:15 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46892715 (ipc=120.9) sim_rate=110596 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 18:45:16 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(3,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 47034565 (ipc=120.9) sim_rate=110669 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 18:45:17 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(4,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 47180121 (ipc=121.0) sim_rate=110751 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 18:45:18 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(2,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 47245261 (ipc=121.0) sim_rate=110644 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 18:45:19 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 47382917 (ipc=121.0) sim_rate=110707 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 18:45:20 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 47489744 (ipc=121.0) sim_rate=110698 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 18:45:21 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 47547722 (ipc=121.0) sim_rate=110576 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 18:45:22 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47676982 (ipc=121.0) sim_rate=110619 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 18:45:23 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47815141 (ipc=121.1) sim_rate=110683 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 18:45:24 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47940775 (ipc=121.1) sim_rate=110717 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 18:45:25 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 48039828 (ipc=121.0) sim_rate=110690 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 18:45:26 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 48152111 (ipc=121.0) sim_rate=110694 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 18:45:27 2018
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 48203518 (ipc=121.0) sim_rate=110558 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 18:45:28 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 48300391 (ipc=120.9) sim_rate=110527 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 18:45:29 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(5,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 48425485 (ipc=120.9) sim_rate=110560 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 18:45:30 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(7,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 48546746 (ipc=120.9) sim_rate=110584 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 18:45:31 2018
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48604446 (ipc=120.9) sim_rate=110464 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 18:45:32 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(4,1,0) tid=(6,6,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 48712400 (ipc=120.9) sim_rate=110458 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 18:45:33 2018
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 48805627 (ipc=120.8) sim_rate=110419 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 18:45:34 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 48903879 (ipc=120.8) sim_rate=110392 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 18:45:35 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(4,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 406000  inst.: 49009309 (ipc=120.7) sim_rate=110381 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 18:45:36 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(5,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 407000  inst.: 49119063 (ipc=120.7) sim_rate=110379 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 18:45:37 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(6,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 49228721 (ipc=120.7) sim_rate=110378 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 18:45:38 2018
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 49285537 (ipc=120.7) sim_rate=110258 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 18:45:39 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 409500  inst.: 49377237 (ipc=120.6) sim_rate=110217 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 18:45:40 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 49484837 (ipc=120.5) sim_rate=110211 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 18:45:41 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49580435 (ipc=120.5) sim_rate=110178 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 18:45:42 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(5,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49673553 (ipc=120.4) sim_rate=110140 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 18:45:43 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49770199 (ipc=120.4) sim_rate=110111 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 18:45:44 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49854751 (ipc=120.3) sim_rate=110054 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 18:45:45 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(8,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49964171 (ipc=120.3) sim_rate=110053 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 18:45:46 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(8,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 416000  inst.: 50008243 (ipc=120.2) sim_rate=109908 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 18:45:47 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 50105201 (ipc=120.2) sim_rate=109879 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 18:45:48 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 50202487 (ipc=120.1) sim_rate=109852 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 18:45:49 2018
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 50281423 (ipc=120.0) sim_rate=109784 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 18:45:50 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 50367845 (ipc=119.9) sim_rate=109733 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 18:45:51 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 50465547 (ipc=119.9) sim_rate=109707 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 18:45:52 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50543545 (ipc=119.8) sim_rate=109638 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 18:45:53 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 50633741 (ipc=119.7) sim_rate=109596 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 18:45:54 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 50719235 (ipc=119.6) sim_rate=109544 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 18:45:55 2018
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50764395 (ipc=119.6) sim_rate=109406 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 18:45:56 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50849533 (ipc=119.5) sim_rate=109353 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 18:45:57 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50931625 (ipc=119.4) sim_rate=109295 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 18:45:58 2018
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50969079 (ipc=119.4) sim_rate=109141 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 18:45:59 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 51050273 (ipc=119.3) sim_rate=109081 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 18:46:00 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 51123691 (ipc=119.2) sim_rate=109005 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 18:46:01 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 51219103 (ipc=119.1) sim_rate=108976 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 18:46:02 2018
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 51252539 (ipc=119.1) sim_rate=108816 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 18:46:03 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(2,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 51369365 (ipc=118.9) sim_rate=108833 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 18:46:04 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 51421831 (ipc=118.9) sim_rate=108714 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 18:46:05 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51533199 (ipc=118.7) sim_rate=108719 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 18:46:06 2018
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 51583477 (ipc=118.7) sim_rate=108596 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 18:46:07 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51669445 (ipc=118.6) sim_rate=108549 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 18:46:08 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 436500  inst.: 51740647 (ipc=118.5) sim_rate=108470 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 18:46:09 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51819319 (ipc=118.4) sim_rate=108408 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 18:46:10 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(7,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51896543 (ipc=118.4) sim_rate=108343 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 18:46:11 2018
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 51974353 (ipc=118.3) sim_rate=108279 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 18:46:12 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 52059405 (ipc=118.2) sim_rate=108231 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 18:46:13 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 52144399 (ipc=118.1) sim_rate=108183 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 18:46:14 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(7,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 52221671 (ipc=118.0) sim_rate=108119 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 18:46:15 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 52310261 (ipc=117.9) sim_rate=108079 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 18:46:16 2018
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 52387939 (ipc=117.9) sim_rate=108016 (inst/sec) elapsed = 0:0:08:05 / Thu Apr 12 18:46:17 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 52475207 (ipc=117.8) sim_rate=107973 (inst/sec) elapsed = 0:0:08:06 / Thu Apr 12 18:46:18 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 52552683 (ipc=117.7) sim_rate=107911 (inst/sec) elapsed = 0:0:08:07 / Thu Apr 12 18:46:19 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52592775 (ipc=117.7) sim_rate=107772 (inst/sec) elapsed = 0:0:08:08 / Thu Apr 12 18:46:20 2018
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52665359 (ipc=117.6) sim_rate=107700 (inst/sec) elapsed = 0:0:08:09 / Thu Apr 12 18:46:21 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52746079 (ipc=117.5) sim_rate=107645 (inst/sec) elapsed = 0:0:08:10 / Thu Apr 12 18:46:22 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(3,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52820973 (ipc=117.4) sim_rate=107578 (inst/sec) elapsed = 0:0:08:11 / Thu Apr 12 18:46:23 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52893559 (ipc=117.3) sim_rate=107507 (inst/sec) elapsed = 0:0:08:12 / Thu Apr 12 18:46:24 2018
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 52932149 (ipc=117.2) sim_rate=107367 (inst/sec) elapsed = 0:0:08:13 / Thu Apr 12 18:46:25 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 53014883 (ipc=117.2) sim_rate=107317 (inst/sec) elapsed = 0:0:08:14 / Thu Apr 12 18:46:26 2018
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 53081055 (ipc=117.0) sim_rate=107234 (inst/sec) elapsed = 0:0:08:15 / Thu Apr 12 18:46:27 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(1,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 454500  inst.: 53158297 (ipc=117.0) sim_rate=107173 (inst/sec) elapsed = 0:0:08:16 / Thu Apr 12 18:46:28 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(2,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 53237489 (ipc=116.9) sim_rate=107117 (inst/sec) elapsed = 0:0:08:17 / Thu Apr 12 18:46:29 2018
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 53272931 (ipc=116.8) sim_rate=106973 (inst/sec) elapsed = 0:0:08:18 / Thu Apr 12 18:46:30 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 53354101 (ipc=116.7) sim_rate=106922 (inst/sec) elapsed = 0:0:08:19 / Thu Apr 12 18:46:31 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53438591 (ipc=116.7) sim_rate=106877 (inst/sec) elapsed = 0:0:08:20 / Thu Apr 12 18:46:32 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(4,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53513565 (ipc=116.6) sim_rate=106813 (inst/sec) elapsed = 0:0:08:21 / Thu Apr 12 18:46:33 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53601755 (ipc=116.5) sim_rate=106776 (inst/sec) elapsed = 0:0:08:22 / Thu Apr 12 18:46:34 2018
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53647571 (ipc=116.5) sim_rate=106655 (inst/sec) elapsed = 0:0:08:23 / Thu Apr 12 18:46:35 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 53730175 (ipc=116.4) sim_rate=106607 (inst/sec) elapsed = 0:0:08:24 / Thu Apr 12 18:46:36 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 53817041 (ipc=116.4) sim_rate=106568 (inst/sec) elapsed = 0:0:08:25 / Thu Apr 12 18:46:37 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53909797 (ipc=116.3) sim_rate=106541 (inst/sec) elapsed = 0:0:08:26 / Thu Apr 12 18:46:38 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(0,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53997873 (ipc=116.2) sim_rate=106504 (inst/sec) elapsed = 0:0:08:27 / Thu Apr 12 18:46:39 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 54089955 (ipc=116.2) sim_rate=106476 (inst/sec) elapsed = 0:0:08:28 / Thu Apr 12 18:46:40 2018
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 54177951 (ipc=116.1) sim_rate=106439 (inst/sec) elapsed = 0:0:08:29 / Thu Apr 12 18:46:41 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(5,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 54222275 (ipc=116.1) sim_rate=106318 (inst/sec) elapsed = 0:0:08:30 / Thu Apr 12 18:46:42 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 54317497 (ipc=116.1) sim_rate=106296 (inst/sec) elapsed = 0:0:08:31 / Thu Apr 12 18:46:43 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 54404035 (ipc=116.0) sim_rate=106257 (inst/sec) elapsed = 0:0:08:32 / Thu Apr 12 18:46:44 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 470000  inst.: 54492459 (ipc=115.9) sim_rate=106223 (inst/sec) elapsed = 0:0:08:33 / Thu Apr 12 18:46:45 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 54584545 (ipc=115.9) sim_rate=106195 (inst/sec) elapsed = 0:0:08:34 / Thu Apr 12 18:46:46 2018
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54628403 (ipc=115.9) sim_rate=106074 (inst/sec) elapsed = 0:0:08:35 / Thu Apr 12 18:46:47 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54715708 (ipc=115.8) sim_rate=106038 (inst/sec) elapsed = 0:0:08:36 / Thu Apr 12 18:46:48 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54799263 (ipc=115.7) sim_rate=105994 (inst/sec) elapsed = 0:0:08:37 / Thu Apr 12 18:46:49 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(4,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 54894872 (ipc=115.7) sim_rate=105974 (inst/sec) elapsed = 0:0:08:38 / Thu Apr 12 18:46:50 2018
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54935792 (ipc=115.7) sim_rate=105849 (inst/sec) elapsed = 0:0:08:39 / Thu Apr 12 18:46:51 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(2,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 55055646 (ipc=115.5) sim_rate=105876 (inst/sec) elapsed = 0:0:08:40 / Thu Apr 12 18:46:52 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 55141376 (ipc=115.5) sim_rate=105837 (inst/sec) elapsed = 0:0:08:41 / Thu Apr 12 18:46:53 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 55186557 (ipc=115.5) sim_rate=105721 (inst/sec) elapsed = 0:0:08:42 / Thu Apr 12 18:46:54 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 55294560 (ipc=115.3) sim_rate=105725 (inst/sec) elapsed = 0:0:08:43 / Thu Apr 12 18:46:55 2018
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 55339125 (ipc=115.3) sim_rate=105609 (inst/sec) elapsed = 0:0:08:44 / Thu Apr 12 18:46:56 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 55420365 (ipc=115.2) sim_rate=105562 (inst/sec) elapsed = 0:0:08:45 / Thu Apr 12 18:46:57 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(8,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 55505642 (ipc=115.2) sim_rate=105524 (inst/sec) elapsed = 0:0:08:46 / Thu Apr 12 18:46:58 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 55599500 (ipc=115.1) sim_rate=105501 (inst/sec) elapsed = 0:0:08:47 / Thu Apr 12 18:46:59 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 55686457 (ipc=115.1) sim_rate=105466 (inst/sec) elapsed = 0:0:08:48 / Thu Apr 12 18:47:00 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 55780876 (ipc=115.0) sim_rate=105445 (inst/sec) elapsed = 0:0:08:49 / Thu Apr 12 18:47:01 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(1,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 55883111 (ipc=115.0) sim_rate=105439 (inst/sec) elapsed = 0:0:08:50 / Thu Apr 12 18:47:02 2018
GPGPU-Sim uArch: cycles simulated: 487000  inst.: 55972401 (ipc=114.9) sim_rate=105409 (inst/sec) elapsed = 0:0:08:51 / Thu Apr 12 18:47:03 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 56059509 (ipc=114.9) sim_rate=105375 (inst/sec) elapsed = 0:0:08:52 / Thu Apr 12 18:47:04 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 56101418 (ipc=114.8) sim_rate=105255 (inst/sec) elapsed = 0:0:08:53 / Thu Apr 12 18:47:05 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(2,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 56194114 (ipc=114.8) sim_rate=105232 (inst/sec) elapsed = 0:0:08:54 / Thu Apr 12 18:47:06 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(1,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 56279057 (ipc=114.7) sim_rate=105194 (inst/sec) elapsed = 0:0:08:55 / Thu Apr 12 18:47:07 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 56374983 (ipc=114.7) sim_rate=105177 (inst/sec) elapsed = 0:0:08:56 / Thu Apr 12 18:47:08 2018
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56465646 (ipc=114.7) sim_rate=105150 (inst/sec) elapsed = 0:0:08:57 / Thu Apr 12 18:47:09 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(2,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 56557035 (ipc=114.6) sim_rate=105124 (inst/sec) elapsed = 0:0:08:58 / Thu Apr 12 18:47:10 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(3,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56633678 (ipc=114.5) sim_rate=105071 (inst/sec) elapsed = 0:0:08:59 / Thu Apr 12 18:47:11 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(3,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56722754 (ipc=114.5) sim_rate=105042 (inst/sec) elapsed = 0:0:09:00 / Thu Apr 12 18:47:12 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(2,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56793144 (ipc=114.4) sim_rate=104978 (inst/sec) elapsed = 0:0:09:01 / Thu Apr 12 18:47:13 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56867812 (ipc=114.3) sim_rate=104922 (inst/sec) elapsed = 0:0:09:02 / Thu Apr 12 18:47:14 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(0,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 56972152 (ipc=114.2) sim_rate=104921 (inst/sec) elapsed = 0:0:09:03 / Thu Apr 12 18:47:15 2018
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 57006310 (ipc=114.1) sim_rate=104791 (inst/sec) elapsed = 0:0:09:04 / Thu Apr 12 18:47:16 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 57076216 (ipc=114.0) sim_rate=104727 (inst/sec) elapsed = 0:0:09:05 / Thu Apr 12 18:47:17 2018
GPGPU-Sim uArch: cycles simulated: 501500  inst.: 57151086 (ipc=114.0) sim_rate=104672 (inst/sec) elapsed = 0:0:09:06 / Thu Apr 12 18:47:18 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 57258323 (ipc=113.8) sim_rate=104677 (inst/sec) elapsed = 0:0:09:07 / Thu Apr 12 18:47:19 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(4,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 57323646 (ipc=113.7) sim_rate=104605 (inst/sec) elapsed = 0:0:09:08 / Thu Apr 12 18:47:20 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 57393061 (ipc=113.6) sim_rate=104541 (inst/sec) elapsed = 0:0:09:09 / Thu Apr 12 18:47:21 2018
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 57457597 (ipc=113.6) sim_rate=104468 (inst/sec) elapsed = 0:0:09:10 / Thu Apr 12 18:47:22 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 507000  inst.: 57517301 (ipc=113.4) sim_rate=104387 (inst/sec) elapsed = 0:0:09:11 / Thu Apr 12 18:47:23 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 57578640 (ipc=113.3) sim_rate=104309 (inst/sec) elapsed = 0:0:09:12 / Thu Apr 12 18:47:24 2018
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57644924 (ipc=113.3) sim_rate=104240 (inst/sec) elapsed = 0:0:09:13 / Thu Apr 12 18:47:25 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(6,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 510500  inst.: 57748382 (ipc=113.1) sim_rate=104238 (inst/sec) elapsed = 0:0:09:14 / Thu Apr 12 18:47:26 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 57816055 (ipc=113.0) sim_rate=104173 (inst/sec) elapsed = 0:0:09:15 / Thu Apr 12 18:47:27 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(2,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57881631 (ipc=112.9) sim_rate=104103 (inst/sec) elapsed = 0:0:09:16 / Thu Apr 12 18:47:28 2018
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 57940796 (ipc=112.8) sim_rate=104022 (inst/sec) elapsed = 0:0:09:17 / Thu Apr 12 18:47:29 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(6,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 58037934 (ipc=112.7) sim_rate=104010 (inst/sec) elapsed = 0:0:09:18 / Thu Apr 12 18:47:30 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(3,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 58100663 (ipc=112.6) sim_rate=103936 (inst/sec) elapsed = 0:0:09:19 / Thu Apr 12 18:47:31 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 58173849 (ipc=112.5) sim_rate=103881 (inst/sec) elapsed = 0:0:09:20 / Thu Apr 12 18:47:32 2018
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 58233966 (ipc=112.4) sim_rate=103803 (inst/sec) elapsed = 0:0:09:21 / Thu Apr 12 18:47:33 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(2,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 58304769 (ipc=112.3) sim_rate=103745 (inst/sec) elapsed = 0:0:09:22 / Thu Apr 12 18:47:34 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(4,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 58369694 (ipc=112.2) sim_rate=103676 (inst/sec) elapsed = 0:0:09:23 / Thu Apr 12 18:47:35 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(4,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 58466283 (ipc=112.1) sim_rate=103663 (inst/sec) elapsed = 0:0:09:24 / Thu Apr 12 18:47:36 2018
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58519835 (ipc=112.0) sim_rate=103574 (inst/sec) elapsed = 0:0:09:25 / Thu Apr 12 18:47:37 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 524000  inst.: 58616176 (ipc=111.9) sim_rate=103562 (inst/sec) elapsed = 0:0:09:26 / Thu Apr 12 18:47:38 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(7,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 525000  inst.: 58664437 (ipc=111.7) sim_rate=103464 (inst/sec) elapsed = 0:0:09:27 / Thu Apr 12 18:47:39 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 526500  inst.: 58752967 (ipc=111.6) sim_rate=103438 (inst/sec) elapsed = 0:0:09:28 / Thu Apr 12 18:47:40 2018
GPGPU-Sim uArch: cycles simulated: 527500  inst.: 58807389 (ipc=111.5) sim_rate=103352 (inst/sec) elapsed = 0:0:09:29 / Thu Apr 12 18:47:41 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(7,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 58902742 (ipc=111.3) sim_rate=103338 (inst/sec) elapsed = 0:0:09:30 / Thu Apr 12 18:47:42 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(0,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 530000  inst.: 58962350 (ipc=111.2) sim_rate=103261 (inst/sec) elapsed = 0:0:09:31 / Thu Apr 12 18:47:43 2018
GPGPU-Sim uArch: cycles simulated: 531000  inst.: 59024967 (ipc=111.2) sim_rate=103190 (inst/sec) elapsed = 0:0:09:32 / Thu Apr 12 18:47:44 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 59116955 (ipc=111.0) sim_rate=103170 (inst/sec) elapsed = 0:0:09:33 / Thu Apr 12 18:47:45 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(6,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 59176559 (ipc=110.9) sim_rate=103095 (inst/sec) elapsed = 0:0:09:34 / Thu Apr 12 18:47:46 2018
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 59231268 (ipc=110.8) sim_rate=103010 (inst/sec) elapsed = 0:0:09:35 / Thu Apr 12 18:47:47 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 59314303 (ipc=110.7) sim_rate=102976 (inst/sec) elapsed = 0:0:09:36 / Thu Apr 12 18:47:48 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(2,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 59375004 (ipc=110.6) sim_rate=102902 (inst/sec) elapsed = 0:0:09:37 / Thu Apr 12 18:47:49 2018
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 59435121 (ipc=110.5) sim_rate=102828 (inst/sec) elapsed = 0:0:09:38 / Thu Apr 12 18:47:50 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(5,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 59534650 (ipc=110.4) sim_rate=102823 (inst/sec) elapsed = 0:0:09:39 / Thu Apr 12 18:47:51 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 59599013 (ipc=110.3) sim_rate=102756 (inst/sec) elapsed = 0:0:09:40 / Thu Apr 12 18:47:52 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 59686950 (ipc=110.1) sim_rate=102731 (inst/sec) elapsed = 0:0:09:41 / Thu Apr 12 18:47:53 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(3,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 59751566 (ipc=110.0) sim_rate=102665 (inst/sec) elapsed = 0:0:09:42 / Thu Apr 12 18:47:54 2018
GPGPU-Sim uArch: cycles simulated: 544000  inst.: 59799780 (ipc=109.9) sim_rate=102572 (inst/sec) elapsed = 0:0:09:43 / Thu Apr 12 18:47:55 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59881237 (ipc=109.8) sim_rate=102536 (inst/sec) elapsed = 0:0:09:44 / Thu Apr 12 18:47:56 2018
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 59932739 (ipc=109.7) sim_rate=102449 (inst/sec) elapsed = 0:0:09:45 / Thu Apr 12 18:47:57 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 60001835 (ipc=109.6) sim_rate=102392 (inst/sec) elapsed = 0:0:09:46 / Thu Apr 12 18:47:58 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 60108626 (ipc=109.5) sim_rate=102399 (inst/sec) elapsed = 0:0:09:47 / Thu Apr 12 18:47:59 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 60179605 (ipc=109.4) sim_rate=102346 (inst/sec) elapsed = 0:0:09:48 / Thu Apr 12 18:48:00 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(7,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 551000  inst.: 60257011 (ipc=109.4) sim_rate=102303 (inst/sec) elapsed = 0:0:09:49 / Thu Apr 12 18:48:01 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 60362147 (ipc=109.3) sim_rate=102308 (inst/sec) elapsed = 0:0:09:50 / Thu Apr 12 18:48:02 2018
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 60422840 (ipc=109.2) sim_rate=102238 (inst/sec) elapsed = 0:0:09:51 / Thu Apr 12 18:48:03 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 60478280 (ipc=109.1) sim_rate=102159 (inst/sec) elapsed = 0:0:09:52 / Thu Apr 12 18:48:04 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(5,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 556000  inst.: 60574569 (ipc=108.9) sim_rate=102149 (inst/sec) elapsed = 0:0:09:53 / Thu Apr 12 18:48:05 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(8,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60636204 (ipc=108.9) sim_rate=102081 (inst/sec) elapsed = 0:0:09:54 / Thu Apr 12 18:48:06 2018
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60710632 (ipc=108.8) sim_rate=102034 (inst/sec) elapsed = 0:0:09:55 / Thu Apr 12 18:48:07 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(6,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60779640 (ipc=108.7) sim_rate=101979 (inst/sec) elapsed = 0:0:09:56 / Thu Apr 12 18:48:08 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(2,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60855101 (ipc=108.7) sim_rate=101934 (inst/sec) elapsed = 0:0:09:57 / Thu Apr 12 18:48:09 2018
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 60918428 (ipc=108.6) sim_rate=101870 (inst/sec) elapsed = 0:0:09:58 / Thu Apr 12 18:48:10 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 61017317 (ipc=108.5) sim_rate=101865 (inst/sec) elapsed = 0:0:09:59 / Thu Apr 12 18:48:11 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 61089430 (ipc=108.4) sim_rate=101815 (inst/sec) elapsed = 0:0:10:00 / Thu Apr 12 18:48:12 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 564500  inst.: 61143309 (ipc=108.3) sim_rate=101735 (inst/sec) elapsed = 0:0:10:01 / Thu Apr 12 18:48:13 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(4,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 61235472 (ipc=108.2) sim_rate=101720 (inst/sec) elapsed = 0:0:10:02 / Thu Apr 12 18:48:14 2018
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 61294326 (ipc=108.1) sim_rate=101648 (inst/sec) elapsed = 0:0:10:03 / Thu Apr 12 18:48:15 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 61362771 (ipc=108.0) sim_rate=101593 (inst/sec) elapsed = 0:0:10:04 / Thu Apr 12 18:48:16 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 61440187 (ipc=108.0) sim_rate=101554 (inst/sec) elapsed = 0:0:10:05 / Thu Apr 12 18:48:17 2018
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61509991 (ipc=107.9) sim_rate=101501 (inst/sec) elapsed = 0:0:10:06 / Thu Apr 12 18:48:18 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(3,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 61582359 (ipc=107.9) sim_rate=101453 (inst/sec) elapsed = 0:0:10:07 / Thu Apr 12 18:48:19 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(0,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61650723 (ipc=107.8) sim_rate=101399 (inst/sec) elapsed = 0:0:10:08 / Thu Apr 12 18:48:20 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 61714733 (ipc=107.7) sim_rate=101337 (inst/sec) elapsed = 0:0:10:09 / Thu Apr 12 18:48:21 2018
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 61785116 (ipc=107.6) sim_rate=101287 (inst/sec) elapsed = 0:0:10:10 / Thu Apr 12 18:48:22 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(7,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61877670 (ipc=107.5) sim_rate=101272 (inst/sec) elapsed = 0:0:10:11 / Thu Apr 12 18:48:23 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(2,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61951508 (ipc=107.5) sim_rate=101227 (inst/sec) elapsed = 0:0:10:12 / Thu Apr 12 18:48:24 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(1,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 62018358 (ipc=107.4) sim_rate=101171 (inst/sec) elapsed = 0:0:10:13 / Thu Apr 12 18:48:25 2018
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 62083626 (ipc=107.3) sim_rate=101113 (inst/sec) elapsed = 0:0:10:14 / Thu Apr 12 18:48:26 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(8,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 62156540 (ipc=107.3) sim_rate=101067 (inst/sec) elapsed = 0:0:10:15 / Thu Apr 12 18:48:27 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 580500  inst.: 62229249 (ipc=107.2) sim_rate=101021 (inst/sec) elapsed = 0:0:10:16 / Thu Apr 12 18:48:28 2018
GPGPU-Sim uArch: cycles simulated: 581500  inst.: 62299077 (ipc=107.1) sim_rate=100970 (inst/sec) elapsed = 0:0:10:17 / Thu Apr 12 18:48:29 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 62371952 (ipc=107.1) sim_rate=100925 (inst/sec) elapsed = 0:0:10:18 / Thu Apr 12 18:48:30 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(8,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 62431593 (ipc=107.0) sim_rate=100858 (inst/sec) elapsed = 0:0:10:19 / Thu Apr 12 18:48:31 2018
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62505382 (ipc=106.9) sim_rate=100815 (inst/sec) elapsed = 0:0:10:20 / Thu Apr 12 18:48:32 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(7,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62575567 (ipc=106.9) sim_rate=100765 (inst/sec) elapsed = 0:0:10:21 / Thu Apr 12 18:48:33 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(7,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62644337 (ipc=106.8) sim_rate=100714 (inst/sec) elapsed = 0:0:10:22 / Thu Apr 12 18:48:34 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 62747693 (ipc=106.7) sim_rate=100718 (inst/sec) elapsed = 0:0:10:23 / Thu Apr 12 18:48:35 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(8,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 62812711 (ipc=106.6) sim_rate=100661 (inst/sec) elapsed = 0:0:10:24 / Thu Apr 12 18:48:36 2018
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 62882470 (ipc=106.6) sim_rate=100611 (inst/sec) elapsed = 0:0:10:25 / Thu Apr 12 18:48:37 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(3,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 62958753 (ipc=106.5) sim_rate=100573 (inst/sec) elapsed = 0:0:10:26 / Thu Apr 12 18:48:38 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(8,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 63021715 (ipc=106.5) sim_rate=100513 (inst/sec) elapsed = 0:0:10:27 / Thu Apr 12 18:48:39 2018
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 63097350 (ipc=106.4) sim_rate=100473 (inst/sec) elapsed = 0:0:10:28 / Thu Apr 12 18:48:40 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 63165753 (ipc=106.3) sim_rate=100422 (inst/sec) elapsed = 0:0:10:29 / Thu Apr 12 18:48:41 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 63228544 (ipc=106.3) sim_rate=100362 (inst/sec) elapsed = 0:0:10:30 / Thu Apr 12 18:48:42 2018
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 63301013 (ipc=106.2) sim_rate=100318 (inst/sec) elapsed = 0:0:10:31 / Thu Apr 12 18:48:43 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 63361931 (ipc=106.1) sim_rate=100256 (inst/sec) elapsed = 0:0:10:32 / Thu Apr 12 18:48:44 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 63436014 (ipc=106.1) sim_rate=100214 (inst/sec) elapsed = 0:0:10:33 / Thu Apr 12 18:48:45 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 63513952 (ipc=106.0) sim_rate=100179 (inst/sec) elapsed = 0:0:10:34 / Thu Apr 12 18:48:46 2018
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63575124 (ipc=106.0) sim_rate=100118 (inst/sec) elapsed = 0:0:10:35 / Thu Apr 12 18:48:47 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63645028 (ipc=105.9) sim_rate=100070 (inst/sec) elapsed = 0:0:10:36 / Thu Apr 12 18:48:48 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63712618 (ipc=105.8) sim_rate=100019 (inst/sec) elapsed = 0:0:10:37 / Thu Apr 12 18:48:49 2018
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63777254 (ipc=105.8) sim_rate=99964 (inst/sec) elapsed = 0:0:10:38 / Thu Apr 12 18:48:50 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63841027 (ipc=105.7) sim_rate=99907 (inst/sec) elapsed = 0:0:10:39 / Thu Apr 12 18:48:51 2018
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 63895474 (ipc=105.6) sim_rate=99836 (inst/sec) elapsed = 0:0:10:40 / Thu Apr 12 18:48:52 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(8,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63962451 (ipc=105.5) sim_rate=99785 (inst/sec) elapsed = 0:0:10:41 / Thu Apr 12 18:48:53 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 64055012 (ipc=105.4) sim_rate=99774 (inst/sec) elapsed = 0:0:10:42 / Thu Apr 12 18:48:54 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(0,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 64114503 (ipc=105.4) sim_rate=99711 (inst/sec) elapsed = 0:0:10:43 / Thu Apr 12 18:48:55 2018
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 64177804 (ipc=105.3) sim_rate=99654 (inst/sec) elapsed = 0:0:10:44 / Thu Apr 12 18:48:56 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(2,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 64235435 (ipc=105.2) sim_rate=99589 (inst/sec) elapsed = 0:0:10:45 / Thu Apr 12 18:48:57 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 64297983 (ipc=105.1) sim_rate=99532 (inst/sec) elapsed = 0:0:10:46 / Thu Apr 12 18:48:58 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64355781 (ipc=105.1) sim_rate=99467 (inst/sec) elapsed = 0:0:10:47 / Thu Apr 12 18:48:59 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 64449517 (ipc=105.0) sim_rate=99459 (inst/sec) elapsed = 0:0:10:48 / Thu Apr 12 18:49:00 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(2,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 64513801 (ipc=104.9) sim_rate=99404 (inst/sec) elapsed = 0:0:10:49 / Thu Apr 12 18:49:01 2018
GPGPU-Sim uArch: cycles simulated: 616000  inst.: 64572582 (ipc=104.8) sim_rate=99342 (inst/sec) elapsed = 0:0:10:50 / Thu Apr 12 18:49:02 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(1,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 617000  inst.: 64634848 (ipc=104.8) sim_rate=99285 (inst/sec) elapsed = 0:0:10:51 / Thu Apr 12 18:49:03 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 64727933 (ipc=104.7) sim_rate=99275 (inst/sec) elapsed = 0:0:10:52 / Thu Apr 12 18:49:04 2018
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 64788796 (ipc=104.6) sim_rate=99217 (inst/sec) elapsed = 0:0:10:53 / Thu Apr 12 18:49:05 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(5,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 620500  inst.: 64857583 (ipc=104.5) sim_rate=99170 (inst/sec) elapsed = 0:0:10:54 / Thu Apr 12 18:49:06 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(2,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 621500  inst.: 64919153 (ipc=104.5) sim_rate=99113 (inst/sec) elapsed = 0:0:10:55 / Thu Apr 12 18:49:07 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 65012216 (ipc=104.4) sim_rate=99103 (inst/sec) elapsed = 0:0:10:56 / Thu Apr 12 18:49:08 2018
GPGPU-Sim uArch: cycles simulated: 624000  inst.: 65073426 (ipc=104.3) sim_rate=99046 (inst/sec) elapsed = 0:0:10:57 / Thu Apr 12 18:49:09 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(8,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 65121644 (ipc=104.2) sim_rate=98969 (inst/sec) elapsed = 0:0:10:58 / Thu Apr 12 18:49:10 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 65203054 (ipc=104.1) sim_rate=98942 (inst/sec) elapsed = 0:0:10:59 / Thu Apr 12 18:49:11 2018
GPGPU-Sim uArch: cycles simulated: 627500  inst.: 65260466 (ipc=104.0) sim_rate=98879 (inst/sec) elapsed = 0:0:11:00 / Thu Apr 12 18:49:12 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(0,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 65315406 (ipc=103.9) sim_rate=98813 (inst/sec) elapsed = 0:0:11:01 / Thu Apr 12 18:49:13 2018
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 65367979 (ipc=103.8) sim_rate=98743 (inst/sec) elapsed = 0:0:11:02 / Thu Apr 12 18:49:14 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 65423477 (ipc=103.8) sim_rate=98677 (inst/sec) elapsed = 0:0:11:03 / Thu Apr 12 18:49:15 2018
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65481501 (ipc=103.7) sim_rate=98616 (inst/sec) elapsed = 0:0:11:04 / Thu Apr 12 18:49:16 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(4,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 65568009 (ipc=103.6) sim_rate=98598 (inst/sec) elapsed = 0:0:11:05 / Thu Apr 12 18:49:17 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 65624108 (ipc=103.5) sim_rate=98534 (inst/sec) elapsed = 0:0:11:06 / Thu Apr 12 18:49:18 2018
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 65681568 (ipc=103.4) sim_rate=98473 (inst/sec) elapsed = 0:0:11:07 / Thu Apr 12 18:49:19 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 636000  inst.: 65738689 (ipc=103.4) sim_rate=98411 (inst/sec) elapsed = 0:0:11:08 / Thu Apr 12 18:49:20 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(4,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 65796354 (ipc=103.3) sim_rate=98350 (inst/sec) elapsed = 0:0:11:09 / Thu Apr 12 18:49:21 2018
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 65854236 (ipc=103.2) sim_rate=98289 (inst/sec) elapsed = 0:0:11:10 / Thu Apr 12 18:49:22 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 65935582 (ipc=103.1) sim_rate=98264 (inst/sec) elapsed = 0:0:11:11 / Thu Apr 12 18:49:23 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(7,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 65994902 (ipc=103.0) sim_rate=98206 (inst/sec) elapsed = 0:0:11:12 / Thu Apr 12 18:49:24 2018
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 66054183 (ipc=103.0) sim_rate=98148 (inst/sec) elapsed = 0:0:11:13 / Thu Apr 12 18:49:25 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(5,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 66114690 (ipc=102.9) sim_rate=98093 (inst/sec) elapsed = 0:0:11:14 / Thu Apr 12 18:49:26 2018
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 66171984 (ipc=102.8) sim_rate=98032 (inst/sec) elapsed = 0:0:11:15 / Thu Apr 12 18:49:27 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 66254545 (ipc=102.7) sim_rate=98009 (inst/sec) elapsed = 0:0:11:16 / Thu Apr 12 18:49:28 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 66307246 (ipc=102.6) sim_rate=97942 (inst/sec) elapsed = 0:0:11:17 / Thu Apr 12 18:49:29 2018
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 66364339 (ipc=102.6) sim_rate=97882 (inst/sec) elapsed = 0:0:11:18 / Thu Apr 12 18:49:30 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(4,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 66419133 (ipc=102.5) sim_rate=97819 (inst/sec) elapsed = 0:0:11:19 / Thu Apr 12 18:49:31 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(2,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 649500  inst.: 66499999 (ipc=102.4) sim_rate=97794 (inst/sec) elapsed = 0:0:11:20 / Thu Apr 12 18:49:32 2018
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 66556265 (ipc=102.3) sim_rate=97733 (inst/sec) elapsed = 0:0:11:21 / Thu Apr 12 18:49:33 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(5,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66602461 (ipc=102.2) sim_rate=97657 (inst/sec) elapsed = 0:0:11:22 / Thu Apr 12 18:49:34 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 653000  inst.: 66688007 (ipc=102.1) sim_rate=97639 (inst/sec) elapsed = 0:0:11:23 / Thu Apr 12 18:49:35 2018
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66748143 (ipc=102.1) sim_rate=97585 (inst/sec) elapsed = 0:0:11:24 / Thu Apr 12 18:49:36 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 66809901 (ipc=102.0) sim_rate=97532 (inst/sec) elapsed = 0:0:11:25 / Thu Apr 12 18:49:37 2018
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 66866200 (ipc=101.9) sim_rate=97472 (inst/sec) elapsed = 0:0:11:26 / Thu Apr 12 18:49:38 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 66951898 (ipc=101.8) sim_rate=97455 (inst/sec) elapsed = 0:0:11:27 / Thu Apr 12 18:49:39 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(5,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 67009167 (ipc=101.8) sim_rate=97397 (inst/sec) elapsed = 0:0:11:28 / Thu Apr 12 18:49:40 2018
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 67067975 (ipc=101.7) sim_rate=97341 (inst/sec) elapsed = 0:0:11:29 / Thu Apr 12 18:49:41 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(4,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 67152436 (ipc=101.6) sim_rate=97322 (inst/sec) elapsed = 0:0:11:30 / Thu Apr 12 18:49:42 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(1,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 67208659 (ipc=101.5) sim_rate=97262 (inst/sec) elapsed = 0:0:11:31 / Thu Apr 12 18:49:43 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(1,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 67275159 (ipc=101.5) sim_rate=97218 (inst/sec) elapsed = 0:0:11:32 / Thu Apr 12 18:49:44 2018
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 67364103 (ipc=101.4) sim_rate=97206 (inst/sec) elapsed = 0:0:11:33 / Thu Apr 12 18:49:45 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(8,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 67421208 (ipc=101.3) sim_rate=97148 (inst/sec) elapsed = 0:0:11:34 / Thu Apr 12 18:49:46 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(4,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 67512061 (ipc=101.2) sim_rate=97139 (inst/sec) elapsed = 0:0:11:35 / Thu Apr 12 18:49:47 2018
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67562485 (ipc=101.1) sim_rate=97072 (inst/sec) elapsed = 0:0:11:36 / Thu Apr 12 18:49:48 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(1,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67622971 (ipc=101.1) sim_rate=97020 (inst/sec) elapsed = 0:0:11:37 / Thu Apr 12 18:49:49 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 67709773 (ipc=101.0) sim_rate=97005 (inst/sec) elapsed = 0:0:11:38 / Thu Apr 12 18:49:50 2018
GPGPU-Sim uArch: cycles simulated: 671500  inst.: 67765849 (ipc=100.9) sim_rate=96946 (inst/sec) elapsed = 0:0:11:39 / Thu Apr 12 18:49:51 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(0,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 672500  inst.: 67830412 (ipc=100.9) sim_rate=96900 (inst/sec) elapsed = 0:0:11:40 / Thu Apr 12 18:49:52 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(3,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 67913173 (ipc=100.8) sim_rate=96880 (inst/sec) elapsed = 0:0:11:41 / Thu Apr 12 18:49:53 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(4,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 675000  inst.: 67970990 (ipc=100.7) sim_rate=96824 (inst/sec) elapsed = 0:0:11:42 / Thu Apr 12 18:49:54 2018
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 68056010 (ipc=100.6) sim_rate=96807 (inst/sec) elapsed = 0:0:11:43 / Thu Apr 12 18:49:55 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(0,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 68107790 (ipc=100.5) sim_rate=96744 (inst/sec) elapsed = 0:0:11:44 / Thu Apr 12 18:49:56 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(5,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 68189494 (ipc=100.4) sim_rate=96722 (inst/sec) elapsed = 0:0:11:45 / Thu Apr 12 18:49:57 2018
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 68242231 (ipc=100.4) sim_rate=96660 (inst/sec) elapsed = 0:0:11:46 / Thu Apr 12 18:49:58 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(0,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 68326475 (ipc=100.3) sim_rate=96642 (inst/sec) elapsed = 0:0:11:47 / Thu Apr 12 18:49:59 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(0,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 68384901 (ipc=100.2) sim_rate=96588 (inst/sec) elapsed = 0:0:11:48 / Thu Apr 12 18:50:00 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68477799 (ipc=100.1) sim_rate=96583 (inst/sec) elapsed = 0:0:11:49 / Thu Apr 12 18:50:01 2018
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68531286 (ipc=100.0) sim_rate=96522 (inst/sec) elapsed = 0:0:11:50 / Thu Apr 12 18:50:02 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(4,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 68589173 (ipc=100.0) sim_rate=96468 (inst/sec) elapsed = 0:0:11:51 / Thu Apr 12 18:50:03 2018
GPGPU-Sim uArch: cycles simulated: 687000  inst.: 68645161 (ipc=99.9) sim_rate=96411 (inst/sec) elapsed = 0:0:11:52 / Thu Apr 12 18:50:04 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(6,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 68735363 (ipc=99.8) sim_rate=96403 (inst/sec) elapsed = 0:0:11:53 / Thu Apr 12 18:50:05 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(1,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68813131 (ipc=99.7) sim_rate=96376 (inst/sec) elapsed = 0:0:11:54 / Thu Apr 12 18:50:06 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68870505 (ipc=99.7) sim_rate=96322 (inst/sec) elapsed = 0:0:11:55 / Thu Apr 12 18:50:07 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(1,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68956701 (ipc=99.6) sim_rate=96308 (inst/sec) elapsed = 0:0:11:56 / Thu Apr 12 18:50:08 2018
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 69015215 (ipc=99.5) sim_rate=96255 (inst/sec) elapsed = 0:0:11:57 / Thu Apr 12 18:50:09 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 69099225 (ipc=99.4) sim_rate=96238 (inst/sec) elapsed = 0:0:11:58 / Thu Apr 12 18:50:10 2018
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 69147356 (ipc=99.3) sim_rate=96171 (inst/sec) elapsed = 0:0:11:59 / Thu Apr 12 18:50:11 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 69229402 (ipc=99.3) sim_rate=96151 (inst/sec) elapsed = 0:0:12:00 / Thu Apr 12 18:50:12 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 698500  inst.: 69279562 (ipc=99.2) sim_rate=96088 (inst/sec) elapsed = 0:0:12:01 / Thu Apr 12 18:50:13 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 69368865 (ipc=99.1) sim_rate=96078 (inst/sec) elapsed = 0:0:12:02 / Thu Apr 12 18:50:14 2018
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 69422565 (ipc=99.0) sim_rate=96020 (inst/sec) elapsed = 0:0:12:03 / Thu Apr 12 18:50:15 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(2,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 69472792 (ipc=99.0) sim_rate=95956 (inst/sec) elapsed = 0:0:12:04 / Thu Apr 12 18:50:16 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(5,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 69547812 (ipc=98.9) sim_rate=95928 (inst/sec) elapsed = 0:0:12:05 / Thu Apr 12 18:50:17 2018
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 69606162 (ipc=98.8) sim_rate=95876 (inst/sec) elapsed = 0:0:12:06 / Thu Apr 12 18:50:18 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 706000  inst.: 69696884 (ipc=98.7) sim_rate=95869 (inst/sec) elapsed = 0:0:12:07 / Thu Apr 12 18:50:19 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69747465 (ipc=98.7) sim_rate=95806 (inst/sec) elapsed = 0:0:12:08 / Thu Apr 12 18:50:20 2018
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 69835591 (ipc=98.6) sim_rate=95796 (inst/sec) elapsed = 0:0:12:09 / Thu Apr 12 18:50:21 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(6,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 709500  inst.: 69901530 (ipc=98.5) sim_rate=95755 (inst/sec) elapsed = 0:0:12:10 / Thu Apr 12 18:50:22 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 711000  inst.: 69991589 (ipc=98.4) sim_rate=95747 (inst/sec) elapsed = 0:0:12:11 / Thu Apr 12 18:50:23 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(4,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 70042829 (ipc=98.4) sim_rate=95686 (inst/sec) elapsed = 0:0:12:12 / Thu Apr 12 18:50:24 2018
GPGPU-Sim uArch: cycles simulated: 713500  inst.: 70132512 (ipc=98.3) sim_rate=95678 (inst/sec) elapsed = 0:0:12:13 / Thu Apr 12 18:50:25 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 70218269 (ipc=98.2) sim_rate=95665 (inst/sec) elapsed = 0:0:12:14 / Thu Apr 12 18:50:26 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 716000  inst.: 70277955 (ipc=98.2) sim_rate=95616 (inst/sec) elapsed = 0:0:12:15 / Thu Apr 12 18:50:27 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(5,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 70337163 (ipc=98.1) sim_rate=95566 (inst/sec) elapsed = 0:0:12:16 / Thu Apr 12 18:50:28 2018
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 70419901 (ipc=98.0) sim_rate=95549 (inst/sec) elapsed = 0:0:12:17 / Thu Apr 12 18:50:29 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(1,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 720000  inst.: 70506164 (ipc=97.9) sim_rate=95536 (inst/sec) elapsed = 0:0:12:18 / Thu Apr 12 18:50:30 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(8,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 721000  inst.: 70572156 (ipc=97.9) sim_rate=95496 (inst/sec) elapsed = 0:0:12:19 / Thu Apr 12 18:50:31 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70632278 (ipc=97.8) sim_rate=95449 (inst/sec) elapsed = 0:0:12:20 / Thu Apr 12 18:50:32 2018
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 70721723 (ipc=97.7) sim_rate=95440 (inst/sec) elapsed = 0:0:12:21 / Thu Apr 12 18:50:33 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70777702 (ipc=97.7) sim_rate=95387 (inst/sec) elapsed = 0:0:12:22 / Thu Apr 12 18:50:34 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(5,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 70864374 (ipc=97.6) sim_rate=95376 (inst/sec) elapsed = 0:0:12:23 / Thu Apr 12 18:50:35 2018
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70911380 (ipc=97.5) sim_rate=95310 (inst/sec) elapsed = 0:0:12:24 / Thu Apr 12 18:50:36 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(2,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 70994178 (ipc=97.5) sim_rate=95294 (inst/sec) elapsed = 0:0:12:25 / Thu Apr 12 18:50:37 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 71056312 (ipc=97.4) sim_rate=95249 (inst/sec) elapsed = 0:0:12:26 / Thu Apr 12 18:50:38 2018
GPGPU-Sim uArch: cycles simulated: 730500  inst.: 71111368 (ipc=97.3) sim_rate=95195 (inst/sec) elapsed = 0:0:12:27 / Thu Apr 12 18:50:39 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 731500  inst.: 71166339 (ipc=97.3) sim_rate=95142 (inst/sec) elapsed = 0:0:12:28 / Thu Apr 12 18:50:40 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 71250678 (ipc=97.2) sim_rate=95127 (inst/sec) elapsed = 0:0:12:29 / Thu Apr 12 18:50:41 2018
GPGPU-Sim uArch: cycles simulated: 734000  inst.: 71308875 (ipc=97.2) sim_rate=95078 (inst/sec) elapsed = 0:0:12:30 / Thu Apr 12 18:50:42 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(5,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 735500  inst.: 71385950 (ipc=97.1) sim_rate=95054 (inst/sec) elapsed = 0:0:12:31 / Thu Apr 12 18:50:43 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 71444968 (ipc=97.0) sim_rate=95006 (inst/sec) elapsed = 0:0:12:32 / Thu Apr 12 18:50:44 2018
GPGPU-Sim uArch: cycles simulated: 737500  inst.: 71497385 (ipc=96.9) sim_rate=94950 (inst/sec) elapsed = 0:0:12:33 / Thu Apr 12 18:50:45 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(1,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 71557675 (ipc=96.9) sim_rate=94904 (inst/sec) elapsed = 0:0:12:34 / Thu Apr 12 18:50:46 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 739500  inst.: 71612582 (ipc=96.8) sim_rate=94851 (inst/sec) elapsed = 0:0:12:35 / Thu Apr 12 18:50:47 2018
GPGPU-Sim uArch: cycles simulated: 741000  inst.: 71694627 (ipc=96.8) sim_rate=94834 (inst/sec) elapsed = 0:0:12:36 / Thu Apr 12 18:50:48 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(4,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 71754771 (ipc=96.7) sim_rate=94788 (inst/sec) elapsed = 0:0:12:37 / Thu Apr 12 18:50:49 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 743500  inst.: 71851358 (ipc=96.6) sim_rate=94790 (inst/sec) elapsed = 0:0:12:38 / Thu Apr 12 18:50:50 2018
GPGPU-Sim uArch: cycles simulated: 744500  inst.: 71907940 (ipc=96.6) sim_rate=94740 (inst/sec) elapsed = 0:0:12:39 / Thu Apr 12 18:50:51 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(6,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 745500  inst.: 71958700 (ipc=96.5) sim_rate=94682 (inst/sec) elapsed = 0:0:12:40 / Thu Apr 12 18:50:52 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(7,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 72012365 (ipc=96.5) sim_rate=94628 (inst/sec) elapsed = 0:0:12:41 / Thu Apr 12 18:50:53 2018
GPGPU-Sim uArch: cycles simulated: 747500  inst.: 72068351 (ipc=96.4) sim_rate=94577 (inst/sec) elapsed = 0:0:12:42 / Thu Apr 12 18:50:54 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(2,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 72153968 (ipc=96.3) sim_rate=94566 (inst/sec) elapsed = 0:0:12:43 / Thu Apr 12 18:50:55 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 750000  inst.: 72214490 (ipc=96.3) sim_rate=94521 (inst/sec) elapsed = 0:0:12:44 / Thu Apr 12 18:50:56 2018
GPGPU-Sim uArch: cycles simulated: 751000  inst.: 72262909 (ipc=96.2) sim_rate=94461 (inst/sec) elapsed = 0:0:12:45 / Thu Apr 12 18:50:57 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(1,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 752000  inst.: 72327117 (ipc=96.2) sim_rate=94421 (inst/sec) elapsed = 0:0:12:46 / Thu Apr 12 18:50:58 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 753500  inst.: 72411569 (ipc=96.1) sim_rate=94408 (inst/sec) elapsed = 0:0:12:47 / Thu Apr 12 18:50:59 2018
GPGPU-Sim uArch: cycles simulated: 754500  inst.: 72471341 (ipc=96.1) sim_rate=94363 (inst/sec) elapsed = 0:0:12:48 / Thu Apr 12 18:51:00 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(1,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 72551004 (ipc=96.0) sim_rate=94344 (inst/sec) elapsed = 0:0:12:49 / Thu Apr 12 18:51:01 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(8,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 757000  inst.: 72602162 (ipc=95.9) sim_rate=94288 (inst/sec) elapsed = 0:0:12:50 / Thu Apr 12 18:51:02 2018
GPGPU-Sim uArch: cycles simulated: 758500  inst.: 72688671 (ipc=95.8) sim_rate=94278 (inst/sec) elapsed = 0:0:12:51 / Thu Apr 12 18:51:03 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(1,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 72745579 (ipc=95.8) sim_rate=94230 (inst/sec) elapsed = 0:0:12:52 / Thu Apr 12 18:51:04 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 72830452 (ipc=95.7) sim_rate=94217 (inst/sec) elapsed = 0:0:12:53 / Thu Apr 12 18:51:05 2018
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 72882939 (ipc=95.6) sim_rate=94164 (inst/sec) elapsed = 0:0:12:54 / Thu Apr 12 18:51:06 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 72961023 (ipc=95.6) sim_rate=94143 (inst/sec) elapsed = 0:0:12:55 / Thu Apr 12 18:51:07 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 73017545 (ipc=95.5) sim_rate=94094 (inst/sec) elapsed = 0:0:12:56 / Thu Apr 12 18:51:08 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(2,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 73094399 (ipc=95.4) sim_rate=94072 (inst/sec) elapsed = 0:0:12:57 / Thu Apr 12 18:51:09 2018
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 73150509 (ipc=95.4) sim_rate=94023 (inst/sec) elapsed = 0:0:12:58 / Thu Apr 12 18:51:10 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(5,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 768500  inst.: 73239475 (ipc=95.3) sim_rate=94017 (inst/sec) elapsed = 0:0:12:59 / Thu Apr 12 18:51:11 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 73296376 (ipc=95.3) sim_rate=93969 (inst/sec) elapsed = 0:0:13:00 / Thu Apr 12 18:51:12 2018
GPGPU-Sim uArch: cycles simulated: 771000  inst.: 73375908 (ipc=95.2) sim_rate=93951 (inst/sec) elapsed = 0:0:13:01 / Thu Apr 12 18:51:13 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 772000  inst.: 73430223 (ipc=95.1) sim_rate=93900 (inst/sec) elapsed = 0:0:13:02 / Thu Apr 12 18:51:14 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(4,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 773500  inst.: 73514840 (ipc=95.0) sim_rate=93888 (inst/sec) elapsed = 0:0:13:03 / Thu Apr 12 18:51:15 2018
GPGPU-Sim uArch: cycles simulated: 774500  inst.: 73571749 (ipc=95.0) sim_rate=93841 (inst/sec) elapsed = 0:0:13:04 / Thu Apr 12 18:51:16 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 776000  inst.: 73649991 (ipc=94.9) sim_rate=93821 (inst/sec) elapsed = 0:0:13:05 / Thu Apr 12 18:51:17 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(5,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 777000  inst.: 73710758 (ipc=94.9) sim_rate=93779 (inst/sec) elapsed = 0:0:13:06 / Thu Apr 12 18:51:18 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 73798104 (ipc=94.8) sim_rate=93771 (inst/sec) elapsed = 0:0:13:07 / Thu Apr 12 18:51:19 2018
GPGPU-Sim uArch: cycles simulated: 779500  inst.: 73858566 (ipc=94.8) sim_rate=93729 (inst/sec) elapsed = 0:0:13:08 / Thu Apr 12 18:51:20 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(2,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 73942544 (ipc=94.7) sim_rate=93716 (inst/sec) elapsed = 0:0:13:09 / Thu Apr 12 18:51:21 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 782500  inst.: 74034161 (ipc=94.6) sim_rate=93714 (inst/sec) elapsed = 0:0:13:10 / Thu Apr 12 18:51:22 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(3,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 783500  inst.: 74100363 (ipc=94.6) sim_rate=93679 (inst/sec) elapsed = 0:0:13:11 / Thu Apr 12 18:51:23 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 74180819 (ipc=94.5) sim_rate=93662 (inst/sec) elapsed = 0:0:13:12 / Thu Apr 12 18:51:24 2018
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 74244285 (ipc=94.5) sim_rate=93624 (inst/sec) elapsed = 0:0:13:13 / Thu Apr 12 18:51:25 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 787000  inst.: 74309996 (ipc=94.4) sim_rate=93589 (inst/sec) elapsed = 0:0:13:14 / Thu Apr 12 18:51:26 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 74410655 (ipc=94.4) sim_rate=93598 (inst/sec) elapsed = 0:0:13:15 / Thu Apr 12 18:51:27 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(0,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 789500  inst.: 74471926 (ipc=94.3) sim_rate=93557 (inst/sec) elapsed = 0:0:13:16 / Thu Apr 12 18:51:28 2018
GPGPU-Sim uArch: cycles simulated: 790500  inst.: 74533243 (ipc=94.3) sim_rate=93517 (inst/sec) elapsed = 0:0:13:17 / Thu Apr 12 18:51:29 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(5,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 74622670 (ipc=94.2) sim_rate=93512 (inst/sec) elapsed = 0:0:13:18 / Thu Apr 12 18:51:30 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(1,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 793000  inst.: 74682054 (ipc=94.2) sim_rate=93469 (inst/sec) elapsed = 0:0:13:19 / Thu Apr 12 18:51:31 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 794500  inst.: 74777794 (ipc=94.1) sim_rate=93472 (inst/sec) elapsed = 0:0:13:20 / Thu Apr 12 18:51:32 2018
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 74844678 (ipc=94.1) sim_rate=93439 (inst/sec) elapsed = 0:0:13:21 / Thu Apr 12 18:51:33 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 74935051 (ipc=94.0) sim_rate=93435 (inst/sec) elapsed = 0:0:13:22 / Thu Apr 12 18:51:34 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(2,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 798000  inst.: 74993826 (ipc=94.0) sim_rate=93392 (inst/sec) elapsed = 0:0:13:23 / Thu Apr 12 18:51:35 2018
GPGPU-Sim uArch: cycles simulated: 799000  inst.: 75052841 (ipc=93.9) sim_rate=93349 (inst/sec) elapsed = 0:0:13:24 / Thu Apr 12 18:51:36 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 800500  inst.: 75153559 (ipc=93.9) sim_rate=93358 (inst/sec) elapsed = 0:0:13:25 / Thu Apr 12 18:51:37 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(0,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 801500  inst.: 75214748 (ipc=93.8) sim_rate=93318 (inst/sec) elapsed = 0:0:13:26 / Thu Apr 12 18:51:38 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(2,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 75304617 (ipc=93.8) sim_rate=93314 (inst/sec) elapsed = 0:0:13:27 / Thu Apr 12 18:51:39 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 804000  inst.: 75369407 (ipc=93.7) sim_rate=93278 (inst/sec) elapsed = 0:0:13:28 / Thu Apr 12 18:51:40 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 805500  inst.: 75464631 (ipc=93.7) sim_rate=93281 (inst/sec) elapsed = 0:0:13:29 / Thu Apr 12 18:51:41 2018
GPGPU-Sim uArch: cycles simulated: 806500  inst.: 75527645 (ipc=93.6) sim_rate=93244 (inst/sec) elapsed = 0:0:13:30 / Thu Apr 12 18:51:42 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 807500  inst.: 75593019 (ipc=93.6) sim_rate=93209 (inst/sec) elapsed = 0:0:13:31 / Thu Apr 12 18:51:43 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 809000  inst.: 75687787 (ipc=93.6) sim_rate=93211 (inst/sec) elapsed = 0:0:13:32 / Thu Apr 12 18:51:44 2018
GPGPU-Sim uArch: cycles simulated: 810000  inst.: 75747172 (ipc=93.5) sim_rate=93169 (inst/sec) elapsed = 0:0:13:33 / Thu Apr 12 18:51:45 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(5,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 811000  inst.: 75809501 (ipc=93.5) sim_rate=93132 (inst/sec) elapsed = 0:0:13:34 / Thu Apr 12 18:51:46 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(6,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 812000  inst.: 75873552 (ipc=93.4) sim_rate=93096 (inst/sec) elapsed = 0:0:13:35 / Thu Apr 12 18:51:47 2018
GPGPU-Sim uArch: cycles simulated: 813000  inst.: 75939637 (ipc=93.4) sim_rate=93063 (inst/sec) elapsed = 0:0:13:36 / Thu Apr 12 18:51:48 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(2,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 814500  inst.: 76030218 (ipc=93.3) sim_rate=93060 (inst/sec) elapsed = 0:0:13:37 / Thu Apr 12 18:51:49 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 815500  inst.: 76085369 (ipc=93.3) sim_rate=93013 (inst/sec) elapsed = 0:0:13:38 / Thu Apr 12 18:51:50 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 817000  inst.: 76163860 (ipc=93.2) sim_rate=92996 (inst/sec) elapsed = 0:0:13:39 / Thu Apr 12 18:51:51 2018
GPGPU-Sim uArch: cycles simulated: 818000  inst.: 76225051 (ipc=93.2) sim_rate=92957 (inst/sec) elapsed = 0:0:13:40 / Thu Apr 12 18:51:52 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 819000  inst.: 76285801 (ipc=93.1) sim_rate=92918 (inst/sec) elapsed = 0:0:13:41 / Thu Apr 12 18:51:53 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(0,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 820000  inst.: 76345748 (ipc=93.1) sim_rate=92878 (inst/sec) elapsed = 0:0:13:42 / Thu Apr 12 18:51:54 2018
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 76435476 (ipc=93.0) sim_rate=92874 (inst/sec) elapsed = 0:0:13:43 / Thu Apr 12 18:51:55 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(7,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 76500088 (ipc=93.0) sim_rate=92839 (inst/sec) elapsed = 0:0:13:44 / Thu Apr 12 18:51:56 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(5,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 823500  inst.: 76557986 (ipc=93.0) sim_rate=92797 (inst/sec) elapsed = 0:0:13:45 / Thu Apr 12 18:51:57 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(6,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 825000  inst.: 76645961 (ipc=92.9) sim_rate=92791 (inst/sec) elapsed = 0:0:13:46 / Thu Apr 12 18:51:58 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(5,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 826500  inst.: 76736614 (ipc=92.8) sim_rate=92789 (inst/sec) elapsed = 0:0:13:47 / Thu Apr 12 18:51:59 2018
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 76799191 (ipc=92.8) sim_rate=92752 (inst/sec) elapsed = 0:0:13:48 / Thu Apr 12 18:52:00 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(0,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 76882657 (ipc=92.7) sim_rate=92741 (inst/sec) elapsed = 0:0:13:49 / Thu Apr 12 18:52:01 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 830000  inst.: 76949367 (ipc=92.7) sim_rate=92710 (inst/sec) elapsed = 0:0:13:50 / Thu Apr 12 18:52:02 2018
GPGPU-Sim uArch: cycles simulated: 831000  inst.: 77010233 (ipc=92.7) sim_rate=92671 (inst/sec) elapsed = 0:0:13:51 / Thu Apr 12 18:52:03 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 832500  inst.: 77110720 (ipc=92.6) sim_rate=92681 (inst/sec) elapsed = 0:0:13:52 / Thu Apr 12 18:52:04 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 833500  inst.: 77175398 (ipc=92.6) sim_rate=92647 (inst/sec) elapsed = 0:0:13:53 / Thu Apr 12 18:52:05 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(4,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 77270443 (ipc=92.5) sim_rate=92650 (inst/sec) elapsed = 0:0:13:54 / Thu Apr 12 18:52:06 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 836000  inst.: 77324994 (ipc=92.5) sim_rate=92604 (inst/sec) elapsed = 0:0:13:55 / Thu Apr 12 18:52:07 2018
GPGPU-Sim uArch: cycles simulated: 837000  inst.: 77389219 (ipc=92.5) sim_rate=92570 (inst/sec) elapsed = 0:0:13:56 / Thu Apr 12 18:52:08 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(3,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 838500  inst.: 77480048 (ipc=92.4) sim_rate=92568 (inst/sec) elapsed = 0:0:13:57 / Thu Apr 12 18:52:09 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(0,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 839500  inst.: 77542579 (ipc=92.4) sim_rate=92532 (inst/sec) elapsed = 0:0:13:58 / Thu Apr 12 18:52:10 2018
GPGPU-Sim uArch: cycles simulated: 840500  inst.: 77605004 (ipc=92.3) sim_rate=92497 (inst/sec) elapsed = 0:0:13:59 / Thu Apr 12 18:52:11 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(1,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 841500  inst.: 77665154 (ipc=92.3) sim_rate=92458 (inst/sec) elapsed = 0:0:14:00 / Thu Apr 12 18:52:12 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(8,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 843000  inst.: 77761387 (ipc=92.2) sim_rate=92463 (inst/sec) elapsed = 0:0:14:01 / Thu Apr 12 18:52:13 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 844500  inst.: 77846876 (ipc=92.2) sim_rate=92454 (inst/sec) elapsed = 0:0:14:02 / Thu Apr 12 18:52:14 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 845500  inst.: 77914376 (ipc=92.2) sim_rate=92425 (inst/sec) elapsed = 0:0:14:03 / Thu Apr 12 18:52:15 2018
GPGPU-Sim uArch: cycles simulated: 846500  inst.: 77984417 (ipc=92.1) sim_rate=92398 (inst/sec) elapsed = 0:0:14:04 / Thu Apr 12 18:52:16 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 848000  inst.: 78075967 (ipc=92.1) sim_rate=92397 (inst/sec) elapsed = 0:0:14:05 / Thu Apr 12 18:52:17 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 849000  inst.: 78142499 (ipc=92.0) sim_rate=92367 (inst/sec) elapsed = 0:0:14:06 / Thu Apr 12 18:52:18 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 78241321 (ipc=92.0) sim_rate=92374 (inst/sec) elapsed = 0:0:14:07 / Thu Apr 12 18:52:19 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 851500  inst.: 78306735 (ipc=92.0) sim_rate=92342 (inst/sec) elapsed = 0:0:14:08 / Thu Apr 12 18:52:20 2018
GPGPU-Sim uArch: cycles simulated: 852500  inst.: 78371867 (ipc=91.9) sim_rate=92310 (inst/sec) elapsed = 0:0:14:09 / Thu Apr 12 18:52:21 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 854000  inst.: 78453059 (ipc=91.9) sim_rate=92297 (inst/sec) elapsed = 0:0:14:10 / Thu Apr 12 18:52:22 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 855500  inst.: 78540473 (ipc=91.8) sim_rate=92291 (inst/sec) elapsed = 0:0:14:11 / Thu Apr 12 18:52:23 2018
GPGPU-Sim uArch: cycles simulated: 856500  inst.: 78595840 (ipc=91.8) sim_rate=92248 (inst/sec) elapsed = 0:0:14:12 / Thu Apr 12 18:52:24 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(0,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 858000  inst.: 78696500 (ipc=91.7) sim_rate=92258 (inst/sec) elapsed = 0:0:14:13 / Thu Apr 12 18:52:25 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(3,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 859000  inst.: 78758220 (ipc=91.7) sim_rate=92222 (inst/sec) elapsed = 0:0:14:14 / Thu Apr 12 18:52:26 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 860000  inst.: 78819992 (ipc=91.7) sim_rate=92187 (inst/sec) elapsed = 0:0:14:15 / Thu Apr 12 18:52:27 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(4,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 861500  inst.: 78919094 (ipc=91.6) sim_rate=92195 (inst/sec) elapsed = 0:0:14:16 / Thu Apr 12 18:52:28 2018
GPGPU-Sim uArch: cycles simulated: 862500  inst.: 78984858 (ipc=91.6) sim_rate=92164 (inst/sec) elapsed = 0:0:14:17 / Thu Apr 12 18:52:29 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 864000  inst.: 79070425 (ipc=91.5) sim_rate=92156 (inst/sec) elapsed = 0:0:14:18 / Thu Apr 12 18:52:30 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 865000  inst.: 79139481 (ipc=91.5) sim_rate=92129 (inst/sec) elapsed = 0:0:14:19 / Thu Apr 12 18:52:31 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 866500  inst.: 79227912 (ipc=91.4) sim_rate=92125 (inst/sec) elapsed = 0:0:14:20 / Thu Apr 12 18:52:32 2018
GPGPU-Sim uArch: cycles simulated: 867500  inst.: 79288113 (ipc=91.4) sim_rate=92088 (inst/sec) elapsed = 0:0:14:21 / Thu Apr 12 18:52:33 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 869000  inst.: 79383848 (ipc=91.4) sim_rate=92092 (inst/sec) elapsed = 0:0:14:22 / Thu Apr 12 18:52:34 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(5,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 870000  inst.: 79444412 (ipc=91.3) sim_rate=92056 (inst/sec) elapsed = 0:0:14:23 / Thu Apr 12 18:52:35 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(2,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 871500  inst.: 79534987 (ipc=91.3) sim_rate=92054 (inst/sec) elapsed = 0:0:14:24 / Thu Apr 12 18:52:36 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(1,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 872500  inst.: 79593369 (ipc=91.2) sim_rate=92015 (inst/sec) elapsed = 0:0:14:25 / Thu Apr 12 18:52:37 2018
GPGPU-Sim uArch: cycles simulated: 874000  inst.: 79681107 (ipc=91.2) sim_rate=92010 (inst/sec) elapsed = 0:0:14:26 / Thu Apr 12 18:52:38 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 875000  inst.: 79737555 (ipc=91.1) sim_rate=91969 (inst/sec) elapsed = 0:0:14:27 / Thu Apr 12 18:52:39 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 876500  inst.: 79825054 (ipc=91.1) sim_rate=91964 (inst/sec) elapsed = 0:0:14:28 / Thu Apr 12 18:52:40 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 877500  inst.: 79892711 (ipc=91.0) sim_rate=91936 (inst/sec) elapsed = 0:0:14:29 / Thu Apr 12 18:52:41 2018
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(7,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 879000  inst.: 79986129 (ipc=91.0) sim_rate=91938 (inst/sec) elapsed = 0:0:14:30 / Thu Apr 12 18:52:42 2018
GPGPU-Sim uArch: cycles simulated: 880000  inst.: 80047242 (ipc=91.0) sim_rate=91902 (inst/sec) elapsed = 0:0:14:31 / Thu Apr 12 18:52:43 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(4,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 881500  inst.: 80144710 (ipc=90.9) sim_rate=91909 (inst/sec) elapsed = 0:0:14:32 / Thu Apr 12 18:52:44 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(3,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 882500  inst.: 80197296 (ipc=90.9) sim_rate=91864 (inst/sec) elapsed = 0:0:14:33 / Thu Apr 12 18:52:45 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(5,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 884000  inst.: 80275030 (ipc=90.8) sim_rate=91847 (inst/sec) elapsed = 0:0:14:34 / Thu Apr 12 18:52:46 2018
GPGPU-Sim uArch: cycles simulated: 885500  inst.: 80363683 (ipc=90.8) sim_rate=91844 (inst/sec) elapsed = 0:0:14:35 / Thu Apr 12 18:52:47 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(5,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 886500  inst.: 80431968 (ipc=90.7) sim_rate=91817 (inst/sec) elapsed = 0:0:14:36 / Thu Apr 12 18:52:48 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 887500  inst.: 80496406 (ipc=90.7) sim_rate=91786 (inst/sec) elapsed = 0:0:14:37 / Thu Apr 12 18:52:49 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 889000  inst.: 80585812 (ipc=90.6) sim_rate=91783 (inst/sec) elapsed = 0:0:14:38 / Thu Apr 12 18:52:50 2018
GPGPU-Sim uArch: cycles simulated: 890000  inst.: 80648398 (ipc=90.6) sim_rate=91750 (inst/sec) elapsed = 0:0:14:39 / Thu Apr 12 18:52:51 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 891000  inst.: 80712315 (ipc=90.6) sim_rate=91718 (inst/sec) elapsed = 0:0:14:40 / Thu Apr 12 18:52:52 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(2,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 892500  inst.: 80806463 (ipc=90.5) sim_rate=91721 (inst/sec) elapsed = 0:0:14:41 / Thu Apr 12 18:52:53 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(5,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 894000  inst.: 80904897 (ipc=90.5) sim_rate=91728 (inst/sec) elapsed = 0:0:14:42 / Thu Apr 12 18:52:54 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 80964901 (ipc=90.5) sim_rate=91692 (inst/sec) elapsed = 0:0:14:43 / Thu Apr 12 18:52:55 2018
GPGPU-Sim uArch: cycles simulated: 896500  inst.: 81049475 (ipc=90.4) sim_rate=91684 (inst/sec) elapsed = 0:0:14:44 / Thu Apr 12 18:52:56 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 898000  inst.: 81133319 (ipc=90.3) sim_rate=91676 (inst/sec) elapsed = 0:0:14:45 / Thu Apr 12 18:52:57 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(5,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 899000  inst.: 81202472 (ipc=90.3) sim_rate=91650 (inst/sec) elapsed = 0:0:14:46 / Thu Apr 12 18:52:58 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(5,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 900500  inst.: 81292983 (ipc=90.3) sim_rate=91649 (inst/sec) elapsed = 0:0:14:47 / Thu Apr 12 18:52:59 2018
GPGPU-Sim uArch: cycles simulated: 901500  inst.: 81353471 (ipc=90.2) sim_rate=91614 (inst/sec) elapsed = 0:0:14:48 / Thu Apr 12 18:53:00 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(4,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 902500  inst.: 81419985 (ipc=90.2) sim_rate=91586 (inst/sec) elapsed = 0:0:14:49 / Thu Apr 12 18:53:01 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 904000  inst.: 81519974 (ipc=90.2) sim_rate=91595 (inst/sec) elapsed = 0:0:14:50 / Thu Apr 12 18:53:02 2018
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(4,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 905000  inst.: 81584794 (ipc=90.1) sim_rate=91565 (inst/sec) elapsed = 0:0:14:51 / Thu Apr 12 18:53:03 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(1,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 81678663 (ipc=90.1) sim_rate=91568 (inst/sec) elapsed = 0:0:14:52 / Thu Apr 12 18:53:04 2018
GPGPU-Sim uArch: cycles simulated: 907500  inst.: 81747831 (ipc=90.1) sim_rate=91542 (inst/sec) elapsed = 0:0:14:53 / Thu Apr 12 18:53:05 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(0,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 909000  inst.: 81842825 (ipc=90.0) sim_rate=91546 (inst/sec) elapsed = 0:0:14:54 / Thu Apr 12 18:53:06 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(2,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 910000  inst.: 81898369 (ipc=90.0) sim_rate=91506 (inst/sec) elapsed = 0:0:14:55 / Thu Apr 12 18:53:07 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(2,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 911500  inst.: 81987861 (ipc=89.9) sim_rate=91504 (inst/sec) elapsed = 0:0:14:56 / Thu Apr 12 18:53:08 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 82091963 (ipc=89.9) sim_rate=91518 (inst/sec) elapsed = 0:0:14:57 / Thu Apr 12 18:53:09 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 914000  inst.: 82152055 (ipc=89.9) sim_rate=91483 (inst/sec) elapsed = 0:0:14:58 / Thu Apr 12 18:53:10 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(2,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 915500  inst.: 82241299 (ipc=89.8) sim_rate=91480 (inst/sec) elapsed = 0:0:14:59 / Thu Apr 12 18:53:11 2018
GPGPU-Sim uArch: cycles simulated: 917000  inst.: 82338060 (ipc=89.8) sim_rate=91486 (inst/sec) elapsed = 0:0:15:00 / Thu Apr 12 18:53:12 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(7,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 918500  inst.: 82440816 (ipc=89.8) sim_rate=91499 (inst/sec) elapsed = 0:0:15:01 / Thu Apr 12 18:53:13 2018
GPGPU-Sim uArch: cycles simulated: 919500  inst.: 82495931 (ipc=89.7) sim_rate=91458 (inst/sec) elapsed = 0:0:15:02 / Thu Apr 12 18:53:14 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 920500  inst.: 82566350 (ipc=89.7) sim_rate=91435 (inst/sec) elapsed = 0:0:15:03 / Thu Apr 12 18:53:15 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 922000  inst.: 82661082 (ipc=89.7) sim_rate=91439 (inst/sec) elapsed = 0:0:15:04 / Thu Apr 12 18:53:16 2018
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 923500  inst.: 82752850 (ipc=89.6) sim_rate=91439 (inst/sec) elapsed = 0:0:15:05 / Thu Apr 12 18:53:17 2018
GPGPU-Sim uArch: cycles simulated: 924500  inst.: 82807264 (ipc=89.6) sim_rate=91398 (inst/sec) elapsed = 0:0:15:06 / Thu Apr 12 18:53:18 2018
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 925500  inst.: 82866538 (ipc=89.5) sim_rate=91363 (inst/sec) elapsed = 0:0:15:07 / Thu Apr 12 18:53:19 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 927000  inst.: 82960613 (ipc=89.5) sim_rate=91366 (inst/sec) elapsed = 0:0:15:08 / Thu Apr 12 18:53:20 2018
GPGPU-Sim uArch: cycles simulated: 928000  inst.: 83024249 (ipc=89.5) sim_rate=91335 (inst/sec) elapsed = 0:0:15:09 / Thu Apr 12 18:53:21 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 929500  inst.: 83120068 (ipc=89.4) sim_rate=91340 (inst/sec) elapsed = 0:0:15:10 / Thu Apr 12 18:53:22 2018
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 930500  inst.: 83187352 (ipc=89.4) sim_rate=91314 (inst/sec) elapsed = 0:0:15:11 / Thu Apr 12 18:53:23 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 931500  inst.: 83253813 (ipc=89.4) sim_rate=91287 (inst/sec) elapsed = 0:0:15:12 / Thu Apr 12 18:53:24 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(3,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 933000  inst.: 83347906 (ipc=89.3) sim_rate=91290 (inst/sec) elapsed = 0:0:15:13 / Thu Apr 12 18:53:25 2018
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(4,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 934500  inst.: 83447292 (ipc=89.3) sim_rate=91299 (inst/sec) elapsed = 0:0:15:14 / Thu Apr 12 18:53:26 2018
GPGPU-Sim uArch: cycles simulated: 935500  inst.: 83512779 (ipc=89.3) sim_rate=91270 (inst/sec) elapsed = 0:0:15:15 / Thu Apr 12 18:53:27 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(8,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 937000  inst.: 83613357 (ipc=89.2) sim_rate=91280 (inst/sec) elapsed = 0:0:15:16 / Thu Apr 12 18:53:28 2018
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 938000  inst.: 83677697 (ipc=89.2) sim_rate=91251 (inst/sec) elapsed = 0:0:15:17 / Thu Apr 12 18:53:29 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(4,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 83742495 (ipc=89.2) sim_rate=91222 (inst/sec) elapsed = 0:0:15:18 / Thu Apr 12 18:53:30 2018
GPGPU-Sim uArch: cycles simulated: 940000  inst.: 83811305 (ipc=89.2) sim_rate=91198 (inst/sec) elapsed = 0:0:15:19 / Thu Apr 12 18:53:31 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(8,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 83908813 (ipc=89.1) sim_rate=91205 (inst/sec) elapsed = 0:0:15:20 / Thu Apr 12 18:53:32 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 943000  inst.: 83997466 (ipc=89.1) sim_rate=91202 (inst/sec) elapsed = 0:0:15:21 / Thu Apr 12 18:53:33 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 944000  inst.: 84065938 (ipc=89.1) sim_rate=91177 (inst/sec) elapsed = 0:0:15:22 / Thu Apr 12 18:53:34 2018
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(4,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 945500  inst.: 84159513 (ipc=89.0) sim_rate=91180 (inst/sec) elapsed = 0:0:15:23 / Thu Apr 12 18:53:35 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 946500  inst.: 84223414 (ipc=89.0) sim_rate=91150 (inst/sec) elapsed = 0:0:15:24 / Thu Apr 12 18:53:36 2018
GPGPU-Sim uArch: cycles simulated: 947500  inst.: 84288685 (ipc=89.0) sim_rate=91122 (inst/sec) elapsed = 0:0:15:25 / Thu Apr 12 18:53:37 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 949000  inst.: 84382900 (ipc=88.9) sim_rate=91126 (inst/sec) elapsed = 0:0:15:26 / Thu Apr 12 18:53:38 2018
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 950000  inst.: 84446372 (ipc=88.9) sim_rate=91096 (inst/sec) elapsed = 0:0:15:27 / Thu Apr 12 18:53:39 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 951500  inst.: 84537592 (ipc=88.8) sim_rate=91096 (inst/sec) elapsed = 0:0:15:28 / Thu Apr 12 18:53:40 2018
GPGPU-Sim uArch: cycles simulated: 952500  inst.: 84599706 (ipc=88.8) sim_rate=91065 (inst/sec) elapsed = 0:0:15:29 / Thu Apr 12 18:53:41 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(4,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 953500  inst.: 84663857 (ipc=88.8) sim_rate=91036 (inst/sec) elapsed = 0:0:15:30 / Thu Apr 12 18:53:42 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 955000  inst.: 84758256 (ipc=88.8) sim_rate=91040 (inst/sec) elapsed = 0:0:15:31 / Thu Apr 12 18:53:43 2018
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(2,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 956000  inst.: 84823336 (ipc=88.7) sim_rate=91012 (inst/sec) elapsed = 0:0:15:32 / Thu Apr 12 18:53:44 2018
GPGPU-Sim uArch: cycles simulated: 957000  inst.: 84880912 (ipc=88.7) sim_rate=90976 (inst/sec) elapsed = 0:0:15:33 / Thu Apr 12 18:53:45 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 958000  inst.: 84944454 (ipc=88.7) sim_rate=90946 (inst/sec) elapsed = 0:0:15:34 / Thu Apr 12 18:53:46 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 959500  inst.: 85050698 (ipc=88.6) sim_rate=90963 (inst/sec) elapsed = 0:0:15:35 / Thu Apr 12 18:53:47 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 960500  inst.: 85115808 (ipc=88.6) sim_rate=90935 (inst/sec) elapsed = 0:0:15:36 / Thu Apr 12 18:53:48 2018
GPGPU-Sim uArch: cycles simulated: 961500  inst.: 85175504 (ipc=88.6) sim_rate=90902 (inst/sec) elapsed = 0:0:15:37 / Thu Apr 12 18:53:49 2018
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 963000  inst.: 85271106 (ipc=88.5) sim_rate=90907 (inst/sec) elapsed = 0:0:15:38 / Thu Apr 12 18:53:50 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 964000  inst.: 85332694 (ipc=88.5) sim_rate=90876 (inst/sec) elapsed = 0:0:15:39 / Thu Apr 12 18:53:51 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(0,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 965500  inst.: 85431243 (ipc=88.5) sim_rate=90884 (inst/sec) elapsed = 0:0:15:40 / Thu Apr 12 18:53:52 2018
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 966500  inst.: 85498527 (ipc=88.5) sim_rate=90859 (inst/sec) elapsed = 0:0:15:41 / Thu Apr 12 18:53:53 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 968000  inst.: 85602729 (ipc=88.4) sim_rate=90873 (inst/sec) elapsed = 0:0:15:42 / Thu Apr 12 18:53:54 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 969500  inst.: 85697900 (ipc=88.4) sim_rate=90877 (inst/sec) elapsed = 0:0:15:43 / Thu Apr 12 18:53:55 2018
GPGPU-Sim uArch: cycles simulated: 970500  inst.: 85761424 (ipc=88.4) sim_rate=90848 (inst/sec) elapsed = 0:0:15:44 / Thu Apr 12 18:53:56 2018
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 972000  inst.: 85863937 (ipc=88.3) sim_rate=90861 (inst/sec) elapsed = 0:0:15:45 / Thu Apr 12 18:53:57 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(0,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 973000  inst.: 85924023 (ipc=88.3) sim_rate=90828 (inst/sec) elapsed = 0:0:15:46 / Thu Apr 12 18:53:58 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 974500  inst.: 86016655 (ipc=88.3) sim_rate=90830 (inst/sec) elapsed = 0:0:15:47 / Thu Apr 12 18:53:59 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 975500  inst.: 86081567 (ipc=88.2) sim_rate=90803 (inst/sec) elapsed = 0:0:15:48 / Thu Apr 12 18:54:00 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 977000  inst.: 86178936 (ipc=88.2) sim_rate=90810 (inst/sec) elapsed = 0:0:15:49 / Thu Apr 12 18:54:01 2018
GPGPU-Sim uArch: cycles simulated: 978000  inst.: 86243071 (ipc=88.2) sim_rate=90782 (inst/sec) elapsed = 0:0:15:50 / Thu Apr 12 18:54:02 2018
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 979500  inst.: 86345010 (ipc=88.2) sim_rate=90793 (inst/sec) elapsed = 0:0:15:51 / Thu Apr 12 18:54:03 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 980500  inst.: 86410492 (ipc=88.1) sim_rate=90767 (inst/sec) elapsed = 0:0:15:52 / Thu Apr 12 18:54:04 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(2,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 982000  inst.: 86504131 (ipc=88.1) sim_rate=90770 (inst/sec) elapsed = 0:0:15:53 / Thu Apr 12 18:54:05 2018
GPGPU-Sim uArch: cycles simulated: 983000  inst.: 86565799 (ipc=88.1) sim_rate=90739 (inst/sec) elapsed = 0:0:15:54 / Thu Apr 12 18:54:06 2018
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 984500  inst.: 86666706 (ipc=88.0) sim_rate=90750 (inst/sec) elapsed = 0:0:15:55 / Thu Apr 12 18:54:07 2018
GPGPU-Sim uArch: cycles simulated: 985500  inst.: 86738533 (ipc=88.0) sim_rate=90730 (inst/sec) elapsed = 0:0:15:56 / Thu Apr 12 18:54:08 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 987000  inst.: 86830389 (ipc=88.0) sim_rate=90731 (inst/sec) elapsed = 0:0:15:57 / Thu Apr 12 18:54:09 2018
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(8,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 988000  inst.: 86897772 (ipc=88.0) sim_rate=90707 (inst/sec) elapsed = 0:0:15:58 / Thu Apr 12 18:54:10 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(1,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 989500  inst.: 86988489 (ipc=87.9) sim_rate=90707 (inst/sec) elapsed = 0:0:15:59 / Thu Apr 12 18:54:11 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 991000  inst.: 87075984 (ipc=87.9) sim_rate=90704 (inst/sec) elapsed = 0:0:16:00 / Thu Apr 12 18:54:12 2018
GPGPU-Sim uArch: cycles simulated: 992000  inst.: 87134854 (ipc=87.8) sim_rate=90671 (inst/sec) elapsed = 0:0:16:01 / Thu Apr 12 18:54:13 2018
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 993500  inst.: 87222194 (ipc=87.8) sim_rate=90667 (inst/sec) elapsed = 0:0:16:02 / Thu Apr 12 18:54:14 2018
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 994500  inst.: 87288717 (ipc=87.8) sim_rate=90642 (inst/sec) elapsed = 0:0:16:03 / Thu Apr 12 18:54:15 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 996000  inst.: 87381334 (ipc=87.7) sim_rate=90644 (inst/sec) elapsed = 0:0:16:04 / Thu Apr 12 18:54:16 2018
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(4,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 87474760 (ipc=87.7) sim_rate=90647 (inst/sec) elapsed = 0:0:16:05 / Thu Apr 12 18:54:17 2018
GPGPU-Sim uArch: cycles simulated: 998500  inst.: 87544709 (ipc=87.7) sim_rate=90625 (inst/sec) elapsed = 0:0:16:06 / Thu Apr 12 18:54:18 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 87647627 (ipc=87.6) sim_rate=90638 (inst/sec) elapsed = 0:0:16:07 / Thu Apr 12 18:54:19 2018
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1001000  inst.: 87710704 (ipc=87.6) sim_rate=90610 (inst/sec) elapsed = 0:0:16:08 / Thu Apr 12 18:54:20 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 87808126 (ipc=87.6) sim_rate=90617 (inst/sec) elapsed = 0:0:16:09 / Thu Apr 12 18:54:21 2018
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(8,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1003500  inst.: 87871072 (ipc=87.6) sim_rate=90588 (inst/sec) elapsed = 0:0:16:10 / Thu Apr 12 18:54:22 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(2,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1005000  inst.: 87964890 (ipc=87.5) sim_rate=90592 (inst/sec) elapsed = 0:0:16:11 / Thu Apr 12 18:54:23 2018
GPGPU-Sim uArch: cycles simulated: 1006000  inst.: 88023620 (ipc=87.5) sim_rate=90559 (inst/sec) elapsed = 0:0:16:12 / Thu Apr 12 18:54:24 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1007500  inst.: 88122698 (ipc=87.5) sim_rate=90568 (inst/sec) elapsed = 0:0:16:13 / Thu Apr 12 18:54:25 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(2,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1008500  inst.: 88187199 (ipc=87.4) sim_rate=90541 (inst/sec) elapsed = 0:0:16:14 / Thu Apr 12 18:54:26 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(2,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1010000  inst.: 88277094 (ipc=87.4) sim_rate=90540 (inst/sec) elapsed = 0:0:16:15 / Thu Apr 12 18:54:27 2018
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1011500  inst.: 88375751 (ipc=87.4) sim_rate=90548 (inst/sec) elapsed = 0:0:16:16 / Thu Apr 12 18:54:28 2018
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(0,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1012500  inst.: 88442865 (ipc=87.4) sim_rate=90524 (inst/sec) elapsed = 0:0:16:17 / Thu Apr 12 18:54:29 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(5,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1014000  inst.: 88539984 (ipc=87.3) sim_rate=90531 (inst/sec) elapsed = 0:0:16:18 / Thu Apr 12 18:54:30 2018
GPGPU-Sim uArch: cycles simulated: 1015000  inst.: 88593116 (ipc=87.3) sim_rate=90493 (inst/sec) elapsed = 0:0:16:19 / Thu Apr 12 18:54:31 2018
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1016500  inst.: 88674936 (ipc=87.2) sim_rate=90484 (inst/sec) elapsed = 0:0:16:20 / Thu Apr 12 18:54:32 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1017500  inst.: 88738868 (ipc=87.2) sim_rate=90457 (inst/sec) elapsed = 0:0:16:21 / Thu Apr 12 18:54:33 2018
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(3,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1019000  inst.: 88840262 (ipc=87.2) sim_rate=90468 (inst/sec) elapsed = 0:0:16:22 / Thu Apr 12 18:54:34 2018
GPGPU-Sim uArch: cycles simulated: 1020000  inst.: 88906636 (ipc=87.2) sim_rate=90444 (inst/sec) elapsed = 0:0:16:23 / Thu Apr 12 18:54:35 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1021000  inst.: 88972801 (ipc=87.1) sim_rate=90419 (inst/sec) elapsed = 0:0:16:24 / Thu Apr 12 18:54:36 2018
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1022500  inst.: 89067248 (ipc=87.1) sim_rate=90423 (inst/sec) elapsed = 0:0:16:25 / Thu Apr 12 18:54:37 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1023500  inst.: 89129127 (ipc=87.1) sim_rate=90394 (inst/sec) elapsed = 0:0:16:26 / Thu Apr 12 18:54:38 2018
GPGPU-Sim uArch: cycles simulated: 1024500  inst.: 89199250 (ipc=87.1) sim_rate=90374 (inst/sec) elapsed = 0:0:16:27 / Thu Apr 12 18:54:39 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1026000  inst.: 89299746 (ipc=87.0) sim_rate=90384 (inst/sec) elapsed = 0:0:16:28 / Thu Apr 12 18:54:40 2018
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(0,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1027000  inst.: 89374341 (ipc=87.0) sim_rate=90368 (inst/sec) elapsed = 0:0:16:29 / Thu Apr 12 18:54:41 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(1,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1028500  inst.: 89473162 (ipc=87.0) sim_rate=90376 (inst/sec) elapsed = 0:0:16:30 / Thu Apr 12 18:54:42 2018
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 89531870 (ipc=87.0) sim_rate=90344 (inst/sec) elapsed = 0:0:16:31 / Thu Apr 12 18:54:43 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1031000  inst.: 89641476 (ipc=86.9) sim_rate=90364 (inst/sec) elapsed = 0:0:16:32 / Thu Apr 12 18:54:44 2018
GPGPU-Sim uArch: cycles simulated: 1032000  inst.: 89710061 (ipc=86.9) sim_rate=90342 (inst/sec) elapsed = 0:0:16:33 / Thu Apr 12 18:54:45 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1033000  inst.: 89772699 (ipc=86.9) sim_rate=90314 (inst/sec) elapsed = 0:0:16:34 / Thu Apr 12 18:54:46 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 89863209 (ipc=86.9) sim_rate=90314 (inst/sec) elapsed = 0:0:16:35 / Thu Apr 12 18:54:47 2018
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(5,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1035500  inst.: 89925254 (ipc=86.8) sim_rate=90286 (inst/sec) elapsed = 0:0:16:36 / Thu Apr 12 18:54:48 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(3,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1037000  inst.: 90020481 (ipc=86.8) sim_rate=90291 (inst/sec) elapsed = 0:0:16:37 / Thu Apr 12 18:54:49 2018
GPGPU-Sim uArch: cycles simulated: 1038000  inst.: 90088599 (ipc=86.8) sim_rate=90269 (inst/sec) elapsed = 0:0:16:38 / Thu Apr 12 18:54:50 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1039500  inst.: 90182792 (ipc=86.8) sim_rate=90273 (inst/sec) elapsed = 0:0:16:39 / Thu Apr 12 18:54:51 2018
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1040500  inst.: 90243153 (ipc=86.7) sim_rate=90243 (inst/sec) elapsed = 0:0:16:40 / Thu Apr 12 18:54:52 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1042000  inst.: 90347044 (ipc=86.7) sim_rate=90256 (inst/sec) elapsed = 0:0:16:41 / Thu Apr 12 18:54:53 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1043500  inst.: 90453764 (ipc=86.7) sim_rate=90273 (inst/sec) elapsed = 0:0:16:42 / Thu Apr 12 18:54:54 2018
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1044500  inst.: 90517522 (ipc=86.7) sim_rate=90246 (inst/sec) elapsed = 0:0:16:43 / Thu Apr 12 18:54:55 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1046000  inst.: 90615472 (ipc=86.6) sim_rate=90254 (inst/sec) elapsed = 0:0:16:44 / Thu Apr 12 18:54:56 2018
GPGPU-Sim uArch: cycles simulated: 1047000  inst.: 90684012 (ipc=86.6) sim_rate=90232 (inst/sec) elapsed = 0:0:16:45 / Thu Apr 12 18:54:57 2018
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1048500  inst.: 90789981 (ipc=86.6) sim_rate=90248 (inst/sec) elapsed = 0:0:16:46 / Thu Apr 12 18:54:58 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1049500  inst.: 90853760 (ipc=86.6) sim_rate=90222 (inst/sec) elapsed = 0:0:16:47 / Thu Apr 12 18:54:59 2018
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(5,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1051000  inst.: 90954816 (ipc=86.5) sim_rate=90232 (inst/sec) elapsed = 0:0:16:48 / Thu Apr 12 18:55:00 2018
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1052000  inst.: 91024865 (ipc=86.5) sim_rate=90212 (inst/sec) elapsed = 0:0:16:49 / Thu Apr 12 18:55:01 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1053500  inst.: 91126389 (ipc=86.5) sim_rate=90224 (inst/sec) elapsed = 0:0:16:50 / Thu Apr 12 18:55:02 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1054500  inst.: 91195342 (ipc=86.5) sim_rate=90203 (inst/sec) elapsed = 0:0:16:51 / Thu Apr 12 18:55:03 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1056000  inst.: 91290958 (ipc=86.4) sim_rate=90208 (inst/sec) elapsed = 0:0:16:52 / Thu Apr 12 18:55:04 2018
GPGPU-Sim uArch: cycles simulated: 1057000  inst.: 91362370 (ipc=86.4) sim_rate=90189 (inst/sec) elapsed = 0:0:16:53 / Thu Apr 12 18:55:05 2018
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(2,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1058500  inst.: 91448904 (ipc=86.4) sim_rate=90186 (inst/sec) elapsed = 0:0:16:54 / Thu Apr 12 18:55:06 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(5,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1060000  inst.: 91547038 (ipc=86.4) sim_rate=90194 (inst/sec) elapsed = 0:0:16:55 / Thu Apr 12 18:55:07 2018
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1061500  inst.: 91650775 (ipc=86.3) sim_rate=90207 (inst/sec) elapsed = 0:0:16:56 / Thu Apr 12 18:55:08 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1062500  inst.: 91716789 (ipc=86.3) sim_rate=90183 (inst/sec) elapsed = 0:0:16:57 / Thu Apr 12 18:55:09 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1064000  inst.: 91806608 (ipc=86.3) sim_rate=90183 (inst/sec) elapsed = 0:0:16:58 / Thu Apr 12 18:55:10 2018
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(7,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1065500  inst.: 91907437 (ipc=86.3) sim_rate=90193 (inst/sec) elapsed = 0:0:16:59 / Thu Apr 12 18:55:11 2018
GPGPU-Sim uArch: cycles simulated: 1066500  inst.: 91969523 (ipc=86.2) sim_rate=90166 (inst/sec) elapsed = 0:0:17:00 / Thu Apr 12 18:55:12 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(7,5,0) tid=(2,7,0)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1068000  inst.: 92078148 (ipc=86.2) sim_rate=90184 (inst/sec) elapsed = 0:0:17:01 / Thu Apr 12 18:55:13 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1069500  inst.: 92169176 (ipc=86.2) sim_rate=90185 (inst/sec) elapsed = 0:0:17:02 / Thu Apr 12 18:55:14 2018
GPGPU-Sim uArch: cycles simulated: 1071000  inst.: 92258452 (ipc=86.1) sim_rate=90184 (inst/sec) elapsed = 0:0:17:03 / Thu Apr 12 18:55:15 2018
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1072000  inst.: 92317372 (ipc=86.1) sim_rate=90153 (inst/sec) elapsed = 0:0:17:04 / Thu Apr 12 18:55:16 2018
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(5,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1073500  inst.: 92412002 (ipc=86.1) sim_rate=90158 (inst/sec) elapsed = 0:0:17:05 / Thu Apr 12 18:55:17 2018
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1075000  inst.: 92510913 (ipc=86.1) sim_rate=90166 (inst/sec) elapsed = 0:0:17:06 / Thu Apr 12 18:55:18 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1076000  inst.: 92583825 (ipc=86.0) sim_rate=90149 (inst/sec) elapsed = 0:0:17:07 / Thu Apr 12 18:55:19 2018
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(5,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1077500  inst.: 92678352 (ipc=86.0) sim_rate=90154 (inst/sec) elapsed = 0:0:17:08 / Thu Apr 12 18:55:20 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(5,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1079000  inst.: 92772358 (ipc=86.0) sim_rate=90157 (inst/sec) elapsed = 0:0:17:09 / Thu Apr 12 18:55:21 2018
GPGPU-Sim uArch: cycles simulated: 1080000  inst.: 92838592 (ipc=86.0) sim_rate=90134 (inst/sec) elapsed = 0:0:17:10 / Thu Apr 12 18:55:22 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(2,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1081500  inst.: 92929913 (ipc=85.9) sim_rate=90135 (inst/sec) elapsed = 0:0:17:11 / Thu Apr 12 18:55:23 2018
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(5,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1082500  inst.: 92993042 (ipc=85.9) sim_rate=90109 (inst/sec) elapsed = 0:0:17:12 / Thu Apr 12 18:55:24 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1084000  inst.: 93093355 (ipc=85.9) sim_rate=90119 (inst/sec) elapsed = 0:0:17:13 / Thu Apr 12 18:55:25 2018
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1085000  inst.: 93154234 (ipc=85.9) sim_rate=90091 (inst/sec) elapsed = 0:0:17:14 / Thu Apr 12 18:55:26 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1086500  inst.: 93255452 (ipc=85.8) sim_rate=90101 (inst/sec) elapsed = 0:0:17:15 / Thu Apr 12 18:55:27 2018
GPGPU-Sim uArch: cycles simulated: 1087500  inst.: 93322157 (ipc=85.8) sim_rate=90079 (inst/sec) elapsed = 0:0:17:16 / Thu Apr 12 18:55:28 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(7,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 93424722 (ipc=85.8) sim_rate=90091 (inst/sec) elapsed = 0:0:17:17 / Thu Apr 12 18:55:29 2018
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(7,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1090000  inst.: 93496247 (ipc=85.8) sim_rate=90073 (inst/sec) elapsed = 0:0:17:18 / Thu Apr 12 18:55:30 2018
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1091500  inst.: 93587873 (ipc=85.7) sim_rate=90074 (inst/sec) elapsed = 0:0:17:19 / Thu Apr 12 18:55:31 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(0,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1093000  inst.: 93687696 (ipc=85.7) sim_rate=90084 (inst/sec) elapsed = 0:0:17:20 / Thu Apr 12 18:55:32 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(3,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1094000  inst.: 93757555 (ipc=85.7) sim_rate=90064 (inst/sec) elapsed = 0:0:17:21 / Thu Apr 12 18:55:33 2018
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 93831659 (ipc=85.7) sim_rate=90049 (inst/sec) elapsed = 0:0:17:22 / Thu Apr 12 18:55:34 2018
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(4,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1096500  inst.: 93929969 (ipc=85.7) sim_rate=90057 (inst/sec) elapsed = 0:0:17:23 / Thu Apr 12 18:55:35 2018
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1098000  inst.: 94041526 (ipc=85.6) sim_rate=90078 (inst/sec) elapsed = 0:0:17:24 / Thu Apr 12 18:55:36 2018
GPGPU-Sim uArch: cycles simulated: 1099000  inst.: 94107862 (ipc=85.6) sim_rate=90055 (inst/sec) elapsed = 0:0:17:25 / Thu Apr 12 18:55:37 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(6,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1100000  inst.: 94171315 (ipc=85.6) sim_rate=90029 (inst/sec) elapsed = 0:0:17:26 / Thu Apr 12 18:55:38 2018
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1101500  inst.: 94265657 (ipc=85.6) sim_rate=90034 (inst/sec) elapsed = 0:0:17:27 / Thu Apr 12 18:55:39 2018
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1103000  inst.: 94358517 (ipc=85.5) sim_rate=90036 (inst/sec) elapsed = 0:0:17:28 / Thu Apr 12 18:55:40 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 94471521 (ipc=85.5) sim_rate=90058 (inst/sec) elapsed = 0:0:17:29 / Thu Apr 12 18:55:41 2018
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(1,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1105500  inst.: 94539170 (ipc=85.5) sim_rate=90037 (inst/sec) elapsed = 0:0:17:30 / Thu Apr 12 18:55:42 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1107000  inst.: 94644349 (ipc=85.5) sim_rate=90051 (inst/sec) elapsed = 0:0:17:31 / Thu Apr 12 18:55:43 2018
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 94712787 (ipc=85.5) sim_rate=90031 (inst/sec) elapsed = 0:0:17:32 / Thu Apr 12 18:55:44 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1109500  inst.: 94812329 (ipc=85.5) sim_rate=90040 (inst/sec) elapsed = 0:0:17:33 / Thu Apr 12 18:55:45 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1110500  inst.: 94880764 (ipc=85.4) sim_rate=90019 (inst/sec) elapsed = 0:0:17:34 / Thu Apr 12 18:55:46 2018
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(1,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1112000  inst.: 94988935 (ipc=85.4) sim_rate=90036 (inst/sec) elapsed = 0:0:17:35 / Thu Apr 12 18:55:47 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1113500  inst.: 95083231 (ipc=85.4) sim_rate=90040 (inst/sec) elapsed = 0:0:17:36 / Thu Apr 12 18:55:48 2018
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1115000  inst.: 95184401 (ipc=85.4) sim_rate=90051 (inst/sec) elapsed = 0:0:17:37 / Thu Apr 12 18:55:49 2018
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1116000  inst.: 95249152 (ipc=85.3) sim_rate=90027 (inst/sec) elapsed = 0:0:17:38 / Thu Apr 12 18:55:50 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1117000  inst.: 95320679 (ipc=85.3) sim_rate=90010 (inst/sec) elapsed = 0:0:17:39 / Thu Apr 12 18:55:51 2018
GPGPU-Sim uArch: cycles simulated: 1118000  inst.: 95393785 (ipc=85.3) sim_rate=89994 (inst/sec) elapsed = 0:0:17:40 / Thu Apr 12 18:55:52 2018
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(1,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1119500  inst.: 95502292 (ipc=85.3) sim_rate=90011 (inst/sec) elapsed = 0:0:17:41 / Thu Apr 12 18:55:53 2018
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1120500  inst.: 95568361 (ipc=85.3) sim_rate=89989 (inst/sec) elapsed = 0:0:17:42 / Thu Apr 12 18:55:54 2018
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(0,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1122000  inst.: 95674457 (ipc=85.3) sim_rate=90004 (inst/sec) elapsed = 0:0:17:43 / Thu Apr 12 18:55:55 2018
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(0,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1123000  inst.: 95755915 (ipc=85.3) sim_rate=89996 (inst/sec) elapsed = 0:0:17:44 / Thu Apr 12 18:55:56 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1124500  inst.: 95865938 (ipc=85.3) sim_rate=90014 (inst/sec) elapsed = 0:0:17:45 / Thu Apr 12 18:55:57 2018
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1125500  inst.: 95938627 (ipc=85.2) sim_rate=89998 (inst/sec) elapsed = 0:0:17:46 / Thu Apr 12 18:55:58 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1126500  inst.: 96011056 (ipc=85.2) sim_rate=89982 (inst/sec) elapsed = 0:0:17:47 / Thu Apr 12 18:55:59 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(1,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 96114357 (ipc=85.2) sim_rate=89994 (inst/sec) elapsed = 0:0:17:48 / Thu Apr 12 18:56:00 2018
GPGPU-Sim uArch: cycles simulated: 1129000  inst.: 96192823 (ipc=85.2) sim_rate=89983 (inst/sec) elapsed = 0:0:17:49 / Thu Apr 12 18:56:01 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(6,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1130500  inst.: 96292064 (ipc=85.2) sim_rate=89992 (inst/sec) elapsed = 0:0:17:50 / Thu Apr 12 18:56:02 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1131500  inst.: 96368105 (ipc=85.2) sim_rate=89979 (inst/sec) elapsed = 0:0:17:51 / Thu Apr 12 18:56:03 2018
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1133000  inst.: 96481239 (ipc=85.2) sim_rate=90001 (inst/sec) elapsed = 0:0:17:52 / Thu Apr 12 18:56:04 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(8,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1134000  inst.: 96550285 (ipc=85.1) sim_rate=89981 (inst/sec) elapsed = 0:0:17:53 / Thu Apr 12 18:56:05 2018
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1135500  inst.: 96653412 (ipc=85.1) sim_rate=89993 (inst/sec) elapsed = 0:0:17:54 / Thu Apr 12 18:56:06 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1136500  inst.: 96723031 (ipc=85.1) sim_rate=89974 (inst/sec) elapsed = 0:0:17:55 / Thu Apr 12 18:56:07 2018
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(6,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1137500  inst.: 96799550 (ipc=85.1) sim_rate=89962 (inst/sec) elapsed = 0:0:17:56 / Thu Apr 12 18:56:08 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1139000  inst.: 96906542 (ipc=85.1) sim_rate=89978 (inst/sec) elapsed = 0:0:17:57 / Thu Apr 12 18:56:09 2018
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1140500  inst.: 97017981 (ipc=85.1) sim_rate=89998 (inst/sec) elapsed = 0:0:17:58 / Thu Apr 12 18:56:10 2018
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1141500  inst.: 97088953 (ipc=85.1) sim_rate=89980 (inst/sec) elapsed = 0:0:17:59 / Thu Apr 12 18:56:11 2018
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(7,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1143000  inst.: 97205795 (ipc=85.0) sim_rate=90005 (inst/sec) elapsed = 0:0:18:00 / Thu Apr 12 18:56:12 2018
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(6,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1144000  inst.: 97282089 (ipc=85.0) sim_rate=89992 (inst/sec) elapsed = 0:0:18:01 / Thu Apr 12 18:56:13 2018
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(5,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1145500  inst.: 97387742 (ipc=85.0) sim_rate=90007 (inst/sec) elapsed = 0:0:18:02 / Thu Apr 12 18:56:14 2018
GPGPU-Sim uArch: cycles simulated: 1146500  inst.: 97450489 (ipc=85.0) sim_rate=89981 (inst/sec) elapsed = 0:0:18:03 / Thu Apr 12 18:56:15 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(5,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1147500  inst.: 97534094 (ipc=85.0) sim_rate=89976 (inst/sec) elapsed = 0:0:18:04 / Thu Apr 12 18:56:16 2018
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(8,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1148500  inst.: 97615610 (ipc=85.0) sim_rate=89968 (inst/sec) elapsed = 0:0:18:05 / Thu Apr 12 18:56:17 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1150000  inst.: 97724652 (ipc=85.0) sim_rate=89985 (inst/sec) elapsed = 0:0:18:06 / Thu Apr 12 18:56:18 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(5,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1151000  inst.: 97790008 (ipc=85.0) sim_rate=89963 (inst/sec) elapsed = 0:0:18:07 / Thu Apr 12 18:56:19 2018
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(2,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1152500  inst.: 97894399 (ipc=84.9) sim_rate=89976 (inst/sec) elapsed = 0:0:18:08 / Thu Apr 12 18:56:20 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(1,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1153500  inst.: 97968439 (ipc=84.9) sim_rate=89961 (inst/sec) elapsed = 0:0:18:09 / Thu Apr 12 18:56:21 2018
GPGPU-Sim uArch: cycles simulated: 1154500  inst.: 98046722 (ipc=84.9) sim_rate=89951 (inst/sec) elapsed = 0:0:18:10 / Thu Apr 12 18:56:22 2018
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1156000  inst.: 98155173 (ipc=84.9) sim_rate=89968 (inst/sec) elapsed = 0:0:18:11 / Thu Apr 12 18:56:23 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(5,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1157000  inst.: 98233578 (ipc=84.9) sim_rate=89957 (inst/sec) elapsed = 0:0:18:12 / Thu Apr 12 18:56:24 2018
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1158000  inst.: 98304640 (ipc=84.9) sim_rate=89940 (inst/sec) elapsed = 0:0:18:13 / Thu Apr 12 18:56:25 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1159500  inst.: 98412329 (ipc=84.9) sim_rate=89956 (inst/sec) elapsed = 0:0:18:14 / Thu Apr 12 18:56:26 2018
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1160500  inst.: 98484749 (ipc=84.9) sim_rate=89940 (inst/sec) elapsed = 0:0:18:15 / Thu Apr 12 18:56:27 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1162000  inst.: 98602827 (ipc=84.9) sim_rate=89966 (inst/sec) elapsed = 0:0:18:16 / Thu Apr 12 18:56:28 2018
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1163000  inst.: 98679961 (ipc=84.8) sim_rate=89954 (inst/sec) elapsed = 0:0:18:17 / Thu Apr 12 18:56:29 2018
GPGPU-Sim uArch: cycles simulated: 1164000  inst.: 98748039 (ipc=84.8) sim_rate=89934 (inst/sec) elapsed = 0:0:18:18 / Thu Apr 12 18:56:30 2018
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(1,2,0) tid=(4,5,0)
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1165500  inst.: 98866361 (ipc=84.8) sim_rate=89960 (inst/sec) elapsed = 0:0:18:19 / Thu Apr 12 18:56:31 2018
GPGPU-Sim uArch: cycles simulated: 1166500  inst.: 98941591 (ipc=84.8) sim_rate=89946 (inst/sec) elapsed = 0:0:18:20 / Thu Apr 12 18:56:32 2018
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1167500  inst.: 99015070 (ipc=84.8) sim_rate=89931 (inst/sec) elapsed = 0:0:18:21 / Thu Apr 12 18:56:33 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1168500  inst.: 99103829 (ipc=84.8) sim_rate=89930 (inst/sec) elapsed = 0:0:18:22 / Thu Apr 12 18:56:34 2018
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1170000  inst.: 99216464 (ipc=84.8) sim_rate=89951 (inst/sec) elapsed = 0:0:18:23 / Thu Apr 12 18:56:35 2018
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(0,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1171000  inst.: 99292487 (ipc=84.8) sim_rate=89938 (inst/sec) elapsed = 0:0:18:24 / Thu Apr 12 18:56:36 2018
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1172500  inst.: 99400359 (ipc=84.8) sim_rate=89955 (inst/sec) elapsed = 0:0:18:25 / Thu Apr 12 18:56:37 2018
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1173500  inst.: 99475225 (ipc=84.8) sim_rate=89941 (inst/sec) elapsed = 0:0:18:26 / Thu Apr 12 18:56:38 2018
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(5,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1175000  inst.: 99582498 (ipc=84.8) sim_rate=89957 (inst/sec) elapsed = 0:0:18:27 / Thu Apr 12 18:56:39 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(8,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1176000  inst.: 99659417 (ipc=84.7) sim_rate=89945 (inst/sec) elapsed = 0:0:18:28 / Thu Apr 12 18:56:40 2018
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(7,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1177000  inst.: 99731371 (ipc=84.7) sim_rate=89929 (inst/sec) elapsed = 0:0:18:29 / Thu Apr 12 18:56:41 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1178500  inst.: 99849954 (ipc=84.7) sim_rate=89954 (inst/sec) elapsed = 0:0:18:30 / Thu Apr 12 18:56:42 2018
GPGPU-Sim uArch: cycles simulated: 1179500  inst.: 99915247 (ipc=84.7) sim_rate=89932 (inst/sec) elapsed = 0:0:18:31 / Thu Apr 12 18:56:43 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1181000  inst.: 100022417 (ipc=84.7) sim_rate=89948 (inst/sec) elapsed = 0:0:18:32 / Thu Apr 12 18:56:44 2018
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(5,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1182000  inst.: 100098141 (ipc=84.7) sim_rate=89935 (inst/sec) elapsed = 0:0:18:33 / Thu Apr 12 18:56:45 2018
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1183500  inst.: 100216839 (ipc=84.7) sim_rate=89961 (inst/sec) elapsed = 0:0:18:34 / Thu Apr 12 18:56:46 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(3,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1184500  inst.: 100295866 (ipc=84.7) sim_rate=89951 (inst/sec) elapsed = 0:0:18:35 / Thu Apr 12 18:56:47 2018
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(2,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1185500  inst.: 100372675 (ipc=84.7) sim_rate=89939 (inst/sec) elapsed = 0:0:18:36 / Thu Apr 12 18:56:48 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(4,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1187000  inst.: 100479216 (ipc=84.6) sim_rate=89954 (inst/sec) elapsed = 0:0:18:37 / Thu Apr 12 18:56:49 2018
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(7,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1188000  inst.: 100554222 (ipc=84.6) sim_rate=89941 (inst/sec) elapsed = 0:0:18:38 / Thu Apr 12 18:56:50 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(4,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1189500  inst.: 100668201 (ipc=84.6) sim_rate=89962 (inst/sec) elapsed = 0:0:18:39 / Thu Apr 12 18:56:51 2018
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(3,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1190500  inst.: 100745884 (ipc=84.6) sim_rate=89951 (inst/sec) elapsed = 0:0:18:40 / Thu Apr 12 18:56:52 2018
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1192000  inst.: 100857874 (ipc=84.6) sim_rate=89971 (inst/sec) elapsed = 0:0:18:41 / Thu Apr 12 18:56:53 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(3,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1193000  inst.: 100930984 (ipc=84.6) sim_rate=89956 (inst/sec) elapsed = 0:0:18:42 / Thu Apr 12 18:56:54 2018
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(4,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1194500  inst.: 101036312 (ipc=84.6) sim_rate=89970 (inst/sec) elapsed = 0:0:18:43 / Thu Apr 12 18:56:55 2018
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(5,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1195500  inst.: 101106733 (ipc=84.6) sim_rate=89952 (inst/sec) elapsed = 0:0:18:44 / Thu Apr 12 18:56:56 2018
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(4,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1197000  inst.: 101206601 (ipc=84.6) sim_rate=89961 (inst/sec) elapsed = 0:0:18:45 / Thu Apr 12 18:56:57 2018
GPGPU-Sim uArch: cycles simulated: 1198000  inst.: 101279979 (ipc=84.5) sim_rate=89946 (inst/sec) elapsed = 0:0:18:46 / Thu Apr 12 18:56:58 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(8,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1199500  inst.: 101389312 (ipc=84.5) sim_rate=89963 (inst/sec) elapsed = 0:0:18:47 / Thu Apr 12 18:56:59 2018
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(1,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1200500  inst.: 101469238 (ipc=84.5) sim_rate=89954 (inst/sec) elapsed = 0:0:18:48 / Thu Apr 12 18:57:00 2018
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(0,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1202000  inst.: 101574376 (ipc=84.5) sim_rate=89968 (inst/sec) elapsed = 0:0:18:49 / Thu Apr 12 18:57:01 2018
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1203000  inst.: 101648064 (ipc=84.5) sim_rate=89954 (inst/sec) elapsed = 0:0:18:50 / Thu Apr 12 18:57:02 2018
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(4,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 101759401 (ipc=84.5) sim_rate=89972 (inst/sec) elapsed = 0:0:18:51 / Thu Apr 12 18:57:03 2018
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(8,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1205500  inst.: 101828067 (ipc=84.5) sim_rate=89954 (inst/sec) elapsed = 0:0:18:52 / Thu Apr 12 18:57:04 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1207000  inst.: 101936087 (ipc=84.5) sim_rate=89970 (inst/sec) elapsed = 0:0:18:53 / Thu Apr 12 18:57:05 2018
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1208500  inst.: 102036322 (ipc=84.4) sim_rate=89979 (inst/sec) elapsed = 0:0:18:54 / Thu Apr 12 18:57:06 2018
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1209500  inst.: 102111050 (ipc=84.4) sim_rate=89965 (inst/sec) elapsed = 0:0:18:55 / Thu Apr 12 18:57:07 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(6,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1211000  inst.: 102227631 (ipc=84.4) sim_rate=89989 (inst/sec) elapsed = 0:0:18:56 / Thu Apr 12 18:57:08 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1212000  inst.: 102312936 (ipc=84.4) sim_rate=89984 (inst/sec) elapsed = 0:0:18:57 / Thu Apr 12 18:57:09 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1213500  inst.: 102431520 (ipc=84.4) sim_rate=90010 (inst/sec) elapsed = 0:0:18:58 / Thu Apr 12 18:57:10 2018
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1215000  inst.: 102544278 (ipc=84.4) sim_rate=90030 (inst/sec) elapsed = 0:0:18:59 / Thu Apr 12 18:57:11 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1216500  inst.: 102642818 (ipc=84.4) sim_rate=90037 (inst/sec) elapsed = 0:0:19:00 / Thu Apr 12 18:57:12 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(5,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1217500  inst.: 102717338 (ipc=84.4) sim_rate=90023 (inst/sec) elapsed = 0:0:19:01 / Thu Apr 12 18:57:13 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1218500  inst.: 102788765 (ipc=84.4) sim_rate=90007 (inst/sec) elapsed = 0:0:19:02 / Thu Apr 12 18:57:14 2018
GPGPU-Sim uArch: cycles simulated: 1219500  inst.: 102867796 (ipc=84.4) sim_rate=89998 (inst/sec) elapsed = 0:0:19:03 / Thu Apr 12 18:57:15 2018
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1220500  inst.: 102941309 (ipc=84.3) sim_rate=89983 (inst/sec) elapsed = 0:0:19:04 / Thu Apr 12 18:57:16 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1221500  inst.: 103019410 (ipc=84.3) sim_rate=89973 (inst/sec) elapsed = 0:0:19:05 / Thu Apr 12 18:57:17 2018
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1223000  inst.: 103127651 (ipc=84.3) sim_rate=89989 (inst/sec) elapsed = 0:0:19:06 / Thu Apr 12 18:57:18 2018
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(0,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1224000  inst.: 103203978 (ipc=84.3) sim_rate=89977 (inst/sec) elapsed = 0:0:19:07 / Thu Apr 12 18:57:19 2018
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(1,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1225000  inst.: 103268847 (ipc=84.3) sim_rate=89955 (inst/sec) elapsed = 0:0:19:08 / Thu Apr 12 18:57:20 2018
GPGPU-Sim uArch: cycles simulated: 1226000  inst.: 103343173 (ipc=84.3) sim_rate=89941 (inst/sec) elapsed = 0:0:19:09 / Thu Apr 12 18:57:21 2018
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1227500  inst.: 103447376 (ipc=84.3) sim_rate=89954 (inst/sec) elapsed = 0:0:19:10 / Thu Apr 12 18:57:22 2018
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(1,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1228500  inst.: 103521844 (ipc=84.3) sim_rate=89940 (inst/sec) elapsed = 0:0:19:11 / Thu Apr 12 18:57:23 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(2,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1229500  inst.: 103598548 (ipc=84.3) sim_rate=89929 (inst/sec) elapsed = 0:0:19:12 / Thu Apr 12 18:57:24 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1231000  inst.: 103708582 (ipc=84.2) sim_rate=89946 (inst/sec) elapsed = 0:0:19:13 / Thu Apr 12 18:57:25 2018
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1232000  inst.: 103782603 (ipc=84.2) sim_rate=89932 (inst/sec) elapsed = 0:0:19:14 / Thu Apr 12 18:57:26 2018
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(7,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1233500  inst.: 103876969 (ipc=84.2) sim_rate=89936 (inst/sec) elapsed = 0:0:19:15 / Thu Apr 12 18:57:27 2018
GPGPU-Sim uArch: cycles simulated: 1234500  inst.: 103949567 (ipc=84.2) sim_rate=89921 (inst/sec) elapsed = 0:0:19:16 / Thu Apr 12 18:57:28 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1235500  inst.: 104023870 (ipc=84.2) sim_rate=89908 (inst/sec) elapsed = 0:0:19:17 / Thu Apr 12 18:57:29 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(5,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1237000  inst.: 104129614 (ipc=84.2) sim_rate=89921 (inst/sec) elapsed = 0:0:19:18 / Thu Apr 12 18:57:30 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(7,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1238000  inst.: 104193778 (ipc=84.2) sim_rate=89899 (inst/sec) elapsed = 0:0:19:19 / Thu Apr 12 18:57:31 2018
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1239500  inst.: 104308278 (ipc=84.2) sim_rate=89920 (inst/sec) elapsed = 0:0:19:20 / Thu Apr 12 18:57:32 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1240500  inst.: 104376983 (ipc=84.1) sim_rate=89902 (inst/sec) elapsed = 0:0:19:21 / Thu Apr 12 18:57:33 2018
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(2,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1241500  inst.: 104451501 (ipc=84.1) sim_rate=89889 (inst/sec) elapsed = 0:0:19:22 / Thu Apr 12 18:57:34 2018
GPGPU-Sim uArch: cycles simulated: 1242500  inst.: 104525765 (ipc=84.1) sim_rate=89875 (inst/sec) elapsed = 0:0:19:23 / Thu Apr 12 18:57:35 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(6,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1244000  inst.: 104639145 (ipc=84.1) sim_rate=89896 (inst/sec) elapsed = 0:0:19:24 / Thu Apr 12 18:57:36 2018
GPGPU-Sim uArch: cycles simulated: 1245000  inst.: 104709015 (ipc=84.1) sim_rate=89878 (inst/sec) elapsed = 0:0:19:25 / Thu Apr 12 18:57:37 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(3,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1246000  inst.: 104779762 (ipc=84.1) sim_rate=89862 (inst/sec) elapsed = 0:0:19:26 / Thu Apr 12 18:57:38 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1247500  inst.: 104883296 (ipc=84.1) sim_rate=89874 (inst/sec) elapsed = 0:0:19:27 / Thu Apr 12 18:57:39 2018
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1248500  inst.: 104953341 (ipc=84.1) sim_rate=89857 (inst/sec) elapsed = 0:0:19:28 / Thu Apr 12 18:57:40 2018
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1250000  inst.: 105068750 (ipc=84.1) sim_rate=89879 (inst/sec) elapsed = 0:0:19:29 / Thu Apr 12 18:57:41 2018
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1251000  inst.: 105140345 (ipc=84.0) sim_rate=89863 (inst/sec) elapsed = 0:0:19:30 / Thu Apr 12 18:57:42 2018
GPGPU-Sim uArch: cycles simulated: 1252000  inst.: 105214122 (ipc=84.0) sim_rate=89849 (inst/sec) elapsed = 0:0:19:31 / Thu Apr 12 18:57:43 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1253500  inst.: 105319202 (ipc=84.0) sim_rate=89862 (inst/sec) elapsed = 0:0:19:32 / Thu Apr 12 18:57:44 2018
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(3,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1254500  inst.: 105396384 (ipc=84.0) sim_rate=89851 (inst/sec) elapsed = 0:0:19:33 / Thu Apr 12 18:57:45 2018
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1256000  inst.: 105503333 (ipc=84.0) sim_rate=89866 (inst/sec) elapsed = 0:0:19:34 / Thu Apr 12 18:57:46 2018
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(0,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1257000  inst.: 105569279 (ipc=84.0) sim_rate=89846 (inst/sec) elapsed = 0:0:19:35 / Thu Apr 12 18:57:47 2018
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1258000  inst.: 105647294 (ipc=84.0) sim_rate=89836 (inst/sec) elapsed = 0:0:19:36 / Thu Apr 12 18:57:48 2018
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(5,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1259000  inst.: 105727020 (ipc=84.0) sim_rate=89827 (inst/sec) elapsed = 0:0:19:37 / Thu Apr 12 18:57:49 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(6,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1260500  inst.: 105829539 (ipc=84.0) sim_rate=89838 (inst/sec) elapsed = 0:0:19:38 / Thu Apr 12 18:57:50 2018
GPGPU-Sim uArch: cycles simulated: 1261500  inst.: 105903885 (ipc=84.0) sim_rate=89825 (inst/sec) elapsed = 0:0:19:39 / Thu Apr 12 18:57:51 2018
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(5,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1263000  inst.: 106011146 (ipc=83.9) sim_rate=89839 (inst/sec) elapsed = 0:0:19:40 / Thu Apr 12 18:57:52 2018
GPGPU-Sim uArch: cycles simulated: 1264000  inst.: 106083980 (ipc=83.9) sim_rate=89825 (inst/sec) elapsed = 0:0:19:41 / Thu Apr 12 18:57:53 2018
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(6,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1265500  inst.: 106196060 (ipc=83.9) sim_rate=89844 (inst/sec) elapsed = 0:0:19:42 / Thu Apr 12 18:57:54 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1266500  inst.: 106259352 (ipc=83.9) sim_rate=89821 (inst/sec) elapsed = 0:0:19:43 / Thu Apr 12 18:57:55 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(4,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1268000  inst.: 106375322 (ipc=83.9) sim_rate=89844 (inst/sec) elapsed = 0:0:19:44 / Thu Apr 12 18:57:56 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(4,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1269000  inst.: 106451521 (ipc=83.9) sim_rate=89832 (inst/sec) elapsed = 0:0:19:45 / Thu Apr 12 18:57:57 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1270000  inst.: 106527408 (ipc=83.9) sim_rate=89820 (inst/sec) elapsed = 0:0:19:46 / Thu Apr 12 18:57:58 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1271500  inst.: 106640271 (ipc=83.9) sim_rate=89840 (inst/sec) elapsed = 0:0:19:47 / Thu Apr 12 18:57:59 2018
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(5,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1273000  inst.: 106741632 (ipc=83.9) sim_rate=89849 (inst/sec) elapsed = 0:0:19:48 / Thu Apr 12 18:58:00 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(4,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1274000  inst.: 106815734 (ipc=83.8) sim_rate=89836 (inst/sec) elapsed = 0:0:19:49 / Thu Apr 12 18:58:01 2018
GPGPU-Sim uArch: cycles simulated: 1275000  inst.: 106891183 (ipc=83.8) sim_rate=89824 (inst/sec) elapsed = 0:0:19:50 / Thu Apr 12 18:58:02 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1276000  inst.: 106963404 (ipc=83.8) sim_rate=89809 (inst/sec) elapsed = 0:0:19:51 / Thu Apr 12 18:58:03 2018
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(1,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1277500  inst.: 107062280 (ipc=83.8) sim_rate=89817 (inst/sec) elapsed = 0:0:19:52 / Thu Apr 12 18:58:04 2018
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1279000  inst.: 107167033 (ipc=83.8) sim_rate=89829 (inst/sec) elapsed = 0:0:19:53 / Thu Apr 12 18:58:05 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1280000  inst.: 107233591 (ipc=83.8) sim_rate=89810 (inst/sec) elapsed = 0:0:19:54 / Thu Apr 12 18:58:06 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(6,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1281500  inst.: 107343499 (ipc=83.8) sim_rate=89827 (inst/sec) elapsed = 0:0:19:55 / Thu Apr 12 18:58:07 2018
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1282500  inst.: 107424567 (ipc=83.8) sim_rate=89819 (inst/sec) elapsed = 0:0:19:56 / Thu Apr 12 18:58:08 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1284000  inst.: 107528342 (ipc=83.7) sim_rate=89831 (inst/sec) elapsed = 0:0:19:57 / Thu Apr 12 18:58:09 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1285500  inst.: 107640115 (ipc=83.7) sim_rate=89849 (inst/sec) elapsed = 0:0:19:58 / Thu Apr 12 18:58:10 2018
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(0,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1286500  inst.: 107713019 (ipc=83.7) sim_rate=89835 (inst/sec) elapsed = 0:0:19:59 / Thu Apr 12 18:58:11 2018
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1288000  inst.: 107822880 (ipc=83.7) sim_rate=89852 (inst/sec) elapsed = 0:0:20:00 / Thu Apr 12 18:58:12 2018
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1289000  inst.: 107901335 (ipc=83.7) sim_rate=89842 (inst/sec) elapsed = 0:0:20:01 / Thu Apr 12 18:58:13 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(6,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1290500  inst.: 108018933 (ipc=83.7) sim_rate=89866 (inst/sec) elapsed = 0:0:20:02 / Thu Apr 12 18:58:14 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1291500  inst.: 108092176 (ipc=83.7) sim_rate=89852 (inst/sec) elapsed = 0:0:20:03 / Thu Apr 12 18:58:15 2018
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(2,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1293000  inst.: 108203704 (ipc=83.7) sim_rate=89870 (inst/sec) elapsed = 0:0:20:04 / Thu Apr 12 18:58:16 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1294000  inst.: 108277472 (ipc=83.7) sim_rate=89856 (inst/sec) elapsed = 0:0:20:05 / Thu Apr 12 18:58:17 2018
GPGPU-Sim uArch: cycles simulated: 1295000  inst.: 108349284 (ipc=83.7) sim_rate=89841 (inst/sec) elapsed = 0:0:20:06 / Thu Apr 12 18:58:18 2018
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(5,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1296500  inst.: 108451890 (ipc=83.6) sim_rate=89852 (inst/sec) elapsed = 0:0:20:07 / Thu Apr 12 18:58:19 2018
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1297500  inst.: 108524480 (ipc=83.6) sim_rate=89838 (inst/sec) elapsed = 0:0:20:08 / Thu Apr 12 18:58:20 2018
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(5,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1298500  inst.: 108601394 (ipc=83.6) sim_rate=89827 (inst/sec) elapsed = 0:0:20:09 / Thu Apr 12 18:58:21 2018
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(2,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1300000  inst.: 108708318 (ipc=83.6) sim_rate=89841 (inst/sec) elapsed = 0:0:20:10 / Thu Apr 12 18:58:22 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(4,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1301000  inst.: 108782200 (ipc=83.6) sim_rate=89828 (inst/sec) elapsed = 0:0:20:11 / Thu Apr 12 18:58:23 2018
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1302500  inst.: 108892863 (ipc=83.6) sim_rate=89845 (inst/sec) elapsed = 0:0:20:12 / Thu Apr 12 18:58:24 2018
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1303500  inst.: 108966324 (ipc=83.6) sim_rate=89832 (inst/sec) elapsed = 0:0:20:13 / Thu Apr 12 18:58:25 2018
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(0,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1305000  inst.: 109068407 (ipc=83.6) sim_rate=89842 (inst/sec) elapsed = 0:0:20:14 / Thu Apr 12 18:58:26 2018
GPGPU-Sim uArch: cycles simulated: 1306000  inst.: 109135603 (ipc=83.6) sim_rate=89823 (inst/sec) elapsed = 0:0:20:15 / Thu Apr 12 18:58:27 2018
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(5,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1307500  inst.: 109233444 (ipc=83.5) sim_rate=89830 (inst/sec) elapsed = 0:0:20:16 / Thu Apr 12 18:58:28 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1308500  inst.: 109311481 (ipc=83.5) sim_rate=89820 (inst/sec) elapsed = 0:0:20:17 / Thu Apr 12 18:58:29 2018
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1310000  inst.: 109421287 (ipc=83.5) sim_rate=89836 (inst/sec) elapsed = 0:0:20:18 / Thu Apr 12 18:58:30 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(6,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1311000  inst.: 109490573 (ipc=83.5) sim_rate=89819 (inst/sec) elapsed = 0:0:20:19 / Thu Apr 12 18:58:31 2018
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(4,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1312500  inst.: 109604263 (ipc=83.5) sim_rate=89839 (inst/sec) elapsed = 0:0:20:20 / Thu Apr 12 18:58:32 2018
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(0,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1313500  inst.: 109681413 (ipc=83.5) sim_rate=89829 (inst/sec) elapsed = 0:0:20:21 / Thu Apr 12 18:58:33 2018
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1314500  inst.: 109762605 (ipc=83.5) sim_rate=89822 (inst/sec) elapsed = 0:0:20:22 / Thu Apr 12 18:58:34 2018
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(8,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1316000  inst.: 109877530 (ipc=83.5) sim_rate=89842 (inst/sec) elapsed = 0:0:20:23 / Thu Apr 12 18:58:35 2018
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1317000  inst.: 109951148 (ipc=83.5) sim_rate=89829 (inst/sec) elapsed = 0:0:20:24 / Thu Apr 12 18:58:36 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1318500  inst.: 110056569 (ipc=83.5) sim_rate=89842 (inst/sec) elapsed = 0:0:20:25 / Thu Apr 12 18:58:37 2018
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1319500  inst.: 110138487 (ipc=83.5) sim_rate=89835 (inst/sec) elapsed = 0:0:20:26 / Thu Apr 12 18:58:38 2018
GPGPU-Sim uArch: cycles simulated: 1320500  inst.: 110221597 (ipc=83.5) sim_rate=89830 (inst/sec) elapsed = 0:0:20:27 / Thu Apr 12 18:58:39 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(4,6,0) tid=(0,4,0)
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(4,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1322000  inst.: 110328244 (ipc=83.5) sim_rate=89843 (inst/sec) elapsed = 0:0:20:28 / Thu Apr 12 18:58:40 2018
GPGPU-Sim uArch: cycles simulated: 1323000  inst.: 110400003 (ipc=83.4) sim_rate=89829 (inst/sec) elapsed = 0:0:20:29 / Thu Apr 12 18:58:41 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(4,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1324000  inst.: 110479846 (ipc=83.4) sim_rate=89821 (inst/sec) elapsed = 0:0:20:30 / Thu Apr 12 18:58:42 2018
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(8,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1325500  inst.: 110583001 (ipc=83.4) sim_rate=89831 (inst/sec) elapsed = 0:0:20:31 / Thu Apr 12 18:58:43 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(5,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1326500  inst.: 110654224 (ipc=83.4) sim_rate=89816 (inst/sec) elapsed = 0:0:20:32 / Thu Apr 12 18:58:44 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1328000  inst.: 110759659 (ipc=83.4) sim_rate=89829 (inst/sec) elapsed = 0:0:20:33 / Thu Apr 12 18:58:45 2018
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1329000  inst.: 110830246 (ipc=83.4) sim_rate=89813 (inst/sec) elapsed = 0:0:20:34 / Thu Apr 12 18:58:46 2018
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1330500  inst.: 110942720 (ipc=83.4) sim_rate=89832 (inst/sec) elapsed = 0:0:20:35 / Thu Apr 12 18:58:47 2018
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1331500  inst.: 111008243 (ipc=83.4) sim_rate=89812 (inst/sec) elapsed = 0:0:20:36 / Thu Apr 12 18:58:48 2018
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(7,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1333000  inst.: 111111331 (ipc=83.4) sim_rate=89823 (inst/sec) elapsed = 0:0:20:37 / Thu Apr 12 18:58:49 2018
GPGPU-Sim uArch: cycles simulated: 1334000  inst.: 111185823 (ipc=83.3) sim_rate=89810 (inst/sec) elapsed = 0:0:20:38 / Thu Apr 12 18:58:50 2018
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(5,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1335000  inst.: 111260327 (ipc=83.3) sim_rate=89798 (inst/sec) elapsed = 0:0:20:39 / Thu Apr 12 18:58:51 2018
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(3,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1336500  inst.: 111369303 (ipc=83.3) sim_rate=89813 (inst/sec) elapsed = 0:0:20:40 / Thu Apr 12 18:58:52 2018
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(1,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1337500  inst.: 111442421 (ipc=83.3) sim_rate=89800 (inst/sec) elapsed = 0:0:20:41 / Thu Apr 12 18:58:53 2018
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1339000  inst.: 111556218 (ipc=83.3) sim_rate=89819 (inst/sec) elapsed = 0:0:20:42 / Thu Apr 12 18:58:54 2018
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1340000  inst.: 111633145 (ipc=83.3) sim_rate=89809 (inst/sec) elapsed = 0:0:20:43 / Thu Apr 12 18:58:55 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1341500  inst.: 111750178 (ipc=83.3) sim_rate=89831 (inst/sec) elapsed = 0:0:20:44 / Thu Apr 12 18:58:56 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1342500  inst.: 111815401 (ipc=83.3) sim_rate=89811 (inst/sec) elapsed = 0:0:20:45 / Thu Apr 12 18:58:57 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(5,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1343500  inst.: 111891258 (ipc=83.3) sim_rate=89800 (inst/sec) elapsed = 0:0:20:46 / Thu Apr 12 18:58:58 2018
GPGPU-Sim uArch: cycles simulated: 1344500  inst.: 111966418 (ipc=83.3) sim_rate=89788 (inst/sec) elapsed = 0:0:20:47 / Thu Apr 12 18:58:59 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(8,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1346000  inst.: 112074505 (ipc=83.3) sim_rate=89803 (inst/sec) elapsed = 0:0:20:48 / Thu Apr 12 18:59:00 2018
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1347000  inst.: 112152600 (ipc=83.3) sim_rate=89793 (inst/sec) elapsed = 0:0:20:49 / Thu Apr 12 18:59:01 2018
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1348500  inst.: 112267706 (ipc=83.3) sim_rate=89814 (inst/sec) elapsed = 0:0:20:50 / Thu Apr 12 18:59:02 2018
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1349500  inst.: 112341818 (ipc=83.2) sim_rate=89801 (inst/sec) elapsed = 0:0:20:51 / Thu Apr 12 18:59:03 2018
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1350500  inst.: 112415605 (ipc=83.2) sim_rate=89788 (inst/sec) elapsed = 0:0:20:52 / Thu Apr 12 18:59:04 2018
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(6,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1352000  inst.: 112526257 (ipc=83.2) sim_rate=89805 (inst/sec) elapsed = 0:0:20:53 / Thu Apr 12 18:59:05 2018
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(6,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1353500  inst.: 112632705 (ipc=83.2) sim_rate=89818 (inst/sec) elapsed = 0:0:20:54 / Thu Apr 12 18:59:06 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1354500  inst.: 112708312 (ipc=83.2) sim_rate=89807 (inst/sec) elapsed = 0:0:20:55 / Thu Apr 12 18:59:07 2018
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(3,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1355500  inst.: 112785229 (ipc=83.2) sim_rate=89797 (inst/sec) elapsed = 0:0:20:56 / Thu Apr 12 18:59:08 2018
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(0,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1357000  inst.: 112903977 (ipc=83.2) sim_rate=89820 (inst/sec) elapsed = 0:0:20:57 / Thu Apr 12 18:59:09 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1358000  inst.: 112982467 (ipc=83.2) sim_rate=89811 (inst/sec) elapsed = 0:0:20:58 / Thu Apr 12 18:59:10 2018
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(5,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1359000  inst.: 113064539 (ipc=83.2) sim_rate=89805 (inst/sec) elapsed = 0:0:20:59 / Thu Apr 12 18:59:11 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1360500  inst.: 113191733 (ipc=83.2) sim_rate=89834 (inst/sec) elapsed = 0:0:21:00 / Thu Apr 12 18:59:12 2018
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1361500  inst.: 113276194 (ipc=83.2) sim_rate=89830 (inst/sec) elapsed = 0:0:21:01 / Thu Apr 12 18:59:13 2018
GPGPU-Sim uArch: cycles simulated: 1362000  inst.: 113314050 (ipc=83.2) sim_rate=89789 (inst/sec) elapsed = 0:0:21:02 / Thu Apr 12 18:59:14 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(1,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1363500  inst.: 113424992 (ipc=83.2) sim_rate=89806 (inst/sec) elapsed = 0:0:21:03 / Thu Apr 12 18:59:15 2018
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1364500  inst.: 113505009 (ipc=83.2) sim_rate=89798 (inst/sec) elapsed = 0:0:21:04 / Thu Apr 12 18:59:16 2018
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(2,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1365500  inst.: 113572592 (ipc=83.2) sim_rate=89780 (inst/sec) elapsed = 0:0:21:05 / Thu Apr 12 18:59:17 2018
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1367000  inst.: 113700954 (ipc=83.2) sim_rate=89811 (inst/sec) elapsed = 0:0:21:06 / Thu Apr 12 18:59:18 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1368000  inst.: 113781219 (ipc=83.2) sim_rate=89803 (inst/sec) elapsed = 0:0:21:07 / Thu Apr 12 18:59:19 2018
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1369000  inst.: 113850744 (ipc=83.2) sim_rate=89787 (inst/sec) elapsed = 0:0:21:08 / Thu Apr 12 18:59:20 2018
GPGPU-Sim uArch: cycles simulated: 1370000  inst.: 113928030 (ipc=83.2) sim_rate=89777 (inst/sec) elapsed = 0:0:21:09 / Thu Apr 12 18:59:21 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(8,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1371000  inst.: 114013458 (ipc=83.2) sim_rate=89774 (inst/sec) elapsed = 0:0:21:10 / Thu Apr 12 18:59:22 2018
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(0,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1372000  inst.: 114090914 (ipc=83.2) sim_rate=89764 (inst/sec) elapsed = 0:0:21:11 / Thu Apr 12 18:59:23 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1373500  inst.: 114211584 (ipc=83.2) sim_rate=89788 (inst/sec) elapsed = 0:0:21:12 / Thu Apr 12 18:59:24 2018
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(3,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1374500  inst.: 114299053 (ipc=83.2) sim_rate=89787 (inst/sec) elapsed = 0:0:21:13 / Thu Apr 12 18:59:25 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(0,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1375500  inst.: 114374450 (ipc=83.2) sim_rate=89775 (inst/sec) elapsed = 0:0:21:14 / Thu Apr 12 18:59:26 2018
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1376500  inst.: 114461837 (ipc=83.2) sim_rate=89773 (inst/sec) elapsed = 0:0:21:15 / Thu Apr 12 18:59:27 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1378000  inst.: 114575682 (ipc=83.1) sim_rate=89792 (inst/sec) elapsed = 0:0:21:16 / Thu Apr 12 18:59:28 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1379000  inst.: 114664573 (ipc=83.2) sim_rate=89792 (inst/sec) elapsed = 0:0:21:17 / Thu Apr 12 18:59:29 2018
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(0,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1380000  inst.: 114749042 (ipc=83.2) sim_rate=89787 (inst/sec) elapsed = 0:0:21:18 / Thu Apr 12 18:59:30 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(6,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1381000  inst.: 114821987 (ipc=83.1) sim_rate=89774 (inst/sec) elapsed = 0:0:21:19 / Thu Apr 12 18:59:31 2018
GPGPU-Sim uArch: cycles simulated: 1382000  inst.: 114901360 (ipc=83.1) sim_rate=89766 (inst/sec) elapsed = 0:0:21:20 / Thu Apr 12 18:59:32 2018
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1383500  inst.: 115018762 (ipc=83.1) sim_rate=89788 (inst/sec) elapsed = 0:0:21:21 / Thu Apr 12 18:59:33 2018
GPGPU-Sim uArch: cycles simulated: 1384500  inst.: 115104422 (ipc=83.1) sim_rate=89785 (inst/sec) elapsed = 0:0:21:22 / Thu Apr 12 18:59:34 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1386000  inst.: 115231865 (ipc=83.1) sim_rate=89814 (inst/sec) elapsed = 0:0:21:23 / Thu Apr 12 18:59:35 2018
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(3,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1387000  inst.: 115312160 (ipc=83.1) sim_rate=89806 (inst/sec) elapsed = 0:0:21:24 / Thu Apr 12 18:59:36 2018
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(8,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1388500  inst.: 115429549 (ipc=83.1) sim_rate=89828 (inst/sec) elapsed = 0:0:21:25 / Thu Apr 12 18:59:37 2018
GPGPU-Sim uArch: cycles simulated: 1389500  inst.: 115506124 (ipc=83.1) sim_rate=89818 (inst/sec) elapsed = 0:0:21:26 / Thu Apr 12 18:59:38 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(0,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1390500  inst.: 115583634 (ipc=83.1) sim_rate=89808 (inst/sec) elapsed = 0:0:21:27 / Thu Apr 12 18:59:39 2018
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1391500  inst.: 115676567 (ipc=83.1) sim_rate=89810 (inst/sec) elapsed = 0:0:21:28 / Thu Apr 12 18:59:40 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(1,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1392500  inst.: 115765291 (ipc=83.1) sim_rate=89810 (inst/sec) elapsed = 0:0:21:29 / Thu Apr 12 18:59:41 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(1,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1394000  inst.: 115888673 (ipc=83.1) sim_rate=89836 (inst/sec) elapsed = 0:0:21:30 / Thu Apr 12 18:59:42 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1395000  inst.: 115968786 (ipc=83.1) sim_rate=89828 (inst/sec) elapsed = 0:0:21:31 / Thu Apr 12 18:59:43 2018
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(3,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1396000  inst.: 116056576 (ipc=83.1) sim_rate=89827 (inst/sec) elapsed = 0:0:21:32 / Thu Apr 12 18:59:44 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(1,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1397500  inst.: 116182121 (ipc=83.1) sim_rate=89854 (inst/sec) elapsed = 0:0:21:33 / Thu Apr 12 18:59:45 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1398500  inst.: 116262546 (ipc=83.1) sim_rate=89847 (inst/sec) elapsed = 0:0:21:34 / Thu Apr 12 18:59:46 2018
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(4,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1400000  inst.: 116386923 (ipc=83.1) sim_rate=89874 (inst/sec) elapsed = 0:0:21:35 / Thu Apr 12 18:59:47 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(6,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1401000  inst.: 116483599 (ipc=83.1) sim_rate=89879 (inst/sec) elapsed = 0:0:21:36 / Thu Apr 12 18:59:48 2018
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(2,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1402000  inst.: 116567129 (ipc=83.1) sim_rate=89874 (inst/sec) elapsed = 0:0:21:37 / Thu Apr 12 18:59:49 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1403500  inst.: 116680598 (ipc=83.1) sim_rate=89892 (inst/sec) elapsed = 0:0:21:38 / Thu Apr 12 18:59:50 2018
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1404500  inst.: 116752594 (ipc=83.1) sim_rate=89878 (inst/sec) elapsed = 0:0:21:39 / Thu Apr 12 18:59:51 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(2,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1405500  inst.: 116825360 (ipc=83.1) sim_rate=89865 (inst/sec) elapsed = 0:0:21:40 / Thu Apr 12 18:59:52 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(1,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1407000  inst.: 116959449 (ipc=83.1) sim_rate=89899 (inst/sec) elapsed = 0:0:21:41 / Thu Apr 12 18:59:53 2018
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1408000  inst.: 117044203 (ipc=83.1) sim_rate=89895 (inst/sec) elapsed = 0:0:21:42 / Thu Apr 12 18:59:54 2018
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(4,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1409000  inst.: 117120927 (ipc=83.1) sim_rate=89885 (inst/sec) elapsed = 0:0:21:43 / Thu Apr 12 18:59:55 2018
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(5,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1410500  inst.: 117244605 (ipc=83.1) sim_rate=89911 (inst/sec) elapsed = 0:0:21:44 / Thu Apr 12 18:59:56 2018
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(5,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1411500  inst.: 117326530 (ipc=83.1) sim_rate=89905 (inst/sec) elapsed = 0:0:21:45 / Thu Apr 12 18:59:57 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1412500  inst.: 117412620 (ipc=83.1) sim_rate=89902 (inst/sec) elapsed = 0:0:21:46 / Thu Apr 12 18:59:58 2018
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(4,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1414000  inst.: 117523321 (ipc=83.1) sim_rate=89918 (inst/sec) elapsed = 0:0:21:47 / Thu Apr 12 18:59:59 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(6,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1415000  inst.: 117604369 (ipc=83.1) sim_rate=89911 (inst/sec) elapsed = 0:0:21:48 / Thu Apr 12 19:00:00 2018
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1416000  inst.: 117694432 (ipc=83.1) sim_rate=89911 (inst/sec) elapsed = 0:0:21:49 / Thu Apr 12 19:00:01 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1417000  inst.: 117781849 (ipc=83.1) sim_rate=89909 (inst/sec) elapsed = 0:0:21:50 / Thu Apr 12 19:00:02 2018
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1418500  inst.: 117910654 (ipc=83.1) sim_rate=89939 (inst/sec) elapsed = 0:0:21:51 / Thu Apr 12 19:00:03 2018
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(8,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1419500  inst.: 117984905 (ipc=83.1) sim_rate=89927 (inst/sec) elapsed = 0:0:21:52 / Thu Apr 12 19:00:04 2018
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1421000  inst.: 118112211 (ipc=83.1) sim_rate=89955 (inst/sec) elapsed = 0:0:21:53 / Thu Apr 12 19:00:05 2018
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(5,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1422000  inst.: 118194917 (ipc=83.1) sim_rate=89950 (inst/sec) elapsed = 0:0:21:54 / Thu Apr 12 19:00:06 2018
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1423000  inst.: 118273404 (ipc=83.1) sim_rate=89941 (inst/sec) elapsed = 0:0:21:55 / Thu Apr 12 19:00:07 2018
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1424500  inst.: 118389708 (ipc=83.1) sim_rate=89961 (inst/sec) elapsed = 0:0:21:56 / Thu Apr 12 19:00:08 2018
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(5,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1425500  inst.: 118466048 (ipc=83.1) sim_rate=89951 (inst/sec) elapsed = 0:0:21:57 / Thu Apr 12 19:00:09 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1426500  inst.: 118545064 (ipc=83.1) sim_rate=89943 (inst/sec) elapsed = 0:0:21:58 / Thu Apr 12 19:00:10 2018
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1428000  inst.: 118676494 (ipc=83.1) sim_rate=89974 (inst/sec) elapsed = 0:0:21:59 / Thu Apr 12 19:00:11 2018
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(4,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1429000  inst.: 118765803 (ipc=83.1) sim_rate=89974 (inst/sec) elapsed = 0:0:22:00 / Thu Apr 12 19:00:12 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(3,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1430000  inst.: 118853041 (ipc=83.1) sim_rate=89972 (inst/sec) elapsed = 0:0:22:01 / Thu Apr 12 19:00:13 2018
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(1,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1431500  inst.: 118983396 (ipc=83.1) sim_rate=90002 (inst/sec) elapsed = 0:0:22:02 / Thu Apr 12 19:00:14 2018
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(0,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1432500  inst.: 119063688 (ipc=83.1) sim_rate=89995 (inst/sec) elapsed = 0:0:22:03 / Thu Apr 12 19:00:15 2018
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1434000  inst.: 119181330 (ipc=83.1) sim_rate=90016 (inst/sec) elapsed = 0:0:22:04 / Thu Apr 12 19:00:16 2018
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(6,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1435000  inst.: 119262198 (ipc=83.1) sim_rate=90009 (inst/sec) elapsed = 0:0:22:05 / Thu Apr 12 19:00:17 2018
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1436000  inst.: 119345223 (ipc=83.1) sim_rate=90003 (inst/sec) elapsed = 0:0:22:06 / Thu Apr 12 19:00:18 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1437500  inst.: 119485199 (ipc=83.1) sim_rate=90041 (inst/sec) elapsed = 0:0:22:07 / Thu Apr 12 19:00:19 2018
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1438500  inst.: 119574457 (ipc=83.1) sim_rate=90041 (inst/sec) elapsed = 0:0:22:08 / Thu Apr 12 19:00:20 2018
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1439500  inst.: 119650040 (ipc=83.1) sim_rate=90030 (inst/sec) elapsed = 0:0:22:09 / Thu Apr 12 19:00:21 2018
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1441000  inst.: 119773174 (ipc=83.1) sim_rate=90055 (inst/sec) elapsed = 0:0:22:10 / Thu Apr 12 19:00:22 2018
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(7,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1442000  inst.: 119843768 (ipc=83.1) sim_rate=90040 (inst/sec) elapsed = 0:0:22:11 / Thu Apr 12 19:00:23 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1443000  inst.: 119914015 (ipc=83.1) sim_rate=90025 (inst/sec) elapsed = 0:0:22:12 / Thu Apr 12 19:00:24 2018
GPGPU-Sim uArch: cycles simulated: 1444000  inst.: 120000515 (ipc=83.1) sim_rate=90022 (inst/sec) elapsed = 0:0:22:13 / Thu Apr 12 19:00:25 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(7,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1445500  inst.: 120126126 (ipc=83.1) sim_rate=90049 (inst/sec) elapsed = 0:0:22:14 / Thu Apr 12 19:00:26 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(3,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1446500  inst.: 120213217 (ipc=83.1) sim_rate=90047 (inst/sec) elapsed = 0:0:22:15 / Thu Apr 12 19:00:27 2018
GPGPU-Sim uArch: cycles simulated: 1447500  inst.: 120296443 (ipc=83.1) sim_rate=90042 (inst/sec) elapsed = 0:0:22:16 / Thu Apr 12 19:00:28 2018
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1449000  inst.: 120411490 (ipc=83.1) sim_rate=90060 (inst/sec) elapsed = 0:0:22:17 / Thu Apr 12 19:00:29 2018
GPGPU-Sim uArch: cycles simulated: 1450000  inst.: 120488312 (ipc=83.1) sim_rate=90051 (inst/sec) elapsed = 0:0:22:18 / Thu Apr 12 19:00:30 2018
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(4,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1451000  inst.: 120574164 (ipc=83.1) sim_rate=90047 (inst/sec) elapsed = 0:0:22:19 / Thu Apr 12 19:00:31 2018
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(0,3,0) tid=(2,1,0)
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(4,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1452500  inst.: 120698921 (ipc=83.1) sim_rate=90073 (inst/sec) elapsed = 0:0:22:20 / Thu Apr 12 19:00:32 2018
GPGPU-Sim uArch: cycles simulated: 1453500  inst.: 120781573 (ipc=83.1) sim_rate=90068 (inst/sec) elapsed = 0:0:22:21 / Thu Apr 12 19:00:33 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1454500  inst.: 120868989 (ipc=83.1) sim_rate=90066 (inst/sec) elapsed = 0:0:22:22 / Thu Apr 12 19:00:34 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(8,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1456000  inst.: 120986348 (ipc=83.1) sim_rate=90086 (inst/sec) elapsed = 0:0:22:23 / Thu Apr 12 19:00:35 2018
GPGPU-Sim uArch: cycles simulated: 1457000  inst.: 121061297 (ipc=83.1) sim_rate=90075 (inst/sec) elapsed = 0:0:22:24 / Thu Apr 12 19:00:36 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1458500  inst.: 121182191 (ipc=83.1) sim_rate=90098 (inst/sec) elapsed = 0:0:22:25 / Thu Apr 12 19:00:37 2018
GPGPU-Sim uArch: cycles simulated: 1459500  inst.: 121265036 (ipc=83.1) sim_rate=90092 (inst/sec) elapsed = 0:0:22:26 / Thu Apr 12 19:00:38 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1460500  inst.: 121352579 (ipc=83.1) sim_rate=90091 (inst/sec) elapsed = 0:0:22:27 / Thu Apr 12 19:00:39 2018
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1461500  inst.: 121439469 (ipc=83.1) sim_rate=90088 (inst/sec) elapsed = 0:0:22:28 / Thu Apr 12 19:00:40 2018
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1463000  inst.: 121563014 (ipc=83.1) sim_rate=90113 (inst/sec) elapsed = 0:0:22:29 / Thu Apr 12 19:00:41 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(7,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1464000  inst.: 121645862 (ipc=83.1) sim_rate=90108 (inst/sec) elapsed = 0:0:22:30 / Thu Apr 12 19:00:42 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1465500  inst.: 121756491 (ipc=83.1) sim_rate=90123 (inst/sec) elapsed = 0:0:22:31 / Thu Apr 12 19:00:43 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1466500  inst.: 121839803 (ipc=83.1) sim_rate=90118 (inst/sec) elapsed = 0:0:22:32 / Thu Apr 12 19:00:44 2018
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(7,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1468000  inst.: 121961050 (ipc=83.1) sim_rate=90141 (inst/sec) elapsed = 0:0:22:33 / Thu Apr 12 19:00:45 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(4,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1469000  inst.: 122041374 (ipc=83.1) sim_rate=90133 (inst/sec) elapsed = 0:0:22:34 / Thu Apr 12 19:00:46 2018
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1470000  inst.: 122132711 (ipc=83.1) sim_rate=90134 (inst/sec) elapsed = 0:0:22:35 / Thu Apr 12 19:00:47 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1471000  inst.: 122214501 (ipc=83.1) sim_rate=90128 (inst/sec) elapsed = 0:0:22:36 / Thu Apr 12 19:00:48 2018
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(0,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1472000  inst.: 122310589 (ipc=83.1) sim_rate=90133 (inst/sec) elapsed = 0:0:22:37 / Thu Apr 12 19:00:49 2018
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1473500  inst.: 122428520 (ipc=83.1) sim_rate=90153 (inst/sec) elapsed = 0:0:22:38 / Thu Apr 12 19:00:50 2018
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1474500  inst.: 122504179 (ipc=83.1) sim_rate=90142 (inst/sec) elapsed = 0:0:22:39 / Thu Apr 12 19:00:51 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(0,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1475500  inst.: 122587590 (ipc=83.1) sim_rate=90137 (inst/sec) elapsed = 0:0:22:40 / Thu Apr 12 19:00:52 2018
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1476500  inst.: 122667748 (ipc=83.1) sim_rate=90130 (inst/sec) elapsed = 0:0:22:41 / Thu Apr 12 19:00:53 2018
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(3,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1478000  inst.: 122796141 (ipc=83.1) sim_rate=90158 (inst/sec) elapsed = 0:0:22:42 / Thu Apr 12 19:00:54 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(2,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1479000  inst.: 122876489 (ipc=83.1) sim_rate=90151 (inst/sec) elapsed = 0:0:22:43 / Thu Apr 12 19:00:55 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1480000  inst.: 122956748 (ipc=83.1) sim_rate=90144 (inst/sec) elapsed = 0:0:22:44 / Thu Apr 12 19:00:56 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(5,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1481500  inst.: 123084702 (ipc=83.1) sim_rate=90171 (inst/sec) elapsed = 0:0:22:45 / Thu Apr 12 19:00:57 2018
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(1,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1482500  inst.: 123167605 (ipc=83.1) sim_rate=90166 (inst/sec) elapsed = 0:0:22:46 / Thu Apr 12 19:00:58 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(4,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1484000  inst.: 123283518 (ipc=83.1) sim_rate=90185 (inst/sec) elapsed = 0:0:22:47 / Thu Apr 12 19:00:59 2018
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1485000  inst.: 123368025 (ipc=83.1) sim_rate=90181 (inst/sec) elapsed = 0:0:22:48 / Thu Apr 12 19:01:00 2018
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1486000  inst.: 123447789 (ipc=83.1) sim_rate=90173 (inst/sec) elapsed = 0:0:22:49 / Thu Apr 12 19:01:01 2018
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(5,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1487000  inst.: 123529658 (ipc=83.1) sim_rate=90167 (inst/sec) elapsed = 0:0:22:50 / Thu Apr 12 19:01:02 2018
GPGPU-Sim uArch: cycles simulated: 1488000  inst.: 123604910 (ipc=83.1) sim_rate=90156 (inst/sec) elapsed = 0:0:22:51 / Thu Apr 12 19:01:03 2018
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1489500  inst.: 123729638 (ipc=83.1) sim_rate=90181 (inst/sec) elapsed = 0:0:22:52 / Thu Apr 12 19:01:04 2018
GPGPU-Sim uArch: cycles simulated: 1490500  inst.: 123807495 (ipc=83.1) sim_rate=90172 (inst/sec) elapsed = 0:0:22:53 / Thu Apr 12 19:01:05 2018
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(8,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1492000  inst.: 123922248 (ipc=83.1) sim_rate=90190 (inst/sec) elapsed = 0:0:22:54 / Thu Apr 12 19:01:06 2018
GPGPU-Sim uArch: cycles simulated: 1493000  inst.: 124004639 (ipc=83.1) sim_rate=90185 (inst/sec) elapsed = 0:0:22:55 / Thu Apr 12 19:01:07 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1494500  inst.: 124119532 (ipc=83.1) sim_rate=90203 (inst/sec) elapsed = 0:0:22:56 / Thu Apr 12 19:01:08 2018
GPGPU-Sim uArch: cycles simulated: 1495500  inst.: 124195236 (ipc=83.0) sim_rate=90192 (inst/sec) elapsed = 0:0:22:57 / Thu Apr 12 19:01:09 2018
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1496500  inst.: 124278586 (ipc=83.0) sim_rate=90187 (inst/sec) elapsed = 0:0:22:58 / Thu Apr 12 19:01:10 2018
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(0,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1497500  inst.: 124363236 (ipc=83.0) sim_rate=90183 (inst/sec) elapsed = 0:0:22:59 / Thu Apr 12 19:01:11 2018
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1499000  inst.: 124491566 (ipc=83.0) sim_rate=90211 (inst/sec) elapsed = 0:0:23:00 / Thu Apr 12 19:01:12 2018
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(3,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1500000  inst.: 124583511 (ipc=83.1) sim_rate=90212 (inst/sec) elapsed = 0:0:23:01 / Thu Apr 12 19:01:13 2018
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1501000  inst.: 124665229 (ipc=83.1) sim_rate=90206 (inst/sec) elapsed = 0:0:23:02 / Thu Apr 12 19:01:14 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(0,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1502500  inst.: 124799313 (ipc=83.1) sim_rate=90238 (inst/sec) elapsed = 0:0:23:03 / Thu Apr 12 19:01:15 2018
GPGPU-Sim uArch: cycles simulated: 1503500  inst.: 124890651 (ipc=83.1) sim_rate=90238 (inst/sec) elapsed = 0:0:23:04 / Thu Apr 12 19:01:16 2018
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1504500  inst.: 124969063 (ipc=83.1) sim_rate=90230 (inst/sec) elapsed = 0:0:23:05 / Thu Apr 12 19:01:17 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1505500  inst.: 125045413 (ipc=83.1) sim_rate=90220 (inst/sec) elapsed = 0:0:23:06 / Thu Apr 12 19:01:18 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(4,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1507000  inst.: 125174329 (ipc=83.1) sim_rate=90248 (inst/sec) elapsed = 0:0:23:07 / Thu Apr 12 19:01:19 2018
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(2,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1508000  inst.: 125265842 (ipc=83.1) sim_rate=90249 (inst/sec) elapsed = 0:0:23:08 / Thu Apr 12 19:01:20 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(4,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1509000  inst.: 125346771 (ipc=83.1) sim_rate=90242 (inst/sec) elapsed = 0:0:23:09 / Thu Apr 12 19:01:21 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1510000  inst.: 125436980 (ipc=83.1) sim_rate=90242 (inst/sec) elapsed = 0:0:23:10 / Thu Apr 12 19:01:22 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1511500  inst.: 125562998 (ipc=83.1) sim_rate=90268 (inst/sec) elapsed = 0:0:23:11 / Thu Apr 12 19:01:23 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(8,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1512500  inst.: 125648445 (ipc=83.1) sim_rate=90264 (inst/sec) elapsed = 0:0:23:12 / Thu Apr 12 19:01:24 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(0,6,0) tid=(2,4,0)
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1514000  inst.: 125782282 (ipc=83.1) sim_rate=90295 (inst/sec) elapsed = 0:0:23:13 / Thu Apr 12 19:01:25 2018
GPGPU-Sim uArch: cycles simulated: 1515000  inst.: 125863106 (ipc=83.1) sim_rate=90289 (inst/sec) elapsed = 0:0:23:14 / Thu Apr 12 19:01:26 2018
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(6,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1516000  inst.: 125944127 (ipc=83.1) sim_rate=90282 (inst/sec) elapsed = 0:0:23:15 / Thu Apr 12 19:01:27 2018
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1517000  inst.: 126039778 (ipc=83.1) sim_rate=90286 (inst/sec) elapsed = 0:0:23:16 / Thu Apr 12 19:01:28 2018
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1518500  inst.: 126169137 (ipc=83.1) sim_rate=90314 (inst/sec) elapsed = 0:0:23:17 / Thu Apr 12 19:01:29 2018
GPGPU-Sim uArch: cycles simulated: 1519500  inst.: 126253585 (ipc=83.1) sim_rate=90310 (inst/sec) elapsed = 0:0:23:18 / Thu Apr 12 19:01:30 2018
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1521000  inst.: 126372989 (ipc=83.1) sim_rate=90330 (inst/sec) elapsed = 0:0:23:19 / Thu Apr 12 19:01:31 2018
GPGPU-Sim uArch: cycles simulated: 1522000  inst.: 126450843 (ipc=83.1) sim_rate=90322 (inst/sec) elapsed = 0:0:23:20 / Thu Apr 12 19:01:32 2018
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(6,4,0) tid=(5,4,0)
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1523500  inst.: 126581116 (ipc=83.1) sim_rate=90350 (inst/sec) elapsed = 0:0:23:21 / Thu Apr 12 19:01:33 2018
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(2,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1524500  inst.: 126669171 (ipc=83.1) sim_rate=90348 (inst/sec) elapsed = 0:0:23:22 / Thu Apr 12 19:01:34 2018
GPGPU-Sim uArch: cycles simulated: 1525500  inst.: 126745926 (ipc=83.1) sim_rate=90339 (inst/sec) elapsed = 0:0:23:23 / Thu Apr 12 19:01:35 2018
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(8,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1527000  inst.: 126868518 (ipc=83.1) sim_rate=90362 (inst/sec) elapsed = 0:0:23:24 / Thu Apr 12 19:01:36 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(7,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1528000  inst.: 126963698 (ipc=83.1) sim_rate=90365 (inst/sec) elapsed = 0:0:23:25 / Thu Apr 12 19:01:37 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1529500  inst.: 127093531 (ipc=83.1) sim_rate=90393 (inst/sec) elapsed = 0:0:23:26 / Thu Apr 12 19:01:38 2018
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(2,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1530500  inst.: 127174978 (ipc=83.1) sim_rate=90387 (inst/sec) elapsed = 0:0:23:27 / Thu Apr 12 19:01:39 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1532000  inst.: 127299874 (ipc=83.1) sim_rate=90411 (inst/sec) elapsed = 0:0:23:28 / Thu Apr 12 19:01:40 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(4,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1533000  inst.: 127387715 (ipc=83.1) sim_rate=90410 (inst/sec) elapsed = 0:0:23:29 / Thu Apr 12 19:01:41 2018
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(8,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1534000  inst.: 127478131 (ipc=83.1) sim_rate=90410 (inst/sec) elapsed = 0:0:23:30 / Thu Apr 12 19:01:42 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1535500  inst.: 127604941 (ipc=83.1) sim_rate=90435 (inst/sec) elapsed = 0:0:23:31 / Thu Apr 12 19:01:43 2018
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1536500  inst.: 127685578 (ipc=83.1) sim_rate=90428 (inst/sec) elapsed = 0:0:23:32 / Thu Apr 12 19:01:44 2018
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1538000  inst.: 127812118 (ipc=83.1) sim_rate=90454 (inst/sec) elapsed = 0:0:23:33 / Thu Apr 12 19:01:45 2018
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(4,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1539000  inst.: 127901089 (ipc=83.1) sim_rate=90453 (inst/sec) elapsed = 0:0:23:34 / Thu Apr 12 19:01:46 2018
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1540000  inst.: 127976156 (ipc=83.1) sim_rate=90442 (inst/sec) elapsed = 0:0:23:35 / Thu Apr 12 19:01:47 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(6,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1541500  inst.: 128105764 (ipc=83.1) sim_rate=90470 (inst/sec) elapsed = 0:0:23:36 / Thu Apr 12 19:01:48 2018
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1542500  inst.: 128196468 (ipc=83.1) sim_rate=90470 (inst/sec) elapsed = 0:0:23:37 / Thu Apr 12 19:01:49 2018
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(8,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1543500  inst.: 128282897 (ipc=83.1) sim_rate=90467 (inst/sec) elapsed = 0:0:23:38 / Thu Apr 12 19:01:50 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(0,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1544500  inst.: 128364425 (ipc=83.1) sim_rate=90461 (inst/sec) elapsed = 0:0:23:39 / Thu Apr 12 19:01:51 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(0,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1545500  inst.: 128451877 (ipc=83.1) sim_rate=90459 (inst/sec) elapsed = 0:0:23:40 / Thu Apr 12 19:01:52 2018
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1546500  inst.: 128541197 (ipc=83.1) sim_rate=90458 (inst/sec) elapsed = 0:0:23:41 / Thu Apr 12 19:01:53 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(1,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1548000  inst.: 128663662 (ipc=83.1) sim_rate=90480 (inst/sec) elapsed = 0:0:23:42 / Thu Apr 12 19:01:54 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(5,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1549000  inst.: 128753356 (ipc=83.1) sim_rate=90480 (inst/sec) elapsed = 0:0:23:43 / Thu Apr 12 19:01:55 2018
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1550000  inst.: 128833563 (ipc=83.1) sim_rate=90473 (inst/sec) elapsed = 0:0:23:44 / Thu Apr 12 19:01:56 2018
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1551000  inst.: 128929749 (ipc=83.1) sim_rate=90477 (inst/sec) elapsed = 0:0:23:45 / Thu Apr 12 19:01:57 2018
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1552500  inst.: 129051518 (ipc=83.1) sim_rate=90498 (inst/sec) elapsed = 0:0:23:46 / Thu Apr 12 19:01:58 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1553500  inst.: 129136440 (ipc=83.1) sim_rate=90495 (inst/sec) elapsed = 0:0:23:47 / Thu Apr 12 19:01:59 2018
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(5,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1554500  inst.: 129225628 (ipc=83.1) sim_rate=90494 (inst/sec) elapsed = 0:0:23:48 / Thu Apr 12 19:02:00 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1556000  inst.: 129360636 (ipc=83.1) sim_rate=90525 (inst/sec) elapsed = 0:0:23:49 / Thu Apr 12 19:02:01 2018
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1557000  inst.: 129445757 (ipc=83.1) sim_rate=90521 (inst/sec) elapsed = 0:0:23:50 / Thu Apr 12 19:02:02 2018
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(4,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1558000  inst.: 129534859 (ipc=83.1) sim_rate=90520 (inst/sec) elapsed = 0:0:23:51 / Thu Apr 12 19:02:03 2018
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1559500  inst.: 129675004 (ipc=83.2) sim_rate=90555 (inst/sec) elapsed = 0:0:23:52 / Thu Apr 12 19:02:04 2018
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1560500  inst.: 129768738 (ipc=83.2) sim_rate=90557 (inst/sec) elapsed = 0:0:23:53 / Thu Apr 12 19:02:05 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1561500  inst.: 129858341 (ipc=83.2) sim_rate=90556 (inst/sec) elapsed = 0:0:23:54 / Thu Apr 12 19:02:06 2018
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(2,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1562500  inst.: 129958666 (ipc=83.2) sim_rate=90563 (inst/sec) elapsed = 0:0:23:55 / Thu Apr 12 19:02:07 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1564000  inst.: 130081499 (ipc=83.2) sim_rate=90586 (inst/sec) elapsed = 0:0:23:56 / Thu Apr 12 19:02:08 2018
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(8,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1565000  inst.: 130171502 (ipc=83.2) sim_rate=90585 (inst/sec) elapsed = 0:0:23:57 / Thu Apr 12 19:02:09 2018
GPGPU-Sim uArch: cycles simulated: 1566000  inst.: 130255846 (ipc=83.2) sim_rate=90581 (inst/sec) elapsed = 0:0:23:58 / Thu Apr 12 19:02:10 2018
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1567000  inst.: 130356706 (ipc=83.2) sim_rate=90588 (inst/sec) elapsed = 0:0:23:59 / Thu Apr 12 19:02:11 2018
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(0,3,0) tid=(4,3,0)
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1568000  inst.: 130462894 (ipc=83.2) sim_rate=90599 (inst/sec) elapsed = 0:0:24:00 / Thu Apr 12 19:02:12 2018
GPGPU-Sim uArch: cycles simulated: 1569000  inst.: 130553058 (ipc=83.2) sim_rate=90598 (inst/sec) elapsed = 0:0:24:01 / Thu Apr 12 19:02:13 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(5,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1570000  inst.: 130629055 (ipc=83.2) sim_rate=90588 (inst/sec) elapsed = 0:0:24:02 / Thu Apr 12 19:02:14 2018
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(4,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(1,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1571500  inst.: 130762713 (ipc=83.2) sim_rate=90618 (inst/sec) elapsed = 0:0:24:03 / Thu Apr 12 19:02:15 2018
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(5,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1572500  inst.: 130853733 (ipc=83.2) sim_rate=90618 (inst/sec) elapsed = 0:0:24:04 / Thu Apr 12 19:02:16 2018
GPGPU-Sim uArch: cycles simulated: 1573500  inst.: 130935565 (ipc=83.2) sim_rate=90612 (inst/sec) elapsed = 0:0:24:05 / Thu Apr 12 19:02:17 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1574500  inst.: 131024856 (ipc=83.2) sim_rate=90611 (inst/sec) elapsed = 0:0:24:06 / Thu Apr 12 19:02:18 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1575500  inst.: 131113055 (ipc=83.2) sim_rate=90610 (inst/sec) elapsed = 0:0:24:07 / Thu Apr 12 19:02:19 2018
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1577000  inst.: 131253624 (ipc=83.2) sim_rate=90644 (inst/sec) elapsed = 0:0:24:08 / Thu Apr 12 19:02:20 2018
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1578000  inst.: 131349028 (ipc=83.2) sim_rate=90648 (inst/sec) elapsed = 0:0:24:09 / Thu Apr 12 19:02:21 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(7,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1579000  inst.: 131442430 (ipc=83.2) sim_rate=90649 (inst/sec) elapsed = 0:0:24:10 / Thu Apr 12 19:02:22 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1580500  inst.: 131566556 (ipc=83.2) sim_rate=90673 (inst/sec) elapsed = 0:0:24:11 / Thu Apr 12 19:02:23 2018
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1581500  inst.: 131653030 (ipc=83.2) sim_rate=90670 (inst/sec) elapsed = 0:0:24:12 / Thu Apr 12 19:02:24 2018
GPGPU-Sim uArch: cycles simulated: 1582500  inst.: 131720001 (ipc=83.2) sim_rate=90653 (inst/sec) elapsed = 0:0:24:13 / Thu Apr 12 19:02:25 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(2,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1584000  inst.: 131841991 (ipc=83.2) sim_rate=90675 (inst/sec) elapsed = 0:0:24:14 / Thu Apr 12 19:02:26 2018
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1585000  inst.: 131939834 (ipc=83.2) sim_rate=90680 (inst/sec) elapsed = 0:0:24:15 / Thu Apr 12 19:02:27 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1586000  inst.: 132029740 (ipc=83.2) sim_rate=90679 (inst/sec) elapsed = 0:0:24:16 / Thu Apr 12 19:02:28 2018
GPGPU-Sim uArch: cycles simulated: 1587000  inst.: 132110029 (ipc=83.2) sim_rate=90672 (inst/sec) elapsed = 0:0:24:17 / Thu Apr 12 19:02:29 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(1,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1588000  inst.: 132203070 (ipc=83.3) sim_rate=90674 (inst/sec) elapsed = 0:0:24:18 / Thu Apr 12 19:02:30 2018
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(1,4,0) tid=(2,3,0)
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1589500  inst.: 132319238 (ipc=83.2) sim_rate=90691 (inst/sec) elapsed = 0:0:24:19 / Thu Apr 12 19:02:31 2018
GPGPU-Sim uArch: cycles simulated: 1590500  inst.: 132399847 (ipc=83.2) sim_rate=90684 (inst/sec) elapsed = 0:0:24:20 / Thu Apr 12 19:02:32 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(1,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1591500  inst.: 132492104 (ipc=83.2) sim_rate=90685 (inst/sec) elapsed = 0:0:24:21 / Thu Apr 12 19:02:33 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1592500  inst.: 132570789 (ipc=83.2) sim_rate=90677 (inst/sec) elapsed = 0:0:24:22 / Thu Apr 12 19:02:34 2018
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(2,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1594000  inst.: 132703462 (ipc=83.3) sim_rate=90706 (inst/sec) elapsed = 0:0:24:23 / Thu Apr 12 19:02:35 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1595000  inst.: 132778263 (ipc=83.2) sim_rate=90695 (inst/sec) elapsed = 0:0:24:24 / Thu Apr 12 19:02:36 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(7,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1596500  inst.: 132896943 (ipc=83.2) sim_rate=90714 (inst/sec) elapsed = 0:0:24:25 / Thu Apr 12 19:02:37 2018
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(4,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1598000  inst.: 133013778 (ipc=83.2) sim_rate=90732 (inst/sec) elapsed = 0:0:24:26 / Thu Apr 12 19:02:38 2018
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(0,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1599000  inst.: 133112580 (ipc=83.2) sim_rate=90737 (inst/sec) elapsed = 0:0:24:27 / Thu Apr 12 19:02:39 2018
GPGPU-Sim uArch: cycles simulated: 1600000  inst.: 133191805 (ipc=83.2) sim_rate=90730 (inst/sec) elapsed = 0:0:24:28 / Thu Apr 12 19:02:40 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1601000  inst.: 133270111 (ipc=83.2) sim_rate=90721 (inst/sec) elapsed = 0:0:24:29 / Thu Apr 12 19:02:41 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(1,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1602500  inst.: 133404205 (ipc=83.2) sim_rate=90751 (inst/sec) elapsed = 0:0:24:30 / Thu Apr 12 19:02:42 2018
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(7,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1603500  inst.: 133494458 (ipc=83.3) sim_rate=90750 (inst/sec) elapsed = 0:0:24:31 / Thu Apr 12 19:02:43 2018
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1605000  inst.: 133618544 (ipc=83.3) sim_rate=90773 (inst/sec) elapsed = 0:0:24:32 / Thu Apr 12 19:02:44 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1606000  inst.: 133700267 (ipc=83.3) sim_rate=90767 (inst/sec) elapsed = 0:0:24:33 / Thu Apr 12 19:02:45 2018
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(6,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1607000  inst.: 133793589 (ipc=83.3) sim_rate=90769 (inst/sec) elapsed = 0:0:24:34 / Thu Apr 12 19:02:46 2018
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1608500  inst.: 133920536 (ipc=83.3) sim_rate=90793 (inst/sec) elapsed = 0:0:24:35 / Thu Apr 12 19:02:47 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(8,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1609500  inst.: 134004555 (ipc=83.3) sim_rate=90788 (inst/sec) elapsed = 0:0:24:36 / Thu Apr 12 19:02:48 2018
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1610500  inst.: 134095996 (ipc=83.3) sim_rate=90789 (inst/sec) elapsed = 0:0:24:37 / Thu Apr 12 19:02:49 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1612000  inst.: 134214406 (ipc=83.3) sim_rate=90808 (inst/sec) elapsed = 0:0:24:38 / Thu Apr 12 19:02:50 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1613000  inst.: 134306584 (ipc=83.3) sim_rate=90809 (inst/sec) elapsed = 0:0:24:39 / Thu Apr 12 19:02:51 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1614000  inst.: 134389436 (ipc=83.3) sim_rate=90803 (inst/sec) elapsed = 0:0:24:40 / Thu Apr 12 19:02:52 2018
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1615000  inst.: 134483699 (ipc=83.3) sim_rate=90806 (inst/sec) elapsed = 0:0:24:41 / Thu Apr 12 19:02:53 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1616000  inst.: 134579688 (ipc=83.3) sim_rate=90809 (inst/sec) elapsed = 0:0:24:42 / Thu Apr 12 19:02:54 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(6,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1617000  inst.: 134672895 (ipc=83.3) sim_rate=90811 (inst/sec) elapsed = 0:0:24:43 / Thu Apr 12 19:02:55 2018
GPGPU-Sim uArch: cycles simulated: 1618000  inst.: 134758122 (ipc=83.3) sim_rate=90807 (inst/sec) elapsed = 0:0:24:44 / Thu Apr 12 19:02:56 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(4,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1619500  inst.: 134886863 (ipc=83.3) sim_rate=90832 (inst/sec) elapsed = 0:0:24:45 / Thu Apr 12 19:02:57 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1620500  inst.: 134970763 (ipc=83.3) sim_rate=90828 (inst/sec) elapsed = 0:0:24:46 / Thu Apr 12 19:02:58 2018
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(8,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1621500  inst.: 135070744 (ipc=83.3) sim_rate=90834 (inst/sec) elapsed = 0:0:24:47 / Thu Apr 12 19:02:59 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1622500  inst.: 135163375 (ipc=83.3) sim_rate=90835 (inst/sec) elapsed = 0:0:24:48 / Thu Apr 12 19:03:00 2018
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1624000  inst.: 135283878 (ipc=83.3) sim_rate=90855 (inst/sec) elapsed = 0:0:24:49 / Thu Apr 12 19:03:01 2018
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(5,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1625000  inst.: 135377029 (ipc=83.3) sim_rate=90857 (inst/sec) elapsed = 0:0:24:50 / Thu Apr 12 19:03:02 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(2,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1626000  inst.: 135464295 (ipc=83.3) sim_rate=90854 (inst/sec) elapsed = 0:0:24:51 / Thu Apr 12 19:03:03 2018
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1627500  inst.: 135618177 (ipc=83.3) sim_rate=90896 (inst/sec) elapsed = 0:0:24:52 / Thu Apr 12 19:03:04 2018
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1628500  inst.: 135713545 (ipc=83.3) sim_rate=90899 (inst/sec) elapsed = 0:0:24:53 / Thu Apr 12 19:03:05 2018
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1630000  inst.: 135841939 (ipc=83.3) sim_rate=90924 (inst/sec) elapsed = 0:0:24:54 / Thu Apr 12 19:03:06 2018
GPGPU-Sim uArch: cycles simulated: 1631000  inst.: 135926679 (ipc=83.3) sim_rate=90920 (inst/sec) elapsed = 0:0:24:55 / Thu Apr 12 19:03:07 2018
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(8,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1632500  inst.: 136062565 (ipc=83.3) sim_rate=90950 (inst/sec) elapsed = 0:0:24:56 / Thu Apr 12 19:03:08 2018
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(8,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1633500  inst.: 136148443 (ipc=83.3) sim_rate=90947 (inst/sec) elapsed = 0:0:24:57 / Thu Apr 12 19:03:09 2018
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(6,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1634500  inst.: 136235128 (ipc=83.3) sim_rate=90944 (inst/sec) elapsed = 0:0:24:58 / Thu Apr 12 19:03:10 2018
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(4,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1636000  inst.: 136372251 (ipc=83.4) sim_rate=90975 (inst/sec) elapsed = 0:0:24:59 / Thu Apr 12 19:03:11 2018
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1637000  inst.: 136464251 (ipc=83.4) sim_rate=90976 (inst/sec) elapsed = 0:0:25:00 / Thu Apr 12 19:03:12 2018
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1638000  inst.: 136546068 (ipc=83.4) sim_rate=90970 (inst/sec) elapsed = 0:0:25:01 / Thu Apr 12 19:03:13 2018
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(8,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1639500  inst.: 136682740 (ipc=83.4) sim_rate=91000 (inst/sec) elapsed = 0:0:25:02 / Thu Apr 12 19:03:14 2018
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(4,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1640500  inst.: 136771018 (ipc=83.4) sim_rate=90998 (inst/sec) elapsed = 0:0:25:03 / Thu Apr 12 19:03:15 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1641500  inst.: 136865788 (ipc=83.4) sim_rate=91001 (inst/sec) elapsed = 0:0:25:04 / Thu Apr 12 19:03:16 2018
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(7,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1643000  inst.: 136988187 (ipc=83.4) sim_rate=91022 (inst/sec) elapsed = 0:0:25:05 / Thu Apr 12 19:03:17 2018
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1644000  inst.: 137072964 (ipc=83.4) sim_rate=91017 (inst/sec) elapsed = 0:0:25:06 / Thu Apr 12 19:03:18 2018
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(5,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1645500  inst.: 137204584 (ipc=83.4) sim_rate=91044 (inst/sec) elapsed = 0:0:25:07 / Thu Apr 12 19:03:19 2018
GPGPU-Sim uArch: cycles simulated: 1646500  inst.: 137290688 (ipc=83.4) sim_rate=91041 (inst/sec) elapsed = 0:0:25:08 / Thu Apr 12 19:03:20 2018
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(2,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1647500  inst.: 137367523 (ipc=83.4) sim_rate=91032 (inst/sec) elapsed = 0:0:25:09 / Thu Apr 12 19:03:21 2018
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1649000  inst.: 137485457 (ipc=83.4) sim_rate=91049 (inst/sec) elapsed = 0:0:25:10 / Thu Apr 12 19:03:22 2018
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1650000  inst.: 137572373 (ipc=83.4) sim_rate=91047 (inst/sec) elapsed = 0:0:25:11 / Thu Apr 12 19:03:23 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1651000  inst.: 137659916 (ipc=83.4) sim_rate=91044 (inst/sec) elapsed = 0:0:25:12 / Thu Apr 12 19:03:24 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1652000  inst.: 137743899 (ipc=83.4) sim_rate=91040 (inst/sec) elapsed = 0:0:25:13 / Thu Apr 12 19:03:25 2018
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(0,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1653500  inst.: 137876854 (ipc=83.4) sim_rate=91067 (inst/sec) elapsed = 0:0:25:14 / Thu Apr 12 19:03:26 2018
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1654500  inst.: 137963871 (ipc=83.4) sim_rate=91065 (inst/sec) elapsed = 0:0:25:15 / Thu Apr 12 19:03:27 2018
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(1,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1655500  inst.: 138053176 (ipc=83.4) sim_rate=91064 (inst/sec) elapsed = 0:0:25:16 / Thu Apr 12 19:03:28 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1657000  inst.: 138174236 (ipc=83.4) sim_rate=91083 (inst/sec) elapsed = 0:0:25:17 / Thu Apr 12 19:03:29 2018
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1658000  inst.: 138259046 (ipc=83.4) sim_rate=91079 (inst/sec) elapsed = 0:0:25:18 / Thu Apr 12 19:03:30 2018
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1659000  inst.: 138354088 (ipc=83.4) sim_rate=91082 (inst/sec) elapsed = 0:0:25:19 / Thu Apr 12 19:03:31 2018
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(8,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1660000  inst.: 138437479 (ipc=83.4) sim_rate=91077 (inst/sec) elapsed = 0:0:25:20 / Thu Apr 12 19:03:32 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1661500  inst.: 138562487 (ipc=83.4) sim_rate=91099 (inst/sec) elapsed = 0:0:25:21 / Thu Apr 12 19:03:33 2018
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1662500  inst.: 138654254 (ipc=83.4) sim_rate=91100 (inst/sec) elapsed = 0:0:25:22 / Thu Apr 12 19:03:34 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1663500  inst.: 138751324 (ipc=83.4) sim_rate=91103 (inst/sec) elapsed = 0:0:25:23 / Thu Apr 12 19:03:35 2018
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(3,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1665000  inst.: 138878535 (ipc=83.4) sim_rate=91127 (inst/sec) elapsed = 0:0:25:24 / Thu Apr 12 19:03:36 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1666000  inst.: 138967862 (ipc=83.4) sim_rate=91126 (inst/sec) elapsed = 0:0:25:25 / Thu Apr 12 19:03:37 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(8,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1667500  inst.: 139103460 (ipc=83.4) sim_rate=91155 (inst/sec) elapsed = 0:0:25:26 / Thu Apr 12 19:03:38 2018
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(0,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1668500  inst.: 139191379 (ipc=83.4) sim_rate=91153 (inst/sec) elapsed = 0:0:25:27 / Thu Apr 12 19:03:39 2018
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(4,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1669500  inst.: 139278906 (ipc=83.4) sim_rate=91151 (inst/sec) elapsed = 0:0:25:28 / Thu Apr 12 19:03:40 2018
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1671000  inst.: 139402657 (ipc=83.4) sim_rate=91172 (inst/sec) elapsed = 0:0:25:29 / Thu Apr 12 19:03:41 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(7,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1672000  inst.: 139500886 (ipc=83.4) sim_rate=91177 (inst/sec) elapsed = 0:0:25:30 / Thu Apr 12 19:03:42 2018
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(2,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1673000  inst.: 139591801 (ipc=83.4) sim_rate=91176 (inst/sec) elapsed = 0:0:25:31 / Thu Apr 12 19:03:43 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(0,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1674500  inst.: 139742587 (ipc=83.5) sim_rate=91215 (inst/sec) elapsed = 0:0:25:32 / Thu Apr 12 19:03:44 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(5,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1675500  inst.: 139826263 (ipc=83.5) sim_rate=91210 (inst/sec) elapsed = 0:0:25:33 / Thu Apr 12 19:03:45 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1676500  inst.: 139907093 (ipc=83.5) sim_rate=91204 (inst/sec) elapsed = 0:0:25:34 / Thu Apr 12 19:03:46 2018
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1677500  inst.: 139994459 (ipc=83.5) sim_rate=91201 (inst/sec) elapsed = 0:0:25:35 / Thu Apr 12 19:03:47 2018
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1678500  inst.: 140074693 (ipc=83.5) sim_rate=91194 (inst/sec) elapsed = 0:0:25:36 / Thu Apr 12 19:03:48 2018
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(2,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1680000  inst.: 140209109 (ipc=83.5) sim_rate=91222 (inst/sec) elapsed = 0:0:25:37 / Thu Apr 12 19:03:49 2018
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(7,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1681000  inst.: 140311089 (ipc=83.5) sim_rate=91229 (inst/sec) elapsed = 0:0:25:38 / Thu Apr 12 19:03:50 2018
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(4,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1682000  inst.: 140415405 (ipc=83.5) sim_rate=91238 (inst/sec) elapsed = 0:0:25:39 / Thu Apr 12 19:03:51 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1683000  inst.: 140494079 (ipc=83.5) sim_rate=91229 (inst/sec) elapsed = 0:0:25:40 / Thu Apr 12 19:03:52 2018
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1684500  inst.: 140619070 (ipc=83.5) sim_rate=91251 (inst/sec) elapsed = 0:0:25:41 / Thu Apr 12 19:03:53 2018
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1685500  inst.: 140709222 (ipc=83.5) sim_rate=91251 (inst/sec) elapsed = 0:0:25:42 / Thu Apr 12 19:03:54 2018
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(0,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1686500  inst.: 140791117 (ipc=83.5) sim_rate=91245 (inst/sec) elapsed = 0:0:25:43 / Thu Apr 12 19:03:55 2018
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(4,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1687500  inst.: 140890761 (ipc=83.5) sim_rate=91250 (inst/sec) elapsed = 0:0:25:44 / Thu Apr 12 19:03:56 2018
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(1,0,0) tid=(1,2,0)
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1689000  inst.: 141023233 (ipc=83.5) sim_rate=91277 (inst/sec) elapsed = 0:0:25:45 / Thu Apr 12 19:03:57 2018
GPGPU-Sim uArch: cycles simulated: 1690000  inst.: 141107756 (ipc=83.5) sim_rate=91272 (inst/sec) elapsed = 0:0:25:46 / Thu Apr 12 19:03:58 2018
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(1,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1691000  inst.: 141194254 (ipc=83.5) sim_rate=91269 (inst/sec) elapsed = 0:0:25:47 / Thu Apr 12 19:03:59 2018
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1692500  inst.: 141326364 (ipc=83.5) sim_rate=91296 (inst/sec) elapsed = 0:0:25:48 / Thu Apr 12 19:04:00 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(4,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1693500  inst.: 141420747 (ipc=83.5) sim_rate=91298 (inst/sec) elapsed = 0:0:25:49 / Thu Apr 12 19:04:01 2018
GPGPU-Sim uArch: cycles simulated: 1694500  inst.: 141504611 (ipc=83.5) sim_rate=91293 (inst/sec) elapsed = 0:0:25:50 / Thu Apr 12 19:04:02 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1695500  inst.: 141583521 (ipc=83.5) sim_rate=91285 (inst/sec) elapsed = 0:0:25:51 / Thu Apr 12 19:04:03 2018
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(7,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1697000  inst.: 141715089 (ipc=83.5) sim_rate=91311 (inst/sec) elapsed = 0:0:25:52 / Thu Apr 12 19:04:04 2018
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1698500  inst.: 141844409 (ipc=83.5) sim_rate=91335 (inst/sec) elapsed = 0:0:25:53 / Thu Apr 12 19:04:05 2018
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(0,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1699500  inst.: 141934266 (ipc=83.5) sim_rate=91334 (inst/sec) elapsed = 0:0:25:54 / Thu Apr 12 19:04:06 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(8,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1700500  inst.: 142015152 (ipc=83.5) sim_rate=91328 (inst/sec) elapsed = 0:0:25:55 / Thu Apr 12 19:04:07 2018
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(7,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1702000  inst.: 142150611 (ipc=83.5) sim_rate=91356 (inst/sec) elapsed = 0:0:25:56 / Thu Apr 12 19:04:08 2018
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(8,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1703000  inst.: 142231364 (ipc=83.5) sim_rate=91349 (inst/sec) elapsed = 0:0:25:57 / Thu Apr 12 19:04:09 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(5,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1704000  inst.: 142328240 (ipc=83.5) sim_rate=91353 (inst/sec) elapsed = 0:0:25:58 / Thu Apr 12 19:04:10 2018
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1705500  inst.: 142451282 (ipc=83.5) sim_rate=91373 (inst/sec) elapsed = 0:0:25:59 / Thu Apr 12 19:04:11 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(2,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1706500  inst.: 142538233 (ipc=83.5) sim_rate=91370 (inst/sec) elapsed = 0:0:26:00 / Thu Apr 12 19:04:12 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1708000  inst.: 142689423 (ipc=83.5) sim_rate=91408 (inst/sec) elapsed = 0:0:26:01 / Thu Apr 12 19:04:13 2018
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(8,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1709000  inst.: 142785645 (ipc=83.5) sim_rate=91412 (inst/sec) elapsed = 0:0:26:02 / Thu Apr 12 19:04:14 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1710000  inst.: 142864309 (ipc=83.5) sim_rate=91403 (inst/sec) elapsed = 0:0:26:03 / Thu Apr 12 19:04:15 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1711500  inst.: 142993819 (ipc=83.5) sim_rate=91428 (inst/sec) elapsed = 0:0:26:04 / Thu Apr 12 19:04:16 2018
GPGPU-Sim uArch: cycles simulated: 1712500  inst.: 143077840 (ipc=83.5) sim_rate=91423 (inst/sec) elapsed = 0:0:26:05 / Thu Apr 12 19:04:17 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1714000  inst.: 143205617 (ipc=83.6) sim_rate=91446 (inst/sec) elapsed = 0:0:26:06 / Thu Apr 12 19:04:18 2018
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1715000  inst.: 143299497 (ipc=83.6) sim_rate=91448 (inst/sec) elapsed = 0:0:26:07 / Thu Apr 12 19:04:19 2018
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1716000  inst.: 143395678 (ipc=83.6) sim_rate=91451 (inst/sec) elapsed = 0:0:26:08 / Thu Apr 12 19:04:20 2018
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1717000  inst.: 143480554 (ipc=83.6) sim_rate=91447 (inst/sec) elapsed = 0:0:26:09 / Thu Apr 12 19:04:21 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1718500  inst.: 143616947 (ipc=83.6) sim_rate=91475 (inst/sec) elapsed = 0:0:26:10 / Thu Apr 12 19:04:22 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1719500  inst.: 143693980 (ipc=83.6) sim_rate=91466 (inst/sec) elapsed = 0:0:26:11 / Thu Apr 12 19:04:23 2018
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1721000  inst.: 143821378 (ipc=83.6) sim_rate=91489 (inst/sec) elapsed = 0:0:26:12 / Thu Apr 12 19:04:24 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(5,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1722000  inst.: 143907736 (ipc=83.6) sim_rate=91486 (inst/sec) elapsed = 0:0:26:13 / Thu Apr 12 19:04:25 2018
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1723000  inst.: 143989110 (ipc=83.6) sim_rate=91479 (inst/sec) elapsed = 0:0:26:14 / Thu Apr 12 19:04:26 2018
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(3,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1724500  inst.: 144133925 (ipc=83.6) sim_rate=91513 (inst/sec) elapsed = 0:0:26:15 / Thu Apr 12 19:04:27 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1725500  inst.: 144230954 (ipc=83.6) sim_rate=91517 (inst/sec) elapsed = 0:0:26:16 / Thu Apr 12 19:04:28 2018
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1726500  inst.: 144321735 (ipc=83.6) sim_rate=91516 (inst/sec) elapsed = 0:0:26:17 / Thu Apr 12 19:04:29 2018
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1727500  inst.: 144406200 (ipc=83.6) sim_rate=91512 (inst/sec) elapsed = 0:0:26:18 / Thu Apr 12 19:04:30 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1729000  inst.: 144545997 (ipc=83.6) sim_rate=91542 (inst/sec) elapsed = 0:0:26:19 / Thu Apr 12 19:04:31 2018
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1730000  inst.: 144630127 (ipc=83.6) sim_rate=91538 (inst/sec) elapsed = 0:0:26:20 / Thu Apr 12 19:04:32 2018
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1731500  inst.: 144760338 (ipc=83.6) sim_rate=91562 (inst/sec) elapsed = 0:0:26:21 / Thu Apr 12 19:04:33 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1733000  inst.: 144903085 (ipc=83.6) sim_rate=91594 (inst/sec) elapsed = 0:0:26:22 / Thu Apr 12 19:04:34 2018
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(7,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1734000  inst.: 144992329 (ipc=83.6) sim_rate=91593 (inst/sec) elapsed = 0:0:26:23 / Thu Apr 12 19:04:35 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1735000  inst.: 145075028 (ipc=83.6) sim_rate=91587 (inst/sec) elapsed = 0:0:26:24 / Thu Apr 12 19:04:36 2018
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1736500  inst.: 145210662 (ipc=83.6) sim_rate=91615 (inst/sec) elapsed = 0:0:26:25 / Thu Apr 12 19:04:37 2018
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1737500  inst.: 145306071 (ipc=83.6) sim_rate=91617 (inst/sec) elapsed = 0:0:26:26 / Thu Apr 12 19:04:38 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(2,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1738500  inst.: 145396533 (ipc=83.6) sim_rate=91617 (inst/sec) elapsed = 0:0:26:27 / Thu Apr 12 19:04:39 2018
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(0,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1740000  inst.: 145520523 (ipc=83.6) sim_rate=91637 (inst/sec) elapsed = 0:0:26:28 / Thu Apr 12 19:04:40 2018
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1741000  inst.: 145602904 (ipc=83.6) sim_rate=91631 (inst/sec) elapsed = 0:0:26:29 / Thu Apr 12 19:04:41 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(0,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1742000  inst.: 145694288 (ipc=83.6) sim_rate=91631 (inst/sec) elapsed = 0:0:26:30 / Thu Apr 12 19:04:42 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(2,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1743000  inst.: 145785360 (ipc=83.6) sim_rate=91631 (inst/sec) elapsed = 0:0:26:31 / Thu Apr 12 19:04:43 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(0,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(0,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1744500  inst.: 145929856 (ipc=83.7) sim_rate=91664 (inst/sec) elapsed = 0:0:26:32 / Thu Apr 12 19:04:44 2018
GPGPU-Sim uArch: cycles simulated: 1745500  inst.: 146021946 (ipc=83.7) sim_rate=91664 (inst/sec) elapsed = 0:0:26:33 / Thu Apr 12 19:04:45 2018
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1746500  inst.: 146103432 (ipc=83.7) sim_rate=91658 (inst/sec) elapsed = 0:0:26:34 / Thu Apr 12 19:04:46 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1748000  inst.: 146238062 (ipc=83.7) sim_rate=91685 (inst/sec) elapsed = 0:0:26:35 / Thu Apr 12 19:04:47 2018
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1749000  inst.: 146322517 (ipc=83.7) sim_rate=91680 (inst/sec) elapsed = 0:0:26:36 / Thu Apr 12 19:04:48 2018
GPGPU-Sim uArch: cycles simulated: 1750000  inst.: 146410006 (ipc=83.7) sim_rate=91678 (inst/sec) elapsed = 0:0:26:37 / Thu Apr 12 19:04:49 2018
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(5,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1751500  inst.: 146539842 (ipc=83.7) sim_rate=91702 (inst/sec) elapsed = 0:0:26:38 / Thu Apr 12 19:04:50 2018
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1752500  inst.: 146636124 (ipc=83.7) sim_rate=91704 (inst/sec) elapsed = 0:0:26:39 / Thu Apr 12 19:04:51 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1753500  inst.: 146734957 (ipc=83.7) sim_rate=91709 (inst/sec) elapsed = 0:0:26:40 / Thu Apr 12 19:04:52 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(1,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1754500  inst.: 146827975 (ipc=83.7) sim_rate=91710 (inst/sec) elapsed = 0:0:26:41 / Thu Apr 12 19:04:53 2018
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(8,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1756000  inst.: 146966185 (ipc=83.7) sim_rate=91739 (inst/sec) elapsed = 0:0:26:42 / Thu Apr 12 19:04:54 2018
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(2,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1757000  inst.: 147051103 (ipc=83.7) sim_rate=91734 (inst/sec) elapsed = 0:0:26:43 / Thu Apr 12 19:04:55 2018
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1758500  inst.: 147192949 (ipc=83.7) sim_rate=91766 (inst/sec) elapsed = 0:0:26:44 / Thu Apr 12 19:04:56 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(2,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1759500  inst.: 147294300 (ipc=83.7) sim_rate=91772 (inst/sec) elapsed = 0:0:26:45 / Thu Apr 12 19:04:57 2018
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1760500  inst.: 147383675 (ipc=83.7) sim_rate=91770 (inst/sec) elapsed = 0:0:26:46 / Thu Apr 12 19:04:58 2018
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1762000  inst.: 147524054 (ipc=83.7) sim_rate=91800 (inst/sec) elapsed = 0:0:26:47 / Thu Apr 12 19:04:59 2018
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(8,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1763000  inst.: 147610138 (ipc=83.7) sim_rate=91797 (inst/sec) elapsed = 0:0:26:48 / Thu Apr 12 19:05:00 2018
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(1,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1764500  inst.: 147741232 (ipc=83.7) sim_rate=91821 (inst/sec) elapsed = 0:0:26:49 / Thu Apr 12 19:05:01 2018
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1765500  inst.: 147835410 (ipc=83.7) sim_rate=91823 (inst/sec) elapsed = 0:0:26:50 / Thu Apr 12 19:05:02 2018
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1766500  inst.: 147930384 (ipc=83.7) sim_rate=91825 (inst/sec) elapsed = 0:0:26:51 / Thu Apr 12 19:05:03 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1767500  inst.: 148017493 (ipc=83.7) sim_rate=91822 (inst/sec) elapsed = 0:0:26:52 / Thu Apr 12 19:05:04 2018
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1768500  inst.: 148110888 (ipc=83.7) sim_rate=91823 (inst/sec) elapsed = 0:0:26:53 / Thu Apr 12 19:05:05 2018
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(7,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1770000  inst.: 148239283 (ipc=83.8) sim_rate=91845 (inst/sec) elapsed = 0:0:26:54 / Thu Apr 12 19:05:06 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1771000  inst.: 148323659 (ipc=83.8) sim_rate=91841 (inst/sec) elapsed = 0:0:26:55 / Thu Apr 12 19:05:07 2018
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1772000  inst.: 148421673 (ipc=83.8) sim_rate=91845 (inst/sec) elapsed = 0:0:26:56 / Thu Apr 12 19:05:08 2018
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1773000  inst.: 148512182 (ipc=83.8) sim_rate=91844 (inst/sec) elapsed = 0:0:26:57 / Thu Apr 12 19:05:09 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1774000  inst.: 148598070 (ipc=83.8) sim_rate=91840 (inst/sec) elapsed = 0:0:26:58 / Thu Apr 12 19:05:10 2018
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1775500  inst.: 148738744 (ipc=83.8) sim_rate=91870 (inst/sec) elapsed = 0:0:26:59 / Thu Apr 12 19:05:11 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(4,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1776500  inst.: 148831374 (ipc=83.8) sim_rate=91871 (inst/sec) elapsed = 0:0:27:00 / Thu Apr 12 19:05:12 2018
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(3,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1777500  inst.: 148927318 (ipc=83.8) sim_rate=91873 (inst/sec) elapsed = 0:0:27:01 / Thu Apr 12 19:05:13 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(8,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1778500  inst.: 149015916 (ipc=83.8) sim_rate=91871 (inst/sec) elapsed = 0:0:27:02 / Thu Apr 12 19:05:14 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1779500  inst.: 149101247 (ipc=83.8) sim_rate=91867 (inst/sec) elapsed = 0:0:27:03 / Thu Apr 12 19:05:15 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(3,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1781000  inst.: 149235958 (ipc=83.8) sim_rate=91894 (inst/sec) elapsed = 0:0:27:04 / Thu Apr 12 19:05:16 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(4,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1782000  inst.: 149321695 (ipc=83.8) sim_rate=91890 (inst/sec) elapsed = 0:0:27:05 / Thu Apr 12 19:05:17 2018
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(8,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1783000  inst.: 149416441 (ipc=83.8) sim_rate=91892 (inst/sec) elapsed = 0:0:27:06 / Thu Apr 12 19:05:18 2018
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(5,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1784000  inst.: 149506141 (ipc=83.8) sim_rate=91890 (inst/sec) elapsed = 0:0:27:07 / Thu Apr 12 19:05:19 2018
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1785500  inst.: 149639044 (ipc=83.8) sim_rate=91915 (inst/sec) elapsed = 0:0:27:08 / Thu Apr 12 19:05:20 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(6,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1786500  inst.: 149732421 (ipc=83.8) sim_rate=91916 (inst/sec) elapsed = 0:0:27:09 / Thu Apr 12 19:05:21 2018
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(6,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1787500  inst.: 149818400 (ipc=83.8) sim_rate=91913 (inst/sec) elapsed = 0:0:27:10 / Thu Apr 12 19:05:22 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(1,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1789000  inst.: 149958783 (ipc=83.8) sim_rate=91942 (inst/sec) elapsed = 0:0:27:11 / Thu Apr 12 19:05:23 2018
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(1,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1790000  inst.: 150051403 (ipc=83.8) sim_rate=91943 (inst/sec) elapsed = 0:0:27:12 / Thu Apr 12 19:05:24 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1791000  inst.: 150143144 (ipc=83.8) sim_rate=91943 (inst/sec) elapsed = 0:0:27:13 / Thu Apr 12 19:05:25 2018
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(6,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1792000  inst.: 150235706 (ipc=83.8) sim_rate=91943 (inst/sec) elapsed = 0:0:27:14 / Thu Apr 12 19:05:26 2018
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(4,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1793500  inst.: 150367076 (ipc=83.8) sim_rate=91967 (inst/sec) elapsed = 0:0:27:15 / Thu Apr 12 19:05:27 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1794500  inst.: 150466007 (ipc=83.8) sim_rate=91971 (inst/sec) elapsed = 0:0:27:16 / Thu Apr 12 19:05:28 2018
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1795500  inst.: 150564126 (ipc=83.9) sim_rate=91975 (inst/sec) elapsed = 0:0:27:17 / Thu Apr 12 19:05:29 2018
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1797000  inst.: 150697860 (ipc=83.9) sim_rate=92001 (inst/sec) elapsed = 0:0:27:18 / Thu Apr 12 19:05:30 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1798000  inst.: 150785825 (ipc=83.9) sim_rate=91998 (inst/sec) elapsed = 0:0:27:19 / Thu Apr 12 19:05:31 2018
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1799000  inst.: 150874793 (ipc=83.9) sim_rate=91996 (inst/sec) elapsed = 0:0:27:20 / Thu Apr 12 19:05:32 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(7,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1800500  inst.: 151008719 (ipc=83.9) sim_rate=92022 (inst/sec) elapsed = 0:0:27:21 / Thu Apr 12 19:05:33 2018
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(1,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1801500  inst.: 151108646 (ipc=83.9) sim_rate=92027 (inst/sec) elapsed = 0:0:27:22 / Thu Apr 12 19:05:34 2018
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1803000  inst.: 151234467 (ipc=83.9) sim_rate=92047 (inst/sec) elapsed = 0:0:27:23 / Thu Apr 12 19:05:35 2018
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(8,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1804000  inst.: 151331380 (ipc=83.9) sim_rate=92050 (inst/sec) elapsed = 0:0:27:24 / Thu Apr 12 19:05:36 2018
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(7,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1805000  inst.: 151414300 (ipc=83.9) sim_rate=92045 (inst/sec) elapsed = 0:0:27:25 / Thu Apr 12 19:05:37 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(6,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1806000  inst.: 151511029 (ipc=83.9) sim_rate=92048 (inst/sec) elapsed = 0:0:27:26 / Thu Apr 12 19:05:38 2018
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(0,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(6,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1807500  inst.: 151653071 (ipc=83.9) sim_rate=92078 (inst/sec) elapsed = 0:0:27:27 / Thu Apr 12 19:05:39 2018
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1808500  inst.: 151752164 (ipc=83.9) sim_rate=92082 (inst/sec) elapsed = 0:0:27:28 / Thu Apr 12 19:05:40 2018
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1809500  inst.: 151852619 (ipc=83.9) sim_rate=92087 (inst/sec) elapsed = 0:0:27:29 / Thu Apr 12 19:05:41 2018
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(8,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1810500  inst.: 151947584 (ipc=83.9) sim_rate=92089 (inst/sec) elapsed = 0:0:27:30 / Thu Apr 12 19:05:42 2018
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(1,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1812000  inst.: 152091946 (ipc=83.9) sim_rate=92121 (inst/sec) elapsed = 0:0:27:31 / Thu Apr 12 19:05:43 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(2,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1813000  inst.: 152171096 (ipc=83.9) sim_rate=92113 (inst/sec) elapsed = 0:0:27:32 / Thu Apr 12 19:05:44 2018
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1814500  inst.: 152314315 (ipc=83.9) sim_rate=92144 (inst/sec) elapsed = 0:0:27:33 / Thu Apr 12 19:05:45 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1815500  inst.: 152400567 (ipc=83.9) sim_rate=92140 (inst/sec) elapsed = 0:0:27:34 / Thu Apr 12 19:05:46 2018
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1816500  inst.: 152496073 (ipc=84.0) sim_rate=92142 (inst/sec) elapsed = 0:0:27:35 / Thu Apr 12 19:05:47 2018
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1818000  inst.: 152639294 (ipc=84.0) sim_rate=92173 (inst/sec) elapsed = 0:0:27:36 / Thu Apr 12 19:05:48 2018
GPGPU-Sim uArch: cycles simulated: 1819000  inst.: 152723165 (ipc=84.0) sim_rate=92168 (inst/sec) elapsed = 0:0:27:37 / Thu Apr 12 19:05:49 2018
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(7,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1820000  inst.: 152821383 (ipc=84.0) sim_rate=92172 (inst/sec) elapsed = 0:0:27:38 / Thu Apr 12 19:05:50 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(0,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(1,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1821500  inst.: 152954051 (ipc=84.0) sim_rate=92196 (inst/sec) elapsed = 0:0:27:39 / Thu Apr 12 19:05:51 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(7,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1822500  inst.: 153054613 (ipc=84.0) sim_rate=92201 (inst/sec) elapsed = 0:0:27:40 / Thu Apr 12 19:05:52 2018
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(2,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1823500  inst.: 153150481 (ipc=84.0) sim_rate=92203 (inst/sec) elapsed = 0:0:27:41 / Thu Apr 12 19:05:53 2018
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(8,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1825000  inst.: 153280577 (ipc=84.0) sim_rate=92226 (inst/sec) elapsed = 0:0:27:42 / Thu Apr 12 19:05:54 2018
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(5,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1826000  inst.: 153370965 (ipc=84.0) sim_rate=92225 (inst/sec) elapsed = 0:0:27:43 / Thu Apr 12 19:05:55 2018
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(2,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1827000  inst.: 153458080 (ipc=84.0) sim_rate=92222 (inst/sec) elapsed = 0:0:27:44 / Thu Apr 12 19:05:56 2018
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(3,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1828500  inst.: 153596596 (ipc=84.0) sim_rate=92250 (inst/sec) elapsed = 0:0:27:45 / Thu Apr 12 19:05:57 2018
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(0,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1829500  inst.: 153681782 (ipc=84.0) sim_rate=92245 (inst/sec) elapsed = 0:0:27:46 / Thu Apr 12 19:05:58 2018
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(5,4,0) tid=(1,1,0)
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1831000  inst.: 153815540 (ipc=84.0) sim_rate=92270 (inst/sec) elapsed = 0:0:27:47 / Thu Apr 12 19:05:59 2018
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1832000  inst.: 153912547 (ipc=84.0) sim_rate=92273 (inst/sec) elapsed = 0:0:27:48 / Thu Apr 12 19:06:00 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(2,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1833500  inst.: 154047474 (ipc=84.0) sim_rate=92299 (inst/sec) elapsed = 0:0:27:49 / Thu Apr 12 19:06:01 2018
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1834500  inst.: 154145493 (ipc=84.0) sim_rate=92302 (inst/sec) elapsed = 0:0:27:50 / Thu Apr 12 19:06:02 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(8,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1835500  inst.: 154235800 (ipc=84.0) sim_rate=92301 (inst/sec) elapsed = 0:0:27:51 / Thu Apr 12 19:06:03 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1837000  inst.: 154375594 (ipc=84.0) sim_rate=92329 (inst/sec) elapsed = 0:0:27:52 / Thu Apr 12 19:06:04 2018
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1838000  inst.: 154479635 (ipc=84.0) sim_rate=92336 (inst/sec) elapsed = 0:0:27:53 / Thu Apr 12 19:06:05 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(1,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1839000  inst.: 154569908 (ipc=84.1) sim_rate=92335 (inst/sec) elapsed = 0:0:27:54 / Thu Apr 12 19:06:06 2018
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(5,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1840500  inst.: 154707461 (ipc=84.1) sim_rate=92362 (inst/sec) elapsed = 0:0:27:55 / Thu Apr 12 19:06:07 2018
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1841500  inst.: 154809278 (ipc=84.1) sim_rate=92368 (inst/sec) elapsed = 0:0:27:56 / Thu Apr 12 19:06:08 2018
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1842500  inst.: 154898943 (ipc=84.1) sim_rate=92366 (inst/sec) elapsed = 0:0:27:57 / Thu Apr 12 19:06:09 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(3,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1843500  inst.: 155007691 (ipc=84.1) sim_rate=92376 (inst/sec) elapsed = 0:0:27:58 / Thu Apr 12 19:06:10 2018
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(1,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1844500  inst.: 155108571 (ipc=84.1) sim_rate=92381 (inst/sec) elapsed = 0:0:27:59 / Thu Apr 12 19:06:11 2018
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(3,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1846000  inst.: 155261118 (ipc=84.1) sim_rate=92417 (inst/sec) elapsed = 0:0:28:00 / Thu Apr 12 19:06:12 2018
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1847000  inst.: 155377397 (ipc=84.1) sim_rate=92431 (inst/sec) elapsed = 0:0:28:01 / Thu Apr 12 19:06:13 2018
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1848000  inst.: 155473269 (ipc=84.1) sim_rate=92433 (inst/sec) elapsed = 0:0:28:02 / Thu Apr 12 19:06:14 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1849000  inst.: 155576207 (ipc=84.1) sim_rate=92439 (inst/sec) elapsed = 0:0:28:03 / Thu Apr 12 19:06:15 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(5,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1850000  inst.: 155675367 (ipc=84.1) sim_rate=92443 (inst/sec) elapsed = 0:0:28:04 / Thu Apr 12 19:06:16 2018
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(3,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1851000  inst.: 155768921 (ipc=84.2) sim_rate=92444 (inst/sec) elapsed = 0:0:28:05 / Thu Apr 12 19:06:17 2018
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(4,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(1,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1852500  inst.: 155905076 (ipc=84.2) sim_rate=92470 (inst/sec) elapsed = 0:0:28:06 / Thu Apr 12 19:06:18 2018
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(0,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1853500  inst.: 156004790 (ipc=84.2) sim_rate=92474 (inst/sec) elapsed = 0:0:28:07 / Thu Apr 12 19:06:19 2018
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(3,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1854500  inst.: 156096917 (ipc=84.2) sim_rate=92474 (inst/sec) elapsed = 0:0:28:08 / Thu Apr 12 19:06:20 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(6,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1855500  inst.: 156193747 (ipc=84.2) sim_rate=92477 (inst/sec) elapsed = 0:0:28:09 / Thu Apr 12 19:06:21 2018
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1856500  inst.: 156286439 (ipc=84.2) sim_rate=92477 (inst/sec) elapsed = 0:0:28:10 / Thu Apr 12 19:06:22 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(3,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1857500  inst.: 156385989 (ipc=84.2) sim_rate=92481 (inst/sec) elapsed = 0:0:28:11 / Thu Apr 12 19:06:23 2018
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(1,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1858500  inst.: 156491433 (ipc=84.2) sim_rate=92489 (inst/sec) elapsed = 0:0:28:12 / Thu Apr 12 19:06:24 2018
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(2,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1859500  inst.: 156580901 (ipc=84.2) sim_rate=92487 (inst/sec) elapsed = 0:0:28:13 / Thu Apr 12 19:06:25 2018
GPGPU-Sim uArch: cycles simulated: 1860500  inst.: 156658963 (ipc=84.2) sim_rate=92478 (inst/sec) elapsed = 0:0:28:14 / Thu Apr 12 19:06:26 2018
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1861500  inst.: 156751774 (ipc=84.2) sim_rate=92478 (inst/sec) elapsed = 0:0:28:15 / Thu Apr 12 19:06:27 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1863000  inst.: 156898379 (ipc=84.2) sim_rate=92510 (inst/sec) elapsed = 0:0:28:16 / Thu Apr 12 19:06:28 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(7,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1864000  inst.: 156989908 (ipc=84.2) sim_rate=92510 (inst/sec) elapsed = 0:0:28:17 / Thu Apr 12 19:06:29 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(6,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1865000  inst.: 157079585 (ipc=84.2) sim_rate=92508 (inst/sec) elapsed = 0:0:28:18 / Thu Apr 12 19:06:30 2018
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(4,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1866000  inst.: 157175460 (ipc=84.2) sim_rate=92510 (inst/sec) elapsed = 0:0:28:19 / Thu Apr 12 19:06:31 2018
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(7,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1867000  inst.: 157266555 (ipc=84.2) sim_rate=92509 (inst/sec) elapsed = 0:0:28:20 / Thu Apr 12 19:06:32 2018
GPGPU-Sim uArch: cycles simulated: 1868000  inst.: 157352286 (ipc=84.2) sim_rate=92505 (inst/sec) elapsed = 0:0:28:21 / Thu Apr 12 19:06:33 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1869000  inst.: 157443513 (ipc=84.2) sim_rate=92505 (inst/sec) elapsed = 0:0:28:22 / Thu Apr 12 19:06:34 2018
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1870000  inst.: 157537608 (ipc=84.2) sim_rate=92505 (inst/sec) elapsed = 0:0:28:23 / Thu Apr 12 19:06:35 2018
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(7,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1871500  inst.: 157672080 (ipc=84.2) sim_rate=92530 (inst/sec) elapsed = 0:0:28:24 / Thu Apr 12 19:06:36 2018
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(1,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1872500  inst.: 157769118 (ipc=84.3) sim_rate=92533 (inst/sec) elapsed = 0:0:28:25 / Thu Apr 12 19:06:37 2018
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1874000  inst.: 157899322 (ipc=84.3) sim_rate=92555 (inst/sec) elapsed = 0:0:28:26 / Thu Apr 12 19:06:38 2018
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1875000  inst.: 157987863 (ipc=84.3) sim_rate=92552 (inst/sec) elapsed = 0:0:28:27 / Thu Apr 12 19:06:39 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(2,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1876000  inst.: 158072769 (ipc=84.3) sim_rate=92548 (inst/sec) elapsed = 0:0:28:28 / Thu Apr 12 19:06:40 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(1,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1877500  inst.: 158219097 (ipc=84.3) sim_rate=92579 (inst/sec) elapsed = 0:0:28:29 / Thu Apr 12 19:06:41 2018
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(0,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1878500  inst.: 158312869 (ipc=84.3) sim_rate=92580 (inst/sec) elapsed = 0:0:28:30 / Thu Apr 12 19:06:42 2018
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1879500  inst.: 158403633 (ipc=84.3) sim_rate=92579 (inst/sec) elapsed = 0:0:28:31 / Thu Apr 12 19:06:43 2018
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(1,5,0) tid=(0,1,0)
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(1,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1881000  inst.: 158567133 (ipc=84.3) sim_rate=92620 (inst/sec) elapsed = 0:0:28:32 / Thu Apr 12 19:06:44 2018
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1882000  inst.: 158659384 (ipc=84.3) sim_rate=92620 (inst/sec) elapsed = 0:0:28:33 / Thu Apr 12 19:06:45 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1883000  inst.: 158748857 (ipc=84.3) sim_rate=92618 (inst/sec) elapsed = 0:0:28:34 / Thu Apr 12 19:06:46 2018
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(2,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1884000  inst.: 158842292 (ipc=84.3) sim_rate=92619 (inst/sec) elapsed = 0:0:28:35 / Thu Apr 12 19:06:47 2018
GPGPU-Sim uArch: cycles simulated: 1885000  inst.: 158937916 (ipc=84.3) sim_rate=92621 (inst/sec) elapsed = 0:0:28:36 / Thu Apr 12 19:06:48 2018
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1886500  inst.: 159089933 (ipc=84.3) sim_rate=92655 (inst/sec) elapsed = 0:0:28:37 / Thu Apr 12 19:06:49 2018
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1887500  inst.: 159187940 (ipc=84.3) sim_rate=92658 (inst/sec) elapsed = 0:0:28:38 / Thu Apr 12 19:06:50 2018
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(6,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1888500  inst.: 159289530 (ipc=84.3) sim_rate=92664 (inst/sec) elapsed = 0:0:28:39 / Thu Apr 12 19:06:51 2018
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(8,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1889500  inst.: 159384677 (ipc=84.4) sim_rate=92665 (inst/sec) elapsed = 0:0:28:40 / Thu Apr 12 19:06:52 2018
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1890500  inst.: 159477561 (ipc=84.4) sim_rate=92665 (inst/sec) elapsed = 0:0:28:41 / Thu Apr 12 19:06:53 2018
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(1,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1892000  inst.: 159626454 (ipc=84.4) sim_rate=92698 (inst/sec) elapsed = 0:0:28:42 / Thu Apr 12 19:06:54 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(2,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1893000  inst.: 159714564 (ipc=84.4) sim_rate=92695 (inst/sec) elapsed = 0:0:28:43 / Thu Apr 12 19:06:55 2018
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(6,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1894000  inst.: 159808900 (ipc=84.4) sim_rate=92696 (inst/sec) elapsed = 0:0:28:44 / Thu Apr 12 19:06:56 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(6,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(6,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1895500  inst.: 159946120 (ipc=84.4) sim_rate=92722 (inst/sec) elapsed = 0:0:28:45 / Thu Apr 12 19:06:57 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1896500  inst.: 160037798 (ipc=84.4) sim_rate=92721 (inst/sec) elapsed = 0:0:28:46 / Thu Apr 12 19:06:58 2018
GPGPU-Sim uArch: cycles simulated: 1897000  inst.: 160093916 (ipc=84.4) sim_rate=92700 (inst/sec) elapsed = 0:0:28:47 / Thu Apr 12 19:06:59 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(2,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1898000  inst.: 160200270 (ipc=84.4) sim_rate=92708 (inst/sec) elapsed = 0:0:28:48 / Thu Apr 12 19:07:00 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(2,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1899000  inst.: 160296521 (ipc=84.4) sim_rate=92710 (inst/sec) elapsed = 0:0:28:49 / Thu Apr 12 19:07:01 2018
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1900000  inst.: 160394957 (ipc=84.4) sim_rate=92713 (inst/sec) elapsed = 0:0:28:50 / Thu Apr 12 19:07:02 2018
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1901000  inst.: 160476010 (ipc=84.4) sim_rate=92707 (inst/sec) elapsed = 0:0:28:51 / Thu Apr 12 19:07:03 2018
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1902000  inst.: 160563920 (ipc=84.4) sim_rate=92704 (inst/sec) elapsed = 0:0:28:52 / Thu Apr 12 19:07:04 2018
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1903500  inst.: 160699399 (ipc=84.4) sim_rate=92729 (inst/sec) elapsed = 0:0:28:53 / Thu Apr 12 19:07:05 2018
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1904500  inst.: 160798503 (ipc=84.4) sim_rate=92732 (inst/sec) elapsed = 0:0:28:54 / Thu Apr 12 19:07:06 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1905500  inst.: 160902888 (ipc=84.4) sim_rate=92739 (inst/sec) elapsed = 0:0:28:55 / Thu Apr 12 19:07:07 2018
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(8,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1907000  inst.: 161039685 (ipc=84.4) sim_rate=92764 (inst/sec) elapsed = 0:0:28:56 / Thu Apr 12 19:07:08 2018
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1908000  inst.: 161140916 (ipc=84.5) sim_rate=92769 (inst/sec) elapsed = 0:0:28:57 / Thu Apr 12 19:07:09 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1909000  inst.: 161246364 (ipc=84.5) sim_rate=92776 (inst/sec) elapsed = 0:0:28:58 / Thu Apr 12 19:07:10 2018
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1910500  inst.: 161379946 (ipc=84.5) sim_rate=92800 (inst/sec) elapsed = 0:0:28:59 / Thu Apr 12 19:07:11 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(8,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1911500  inst.: 161473155 (ipc=84.5) sim_rate=92800 (inst/sec) elapsed = 0:0:29:00 / Thu Apr 12 19:07:12 2018
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1912500  inst.: 161575176 (ipc=84.5) sim_rate=92805 (inst/sec) elapsed = 0:0:29:01 / Thu Apr 12 19:07:13 2018
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(7,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1913500  inst.: 161678873 (ipc=84.5) sim_rate=92812 (inst/sec) elapsed = 0:0:29:02 / Thu Apr 12 19:07:14 2018
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(7,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1914500  inst.: 161782219 (ipc=84.5) sim_rate=92818 (inst/sec) elapsed = 0:0:29:03 / Thu Apr 12 19:07:15 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(4,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1916000  inst.: 161929443 (ipc=84.5) sim_rate=92849 (inst/sec) elapsed = 0:0:29:04 / Thu Apr 12 19:07:16 2018
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1917000  inst.: 162034330 (ipc=84.5) sim_rate=92856 (inst/sec) elapsed = 0:0:29:05 / Thu Apr 12 19:07:17 2018
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1918000  inst.: 162123230 (ipc=84.5) sim_rate=92854 (inst/sec) elapsed = 0:0:29:06 / Thu Apr 12 19:07:18 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1919000  inst.: 162205410 (ipc=84.5) sim_rate=92847 (inst/sec) elapsed = 0:0:29:07 / Thu Apr 12 19:07:19 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1920500  inst.: 162344434 (ipc=84.5) sim_rate=92874 (inst/sec) elapsed = 0:0:29:08 / Thu Apr 12 19:07:20 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1921500  inst.: 162433184 (ipc=84.5) sim_rate=92872 (inst/sec) elapsed = 0:0:29:09 / Thu Apr 12 19:07:21 2018
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(7,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1922500  inst.: 162535524 (ipc=84.5) sim_rate=92877 (inst/sec) elapsed = 0:0:29:10 / Thu Apr 12 19:07:22 2018
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1923500  inst.: 162632690 (ipc=84.6) sim_rate=92879 (inst/sec) elapsed = 0:0:29:11 / Thu Apr 12 19:07:23 2018
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1925000  inst.: 162770776 (ipc=84.6) sim_rate=92905 (inst/sec) elapsed = 0:0:29:12 / Thu Apr 12 19:07:24 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1926000  inst.: 162874787 (ipc=84.6) sim_rate=92912 (inst/sec) elapsed = 0:0:29:13 / Thu Apr 12 19:07:25 2018
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1927000  inst.: 162979094 (ipc=84.6) sim_rate=92918 (inst/sec) elapsed = 0:0:29:14 / Thu Apr 12 19:07:26 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(0,5,0) tid=(4,1,0)
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1928000  inst.: 163082997 (ipc=84.6) sim_rate=92924 (inst/sec) elapsed = 0:0:29:15 / Thu Apr 12 19:07:27 2018
GPGPU-Sim uArch: cycles simulated: 1929000  inst.: 163173618 (ipc=84.6) sim_rate=92923 (inst/sec) elapsed = 0:0:29:16 / Thu Apr 12 19:07:28 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1930500  inst.: 163306010 (ipc=84.6) sim_rate=92945 (inst/sec) elapsed = 0:0:29:17 / Thu Apr 12 19:07:29 2018
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1932000  inst.: 163440047 (ipc=84.6) sim_rate=92969 (inst/sec) elapsed = 0:0:29:18 / Thu Apr 12 19:07:30 2018
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1933000  inst.: 163523971 (ipc=84.6) sim_rate=92964 (inst/sec) elapsed = 0:0:29:19 / Thu Apr 12 19:07:31 2018
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(2,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1934000  inst.: 163622498 (ipc=84.6) sim_rate=92967 (inst/sec) elapsed = 0:0:29:20 / Thu Apr 12 19:07:32 2018
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(5,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1935000  inst.: 163713837 (ipc=84.6) sim_rate=92966 (inst/sec) elapsed = 0:0:29:21 / Thu Apr 12 19:07:33 2018
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(5,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1936000  inst.: 163820797 (ipc=84.6) sim_rate=92974 (inst/sec) elapsed = 0:0:29:22 / Thu Apr 12 19:07:34 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1937500  inst.: 163969190 (ipc=84.6) sim_rate=93005 (inst/sec) elapsed = 0:0:29:23 / Thu Apr 12 19:07:35 2018
GPGPU-Sim uArch: cycles simulated: 1938500  inst.: 164055456 (ipc=84.6) sim_rate=93001 (inst/sec) elapsed = 0:0:29:24 / Thu Apr 12 19:07:36 2018
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(7,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1939500  inst.: 164147056 (ipc=84.6) sim_rate=93001 (inst/sec) elapsed = 0:0:29:25 / Thu Apr 12 19:07:37 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(6,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1940500  inst.: 164232712 (ipc=84.6) sim_rate=92997 (inst/sec) elapsed = 0:0:29:26 / Thu Apr 12 19:07:38 2018
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(1,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1942000  inst.: 164365047 (ipc=84.6) sim_rate=93019 (inst/sec) elapsed = 0:0:29:27 / Thu Apr 12 19:07:39 2018
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(2,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1943000  inst.: 164468594 (ipc=84.6) sim_rate=93025 (inst/sec) elapsed = 0:0:29:28 / Thu Apr 12 19:07:40 2018
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1944000  inst.: 164574240 (ipc=84.7) sim_rate=93032 (inst/sec) elapsed = 0:0:29:29 / Thu Apr 12 19:07:41 2018
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(8,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1945000  inst.: 164665626 (ipc=84.7) sim_rate=93031 (inst/sec) elapsed = 0:0:29:30 / Thu Apr 12 19:07:42 2018
GPGPU-Sim uArch: cycles simulated: 1946000  inst.: 164749694 (ipc=84.7) sim_rate=93026 (inst/sec) elapsed = 0:0:29:31 / Thu Apr 12 19:07:43 2018
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1947000  inst.: 164842975 (ipc=84.7) sim_rate=93026 (inst/sec) elapsed = 0:0:29:32 / Thu Apr 12 19:07:44 2018
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1948000  inst.: 164940253 (ipc=84.7) sim_rate=93028 (inst/sec) elapsed = 0:0:29:33 / Thu Apr 12 19:07:45 2018
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(0,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1949000  inst.: 165043925 (ipc=84.7) sim_rate=93034 (inst/sec) elapsed = 0:0:29:34 / Thu Apr 12 19:07:46 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(7,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1950000  inst.: 165152517 (ipc=84.7) sim_rate=93043 (inst/sec) elapsed = 0:0:29:35 / Thu Apr 12 19:07:47 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1951000  inst.: 165269141 (ipc=84.7) sim_rate=93056 (inst/sec) elapsed = 0:0:29:36 / Thu Apr 12 19:07:48 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1952500  inst.: 165403931 (ipc=84.7) sim_rate=93080 (inst/sec) elapsed = 0:0:29:37 / Thu Apr 12 19:07:49 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1953500  inst.: 165485639 (ipc=84.7) sim_rate=93074 (inst/sec) elapsed = 0:0:29:38 / Thu Apr 12 19:07:50 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(4,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1954500  inst.: 165578631 (ipc=84.7) sim_rate=93073 (inst/sec) elapsed = 0:0:29:39 / Thu Apr 12 19:07:51 2018
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(5,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1956000  inst.: 165730037 (ipc=84.7) sim_rate=93106 (inst/sec) elapsed = 0:0:29:40 / Thu Apr 12 19:07:52 2018
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1957000  inst.: 165826395 (ipc=84.7) sim_rate=93108 (inst/sec) elapsed = 0:0:29:41 / Thu Apr 12 19:07:53 2018
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(5,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1958000  inst.: 165932085 (ipc=84.7) sim_rate=93115 (inst/sec) elapsed = 0:0:29:42 / Thu Apr 12 19:07:54 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(4,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1959000  inst.: 166030967 (ipc=84.8) sim_rate=93118 (inst/sec) elapsed = 0:0:29:43 / Thu Apr 12 19:07:55 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(4,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1960000  inst.: 166125937 (ipc=84.8) sim_rate=93119 (inst/sec) elapsed = 0:0:29:44 / Thu Apr 12 19:07:56 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(6,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1961000  inst.: 166207612 (ipc=84.8) sim_rate=93113 (inst/sec) elapsed = 0:0:29:45 / Thu Apr 12 19:07:57 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1962500  inst.: 166345259 (ipc=84.8) sim_rate=93138 (inst/sec) elapsed = 0:0:29:46 / Thu Apr 12 19:07:58 2018
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1963500  inst.: 166435803 (ipc=84.8) sim_rate=93136 (inst/sec) elapsed = 0:0:29:47 / Thu Apr 12 19:07:59 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1964500  inst.: 166536876 (ipc=84.8) sim_rate=93141 (inst/sec) elapsed = 0:0:29:48 / Thu Apr 12 19:08:00 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1965500  inst.: 166637606 (ipc=84.8) sim_rate=93145 (inst/sec) elapsed = 0:0:29:49 / Thu Apr 12 19:08:01 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1966500  inst.: 166741245 (ipc=84.8) sim_rate=93151 (inst/sec) elapsed = 0:0:29:50 / Thu Apr 12 19:08:02 2018
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(8,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 166865849 (ipc=84.8) sim_rate=93169 (inst/sec) elapsed = 0:0:29:51 / Thu Apr 12 19:08:03 2018
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1969000  inst.: 166951787 (ipc=84.8) sim_rate=93165 (inst/sec) elapsed = 0:0:29:52 / Thu Apr 12 19:08:04 2018
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(4,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1970000  inst.: 167037736 (ipc=84.8) sim_rate=93161 (inst/sec) elapsed = 0:0:29:53 / Thu Apr 12 19:08:05 2018
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1971000  inst.: 167130240 (ipc=84.8) sim_rate=93160 (inst/sec) elapsed = 0:0:29:54 / Thu Apr 12 19:08:06 2018
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(4,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1972000  inst.: 167226013 (ipc=84.8) sim_rate=93162 (inst/sec) elapsed = 0:0:29:55 / Thu Apr 12 19:08:07 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1973500  inst.: 167385255 (ipc=84.8) sim_rate=93198 (inst/sec) elapsed = 0:0:29:56 / Thu Apr 12 19:08:08 2018
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1974500  inst.: 167477771 (ipc=84.8) sim_rate=93198 (inst/sec) elapsed = 0:0:29:57 / Thu Apr 12 19:08:09 2018
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1975500  inst.: 167564270 (ipc=84.8) sim_rate=93194 (inst/sec) elapsed = 0:0:29:58 / Thu Apr 12 19:08:10 2018
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(4,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1977000  inst.: 167684530 (ipc=84.8) sim_rate=93209 (inst/sec) elapsed = 0:0:29:59 / Thu Apr 12 19:08:11 2018
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1978000  inst.: 167779409 (ipc=84.8) sim_rate=93210 (inst/sec) elapsed = 0:0:30:00 / Thu Apr 12 19:08:12 2018
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(1,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1979000  inst.: 167871010 (ipc=84.8) sim_rate=93209 (inst/sec) elapsed = 0:0:30:01 / Thu Apr 12 19:08:13 2018
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1980000  inst.: 167963777 (ipc=84.8) sim_rate=93209 (inst/sec) elapsed = 0:0:30:02 / Thu Apr 12 19:08:14 2018
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1981500  inst.: 168106668 (ipc=84.8) sim_rate=93237 (inst/sec) elapsed = 0:0:30:03 / Thu Apr 12 19:08:15 2018
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1982500  inst.: 168193229 (ipc=84.8) sim_rate=93233 (inst/sec) elapsed = 0:0:30:04 / Thu Apr 12 19:08:16 2018
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1983500  inst.: 168281783 (ipc=84.8) sim_rate=93230 (inst/sec) elapsed = 0:0:30:05 / Thu Apr 12 19:08:17 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(4,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1984500  inst.: 168362555 (ipc=84.8) sim_rate=93224 (inst/sec) elapsed = 0:0:30:06 / Thu Apr 12 19:08:18 2018
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(7,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1986000  inst.: 168496051 (ipc=84.8) sim_rate=93246 (inst/sec) elapsed = 0:0:30:07 / Thu Apr 12 19:08:19 2018
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1987000  inst.: 168582709 (ipc=84.8) sim_rate=93242 (inst/sec) elapsed = 0:0:30:08 / Thu Apr 12 19:08:20 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(3,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1988000  inst.: 168677065 (ipc=84.8) sim_rate=93243 (inst/sec) elapsed = 0:0:30:09 / Thu Apr 12 19:08:21 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1989000  inst.: 168771803 (ipc=84.9) sim_rate=93244 (inst/sec) elapsed = 0:0:30:10 / Thu Apr 12 19:08:22 2018
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(7,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1990500  inst.: 168895054 (ipc=84.9) sim_rate=93260 (inst/sec) elapsed = 0:0:30:11 / Thu Apr 12 19:08:23 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(4,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1991500  inst.: 168981580 (ipc=84.9) sim_rate=93256 (inst/sec) elapsed = 0:0:30:12 / Thu Apr 12 19:08:24 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1992500  inst.: 169063515 (ipc=84.8) sim_rate=93250 (inst/sec) elapsed = 0:0:30:13 / Thu Apr 12 19:08:25 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1994000  inst.: 169188113 (ipc=84.8) sim_rate=93267 (inst/sec) elapsed = 0:0:30:14 / Thu Apr 12 19:08:26 2018
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(1,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1995000  inst.: 169278486 (ipc=84.9) sim_rate=93266 (inst/sec) elapsed = 0:0:30:15 / Thu Apr 12 19:08:27 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(2,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1996000  inst.: 169367855 (ipc=84.9) sim_rate=93264 (inst/sec) elapsed = 0:0:30:16 / Thu Apr 12 19:08:28 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1997000  inst.: 169449118 (ipc=84.9) sim_rate=93257 (inst/sec) elapsed = 0:0:30:17 / Thu Apr 12 19:08:29 2018
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1998000  inst.: 169546479 (ipc=84.9) sim_rate=93259 (inst/sec) elapsed = 0:0:30:18 / Thu Apr 12 19:08:30 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(3,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1999500  inst.: 169672899 (ipc=84.9) sim_rate=93278 (inst/sec) elapsed = 0:0:30:19 / Thu Apr 12 19:08:31 2018
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2000500  inst.: 169764502 (ipc=84.9) sim_rate=93277 (inst/sec) elapsed = 0:0:30:20 / Thu Apr 12 19:08:32 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(1,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2001500  inst.: 169849771 (ipc=84.9) sim_rate=93272 (inst/sec) elapsed = 0:0:30:21 / Thu Apr 12 19:08:33 2018
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2002500  inst.: 169937231 (ipc=84.9) sim_rate=93269 (inst/sec) elapsed = 0:0:30:22 / Thu Apr 12 19:08:34 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(6,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2004000  inst.: 170065274 (ipc=84.9) sim_rate=93288 (inst/sec) elapsed = 0:0:30:23 / Thu Apr 12 19:08:35 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2005000  inst.: 170147931 (ipc=84.9) sim_rate=93282 (inst/sec) elapsed = 0:0:30:24 / Thu Apr 12 19:08:36 2018
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(4,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2006000  inst.: 170234109 (ipc=84.9) sim_rate=93278 (inst/sec) elapsed = 0:0:30:25 / Thu Apr 12 19:08:37 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2007000  inst.: 170328548 (ipc=84.9) sim_rate=93279 (inst/sec) elapsed = 0:0:30:26 / Thu Apr 12 19:08:38 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(4,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2008500  inst.: 170469055 (ipc=84.9) sim_rate=93305 (inst/sec) elapsed = 0:0:30:27 / Thu Apr 12 19:08:39 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2009500  inst.: 170556797 (ipc=84.9) sim_rate=93302 (inst/sec) elapsed = 0:0:30:28 / Thu Apr 12 19:08:40 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(3,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2010500  inst.: 170647734 (ipc=84.9) sim_rate=93301 (inst/sec) elapsed = 0:0:30:29 / Thu Apr 12 19:08:41 2018
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(2,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2011500  inst.: 170734033 (ipc=84.9) sim_rate=93297 (inst/sec) elapsed = 0:0:30:30 / Thu Apr 12 19:08:42 2018
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2012500  inst.: 170810429 (ipc=84.9) sim_rate=93288 (inst/sec) elapsed = 0:0:30:31 / Thu Apr 12 19:08:43 2018
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(5,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2014000  inst.: 170949638 (ipc=84.9) sim_rate=93313 (inst/sec) elapsed = 0:0:30:32 / Thu Apr 12 19:08:44 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2015000  inst.: 171047723 (ipc=84.9) sim_rate=93315 (inst/sec) elapsed = 0:0:30:33 / Thu Apr 12 19:08:45 2018
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2016000  inst.: 171139197 (ipc=84.9) sim_rate=93314 (inst/sec) elapsed = 0:0:30:34 / Thu Apr 12 19:08:46 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(4,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2017000  inst.: 171228455 (ipc=84.9) sim_rate=93312 (inst/sec) elapsed = 0:0:30:35 / Thu Apr 12 19:08:47 2018
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(3,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2018000  inst.: 171316371 (ipc=84.9) sim_rate=93309 (inst/sec) elapsed = 0:0:30:36 / Thu Apr 12 19:08:48 2018
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2019000  inst.: 171407343 (ipc=84.9) sim_rate=93308 (inst/sec) elapsed = 0:0:30:37 / Thu Apr 12 19:08:49 2018
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2020000  inst.: 171490862 (ipc=84.9) sim_rate=93302 (inst/sec) elapsed = 0:0:30:38 / Thu Apr 12 19:08:50 2018
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(3,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2021500  inst.: 171616807 (ipc=84.9) sim_rate=93320 (inst/sec) elapsed = 0:0:30:39 / Thu Apr 12 19:08:51 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(1,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2022500  inst.: 171714918 (ipc=84.9) sim_rate=93323 (inst/sec) elapsed = 0:0:30:40 / Thu Apr 12 19:08:52 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2023500  inst.: 171808004 (ipc=84.9) sim_rate=93323 (inst/sec) elapsed = 0:0:30:41 / Thu Apr 12 19:08:53 2018
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2024500  inst.: 171890929 (ipc=84.9) sim_rate=93317 (inst/sec) elapsed = 0:0:30:42 / Thu Apr 12 19:08:54 2018
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2025500  inst.: 171969994 (ipc=84.9) sim_rate=93309 (inst/sec) elapsed = 0:0:30:43 / Thu Apr 12 19:08:55 2018
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2027000  inst.: 172099478 (ipc=84.9) sim_rate=93329 (inst/sec) elapsed = 0:0:30:44 / Thu Apr 12 19:08:56 2018
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2028000  inst.: 172181119 (ipc=84.9) sim_rate=93323 (inst/sec) elapsed = 0:0:30:45 / Thu Apr 12 19:08:57 2018
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2029000  inst.: 172269505 (ipc=84.9) sim_rate=93320 (inst/sec) elapsed = 0:0:30:46 / Thu Apr 12 19:08:58 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2030000  inst.: 172360786 (ipc=84.9) sim_rate=93319 (inst/sec) elapsed = 0:0:30:47 / Thu Apr 12 19:08:59 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2031500  inst.: 172500774 (ipc=84.9) sim_rate=93344 (inst/sec) elapsed = 0:0:30:48 / Thu Apr 12 19:09:00 2018
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2032500  inst.: 172578525 (ipc=84.9) sim_rate=93336 (inst/sec) elapsed = 0:0:30:49 / Thu Apr 12 19:09:01 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2033500  inst.: 172655607 (ipc=84.9) sim_rate=93327 (inst/sec) elapsed = 0:0:30:50 / Thu Apr 12 19:09:02 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2035000  inst.: 172768205 (ipc=84.9) sim_rate=93337 (inst/sec) elapsed = 0:0:30:51 / Thu Apr 12 19:09:03 2018
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(7,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2036000  inst.: 172853022 (ipc=84.9) sim_rate=93333 (inst/sec) elapsed = 0:0:30:52 / Thu Apr 12 19:09:04 2018
GPGPU-Sim uArch: cycles simulated: 2037000  inst.: 172940867 (ipc=84.9) sim_rate=93330 (inst/sec) elapsed = 0:0:30:53 / Thu Apr 12 19:09:05 2018
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2038000  inst.: 173037199 (ipc=84.9) sim_rate=93331 (inst/sec) elapsed = 0:0:30:54 / Thu Apr 12 19:09:06 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2039000  inst.: 173123316 (ipc=84.9) sim_rate=93327 (inst/sec) elapsed = 0:0:30:55 / Thu Apr 12 19:09:07 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2040000  inst.: 173215199 (ipc=84.9) sim_rate=93327 (inst/sec) elapsed = 0:0:30:56 / Thu Apr 12 19:09:08 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2041000  inst.: 173300064 (ipc=84.9) sim_rate=93322 (inst/sec) elapsed = 0:0:30:57 / Thu Apr 12 19:09:09 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2042500  inst.: 173423184 (ipc=84.9) sim_rate=93338 (inst/sec) elapsed = 0:0:30:58 / Thu Apr 12 19:09:10 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2043500  inst.: 173499590 (ipc=84.9) sim_rate=93329 (inst/sec) elapsed = 0:0:30:59 / Thu Apr 12 19:09:11 2018
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2044500  inst.: 173578909 (ipc=84.9) sim_rate=93321 (inst/sec) elapsed = 0:0:31:00 / Thu Apr 12 19:09:12 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(1,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2045500  inst.: 173679959 (ipc=84.9) sim_rate=93326 (inst/sec) elapsed = 0:0:31:01 / Thu Apr 12 19:09:13 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2046500  inst.: 173776177 (ipc=84.9) sim_rate=93327 (inst/sec) elapsed = 0:0:31:02 / Thu Apr 12 19:09:14 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(3,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2047500  inst.: 173859038 (ipc=84.9) sim_rate=93322 (inst/sec) elapsed = 0:0:31:03 / Thu Apr 12 19:09:15 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2048500  inst.: 173938878 (ipc=84.9) sim_rate=93314 (inst/sec) elapsed = 0:0:31:04 / Thu Apr 12 19:09:16 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2050000  inst.: 174061217 (ipc=84.9) sim_rate=93330 (inst/sec) elapsed = 0:0:31:05 / Thu Apr 12 19:09:17 2018
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(4,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2051000  inst.: 174140524 (ipc=84.9) sim_rate=93322 (inst/sec) elapsed = 0:0:31:06 / Thu Apr 12 19:09:18 2018
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(3,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2052000  inst.: 174232508 (ipc=84.9) sim_rate=93322 (inst/sec) elapsed = 0:0:31:07 / Thu Apr 12 19:09:19 2018
GPGPU-Sim uArch: cycles simulated: 2053000  inst.: 174321862 (ipc=84.9) sim_rate=93320 (inst/sec) elapsed = 0:0:31:08 / Thu Apr 12 19:09:20 2018
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(8,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2054000  inst.: 174413547 (ipc=84.9) sim_rate=93319 (inst/sec) elapsed = 0:0:31:09 / Thu Apr 12 19:09:21 2018
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2055000  inst.: 174498005 (ipc=84.9) sim_rate=93314 (inst/sec) elapsed = 0:0:31:10 / Thu Apr 12 19:09:22 2018
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2056500  inst.: 174609446 (ipc=84.9) sim_rate=93324 (inst/sec) elapsed = 0:0:31:11 / Thu Apr 12 19:09:23 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2057500  inst.: 174685884 (ipc=84.9) sim_rate=93315 (inst/sec) elapsed = 0:0:31:12 / Thu Apr 12 19:09:24 2018
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2058500  inst.: 174763014 (ipc=84.9) sim_rate=93306 (inst/sec) elapsed = 0:0:31:13 / Thu Apr 12 19:09:25 2018
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(5,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2060000  inst.: 174889210 (ipc=84.9) sim_rate=93324 (inst/sec) elapsed = 0:0:31:14 / Thu Apr 12 19:09:26 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(7,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2061000  inst.: 174970277 (ipc=84.9) sim_rate=93317 (inst/sec) elapsed = 0:0:31:15 / Thu Apr 12 19:09:27 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(8,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2062000  inst.: 175061946 (ipc=84.9) sim_rate=93316 (inst/sec) elapsed = 0:0:31:16 / Thu Apr 12 19:09:28 2018
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2063000  inst.: 175138721 (ipc=84.9) sim_rate=93307 (inst/sec) elapsed = 0:0:31:17 / Thu Apr 12 19:09:29 2018
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2064500  inst.: 175259672 (ipc=84.9) sim_rate=93322 (inst/sec) elapsed = 0:0:31:18 / Thu Apr 12 19:09:30 2018
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(5,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2065500  inst.: 175342370 (ipc=84.9) sim_rate=93316 (inst/sec) elapsed = 0:0:31:19 / Thu Apr 12 19:09:31 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(1,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2066500  inst.: 175434837 (ipc=84.9) sim_rate=93316 (inst/sec) elapsed = 0:0:31:20 / Thu Apr 12 19:09:32 2018
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2067500  inst.: 175544997 (ipc=84.9) sim_rate=93325 (inst/sec) elapsed = 0:0:31:21 / Thu Apr 12 19:09:33 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(8,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2068500  inst.: 175629237 (ipc=84.9) sim_rate=93320 (inst/sec) elapsed = 0:0:31:22 / Thu Apr 12 19:09:34 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(1,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2070000  inst.: 175751298 (ipc=84.9) sim_rate=93335 (inst/sec) elapsed = 0:0:31:23 / Thu Apr 12 19:09:35 2018
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(1,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2071000  inst.: 175830877 (ipc=84.9) sim_rate=93328 (inst/sec) elapsed = 0:0:31:24 / Thu Apr 12 19:09:36 2018
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(6,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2072000  inst.: 175914685 (ipc=84.9) sim_rate=93323 (inst/sec) elapsed = 0:0:31:25 / Thu Apr 12 19:09:37 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(0,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2073500  inst.: 176035073 (ipc=84.9) sim_rate=93337 (inst/sec) elapsed = 0:0:31:26 / Thu Apr 12 19:09:38 2018
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(1,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2074500  inst.: 176128893 (ipc=84.9) sim_rate=93338 (inst/sec) elapsed = 0:0:31:27 / Thu Apr 12 19:09:39 2018
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(8,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2075500  inst.: 176209690 (ipc=84.9) sim_rate=93331 (inst/sec) elapsed = 0:0:31:28 / Thu Apr 12 19:09:40 2018
GPGPU-Sim uArch: cycles simulated: 2076500  inst.: 176299567 (ipc=84.9) sim_rate=93329 (inst/sec) elapsed = 0:0:31:29 / Thu Apr 12 19:09:41 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(7,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2077500  inst.: 176381617 (ipc=84.9) sim_rate=93323 (inst/sec) elapsed = 0:0:31:30 / Thu Apr 12 19:09:42 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2079000  inst.: 176496207 (ipc=84.9) sim_rate=93334 (inst/sec) elapsed = 0:0:31:31 / Thu Apr 12 19:09:43 2018
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2080000  inst.: 176581094 (ipc=84.9) sim_rate=93330 (inst/sec) elapsed = 0:0:31:32 / Thu Apr 12 19:09:44 2018
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(0,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2081000  inst.: 176670625 (ipc=84.9) sim_rate=93328 (inst/sec) elapsed = 0:0:31:33 / Thu Apr 12 19:09:45 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(6,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2082000  inst.: 176754599 (ipc=84.9) sim_rate=93323 (inst/sec) elapsed = 0:0:31:34 / Thu Apr 12 19:09:46 2018
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(8,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2083000  inst.: 176846528 (ipc=84.9) sim_rate=93322 (inst/sec) elapsed = 0:0:31:35 / Thu Apr 12 19:09:47 2018
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2084000  inst.: 176928212 (ipc=84.9) sim_rate=93316 (inst/sec) elapsed = 0:0:31:36 / Thu Apr 12 19:09:48 2018
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2085500  inst.: 177052544 (ipc=84.9) sim_rate=93332 (inst/sec) elapsed = 0:0:31:37 / Thu Apr 12 19:09:49 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2086500  inst.: 177141368 (ipc=84.9) sim_rate=93330 (inst/sec) elapsed = 0:0:31:38 / Thu Apr 12 19:09:50 2018
GPGPU-Sim uArch: cycles simulated: 2087000  inst.: 177178202 (ipc=84.9) sim_rate=93300 (inst/sec) elapsed = 0:0:31:39 / Thu Apr 12 19:09:51 2018
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2088000  inst.: 177271810 (ipc=84.9) sim_rate=93300 (inst/sec) elapsed = 0:0:31:40 / Thu Apr 12 19:09:52 2018
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2089500  inst.: 177415249 (ipc=84.9) sim_rate=93327 (inst/sec) elapsed = 0:0:31:41 / Thu Apr 12 19:09:53 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2090500  inst.: 177495585 (ipc=84.9) sim_rate=93320 (inst/sec) elapsed = 0:0:31:42 / Thu Apr 12 19:09:54 2018
GPGPU-Sim uArch: cycles simulated: 2091500  inst.: 177580451 (ipc=84.9) sim_rate=93316 (inst/sec) elapsed = 0:0:31:43 / Thu Apr 12 19:09:55 2018
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2092500  inst.: 177658439 (ipc=84.9) sim_rate=93308 (inst/sec) elapsed = 0:0:31:44 / Thu Apr 12 19:09:56 2018
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2093500  inst.: 177747551 (ipc=84.9) sim_rate=93305 (inst/sec) elapsed = 0:0:31:45 / Thu Apr 12 19:09:57 2018
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2094500  inst.: 177842874 (ipc=84.9) sim_rate=93306 (inst/sec) elapsed = 0:0:31:46 / Thu Apr 12 19:09:58 2018
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2095500  inst.: 177936637 (ipc=84.9) sim_rate=93307 (inst/sec) elapsed = 0:0:31:47 / Thu Apr 12 19:09:59 2018
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2096500  inst.: 178023997 (ipc=84.9) sim_rate=93303 (inst/sec) elapsed = 0:0:31:48 / Thu Apr 12 19:10:00 2018
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(6,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2097500  inst.: 178113585 (ipc=84.9) sim_rate=93302 (inst/sec) elapsed = 0:0:31:49 / Thu Apr 12 19:10:01 2018
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2099000  inst.: 178231081 (ipc=84.9) sim_rate=93314 (inst/sec) elapsed = 0:0:31:50 / Thu Apr 12 19:10:02 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(5,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2100000  inst.: 178311094 (ipc=84.9) sim_rate=93307 (inst/sec) elapsed = 0:0:31:51 / Thu Apr 12 19:10:03 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2101000  inst.: 178389068 (ipc=84.9) sim_rate=93299 (inst/sec) elapsed = 0:0:31:52 / Thu Apr 12 19:10:04 2018
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(4,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2102000  inst.: 178475669 (ipc=84.9) sim_rate=93296 (inst/sec) elapsed = 0:0:31:53 / Thu Apr 12 19:10:05 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2103500  inst.: 178607802 (ipc=84.9) sim_rate=93316 (inst/sec) elapsed = 0:0:31:54 / Thu Apr 12 19:10:06 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2104500  inst.: 178692637 (ipc=84.9) sim_rate=93312 (inst/sec) elapsed = 0:0:31:55 / Thu Apr 12 19:10:07 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(4,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2105500  inst.: 178777934 (ipc=84.9) sim_rate=93307 (inst/sec) elapsed = 0:0:31:56 / Thu Apr 12 19:10:08 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(4,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2106500  inst.: 178869510 (ipc=84.9) sim_rate=93306 (inst/sec) elapsed = 0:0:31:57 / Thu Apr 12 19:10:09 2018
GPGPU-Sim uArch: cycles simulated: 2107500  inst.: 178963293 (ipc=84.9) sim_rate=93307 (inst/sec) elapsed = 0:0:31:58 / Thu Apr 12 19:10:10 2018
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2108500  inst.: 179041173 (ipc=84.9) sim_rate=93299 (inst/sec) elapsed = 0:0:31:59 / Thu Apr 12 19:10:11 2018
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2110000  inst.: 179164067 (ipc=84.9) sim_rate=93314 (inst/sec) elapsed = 0:0:32:00 / Thu Apr 12 19:10:12 2018
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2111000  inst.: 179243214 (ipc=84.9) sim_rate=93307 (inst/sec) elapsed = 0:0:32:01 / Thu Apr 12 19:10:13 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(2,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2112000  inst.: 179328843 (ipc=84.9) sim_rate=93303 (inst/sec) elapsed = 0:0:32:02 / Thu Apr 12 19:10:14 2018
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2113000  inst.: 179413663 (ipc=84.9) sim_rate=93298 (inst/sec) elapsed = 0:0:32:03 / Thu Apr 12 19:10:15 2018
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2114000  inst.: 179507257 (ipc=84.9) sim_rate=93298 (inst/sec) elapsed = 0:0:32:04 / Thu Apr 12 19:10:16 2018
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2115000  inst.: 179590177 (ipc=84.9) sim_rate=93293 (inst/sec) elapsed = 0:0:32:05 / Thu Apr 12 19:10:17 2018
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(0,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2116000  inst.: 179682769 (ipc=84.9) sim_rate=93293 (inst/sec) elapsed = 0:0:32:06 / Thu Apr 12 19:10:18 2018
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(5,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2117500  inst.: 179810917 (ipc=84.9) sim_rate=93311 (inst/sec) elapsed = 0:0:32:07 / Thu Apr 12 19:10:19 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(2,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2118500  inst.: 179884934 (ipc=84.9) sim_rate=93301 (inst/sec) elapsed = 0:0:32:08 / Thu Apr 12 19:10:20 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(7,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2119500  inst.: 179968015 (ipc=84.9) sim_rate=93296 (inst/sec) elapsed = 0:0:32:09 / Thu Apr 12 19:10:21 2018
GPGPU-Sim uArch: cycles simulated: 2120500  inst.: 180050873 (ipc=84.9) sim_rate=93290 (inst/sec) elapsed = 0:0:32:10 / Thu Apr 12 19:10:22 2018
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(2,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2121500  inst.: 180138009 (ipc=84.9) sim_rate=93287 (inst/sec) elapsed = 0:0:32:11 / Thu Apr 12 19:10:23 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(4,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2122500  inst.: 180226871 (ipc=84.9) sim_rate=93285 (inst/sec) elapsed = 0:0:32:12 / Thu Apr 12 19:10:24 2018
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(6,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2123500  inst.: 180311052 (ipc=84.9) sim_rate=93280 (inst/sec) elapsed = 0:0:32:13 / Thu Apr 12 19:10:25 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2124500  inst.: 180398597 (ipc=84.9) sim_rate=93277 (inst/sec) elapsed = 0:0:32:14 / Thu Apr 12 19:10:26 2018
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2125500  inst.: 180487924 (ipc=84.9) sim_rate=93275 (inst/sec) elapsed = 0:0:32:15 / Thu Apr 12 19:10:27 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(6,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2126500  inst.: 180572132 (ipc=84.9) sim_rate=93270 (inst/sec) elapsed = 0:0:32:16 / Thu Apr 12 19:10:28 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2127500  inst.: 180656046 (ipc=84.9) sim_rate=93265 (inst/sec) elapsed = 0:0:32:17 / Thu Apr 12 19:10:29 2018
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(2,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2128500  inst.: 180743263 (ipc=84.9) sim_rate=93262 (inst/sec) elapsed = 0:0:32:18 / Thu Apr 12 19:10:30 2018
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2130000  inst.: 180869512 (ipc=84.9) sim_rate=93279 (inst/sec) elapsed = 0:0:32:19 / Thu Apr 12 19:10:31 2018
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2131000  inst.: 180948099 (ipc=84.9) sim_rate=93272 (inst/sec) elapsed = 0:0:32:20 / Thu Apr 12 19:10:32 2018
GPGPU-Sim uArch: cycles simulated: 2132000  inst.: 181025676 (ipc=84.9) sim_rate=93264 (inst/sec) elapsed = 0:0:32:21 / Thu Apr 12 19:10:33 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2133000  inst.: 181103635 (ipc=84.9) sim_rate=93256 (inst/sec) elapsed = 0:0:32:22 / Thu Apr 12 19:10:34 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2134000  inst.: 181178505 (ipc=84.9) sim_rate=93246 (inst/sec) elapsed = 0:0:32:23 / Thu Apr 12 19:10:35 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2135000  inst.: 181267841 (ipc=84.9) sim_rate=93244 (inst/sec) elapsed = 0:0:32:24 / Thu Apr 12 19:10:36 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2136500  inst.: 181392179 (ipc=84.9) sim_rate=93260 (inst/sec) elapsed = 0:0:32:25 / Thu Apr 12 19:10:37 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2137500  inst.: 181476826 (ipc=84.9) sim_rate=93256 (inst/sec) elapsed = 0:0:32:26 / Thu Apr 12 19:10:38 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2138500  inst.: 181562964 (ipc=84.9) sim_rate=93252 (inst/sec) elapsed = 0:0:32:27 / Thu Apr 12 19:10:39 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(8,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2139500  inst.: 181642107 (ipc=84.9) sim_rate=93245 (inst/sec) elapsed = 0:0:32:28 / Thu Apr 12 19:10:40 2018
GPGPU-Sim uArch: cycles simulated: 2140500  inst.: 181713845 (ipc=84.9) sim_rate=93234 (inst/sec) elapsed = 0:0:32:29 / Thu Apr 12 19:10:41 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2141500  inst.: 181786758 (ipc=84.9) sim_rate=93223 (inst/sec) elapsed = 0:0:32:30 / Thu Apr 12 19:10:42 2018
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2142500  inst.: 181866151 (ipc=84.9) sim_rate=93216 (inst/sec) elapsed = 0:0:32:31 / Thu Apr 12 19:10:43 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2144000  inst.: 181987536 (ipc=84.9) sim_rate=93231 (inst/sec) elapsed = 0:0:32:32 / Thu Apr 12 19:10:44 2018
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2145000  inst.: 182071311 (ipc=84.9) sim_rate=93226 (inst/sec) elapsed = 0:0:32:33 / Thu Apr 12 19:10:45 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2146000  inst.: 182149650 (ipc=84.9) sim_rate=93218 (inst/sec) elapsed = 0:0:32:34 / Thu Apr 12 19:10:46 2018
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2147000  inst.: 182224696 (ipc=84.9) sim_rate=93209 (inst/sec) elapsed = 0:0:32:35 / Thu Apr 12 19:10:47 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2148500  inst.: 182339272 (ipc=84.9) sim_rate=93220 (inst/sec) elapsed = 0:0:32:36 / Thu Apr 12 19:10:48 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(2,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2149500  inst.: 182418265 (ipc=84.9) sim_rate=93213 (inst/sec) elapsed = 0:0:32:37 / Thu Apr 12 19:10:49 2018
GPGPU-Sim uArch: cycles simulated: 2150500  inst.: 182499218 (ipc=84.9) sim_rate=93206 (inst/sec) elapsed = 0:0:32:38 / Thu Apr 12 19:10:50 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(1,3,0) tid=(4,1,0)
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2152000  inst.: 182618166 (ipc=84.9) sim_rate=93220 (inst/sec) elapsed = 0:0:32:39 / Thu Apr 12 19:10:51 2018
GPGPU-Sim uArch: cycles simulated: 2153000  inst.: 182696929 (ipc=84.9) sim_rate=93212 (inst/sec) elapsed = 0:0:32:40 / Thu Apr 12 19:10:52 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2154000  inst.: 182776946 (ipc=84.9) sim_rate=93205 (inst/sec) elapsed = 0:0:32:41 / Thu Apr 12 19:10:53 2018
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(3,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2155000  inst.: 182858357 (ipc=84.9) sim_rate=93199 (inst/sec) elapsed = 0:0:32:42 / Thu Apr 12 19:10:54 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(3,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2156500  inst.: 182981043 (ipc=84.9) sim_rate=93214 (inst/sec) elapsed = 0:0:32:43 / Thu Apr 12 19:10:55 2018
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(7,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2157500  inst.: 183064828 (ipc=84.9) sim_rate=93210 (inst/sec) elapsed = 0:0:32:44 / Thu Apr 12 19:10:56 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(6,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2158500  inst.: 183143195 (ipc=84.8) sim_rate=93202 (inst/sec) elapsed = 0:0:32:45 / Thu Apr 12 19:10:57 2018
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(7,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2159500  inst.: 183232123 (ipc=84.8) sim_rate=93200 (inst/sec) elapsed = 0:0:32:46 / Thu Apr 12 19:10:58 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(1,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2161000  inst.: 183344859 (ipc=84.8) sim_rate=93210 (inst/sec) elapsed = 0:0:32:47 / Thu Apr 12 19:10:59 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(1,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2162000  inst.: 183424094 (ipc=84.8) sim_rate=93203 (inst/sec) elapsed = 0:0:32:48 / Thu Apr 12 19:11:00 2018
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2163500  inst.: 183536171 (ipc=84.8) sim_rate=93212 (inst/sec) elapsed = 0:0:32:49 / Thu Apr 12 19:11:01 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2164500  inst.: 183613081 (ipc=84.8) sim_rate=93204 (inst/sec) elapsed = 0:0:32:50 / Thu Apr 12 19:11:02 2018
GPGPU-Sim uArch: cycles simulated: 2165500  inst.: 183692113 (ipc=84.8) sim_rate=93197 (inst/sec) elapsed = 0:0:32:51 / Thu Apr 12 19:11:03 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2167000  inst.: 183807124 (ipc=84.8) sim_rate=93208 (inst/sec) elapsed = 0:0:32:52 / Thu Apr 12 19:11:04 2018
GPGPU-Sim uArch: cycles simulated: 2168000  inst.: 183883074 (ipc=84.8) sim_rate=93199 (inst/sec) elapsed = 0:0:32:53 / Thu Apr 12 19:11:05 2018
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(4,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2169000  inst.: 183958884 (ipc=84.8) sim_rate=93190 (inst/sec) elapsed = 0:0:32:54 / Thu Apr 12 19:11:06 2018
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2170500  inst.: 184072866 (ipc=84.8) sim_rate=93201 (inst/sec) elapsed = 0:0:32:55 / Thu Apr 12 19:11:07 2018
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2171500  inst.: 184164330 (ipc=84.8) sim_rate=93200 (inst/sec) elapsed = 0:0:32:56 / Thu Apr 12 19:11:08 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(8,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2172500  inst.: 184243962 (ipc=84.8) sim_rate=93193 (inst/sec) elapsed = 0:0:32:57 / Thu Apr 12 19:11:09 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2174000  inst.: 184367003 (ipc=84.8) sim_rate=93208 (inst/sec) elapsed = 0:0:32:58 / Thu Apr 12 19:11:10 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2175000  inst.: 184442265 (ipc=84.8) sim_rate=93199 (inst/sec) elapsed = 0:0:32:59 / Thu Apr 12 19:11:11 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2176000  inst.: 184514494 (ipc=84.8) sim_rate=93189 (inst/sec) elapsed = 0:0:33:00 / Thu Apr 12 19:11:12 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2177500  inst.: 184628400 (ipc=84.8) sim_rate=93199 (inst/sec) elapsed = 0:0:33:01 / Thu Apr 12 19:11:13 2018
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(8,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2178500  inst.: 184703775 (ipc=84.8) sim_rate=93190 (inst/sec) elapsed = 0:0:33:02 / Thu Apr 12 19:11:14 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2180000  inst.: 184819967 (ipc=84.8) sim_rate=93202 (inst/sec) elapsed = 0:0:33:03 / Thu Apr 12 19:11:15 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(1,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2181000  inst.: 184898135 (ipc=84.8) sim_rate=93194 (inst/sec) elapsed = 0:0:33:04 / Thu Apr 12 19:11:16 2018
GPGPU-Sim uArch: cycles simulated: 2182000  inst.: 184973770 (ipc=84.8) sim_rate=93185 (inst/sec) elapsed = 0:0:33:05 / Thu Apr 12 19:11:17 2018
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(1,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2183500  inst.: 185092650 (ipc=84.8) sim_rate=93198 (inst/sec) elapsed = 0:0:33:06 / Thu Apr 12 19:11:18 2018
GPGPU-Sim uArch: cycles simulated: 2184500  inst.: 185164499 (ipc=84.8) sim_rate=93187 (inst/sec) elapsed = 0:0:33:07 / Thu Apr 12 19:11:19 2018
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2185500  inst.: 185243230 (ipc=84.8) sim_rate=93180 (inst/sec) elapsed = 0:0:33:08 / Thu Apr 12 19:11:20 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(3,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2186500  inst.: 185320303 (ipc=84.8) sim_rate=93172 (inst/sec) elapsed = 0:0:33:09 / Thu Apr 12 19:11:21 2018
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2188000  inst.: 185434683 (ipc=84.8) sim_rate=93183 (inst/sec) elapsed = 0:0:33:10 / Thu Apr 12 19:11:22 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2189000  inst.: 185515353 (ipc=84.7) sim_rate=93176 (inst/sec) elapsed = 0:0:33:11 / Thu Apr 12 19:11:23 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(3,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2190000  inst.: 185593568 (ipc=84.7) sim_rate=93169 (inst/sec) elapsed = 0:0:33:12 / Thu Apr 12 19:11:24 2018
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(5,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2191500  inst.: 185700441 (ipc=84.7) sim_rate=93176 (inst/sec) elapsed = 0:0:33:13 / Thu Apr 12 19:11:25 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2192500  inst.: 185774637 (ipc=84.7) sim_rate=93166 (inst/sec) elapsed = 0:0:33:14 / Thu Apr 12 19:11:26 2018
GPGPU-Sim uArch: cycles simulated: 2193500  inst.: 185857208 (ipc=84.7) sim_rate=93161 (inst/sec) elapsed = 0:0:33:15 / Thu Apr 12 19:11:27 2018
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2194500  inst.: 185935386 (ipc=84.7) sim_rate=93154 (inst/sec) elapsed = 0:0:33:16 / Thu Apr 12 19:11:28 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2196000  inst.: 186049511 (ipc=84.7) sim_rate=93164 (inst/sec) elapsed = 0:0:33:17 / Thu Apr 12 19:11:29 2018
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2197000  inst.: 186121645 (ipc=84.7) sim_rate=93153 (inst/sec) elapsed = 0:0:33:18 / Thu Apr 12 19:11:30 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2198000  inst.: 186193549 (ipc=84.7) sim_rate=93143 (inst/sec) elapsed = 0:0:33:19 / Thu Apr 12 19:11:31 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(5,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2199500  inst.: 186306640 (ipc=84.7) sim_rate=93153 (inst/sec) elapsed = 0:0:33:20 / Thu Apr 12 19:11:32 2018
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(7,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2200500  inst.: 186376627 (ipc=84.7) sim_rate=93141 (inst/sec) elapsed = 0:0:33:21 / Thu Apr 12 19:11:33 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(2,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2202000  inst.: 186493402 (ipc=84.7) sim_rate=93153 (inst/sec) elapsed = 0:0:33:22 / Thu Apr 12 19:11:34 2018
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2203000  inst.: 186572178 (ipc=84.7) sim_rate=93146 (inst/sec) elapsed = 0:0:33:23 / Thu Apr 12 19:11:35 2018
GPGPU-Sim uArch: cycles simulated: 2204000  inst.: 186653630 (ipc=84.7) sim_rate=93140 (inst/sec) elapsed = 0:0:33:24 / Thu Apr 12 19:11:36 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2205500  inst.: 186768069 (ipc=84.7) sim_rate=93151 (inst/sec) elapsed = 0:0:33:25 / Thu Apr 12 19:11:37 2018
GPGPU-Sim uArch: cycles simulated: 2206500  inst.: 186840913 (ipc=84.7) sim_rate=93141 (inst/sec) elapsed = 0:0:33:26 / Thu Apr 12 19:11:38 2018
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2207500  inst.: 186909682 (ipc=84.7) sim_rate=93128 (inst/sec) elapsed = 0:0:33:27 / Thu Apr 12 19:11:39 2018
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2209000  inst.: 187009473 (ipc=84.7) sim_rate=93132 (inst/sec) elapsed = 0:0:33:28 / Thu Apr 12 19:11:40 2018
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2210000  inst.: 187083361 (ipc=84.7) sim_rate=93122 (inst/sec) elapsed = 0:0:33:29 / Thu Apr 12 19:11:41 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2211000  inst.: 187158054 (ipc=84.6) sim_rate=93113 (inst/sec) elapsed = 0:0:33:30 / Thu Apr 12 19:11:42 2018
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2212500  inst.: 187267667 (ipc=84.6) sim_rate=93121 (inst/sec) elapsed = 0:0:33:31 / Thu Apr 12 19:11:43 2018
GPGPU-Sim uArch: cycles simulated: 2213500  inst.: 187338140 (ipc=84.6) sim_rate=93110 (inst/sec) elapsed = 0:0:33:32 / Thu Apr 12 19:11:44 2018
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2214500  inst.: 187411048 (ipc=84.6) sim_rate=93100 (inst/sec) elapsed = 0:0:33:33 / Thu Apr 12 19:11:45 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2215500  inst.: 187479888 (ipc=84.6) sim_rate=93088 (inst/sec) elapsed = 0:0:33:34 / Thu Apr 12 19:11:46 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(2,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2217000  inst.: 187581123 (ipc=84.6) sim_rate=93092 (inst/sec) elapsed = 0:0:33:35 / Thu Apr 12 19:11:47 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(4,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2218000  inst.: 187657966 (ipc=84.6) sim_rate=93084 (inst/sec) elapsed = 0:0:33:36 / Thu Apr 12 19:11:48 2018
GPGPU-Sim uArch: cycles simulated: 2219000  inst.: 187725636 (ipc=84.6) sim_rate=93071 (inst/sec) elapsed = 0:0:33:37 / Thu Apr 12 19:11:49 2018
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2220000  inst.: 187796794 (ipc=84.6) sim_rate=93060 (inst/sec) elapsed = 0:0:33:38 / Thu Apr 12 19:11:50 2018
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2221500  inst.: 187902490 (ipc=84.6) sim_rate=93067 (inst/sec) elapsed = 0:0:33:39 / Thu Apr 12 19:11:51 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2222500  inst.: 187970657 (ipc=84.6) sim_rate=93054 (inst/sec) elapsed = 0:0:33:40 / Thu Apr 12 19:11:52 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(6,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2224000  inst.: 188075462 (ipc=84.6) sim_rate=93060 (inst/sec) elapsed = 0:0:33:41 / Thu Apr 12 19:11:53 2018
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(7,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2225000  inst.: 188139050 (ipc=84.6) sim_rate=93046 (inst/sec) elapsed = 0:0:33:42 / Thu Apr 12 19:11:54 2018
GPGPU-Sim uArch: cycles simulated: 2226000  inst.: 188203130 (ipc=84.5) sim_rate=93031 (inst/sec) elapsed = 0:0:33:43 / Thu Apr 12 19:11:55 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2227000  inst.: 188286972 (ipc=84.5) sim_rate=93027 (inst/sec) elapsed = 0:0:33:44 / Thu Apr 12 19:11:56 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(6,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2228500  inst.: 188392512 (ipc=84.5) sim_rate=93033 (inst/sec) elapsed = 0:0:33:45 / Thu Apr 12 19:11:57 2018
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2229500  inst.: 188469604 (ipc=84.5) sim_rate=93025 (inst/sec) elapsed = 0:0:33:46 / Thu Apr 12 19:11:58 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2230500  inst.: 188540157 (ipc=84.5) sim_rate=93014 (inst/sec) elapsed = 0:0:33:47 / Thu Apr 12 19:11:59 2018
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(5,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2232000  inst.: 188651150 (ipc=84.5) sim_rate=93023 (inst/sec) elapsed = 0:0:33:48 / Thu Apr 12 19:12:00 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(5,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2233000  inst.: 188730686 (ipc=84.5) sim_rate=93016 (inst/sec) elapsed = 0:0:33:49 / Thu Apr 12 19:12:01 2018
GPGPU-Sim uArch: cycles simulated: 2234000  inst.: 188801141 (ipc=84.5) sim_rate=93005 (inst/sec) elapsed = 0:0:33:50 / Thu Apr 12 19:12:02 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(0,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2235000  inst.: 188871321 (ipc=84.5) sim_rate=92994 (inst/sec) elapsed = 0:0:33:51 / Thu Apr 12 19:12:03 2018
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2236000  inst.: 188949604 (ipc=84.5) sim_rate=92987 (inst/sec) elapsed = 0:0:33:52 / Thu Apr 12 19:12:04 2018
GPGPU-Sim uArch: cycles simulated: 2237000  inst.: 189011860 (ipc=84.5) sim_rate=92971 (inst/sec) elapsed = 0:0:33:53 / Thu Apr 12 19:12:05 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2238500  inst.: 189117612 (ipc=84.5) sim_rate=92978 (inst/sec) elapsed = 0:0:33:54 / Thu Apr 12 19:12:06 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2239500  inst.: 189194370 (ipc=84.5) sim_rate=92970 (inst/sec) elapsed = 0:0:33:55 / Thu Apr 12 19:12:07 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(1,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2240500  inst.: 189267570 (ipc=84.5) sim_rate=92960 (inst/sec) elapsed = 0:0:33:56 / Thu Apr 12 19:12:08 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2242000  inst.: 189375428 (ipc=84.5) sim_rate=92967 (inst/sec) elapsed = 0:0:33:57 / Thu Apr 12 19:12:09 2018
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2243000  inst.: 189448430 (ipc=84.5) sim_rate=92958 (inst/sec) elapsed = 0:0:33:58 / Thu Apr 12 19:12:10 2018
GPGPU-Sim uArch: cycles simulated: 2244000  inst.: 189512444 (ipc=84.5) sim_rate=92943 (inst/sec) elapsed = 0:0:33:59 / Thu Apr 12 19:12:11 2018
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(8,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2245000  inst.: 189589811 (ipc=84.4) sim_rate=92936 (inst/sec) elapsed = 0:0:34:00 / Thu Apr 12 19:12:12 2018
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2246500  inst.: 189709507 (ipc=84.4) sim_rate=92949 (inst/sec) elapsed = 0:0:34:01 / Thu Apr 12 19:12:13 2018
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2247500  inst.: 189785564 (ipc=84.4) sim_rate=92941 (inst/sec) elapsed = 0:0:34:02 / Thu Apr 12 19:12:14 2018
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2249000  inst.: 189892224 (ipc=84.4) sim_rate=92947 (inst/sec) elapsed = 0:0:34:03 / Thu Apr 12 19:12:15 2018
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2250000  inst.: 189958716 (ipc=84.4) sim_rate=92934 (inst/sec) elapsed = 0:0:34:04 / Thu Apr 12 19:12:16 2018
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(5,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2251000  inst.: 190035147 (ipc=84.4) sim_rate=92926 (inst/sec) elapsed = 0:0:34:05 / Thu Apr 12 19:12:17 2018
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(2,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2252500  inst.: 190142942 (ipc=84.4) sim_rate=92933 (inst/sec) elapsed = 0:0:34:06 / Thu Apr 12 19:12:18 2018
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2253500  inst.: 190215566 (ipc=84.4) sim_rate=92924 (inst/sec) elapsed = 0:0:34:07 / Thu Apr 12 19:12:19 2018
GPGPU-Sim uArch: cycles simulated: 2254500  inst.: 190285539 (ipc=84.4) sim_rate=92912 (inst/sec) elapsed = 0:0:34:08 / Thu Apr 12 19:12:20 2018
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(7,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2255500  inst.: 190365858 (ipc=84.4) sim_rate=92906 (inst/sec) elapsed = 0:0:34:09 / Thu Apr 12 19:12:21 2018
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2257000  inst.: 190470378 (ipc=84.4) sim_rate=92912 (inst/sec) elapsed = 0:0:34:10 / Thu Apr 12 19:12:22 2018
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2258000  inst.: 190548669 (ipc=84.4) sim_rate=92905 (inst/sec) elapsed = 0:0:34:11 / Thu Apr 12 19:12:23 2018
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(4,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2259500  inst.: 190657615 (ipc=84.4) sim_rate=92913 (inst/sec) elapsed = 0:0:34:12 / Thu Apr 12 19:12:24 2018
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(2,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2260500  inst.: 190730258 (ipc=84.4) sim_rate=92903 (inst/sec) elapsed = 0:0:34:13 / Thu Apr 12 19:12:25 2018
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(5,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2261500  inst.: 190799885 (ipc=84.4) sim_rate=92891 (inst/sec) elapsed = 0:0:34:14 / Thu Apr 12 19:12:26 2018
GPGPU-Sim uArch: cycles simulated: 2262500  inst.: 190875949 (ipc=84.4) sim_rate=92883 (inst/sec) elapsed = 0:0:34:15 / Thu Apr 12 19:12:27 2018
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2264000  inst.: 190981220 (ipc=84.4) sim_rate=92889 (inst/sec) elapsed = 0:0:34:16 / Thu Apr 12 19:12:28 2018
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(3,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2265000  inst.: 191055720 (ipc=84.4) sim_rate=92880 (inst/sec) elapsed = 0:0:34:17 / Thu Apr 12 19:12:29 2018
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2266500  inst.: 191171947 (ipc=84.3) sim_rate=92892 (inst/sec) elapsed = 0:0:34:18 / Thu Apr 12 19:12:30 2018
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2267500  inst.: 191238929 (ipc=84.3) sim_rate=92879 (inst/sec) elapsed = 0:0:34:19 / Thu Apr 12 19:12:31 2018
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2268500  inst.: 191316026 (ipc=84.3) sim_rate=92871 (inst/sec) elapsed = 0:0:34:20 / Thu Apr 12 19:12:32 2018
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2270000  inst.: 191424067 (ipc=84.3) sim_rate=92879 (inst/sec) elapsed = 0:0:34:21 / Thu Apr 12 19:12:33 2018
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(1,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2271000  inst.: 191496371 (ipc=84.3) sim_rate=92869 (inst/sec) elapsed = 0:0:34:22 / Thu Apr 12 19:12:34 2018
GPGPU-Sim uArch: cycles simulated: 2272000  inst.: 191566459 (ipc=84.3) sim_rate=92858 (inst/sec) elapsed = 0:0:34:23 / Thu Apr 12 19:12:35 2018
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(3,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2273000  inst.: 191637322 (ipc=84.3) sim_rate=92847 (inst/sec) elapsed = 0:0:34:24 / Thu Apr 12 19:12:36 2018
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2274500  inst.: 191736986 (ipc=84.3) sim_rate=92850 (inst/sec) elapsed = 0:0:34:25 / Thu Apr 12 19:12:37 2018
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(2,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2275500  inst.: 191804224 (ipc=84.3) sim_rate=92838 (inst/sec) elapsed = 0:0:34:26 / Thu Apr 12 19:12:38 2018
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2277000  inst.: 191907829 (ipc=84.3) sim_rate=92843 (inst/sec) elapsed = 0:0:34:27 / Thu Apr 12 19:12:39 2018
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(1,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2278000  inst.: 191986105 (ipc=84.3) sim_rate=92836 (inst/sec) elapsed = 0:0:34:28 / Thu Apr 12 19:12:40 2018
GPGPU-Sim uArch: cycles simulated: 2279000  inst.: 192058294 (ipc=84.3) sim_rate=92826 (inst/sec) elapsed = 0:0:34:29 / Thu Apr 12 19:12:41 2018
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2280500  inst.: 192161053 (ipc=84.3) sim_rate=92831 (inst/sec) elapsed = 0:0:34:30 / Thu Apr 12 19:12:42 2018
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(1,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2281500  inst.: 192239763 (ipc=84.3) sim_rate=92824 (inst/sec) elapsed = 0:0:34:31 / Thu Apr 12 19:12:43 2018
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(1,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2282500  inst.: 192316947 (ipc=84.3) sim_rate=92817 (inst/sec) elapsed = 0:0:34:32 / Thu Apr 12 19:12:44 2018
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(3,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2284000  inst.: 192434802 (ipc=84.3) sim_rate=92829 (inst/sec) elapsed = 0:0:34:33 / Thu Apr 12 19:12:45 2018
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2285000  inst.: 192503515 (ipc=84.2) sim_rate=92817 (inst/sec) elapsed = 0:0:34:34 / Thu Apr 12 19:12:46 2018
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2286000  inst.: 192582496 (ipc=84.2) sim_rate=92810 (inst/sec) elapsed = 0:0:34:35 / Thu Apr 12 19:12:47 2018
GPGPU-Sim uArch: cycles simulated: 2287000  inst.: 192653220 (ipc=84.2) sim_rate=92800 (inst/sec) elapsed = 0:0:34:36 / Thu Apr 12 19:12:48 2018
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2288000  inst.: 192728129 (ipc=84.2) sim_rate=92791 (inst/sec) elapsed = 0:0:34:37 / Thu Apr 12 19:12:49 2018
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2289500  inst.: 192837474 (ipc=84.2) sim_rate=92799 (inst/sec) elapsed = 0:0:34:38 / Thu Apr 12 19:12:50 2018
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(5,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2290500  inst.: 192911523 (ipc=84.2) sim_rate=92790 (inst/sec) elapsed = 0:0:34:39 / Thu Apr 12 19:12:51 2018
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2291500  inst.: 192988491 (ipc=84.2) sim_rate=92782 (inst/sec) elapsed = 0:0:34:40 / Thu Apr 12 19:12:52 2018
GPGPU-Sim uArch: cycles simulated: 2292500  inst.: 193062149 (ipc=84.2) sim_rate=92773 (inst/sec) elapsed = 0:0:34:41 / Thu Apr 12 19:12:53 2018
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2293500  inst.: 193122700 (ipc=84.2) sim_rate=92758 (inst/sec) elapsed = 0:0:34:42 / Thu Apr 12 19:12:54 2018
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(1,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2294500  inst.: 193195686 (ipc=84.2) sim_rate=92748 (inst/sec) elapsed = 0:0:34:43 / Thu Apr 12 19:12:55 2018
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2296000  inst.: 193305191 (ipc=84.2) sim_rate=92756 (inst/sec) elapsed = 0:0:34:44 / Thu Apr 12 19:12:56 2018
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2297000  inst.: 193374376 (ipc=84.2) sim_rate=92745 (inst/sec) elapsed = 0:0:34:45 / Thu Apr 12 19:12:57 2018
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2298500  inst.: 193489099 (ipc=84.2) sim_rate=92756 (inst/sec) elapsed = 0:0:34:46 / Thu Apr 12 19:12:58 2018
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(2,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2299500  inst.: 193562348 (ipc=84.2) sim_rate=92746 (inst/sec) elapsed = 0:0:34:47 / Thu Apr 12 19:12:59 2018
GPGPU-Sim uArch: cycles simulated: 2300500  inst.: 193630444 (ipc=84.2) sim_rate=92734 (inst/sec) elapsed = 0:0:34:48 / Thu Apr 12 19:13:00 2018
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2301500  inst.: 193701820 (ipc=84.2) sim_rate=92724 (inst/sec) elapsed = 0:0:34:49 / Thu Apr 12 19:13:01 2018
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(5,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2303000  inst.: 193810084 (ipc=84.2) sim_rate=92732 (inst/sec) elapsed = 0:0:34:50 / Thu Apr 12 19:13:02 2018
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2304000  inst.: 193891908 (ipc=84.2) sim_rate=92726 (inst/sec) elapsed = 0:0:34:51 / Thu Apr 12 19:13:03 2018
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(5,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2305000  inst.: 193968440 (ipc=84.2) sim_rate=92719 (inst/sec) elapsed = 0:0:34:52 / Thu Apr 12 19:13:04 2018
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(6,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2306500  inst.: 194080799 (ipc=84.1) sim_rate=92728 (inst/sec) elapsed = 0:0:34:53 / Thu Apr 12 19:13:05 2018
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(0,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2307500  inst.: 194155714 (ipc=84.1) sim_rate=92720 (inst/sec) elapsed = 0:0:34:54 / Thu Apr 12 19:13:06 2018
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(2,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2309000  inst.: 194267090 (ipc=84.1) sim_rate=92728 (inst/sec) elapsed = 0:0:34:55 / Thu Apr 12 19:13:07 2018
GPGPU-Sim uArch: cycles simulated: 2310000  inst.: 194342944 (ipc=84.1) sim_rate=92720 (inst/sec) elapsed = 0:0:34:56 / Thu Apr 12 19:13:08 2018
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(0,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2311000  inst.: 194412420 (ipc=84.1) sim_rate=92709 (inst/sec) elapsed = 0:0:34:57 / Thu Apr 12 19:13:09 2018
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2312000  inst.: 194490294 (ipc=84.1) sim_rate=92702 (inst/sec) elapsed = 0:0:34:58 / Thu Apr 12 19:13:10 2018
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2313000  inst.: 194562185 (ipc=84.1) sim_rate=92692 (inst/sec) elapsed = 0:0:34:59 / Thu Apr 12 19:13:11 2018
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(1,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2314500  inst.: 194669003 (ipc=84.1) sim_rate=92699 (inst/sec) elapsed = 0:0:35:00 / Thu Apr 12 19:13:12 2018
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2315500  inst.: 194743930 (ipc=84.1) sim_rate=92691 (inst/sec) elapsed = 0:0:35:01 / Thu Apr 12 19:13:13 2018
GPGPU-Sim uArch: cycles simulated: 2316500  inst.: 194825751 (ipc=84.1) sim_rate=92685 (inst/sec) elapsed = 0:0:35:02 / Thu Apr 12 19:13:14 2018
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2317500  inst.: 194904036 (ipc=84.1) sim_rate=92679 (inst/sec) elapsed = 0:0:35:03 / Thu Apr 12 19:13:15 2018
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(8,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2318500  inst.: 194982963 (ipc=84.1) sim_rate=92672 (inst/sec) elapsed = 0:0:35:04 / Thu Apr 12 19:13:16 2018
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(0,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2320000  inst.: 195092713 (ipc=84.1) sim_rate=92680 (inst/sec) elapsed = 0:0:35:05 / Thu Apr 12 19:13:17 2018
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2321000  inst.: 195167011 (ipc=84.1) sim_rate=92671 (inst/sec) elapsed = 0:0:35:06 / Thu Apr 12 19:13:18 2018
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(7,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2322000  inst.: 195241002 (ipc=84.1) sim_rate=92663 (inst/sec) elapsed = 0:0:35:07 / Thu Apr 12 19:13:19 2018
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2323500  inst.: 195357198 (ipc=84.1) sim_rate=92674 (inst/sec) elapsed = 0:0:35:08 / Thu Apr 12 19:13:20 2018
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2324500  inst.: 195433296 (ipc=84.1) sim_rate=92666 (inst/sec) elapsed = 0:0:35:09 / Thu Apr 12 19:13:21 2018
GPGPU-Sim uArch: cycles simulated: 2325500  inst.: 195515404 (ipc=84.1) sim_rate=92661 (inst/sec) elapsed = 0:0:35:10 / Thu Apr 12 19:13:22 2018
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2326500  inst.: 195590638 (ipc=84.1) sim_rate=92653 (inst/sec) elapsed = 0:0:35:11 / Thu Apr 12 19:13:23 2018
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2328000  inst.: 195702629 (ipc=84.1) sim_rate=92662 (inst/sec) elapsed = 0:0:35:12 / Thu Apr 12 19:13:24 2018
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(0,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2329000  inst.: 195775071 (ipc=84.1) sim_rate=92652 (inst/sec) elapsed = 0:0:35:13 / Thu Apr 12 19:13:25 2018
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(0,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2330000  inst.: 195845328 (ipc=84.1) sim_rate=92642 (inst/sec) elapsed = 0:0:35:14 / Thu Apr 12 19:13:26 2018
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2331500  inst.: 195954524 (ipc=84.0) sim_rate=92649 (inst/sec) elapsed = 0:0:35:15 / Thu Apr 12 19:13:27 2018
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2332500  inst.: 196032258 (ipc=84.0) sim_rate=92642 (inst/sec) elapsed = 0:0:35:16 / Thu Apr 12 19:13:28 2018
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2334000  inst.: 196155933 (ipc=84.0) sim_rate=92657 (inst/sec) elapsed = 0:0:35:17 / Thu Apr 12 19:13:29 2018
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2335000  inst.: 196233446 (ipc=84.0) sim_rate=92650 (inst/sec) elapsed = 0:0:35:18 / Thu Apr 12 19:13:30 2018
GPGPU-Sim uArch: cycles simulated: 2336000  inst.: 196318513 (ipc=84.0) sim_rate=92646 (inst/sec) elapsed = 0:0:35:19 / Thu Apr 12 19:13:31 2018
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2337000  inst.: 196402627 (ipc=84.0) sim_rate=92642 (inst/sec) elapsed = 0:0:35:20 / Thu Apr 12 19:13:32 2018
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2338500  inst.: 196529714 (ipc=84.0) sim_rate=92658 (inst/sec) elapsed = 0:0:35:21 / Thu Apr 12 19:13:33 2018
GPGPU-Sim uArch: cycles simulated: 2339500  inst.: 196609618 (ipc=84.0) sim_rate=92652 (inst/sec) elapsed = 0:0:35:22 / Thu Apr 12 19:13:34 2018
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2340500  inst.: 196694329 (ipc=84.0) sim_rate=92649 (inst/sec) elapsed = 0:0:35:23 / Thu Apr 12 19:13:35 2018
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(2,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2341500  inst.: 196768634 (ipc=84.0) sim_rate=92640 (inst/sec) elapsed = 0:0:35:24 / Thu Apr 12 19:13:36 2018
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2342500  inst.: 196844996 (ipc=84.0) sim_rate=92632 (inst/sec) elapsed = 0:0:35:25 / Thu Apr 12 19:13:37 2018
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2343500  inst.: 196927443 (ipc=84.0) sim_rate=92628 (inst/sec) elapsed = 0:0:35:26 / Thu Apr 12 19:13:38 2018
GPGPU-Sim uArch: cycles simulated: 2344500  inst.: 197002737 (ipc=84.0) sim_rate=92619 (inst/sec) elapsed = 0:0:35:27 / Thu Apr 12 19:13:39 2018
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(5,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2345500  inst.: 197074353 (ipc=84.0) sim_rate=92610 (inst/sec) elapsed = 0:0:35:28 / Thu Apr 12 19:13:40 2018
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2347000  inst.: 197185961 (ipc=84.0) sim_rate=92619 (inst/sec) elapsed = 0:0:35:29 / Thu Apr 12 19:13:41 2018
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2348000  inst.: 197262879 (ipc=84.0) sim_rate=92611 (inst/sec) elapsed = 0:0:35:30 / Thu Apr 12 19:13:42 2018
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2349000  inst.: 197342608 (ipc=84.0) sim_rate=92605 (inst/sec) elapsed = 0:0:35:31 / Thu Apr 12 19:13:43 2018
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2350000  inst.: 197426457 (ipc=84.0) sim_rate=92601 (inst/sec) elapsed = 0:0:35:32 / Thu Apr 12 19:13:44 2018
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2351500  inst.: 197537359 (ipc=84.0) sim_rate=92610 (inst/sec) elapsed = 0:0:35:33 / Thu Apr 12 19:13:45 2018
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(6,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2352500  inst.: 197615078 (ipc=84.0) sim_rate=92603 (inst/sec) elapsed = 0:0:35:34 / Thu Apr 12 19:13:46 2018
GPGPU-Sim uArch: cycles simulated: 2353500  inst.: 197692864 (ipc=84.0) sim_rate=92596 (inst/sec) elapsed = 0:0:35:35 / Thu Apr 12 19:13:47 2018
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(3,1,0) tid=(5,3,0)
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2355000  inst.: 197806197 (ipc=84.0) sim_rate=92605 (inst/sec) elapsed = 0:0:35:36 / Thu Apr 12 19:13:48 2018
GPGPU-Sim uArch: cycles simulated: 2356000  inst.: 197891826 (ipc=84.0) sim_rate=92602 (inst/sec) elapsed = 0:0:35:37 / Thu Apr 12 19:13:49 2018
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(5,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2357500  inst.: 198019065 (ipc=84.0) sim_rate=92618 (inst/sec) elapsed = 0:0:35:38 / Thu Apr 12 19:13:50 2018
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2358500  inst.: 198098547 (ipc=84.0) sim_rate=92612 (inst/sec) elapsed = 0:0:35:39 / Thu Apr 12 19:13:51 2018
GPGPU-Sim uArch: cycles simulated: 2359500  inst.: 198166818 (ipc=84.0) sim_rate=92601 (inst/sec) elapsed = 0:0:35:40 / Thu Apr 12 19:13:52 2018
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2361000  inst.: 198278185 (ipc=84.0) sim_rate=92610 (inst/sec) elapsed = 0:0:35:41 / Thu Apr 12 19:13:53 2018
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2362000  inst.: 198354716 (ipc=84.0) sim_rate=92602 (inst/sec) elapsed = 0:0:35:42 / Thu Apr 12 19:13:54 2018
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2363000  inst.: 198435233 (ipc=84.0) sim_rate=92596 (inst/sec) elapsed = 0:0:35:43 / Thu Apr 12 19:13:55 2018
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(2,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2364500  inst.: 198538025 (ipc=84.0) sim_rate=92601 (inst/sec) elapsed = 0:0:35:44 / Thu Apr 12 19:13:56 2018
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(8,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2365500  inst.: 198607448 (ipc=84.0) sim_rate=92590 (inst/sec) elapsed = 0:0:35:45 / Thu Apr 12 19:13:57 2018
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2366500  inst.: 198692538 (ipc=84.0) sim_rate=92587 (inst/sec) elapsed = 0:0:35:46 / Thu Apr 12 19:13:58 2018
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2368000  inst.: 198811408 (ipc=84.0) sim_rate=92599 (inst/sec) elapsed = 0:0:35:47 / Thu Apr 12 19:13:59 2018
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(0,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2369000  inst.: 198883654 (ipc=84.0) sim_rate=92590 (inst/sec) elapsed = 0:0:35:48 / Thu Apr 12 19:14:00 2018
GPGPU-Sim uArch: cycles simulated: 2370000  inst.: 198959271 (ipc=83.9) sim_rate=92582 (inst/sec) elapsed = 0:0:35:49 / Thu Apr 12 19:14:01 2018
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(7,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2371000  inst.: 199027915 (ipc=83.9) sim_rate=92571 (inst/sec) elapsed = 0:0:35:50 / Thu Apr 12 19:14:02 2018
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2372500  inst.: 199146099 (ipc=83.9) sim_rate=92583 (inst/sec) elapsed = 0:0:35:51 / Thu Apr 12 19:14:03 2018
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(0,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2373500  inst.: 199224035 (ipc=83.9) sim_rate=92576 (inst/sec) elapsed = 0:0:35:52 / Thu Apr 12 19:14:04 2018
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2374500  inst.: 199298291 (ipc=83.9) sim_rate=92567 (inst/sec) elapsed = 0:0:35:53 / Thu Apr 12 19:14:05 2018
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(5,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2375500  inst.: 199378795 (ipc=83.9) sim_rate=92562 (inst/sec) elapsed = 0:0:35:54 / Thu Apr 12 19:14:06 2018
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2377000  inst.: 199508784 (ipc=83.9) sim_rate=92579 (inst/sec) elapsed = 0:0:35:55 / Thu Apr 12 19:14:07 2018
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2378000  inst.: 199592591 (ipc=83.9) sim_rate=92575 (inst/sec) elapsed = 0:0:35:56 / Thu Apr 12 19:14:08 2018
GPGPU-Sim uArch: cycles simulated: 2379000  inst.: 199668992 (ipc=83.9) sim_rate=92567 (inst/sec) elapsed = 0:0:35:57 / Thu Apr 12 19:14:09 2018
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(5,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2380000  inst.: 199747621 (ipc=83.9) sim_rate=92561 (inst/sec) elapsed = 0:0:35:58 / Thu Apr 12 19:14:10 2018
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2381500  inst.: 199858902 (ipc=83.9) sim_rate=92570 (inst/sec) elapsed = 0:0:35:59 / Thu Apr 12 19:14:11 2018
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(7,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2382500  inst.: 199937808 (ipc=83.9) sim_rate=92563 (inst/sec) elapsed = 0:0:36:00 / Thu Apr 12 19:14:12 2018
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2383500  inst.: 200014457 (ipc=83.9) sim_rate=92556 (inst/sec) elapsed = 0:0:36:01 / Thu Apr 12 19:14:13 2018
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(7,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2385000  inst.: 200125680 (ipc=83.9) sim_rate=92565 (inst/sec) elapsed = 0:0:36:02 / Thu Apr 12 19:14:14 2018
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(0,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2386000  inst.: 200201070 (ipc=83.9) sim_rate=92557 (inst/sec) elapsed = 0:0:36:03 / Thu Apr 12 19:14:15 2018
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2387500  inst.: 200302002 (ipc=83.9) sim_rate=92560 (inst/sec) elapsed = 0:0:36:04 / Thu Apr 12 19:14:16 2018
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2388500  inst.: 200381831 (ipc=83.9) sim_rate=92555 (inst/sec) elapsed = 0:0:36:05 / Thu Apr 12 19:14:17 2018
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(2,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2389500  inst.: 200465387 (ipc=83.9) sim_rate=92550 (inst/sec) elapsed = 0:0:36:06 / Thu Apr 12 19:14:18 2018
GPGPU-Sim uArch: cycles simulated: 2390500  inst.: 200543010 (ipc=83.9) sim_rate=92544 (inst/sec) elapsed = 0:0:36:07 / Thu Apr 12 19:14:19 2018
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2391500  inst.: 200621418 (ipc=83.9) sim_rate=92537 (inst/sec) elapsed = 0:0:36:08 / Thu Apr 12 19:14:20 2018
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2392500  inst.: 200692454 (ipc=83.9) sim_rate=92527 (inst/sec) elapsed = 0:0:36:09 / Thu Apr 12 19:14:21 2018
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(1,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2393500  inst.: 200768846 (ipc=83.9) sim_rate=92520 (inst/sec) elapsed = 0:0:36:10 / Thu Apr 12 19:14:22 2018
GPGPU-Sim uArch: cycles simulated: 2394500  inst.: 200840889 (ipc=83.9) sim_rate=92510 (inst/sec) elapsed = 0:0:36:11 / Thu Apr 12 19:14:23 2018
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2396000  inst.: 200966791 (ipc=83.9) sim_rate=92526 (inst/sec) elapsed = 0:0:36:12 / Thu Apr 12 19:14:24 2018
GPGPU-Sim uArch: cycles simulated: 2396500  inst.: 201010030 (ipc=83.9) sim_rate=92503 (inst/sec) elapsed = 0:0:36:13 / Thu Apr 12 19:14:25 2018
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2397500  inst.: 201085356 (ipc=83.9) sim_rate=92495 (inst/sec) elapsed = 0:0:36:14 / Thu Apr 12 19:14:26 2018
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(4,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2398500  inst.: 201161104 (ipc=83.9) sim_rate=92487 (inst/sec) elapsed = 0:0:36:15 / Thu Apr 12 19:14:27 2018
GPGPU-Sim uArch: cycles simulated: 2399500  inst.: 201234603 (ipc=83.9) sim_rate=92479 (inst/sec) elapsed = 0:0:36:16 / Thu Apr 12 19:14:28 2018
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2400500  inst.: 201311322 (ipc=83.9) sim_rate=92471 (inst/sec) elapsed = 0:0:36:17 / Thu Apr 12 19:14:29 2018
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2401500  inst.: 201397641 (ipc=83.9) sim_rate=92469 (inst/sec) elapsed = 0:0:36:18 / Thu Apr 12 19:14:30 2018
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2402500  inst.: 201477271 (ipc=83.9) sim_rate=92463 (inst/sec) elapsed = 0:0:36:19 / Thu Apr 12 19:14:31 2018
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2403500  inst.: 201557761 (ipc=83.9) sim_rate=92457 (inst/sec) elapsed = 0:0:36:20 / Thu Apr 12 19:14:32 2018
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2405000  inst.: 201673146 (ipc=83.9) sim_rate=92468 (inst/sec) elapsed = 0:0:36:21 / Thu Apr 12 19:14:33 2018
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2406000  inst.: 201741461 (ipc=83.8) sim_rate=92457 (inst/sec) elapsed = 0:0:36:22 / Thu Apr 12 19:14:34 2018
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(3,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2407500  inst.: 201850692 (ipc=83.8) sim_rate=92464 (inst/sec) elapsed = 0:0:36:23 / Thu Apr 12 19:14:35 2018
GPGPU-Sim uArch: cycles simulated: 2408500  inst.: 201924053 (ipc=83.8) sim_rate=92456 (inst/sec) elapsed = 0:0:36:24 / Thu Apr 12 19:14:36 2018
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2410000  inst.: 202036113 (ipc=83.8) sim_rate=92465 (inst/sec) elapsed = 0:0:36:25 / Thu Apr 12 19:14:37 2018
GPGPU-Sim uArch: cycles simulated: 2411000  inst.: 202111593 (ipc=83.8) sim_rate=92457 (inst/sec) elapsed = 0:0:36:26 / Thu Apr 12 19:14:38 2018
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2412500  inst.: 202226313 (ipc=83.8) sim_rate=92467 (inst/sec) elapsed = 0:0:36:27 / Thu Apr 12 19:14:39 2018
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2413500  inst.: 202298716 (ipc=83.8) sim_rate=92458 (inst/sec) elapsed = 0:0:36:28 / Thu Apr 12 19:14:40 2018
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2414500  inst.: 202374590 (ipc=83.8) sim_rate=92450 (inst/sec) elapsed = 0:0:36:29 / Thu Apr 12 19:14:41 2018
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2416000  inst.: 202477180 (ipc=83.8) sim_rate=92455 (inst/sec) elapsed = 0:0:36:30 / Thu Apr 12 19:14:42 2018
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2417000  inst.: 202553118 (ipc=83.8) sim_rate=92447 (inst/sec) elapsed = 0:0:36:31 / Thu Apr 12 19:14:43 2018
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2418500  inst.: 202669401 (ipc=83.8) sim_rate=92458 (inst/sec) elapsed = 0:0:36:32 / Thu Apr 12 19:14:44 2018
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2419500  inst.: 202743004 (ipc=83.8) sim_rate=92450 (inst/sec) elapsed = 0:0:36:33 / Thu Apr 12 19:14:45 2018
GPGPU-Sim uArch: cycles simulated: 2420500  inst.: 202815785 (ipc=83.8) sim_rate=92441 (inst/sec) elapsed = 0:0:36:34 / Thu Apr 12 19:14:46 2018
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(7,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2421500  inst.: 202895764 (ipc=83.8) sim_rate=92435 (inst/sec) elapsed = 0:0:36:35 / Thu Apr 12 19:14:47 2018
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(0,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2422500  inst.: 202973966 (ipc=83.8) sim_rate=92428 (inst/sec) elapsed = 0:0:36:36 / Thu Apr 12 19:14:48 2018
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2424000  inst.: 203095615 (ipc=83.8) sim_rate=92442 (inst/sec) elapsed = 0:0:36:37 / Thu Apr 12 19:14:49 2018
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2425000  inst.: 203164495 (ipc=83.8) sim_rate=92431 (inst/sec) elapsed = 0:0:36:38 / Thu Apr 12 19:14:50 2018
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2426500  inst.: 203279914 (ipc=83.8) sim_rate=92441 (inst/sec) elapsed = 0:0:36:39 / Thu Apr 12 19:14:51 2018
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2427500  inst.: 203355295 (ipc=83.8) sim_rate=92434 (inst/sec) elapsed = 0:0:36:40 / Thu Apr 12 19:14:52 2018
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2428500  inst.: 203430361 (ipc=83.8) sim_rate=92426 (inst/sec) elapsed = 0:0:36:41 / Thu Apr 12 19:14:53 2018
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(6,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2430000  inst.: 203541739 (ipc=83.8) sim_rate=92434 (inst/sec) elapsed = 0:0:36:42 / Thu Apr 12 19:14:54 2018
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2431000  inst.: 203611229 (ipc=83.8) sim_rate=92424 (inst/sec) elapsed = 0:0:36:43 / Thu Apr 12 19:14:55 2018
GPGPU-Sim uArch: cycles simulated: 2432000  inst.: 203691925 (ipc=83.8) sim_rate=92419 (inst/sec) elapsed = 0:0:36:44 / Thu Apr 12 19:14:56 2018
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2433000  inst.: 203778772 (ipc=83.8) sim_rate=92416 (inst/sec) elapsed = 0:0:36:45 / Thu Apr 12 19:14:57 2018
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2434500  inst.: 203892318 (ipc=83.8) sim_rate=92426 (inst/sec) elapsed = 0:0:36:46 / Thu Apr 12 19:14:58 2018
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2435500  inst.: 203963934 (ipc=83.7) sim_rate=92416 (inst/sec) elapsed = 0:0:36:47 / Thu Apr 12 19:14:59 2018
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2437000  inst.: 204078401 (ipc=83.7) sim_rate=92426 (inst/sec) elapsed = 0:0:36:48 / Thu Apr 12 19:15:00 2018
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2438000  inst.: 204151735 (ipc=83.7) sim_rate=92418 (inst/sec) elapsed = 0:0:36:49 / Thu Apr 12 19:15:01 2018
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2439000  inst.: 204225896 (ipc=83.7) sim_rate=92409 (inst/sec) elapsed = 0:0:36:50 / Thu Apr 12 19:15:02 2018
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2440500  inst.: 204334114 (ipc=83.7) sim_rate=92417 (inst/sec) elapsed = 0:0:36:51 / Thu Apr 12 19:15:03 2018
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2441500  inst.: 204404315 (ipc=83.7) sim_rate=92407 (inst/sec) elapsed = 0:0:36:52 / Thu Apr 12 19:15:04 2018
GPGPU-Sim uArch: cycles simulated: 2442500  inst.: 204482633 (ipc=83.7) sim_rate=92400 (inst/sec) elapsed = 0:0:36:53 / Thu Apr 12 19:15:05 2018
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(6,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2444000  inst.: 204594208 (ipc=83.7) sim_rate=92409 (inst/sec) elapsed = 0:0:36:54 / Thu Apr 12 19:15:06 2018
GPGPU-Sim uArch: cycles simulated: 2445000  inst.: 204666323 (ipc=83.7) sim_rate=92400 (inst/sec) elapsed = 0:0:36:55 / Thu Apr 12 19:15:07 2018
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(4,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2446500  inst.: 204777245 (ipc=83.7) sim_rate=92408 (inst/sec) elapsed = 0:0:36:56 / Thu Apr 12 19:15:08 2018
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(7,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2447500  inst.: 204845230 (ipc=83.7) sim_rate=92397 (inst/sec) elapsed = 0:0:36:57 / Thu Apr 12 19:15:09 2018
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2448500  inst.: 204925762 (ipc=83.7) sim_rate=92392 (inst/sec) elapsed = 0:0:36:58 / Thu Apr 12 19:15:10 2018
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(3,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2450000  inst.: 205036860 (ipc=83.7) sim_rate=92400 (inst/sec) elapsed = 0:0:36:59 / Thu Apr 12 19:15:11 2018
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(5,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2451000  inst.: 205106271 (ipc=83.7) sim_rate=92390 (inst/sec) elapsed = 0:0:37:00 / Thu Apr 12 19:15:12 2018
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(5,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2452500  inst.: 205215479 (ipc=83.7) sim_rate=92397 (inst/sec) elapsed = 0:0:37:01 / Thu Apr 12 19:15:13 2018
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(8,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2453500  inst.: 205293002 (ipc=83.7) sim_rate=92391 (inst/sec) elapsed = 0:0:37:02 / Thu Apr 12 19:15:14 2018
GPGPU-Sim uArch: cycles simulated: 2454500  inst.: 205368269 (ipc=83.7) sim_rate=92383 (inst/sec) elapsed = 0:0:37:03 / Thu Apr 12 19:15:15 2018
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(6,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2456000  inst.: 205468251 (ipc=83.7) sim_rate=92386 (inst/sec) elapsed = 0:0:37:04 / Thu Apr 12 19:15:16 2018
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(0,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2457000  inst.: 205541803 (ipc=83.7) sim_rate=92378 (inst/sec) elapsed = 0:0:37:05 / Thu Apr 12 19:15:17 2018
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2458000  inst.: 205614437 (ipc=83.7) sim_rate=92369 (inst/sec) elapsed = 0:0:37:06 / Thu Apr 12 19:15:18 2018
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(7,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2459500  inst.: 205725121 (ipc=83.6) sim_rate=92377 (inst/sec) elapsed = 0:0:37:07 / Thu Apr 12 19:15:19 2018
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2460500  inst.: 205801000 (ipc=83.6) sim_rate=92370 (inst/sec) elapsed = 0:0:37:08 / Thu Apr 12 19:15:20 2018
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(8,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2462000  inst.: 205909297 (ipc=83.6) sim_rate=92377 (inst/sec) elapsed = 0:0:37:09 / Thu Apr 12 19:15:21 2018
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(3,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2463000  inst.: 205990182 (ipc=83.6) sim_rate=92372 (inst/sec) elapsed = 0:0:37:10 / Thu Apr 12 19:15:22 2018
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2464500  inst.: 206097100 (ipc=83.6) sim_rate=92378 (inst/sec) elapsed = 0:0:37:11 / Thu Apr 12 19:15:23 2018
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2465500  inst.: 206171571 (ipc=83.6) sim_rate=92370 (inst/sec) elapsed = 0:0:37:12 / Thu Apr 12 19:15:24 2018
GPGPU-Sim uArch: cycles simulated: 2466500  inst.: 206251096 (ipc=83.6) sim_rate=92365 (inst/sec) elapsed = 0:0:37:13 / Thu Apr 12 19:15:25 2018
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2468000  inst.: 206360971 (ipc=83.6) sim_rate=92372 (inst/sec) elapsed = 0:0:37:14 / Thu Apr 12 19:15:26 2018
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2469000  inst.: 206437137 (ipc=83.6) sim_rate=92365 (inst/sec) elapsed = 0:0:37:15 / Thu Apr 12 19:15:27 2018
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2470500  inst.: 206561396 (ipc=83.6) sim_rate=92379 (inst/sec) elapsed = 0:0:37:16 / Thu Apr 12 19:15:28 2018
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2471500  inst.: 206637272 (ipc=83.6) sim_rate=92372 (inst/sec) elapsed = 0:0:37:17 / Thu Apr 12 19:15:29 2018
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2472500  inst.: 206716585 (ipc=83.6) sim_rate=92366 (inst/sec) elapsed = 0:0:37:18 / Thu Apr 12 19:15:30 2018
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2474000  inst.: 206816582 (ipc=83.6) sim_rate=92370 (inst/sec) elapsed = 0:0:37:19 / Thu Apr 12 19:15:31 2018
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(6,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2475000  inst.: 206899069 (ipc=83.6) sim_rate=92365 (inst/sec) elapsed = 0:0:37:20 / Thu Apr 12 19:15:32 2018
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(0,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2476000  inst.: 206976668 (ipc=83.6) sim_rate=92359 (inst/sec) elapsed = 0:0:37:21 / Thu Apr 12 19:15:33 2018
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(6,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2477500  inst.: 207088276 (ipc=83.6) sim_rate=92367 (inst/sec) elapsed = 0:0:37:22 / Thu Apr 12 19:15:34 2018
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2478500  inst.: 207166594 (ipc=83.6) sim_rate=92361 (inst/sec) elapsed = 0:0:37:23 / Thu Apr 12 19:15:35 2018
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2480000  inst.: 207271446 (ipc=83.6) sim_rate=92366 (inst/sec) elapsed = 0:0:37:24 / Thu Apr 12 19:15:36 2018
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2481000  inst.: 207353978 (ipc=83.6) sim_rate=92362 (inst/sec) elapsed = 0:0:37:25 / Thu Apr 12 19:15:37 2018
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(2,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2482500  inst.: 207465839 (ipc=83.6) sim_rate=92371 (inst/sec) elapsed = 0:0:37:26 / Thu Apr 12 19:15:38 2018
GPGPU-Sim uArch: cycles simulated: 2483500  inst.: 207540142 (ipc=83.6) sim_rate=92363 (inst/sec) elapsed = 0:0:37:27 / Thu Apr 12 19:15:39 2018
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2484500  inst.: 207619278 (ipc=83.6) sim_rate=92357 (inst/sec) elapsed = 0:0:37:28 / Thu Apr 12 19:15:40 2018
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(8,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2485500  inst.: 207704254 (ipc=83.6) sim_rate=92354 (inst/sec) elapsed = 0:0:37:29 / Thu Apr 12 19:15:41 2018
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2486500  inst.: 207783316 (ipc=83.6) sim_rate=92348 (inst/sec) elapsed = 0:0:37:30 / Thu Apr 12 19:15:42 2018
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2488000  inst.: 207893415 (ipc=83.6) sim_rate=92356 (inst/sec) elapsed = 0:0:37:31 / Thu Apr 12 19:15:43 2018
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2489000  inst.: 207965761 (ipc=83.6) sim_rate=92347 (inst/sec) elapsed = 0:0:37:32 / Thu Apr 12 19:15:44 2018
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(8,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2490500  inst.: 208081617 (ipc=83.6) sim_rate=92357 (inst/sec) elapsed = 0:0:37:33 / Thu Apr 12 19:15:45 2018
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(2,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2491500  inst.: 208164332 (ipc=83.5) sim_rate=92353 (inst/sec) elapsed = 0:0:37:34 / Thu Apr 12 19:15:46 2018
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2493000  inst.: 208274512 (ipc=83.5) sim_rate=92361 (inst/sec) elapsed = 0:0:37:35 / Thu Apr 12 19:15:47 2018
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2494000  inst.: 208351136 (ipc=83.5) sim_rate=92354 (inst/sec) elapsed = 0:0:37:36 / Thu Apr 12 19:15:48 2018
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(8,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2495500  inst.: 208463292 (ipc=83.5) sim_rate=92363 (inst/sec) elapsed = 0:0:37:37 / Thu Apr 12 19:15:49 2018
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(7,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2496500  inst.: 208539186 (ipc=83.5) sim_rate=92355 (inst/sec) elapsed = 0:0:37:38 / Thu Apr 12 19:15:50 2018
GPGPU-Sim uArch: cycles simulated: 2497500  inst.: 208618541 (ipc=83.5) sim_rate=92349 (inst/sec) elapsed = 0:0:37:39 / Thu Apr 12 19:15:51 2018
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2499000  inst.: 208726417 (ipc=83.5) sim_rate=92356 (inst/sec) elapsed = 0:0:37:40 / Thu Apr 12 19:15:52 2018
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(5,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2500500  inst.: 208843168 (ipc=83.5) sim_rate=92367 (inst/sec) elapsed = 0:0:37:41 / Thu Apr 12 19:15:53 2018
GPGPU-Sim uArch: cycles simulated: 2501500  inst.: 208915193 (ipc=83.5) sim_rate=92358 (inst/sec) elapsed = 0:0:37:42 / Thu Apr 12 19:15:54 2018
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2502500  inst.: 208982985 (ipc=83.5) sim_rate=92347 (inst/sec) elapsed = 0:0:37:43 / Thu Apr 12 19:15:55 2018
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2504000  inst.: 209093715 (ipc=83.5) sim_rate=92355 (inst/sec) elapsed = 0:0:37:44 / Thu Apr 12 19:15:56 2018
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2505000  inst.: 209165709 (ipc=83.5) sim_rate=92346 (inst/sec) elapsed = 0:0:37:45 / Thu Apr 12 19:15:57 2018
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2506500  inst.: 209275921 (ipc=83.5) sim_rate=92354 (inst/sec) elapsed = 0:0:37:46 / Thu Apr 12 19:15:58 2018
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2507500  inst.: 209348309 (ipc=83.5) sim_rate=92345 (inst/sec) elapsed = 0:0:37:47 / Thu Apr 12 19:15:59 2018
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(5,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2509000  inst.: 209459023 (ipc=83.5) sim_rate=92354 (inst/sec) elapsed = 0:0:37:48 / Thu Apr 12 19:16:00 2018
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(4,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2510000  inst.: 209528627 (ipc=83.5) sim_rate=92344 (inst/sec) elapsed = 0:0:37:49 / Thu Apr 12 19:16:01 2018
GPGPU-Sim uArch: cycles simulated: 2511000  inst.: 209602757 (ipc=83.5) sim_rate=92336 (inst/sec) elapsed = 0:0:37:50 / Thu Apr 12 19:16:02 2018
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(5,2,0) tid=(1,5,0)
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2512500  inst.: 209714633 (ipc=83.5) sim_rate=92344 (inst/sec) elapsed = 0:0:37:51 / Thu Apr 12 19:16:03 2018
GPGPU-Sim uArch: cycles simulated: 2513500  inst.: 209782766 (ipc=83.5) sim_rate=92333 (inst/sec) elapsed = 0:0:37:52 / Thu Apr 12 19:16:04 2018
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2515000  inst.: 209894246 (ipc=83.5) sim_rate=92342 (inst/sec) elapsed = 0:0:37:53 / Thu Apr 12 19:16:05 2018
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(6,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2516000  inst.: 209955972 (ipc=83.4) sim_rate=92328 (inst/sec) elapsed = 0:0:37:54 / Thu Apr 12 19:16:06 2018
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(7,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2517500  inst.: 210069636 (ipc=83.4) sim_rate=92338 (inst/sec) elapsed = 0:0:37:55 / Thu Apr 12 19:16:07 2018
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2518500  inst.: 210141474 (ipc=83.4) sim_rate=92329 (inst/sec) elapsed = 0:0:37:56 / Thu Apr 12 19:16:08 2018
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2520000  inst.: 210249717 (ipc=83.4) sim_rate=92336 (inst/sec) elapsed = 0:0:37:57 / Thu Apr 12 19:16:09 2018
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(8,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2521000  inst.: 210320342 (ipc=83.4) sim_rate=92326 (inst/sec) elapsed = 0:0:37:58 / Thu Apr 12 19:16:10 2018
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2522500  inst.: 210426830 (ipc=83.4) sim_rate=92332 (inst/sec) elapsed = 0:0:37:59 / Thu Apr 12 19:16:11 2018
GPGPU-Sim uArch: cycles simulated: 2523500  inst.: 210494524 (ipc=83.4) sim_rate=92322 (inst/sec) elapsed = 0:0:38:00 / Thu Apr 12 19:16:12 2018
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2524500  inst.: 210572199 (ipc=83.4) sim_rate=92315 (inst/sec) elapsed = 0:0:38:01 / Thu Apr 12 19:16:13 2018
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2526000  inst.: 210676735 (ipc=83.4) sim_rate=92321 (inst/sec) elapsed = 0:0:38:02 / Thu Apr 12 19:16:14 2018
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2527500  inst.: 210774504 (ipc=83.4) sim_rate=92323 (inst/sec) elapsed = 0:0:38:03 / Thu Apr 12 19:16:15 2018
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(3,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2528500  inst.: 210840186 (ipc=83.4) sim_rate=92311 (inst/sec) elapsed = 0:0:38:04 / Thu Apr 12 19:16:16 2018
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2529500  inst.: 210916962 (ipc=83.4) sim_rate=92305 (inst/sec) elapsed = 0:0:38:05 / Thu Apr 12 19:16:17 2018
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2531000  inst.: 211024345 (ipc=83.4) sim_rate=92311 (inst/sec) elapsed = 0:0:38:06 / Thu Apr 12 19:16:18 2018
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2532000  inst.: 211092716 (ipc=83.4) sim_rate=92301 (inst/sec) elapsed = 0:0:38:07 / Thu Apr 12 19:16:19 2018
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(6,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2533500  inst.: 211206328 (ipc=83.4) sim_rate=92310 (inst/sec) elapsed = 0:0:38:08 / Thu Apr 12 19:16:20 2018
GPGPU-Sim uArch: cycles simulated: 2534500  inst.: 211276292 (ipc=83.4) sim_rate=92300 (inst/sec) elapsed = 0:0:38:09 / Thu Apr 12 19:16:21 2018
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2535500  inst.: 211357104 (ipc=83.4) sim_rate=92295 (inst/sec) elapsed = 0:0:38:10 / Thu Apr 12 19:16:22 2018
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(3,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2537000  inst.: 211468164 (ipc=83.4) sim_rate=92303 (inst/sec) elapsed = 0:0:38:11 / Thu Apr 12 19:16:23 2018
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(6,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2538000  inst.: 211536197 (ipc=83.3) sim_rate=92293 (inst/sec) elapsed = 0:0:38:12 / Thu Apr 12 19:16:24 2018
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(0,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2539500  inst.: 211646644 (ipc=83.3) sim_rate=92301 (inst/sec) elapsed = 0:0:38:13 / Thu Apr 12 19:16:25 2018
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2540500  inst.: 211721228 (ipc=83.3) sim_rate=92293 (inst/sec) elapsed = 0:0:38:14 / Thu Apr 12 19:16:26 2018
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(3,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2541500  inst.: 211792988 (ipc=83.3) sim_rate=92284 (inst/sec) elapsed = 0:0:38:15 / Thu Apr 12 19:16:27 2018
GPGPU-Sim uArch: cycles simulated: 2542500  inst.: 211860763 (ipc=83.3) sim_rate=92273 (inst/sec) elapsed = 0:0:38:16 / Thu Apr 12 19:16:28 2018
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(7,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2544000  inst.: 211965739 (ipc=83.3) sim_rate=92279 (inst/sec) elapsed = 0:0:38:17 / Thu Apr 12 19:16:29 2018
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(7,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2545000  inst.: 212039448 (ipc=83.3) sim_rate=92271 (inst/sec) elapsed = 0:0:38:18 / Thu Apr 12 19:16:30 2018
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(8,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2546500  inst.: 212146991 (ipc=83.3) sim_rate=92277 (inst/sec) elapsed = 0:0:38:19 / Thu Apr 12 19:16:31 2018
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(0,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2547500  inst.: 212226263 (ipc=83.3) sim_rate=92272 (inst/sec) elapsed = 0:0:38:20 / Thu Apr 12 19:16:32 2018
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(8,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2548500  inst.: 212301939 (ipc=83.3) sim_rate=92265 (inst/sec) elapsed = 0:0:38:21 / Thu Apr 12 19:16:33 2018
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(0,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2550000  inst.: 212412578 (ipc=83.3) sim_rate=92273 (inst/sec) elapsed = 0:0:38:22 / Thu Apr 12 19:16:34 2018
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(4,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2551000  inst.: 212490899 (ipc=83.3) sim_rate=92266 (inst/sec) elapsed = 0:0:38:23 / Thu Apr 12 19:16:35 2018
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2552500  inst.: 212592955 (ipc=83.3) sim_rate=92271 (inst/sec) elapsed = 0:0:38:24 / Thu Apr 12 19:16:36 2018
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2553500  inst.: 212665520 (ipc=83.3) sim_rate=92262 (inst/sec) elapsed = 0:0:38:25 / Thu Apr 12 19:16:37 2018
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(5,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2555000  inst.: 212773315 (ipc=83.3) sim_rate=92269 (inst/sec) elapsed = 0:0:38:26 / Thu Apr 12 19:16:38 2018
GPGPU-Sim uArch: cycles simulated: 2556000  inst.: 212850892 (ipc=83.3) sim_rate=92263 (inst/sec) elapsed = 0:0:38:27 / Thu Apr 12 19:16:39 2018
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2557500  inst.: 212957408 (ipc=83.3) sim_rate=92269 (inst/sec) elapsed = 0:0:38:28 / Thu Apr 12 19:16:40 2018
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2558500  inst.: 213023613 (ipc=83.3) sim_rate=92257 (inst/sec) elapsed = 0:0:38:29 / Thu Apr 12 19:16:41 2018
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(1,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2560000  inst.: 213143219 (ipc=83.3) sim_rate=92269 (inst/sec) elapsed = 0:0:38:30 / Thu Apr 12 19:16:42 2018
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(7,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2561000  inst.: 213223863 (ipc=83.3) sim_rate=92264 (inst/sec) elapsed = 0:0:38:31 / Thu Apr 12 19:16:43 2018
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(2,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2562500  inst.: 213334154 (ipc=83.3) sim_rate=92272 (inst/sec) elapsed = 0:0:38:32 / Thu Apr 12 19:16:44 2018
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2563500  inst.: 213412139 (ipc=83.3) sim_rate=92266 (inst/sec) elapsed = 0:0:38:33 / Thu Apr 12 19:16:45 2018
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(6,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2565000  inst.: 213527668 (ipc=83.2) sim_rate=92276 (inst/sec) elapsed = 0:0:38:34 / Thu Apr 12 19:16:46 2018
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2566000  inst.: 213596232 (ipc=83.2) sim_rate=92266 (inst/sec) elapsed = 0:0:38:35 / Thu Apr 12 19:16:47 2018
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2567500  inst.: 213706737 (ipc=83.2) sim_rate=92274 (inst/sec) elapsed = 0:0:38:36 / Thu Apr 12 19:16:48 2018
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2569000  inst.: 213820107 (ipc=83.2) sim_rate=92283 (inst/sec) elapsed = 0:0:38:37 / Thu Apr 12 19:16:49 2018
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2570000  inst.: 213892866 (ipc=83.2) sim_rate=92274 (inst/sec) elapsed = 0:0:38:38 / Thu Apr 12 19:16:50 2018
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2571500  inst.: 214002792 (ipc=83.2) sim_rate=92282 (inst/sec) elapsed = 0:0:38:39 / Thu Apr 12 19:16:51 2018
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2572500  inst.: 214067923 (ipc=83.2) sim_rate=92270 (inst/sec) elapsed = 0:0:38:40 / Thu Apr 12 19:16:52 2018
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2573500  inst.: 214140831 (ipc=83.2) sim_rate=92262 (inst/sec) elapsed = 0:0:38:41 / Thu Apr 12 19:16:53 2018
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2575000  inst.: 214249292 (ipc=83.2) sim_rate=92269 (inst/sec) elapsed = 0:0:38:42 / Thu Apr 12 19:16:54 2018
GPGPU-Sim uArch: cycles simulated: 2576000  inst.: 214329495 (ipc=83.2) sim_rate=92264 (inst/sec) elapsed = 0:0:38:43 / Thu Apr 12 19:16:55 2018
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2577500  inst.: 214442045 (ipc=83.2) sim_rate=92272 (inst/sec) elapsed = 0:0:38:44 / Thu Apr 12 19:16:56 2018
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(5,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2579000  inst.: 214555029 (ipc=83.2) sim_rate=92281 (inst/sec) elapsed = 0:0:38:45 / Thu Apr 12 19:16:57 2018
GPGPU-Sim uArch: cycles simulated: 2580000  inst.: 214626372 (ipc=83.2) sim_rate=92272 (inst/sec) elapsed = 0:0:38:46 / Thu Apr 12 19:16:58 2018
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2581500  inst.: 214735747 (ipc=83.2) sim_rate=92280 (inst/sec) elapsed = 0:0:38:47 / Thu Apr 12 19:16:59 2018
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(4,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2583000  inst.: 214835788 (ipc=83.2) sim_rate=92283 (inst/sec) elapsed = 0:0:38:48 / Thu Apr 12 19:17:00 2018
GPGPU-Sim uArch: cycles simulated: 2584000  inst.: 214912693 (ipc=83.2) sim_rate=92276 (inst/sec) elapsed = 0:0:38:49 / Thu Apr 12 19:17:01 2018
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2585000  inst.: 214974692 (ipc=83.2) sim_rate=92263 (inst/sec) elapsed = 0:0:38:50 / Thu Apr 12 19:17:02 2018
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(1,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2586500  inst.: 215084158 (ipc=83.2) sim_rate=92271 (inst/sec) elapsed = 0:0:38:51 / Thu Apr 12 19:17:03 2018
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2587500  inst.: 215159119 (ipc=83.2) sim_rate=92263 (inst/sec) elapsed = 0:0:38:52 / Thu Apr 12 19:17:04 2018
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2589000  inst.: 215266717 (ipc=83.1) sim_rate=92270 (inst/sec) elapsed = 0:0:38:53 / Thu Apr 12 19:17:05 2018
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(1,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2590000  inst.: 215331192 (ipc=83.1) sim_rate=92258 (inst/sec) elapsed = 0:0:38:54 / Thu Apr 12 19:17:06 2018
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(8,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2591500  inst.: 215428866 (ipc=83.1) sim_rate=92260 (inst/sec) elapsed = 0:0:38:55 / Thu Apr 12 19:17:07 2018
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2593000  inst.: 215539406 (ipc=83.1) sim_rate=92268 (inst/sec) elapsed = 0:0:38:56 / Thu Apr 12 19:17:08 2018
GPGPU-Sim uArch: cycles simulated: 2594000  inst.: 215614263 (ipc=83.1) sim_rate=92261 (inst/sec) elapsed = 0:0:38:57 / Thu Apr 12 19:17:09 2018
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(0,6,0) tid=(0,6,0)
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(6,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2595500  inst.: 215736624 (ipc=83.1) sim_rate=92274 (inst/sec) elapsed = 0:0:38:58 / Thu Apr 12 19:17:10 2018
GPGPU-Sim uArch: cycles simulated: 2596500  inst.: 215808226 (ipc=83.1) sim_rate=92265 (inst/sec) elapsed = 0:0:38:59 / Thu Apr 12 19:17:11 2018
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(8,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2598000  inst.: 215918428 (ipc=83.1) sim_rate=92272 (inst/sec) elapsed = 0:0:39:00 / Thu Apr 12 19:17:12 2018
GPGPU-Sim uArch: cycles simulated: 2599000  inst.: 215995475 (ipc=83.1) sim_rate=92266 (inst/sec) elapsed = 0:0:39:01 / Thu Apr 12 19:17:13 2018
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2600500  inst.: 216111764 (ipc=83.1) sim_rate=92276 (inst/sec) elapsed = 0:0:39:02 / Thu Apr 12 19:17:14 2018
GPGPU-Sim uArch: cycles simulated: 2601500  inst.: 216199296 (ipc=83.1) sim_rate=92274 (inst/sec) elapsed = 0:0:39:03 / Thu Apr 12 19:17:15 2018
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(8,1,0) tid=(6,6,0)
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2603000  inst.: 216312439 (ipc=83.1) sim_rate=92283 (inst/sec) elapsed = 0:0:39:04 / Thu Apr 12 19:17:16 2018
GPGPU-Sim uArch: cycles simulated: 2604000  inst.: 216397732 (ipc=83.1) sim_rate=92280 (inst/sec) elapsed = 0:0:39:05 / Thu Apr 12 19:17:17 2018
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(3,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(8,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2605500  inst.: 216507130 (ipc=83.1) sim_rate=92287 (inst/sec) elapsed = 0:0:39:06 / Thu Apr 12 19:17:18 2018
GPGPU-Sim uArch: cycles simulated: 2606500  inst.: 216573084 (ipc=83.1) sim_rate=92276 (inst/sec) elapsed = 0:0:39:07 / Thu Apr 12 19:17:19 2018
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(8,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2608000  inst.: 216670576 (ipc=83.1) sim_rate=92278 (inst/sec) elapsed = 0:0:39:08 / Thu Apr 12 19:17:20 2018
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2609000  inst.: 216746069 (ipc=83.1) sim_rate=92271 (inst/sec) elapsed = 0:0:39:09 / Thu Apr 12 19:17:21 2018
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2610500  inst.: 216855094 (ipc=83.1) sim_rate=92278 (inst/sec) elapsed = 0:0:39:10 / Thu Apr 12 19:17:22 2018
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2611500  inst.: 216930994 (ipc=83.1) sim_rate=92271 (inst/sec) elapsed = 0:0:39:11 / Thu Apr 12 19:17:23 2018
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2613000  inst.: 217041806 (ipc=83.1) sim_rate=92279 (inst/sec) elapsed = 0:0:39:12 / Thu Apr 12 19:17:24 2018
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(4,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2614000  inst.: 217117064 (ipc=83.1) sim_rate=92272 (inst/sec) elapsed = 0:0:39:13 / Thu Apr 12 19:17:25 2018
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(5,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2615500  inst.: 217227732 (ipc=83.1) sim_rate=92280 (inst/sec) elapsed = 0:0:39:14 / Thu Apr 12 19:17:26 2018
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(8,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2616500  inst.: 217298753 (ipc=83.0) sim_rate=92271 (inst/sec) elapsed = 0:0:39:15 / Thu Apr 12 19:17:27 2018
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(5,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2618000  inst.: 217403329 (ipc=83.0) sim_rate=92276 (inst/sec) elapsed = 0:0:39:16 / Thu Apr 12 19:17:28 2018
GPGPU-Sim uArch: cycles simulated: 2619000  inst.: 217472072 (ipc=83.0) sim_rate=92266 (inst/sec) elapsed = 0:0:39:17 / Thu Apr 12 19:17:29 2018
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2620000  inst.: 217548317 (ipc=83.0) sim_rate=92259 (inst/sec) elapsed = 0:0:39:18 / Thu Apr 12 19:17:30 2018
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(8,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2621000  inst.: 217623451 (ipc=83.0) sim_rate=92252 (inst/sec) elapsed = 0:0:39:19 / Thu Apr 12 19:17:31 2018
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(5,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2622500  inst.: 217726795 (ipc=83.0) sim_rate=92257 (inst/sec) elapsed = 0:0:39:20 / Thu Apr 12 19:17:32 2018
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(2,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2623500  inst.: 217793781 (ipc=83.0) sim_rate=92246 (inst/sec) elapsed = 0:0:39:21 / Thu Apr 12 19:17:33 2018
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(4,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2625000  inst.: 217907133 (ipc=83.0) sim_rate=92255 (inst/sec) elapsed = 0:0:39:22 / Thu Apr 12 19:17:34 2018
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(0,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2626000  inst.: 217982327 (ipc=83.0) sim_rate=92248 (inst/sec) elapsed = 0:0:39:23 / Thu Apr 12 19:17:35 2018
GPGPU-Sim uArch: cycles simulated: 2627000  inst.: 218054033 (ipc=83.0) sim_rate=92239 (inst/sec) elapsed = 0:0:39:24 / Thu Apr 12 19:17:36 2018
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2628500  inst.: 218162068 (ipc=83.0) sim_rate=92246 (inst/sec) elapsed = 0:0:39:25 / Thu Apr 12 19:17:37 2018
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2629500  inst.: 218234055 (ipc=83.0) sim_rate=92237 (inst/sec) elapsed = 0:0:39:26 / Thu Apr 12 19:17:38 2018
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(5,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2631000  inst.: 218351039 (ipc=83.0) sim_rate=92248 (inst/sec) elapsed = 0:0:39:27 / Thu Apr 12 19:17:39 2018
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(7,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2632000  inst.: 218417387 (ipc=83.0) sim_rate=92237 (inst/sec) elapsed = 0:0:39:28 / Thu Apr 12 19:17:40 2018
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2633000  inst.: 218488550 (ipc=83.0) sim_rate=92228 (inst/sec) elapsed = 0:0:39:29 / Thu Apr 12 19:17:41 2018
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2634500  inst.: 218599041 (ipc=83.0) sim_rate=92235 (inst/sec) elapsed = 0:0:39:30 / Thu Apr 12 19:17:42 2018
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2635500  inst.: 218677323 (ipc=83.0) sim_rate=92229 (inst/sec) elapsed = 0:0:39:31 / Thu Apr 12 19:17:43 2018
GPGPU-Sim uArch: cycles simulated: 2636500  inst.: 218744734 (ipc=83.0) sim_rate=92219 (inst/sec) elapsed = 0:0:39:32 / Thu Apr 12 19:17:44 2018
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2638000  inst.: 218853202 (ipc=83.0) sim_rate=92226 (inst/sec) elapsed = 0:0:39:33 / Thu Apr 12 19:17:45 2018
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(5,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2639000  inst.: 218925831 (ipc=83.0) sim_rate=92218 (inst/sec) elapsed = 0:0:39:34 / Thu Apr 12 19:17:46 2018
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(0,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2640500  inst.: 219028061 (ipc=82.9) sim_rate=92222 (inst/sec) elapsed = 0:0:39:35 / Thu Apr 12 19:17:47 2018
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2642000  inst.: 219131457 (ipc=82.9) sim_rate=92227 (inst/sec) elapsed = 0:0:39:36 / Thu Apr 12 19:17:48 2018
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2643000  inst.: 219199962 (ipc=82.9) sim_rate=92217 (inst/sec) elapsed = 0:0:39:37 / Thu Apr 12 19:17:49 2018
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2644000  inst.: 219273112 (ipc=82.9) sim_rate=92209 (inst/sec) elapsed = 0:0:39:38 / Thu Apr 12 19:17:50 2018
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2645500  inst.: 219380764 (ipc=82.9) sim_rate=92215 (inst/sec) elapsed = 0:0:39:39 / Thu Apr 12 19:17:51 2018
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(6,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2647000  inst.: 219474329 (ipc=82.9) sim_rate=92216 (inst/sec) elapsed = 0:0:39:40 / Thu Apr 12 19:17:52 2018
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2648000  inst.: 219551572 (ipc=82.9) sim_rate=92209 (inst/sec) elapsed = 0:0:39:41 / Thu Apr 12 19:17:53 2018
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(3,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2649500  inst.: 219666631 (ipc=82.9) sim_rate=92219 (inst/sec) elapsed = 0:0:39:42 / Thu Apr 12 19:17:54 2018
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2650500  inst.: 219738599 (ipc=82.9) sim_rate=92210 (inst/sec) elapsed = 0:0:39:43 / Thu Apr 12 19:17:55 2018
GPGPU-Sim uArch: cycles simulated: 2651500  inst.: 219809829 (ipc=82.9) sim_rate=92202 (inst/sec) elapsed = 0:0:39:44 / Thu Apr 12 19:17:56 2018
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2653000  inst.: 219911553 (ipc=82.9) sim_rate=92206 (inst/sec) elapsed = 0:0:39:45 / Thu Apr 12 19:17:57 2018
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(3,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2654000  inst.: 219986129 (ipc=82.9) sim_rate=92198 (inst/sec) elapsed = 0:0:39:46 / Thu Apr 12 19:17:58 2018
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2655500  inst.: 220090142 (ipc=82.9) sim_rate=92203 (inst/sec) elapsed = 0:0:39:47 / Thu Apr 12 19:17:59 2018
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2656500  inst.: 220155596 (ipc=82.9) sim_rate=92192 (inst/sec) elapsed = 0:0:39:48 / Thu Apr 12 19:18:00 2018
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2658000  inst.: 220265687 (ipc=82.9) sim_rate=92199 (inst/sec) elapsed = 0:0:39:49 / Thu Apr 12 19:18:01 2018
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2659000  inst.: 220338287 (ipc=82.9) sim_rate=92191 (inst/sec) elapsed = 0:0:39:50 / Thu Apr 12 19:18:02 2018
GPGPU-Sim uArch: cycles simulated: 2660000  inst.: 220411196 (ipc=82.9) sim_rate=92183 (inst/sec) elapsed = 0:0:39:51 / Thu Apr 12 19:18:03 2018
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2661500  inst.: 220512513 (ipc=82.9) sim_rate=92187 (inst/sec) elapsed = 0:0:39:52 / Thu Apr 12 19:18:04 2018
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(7,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2663000  inst.: 220612823 (ipc=82.8) sim_rate=92190 (inst/sec) elapsed = 0:0:39:53 / Thu Apr 12 19:18:05 2018
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2664500  inst.: 220714846 (ipc=82.8) sim_rate=92195 (inst/sec) elapsed = 0:0:39:54 / Thu Apr 12 19:18:06 2018
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(7,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2665500  inst.: 220783233 (ipc=82.8) sim_rate=92185 (inst/sec) elapsed = 0:0:39:55 / Thu Apr 12 19:18:07 2018
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(2,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2666500  inst.: 220854689 (ipc=82.8) sim_rate=92176 (inst/sec) elapsed = 0:0:39:56 / Thu Apr 12 19:18:08 2018
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(1,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2667500  inst.: 220928909 (ipc=82.8) sim_rate=92168 (inst/sec) elapsed = 0:0:39:57 / Thu Apr 12 19:18:09 2018
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(4,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2669000  inst.: 221029834 (ipc=82.8) sim_rate=92172 (inst/sec) elapsed = 0:0:39:58 / Thu Apr 12 19:18:10 2018
GPGPU-Sim uArch: cycles simulated: 2670000  inst.: 221101094 (ipc=82.8) sim_rate=92163 (inst/sec) elapsed = 0:0:39:59 / Thu Apr 12 19:18:11 2018
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(5,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2671500  inst.: 221219460 (ipc=82.8) sim_rate=92174 (inst/sec) elapsed = 0:0:40:00 / Thu Apr 12 19:18:12 2018
GPGPU-Sim uArch: cycles simulated: 2672500  inst.: 221290749 (ipc=82.8) sim_rate=92166 (inst/sec) elapsed = 0:0:40:01 / Thu Apr 12 19:18:13 2018
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(7,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2674000  inst.: 221393342 (ipc=82.8) sim_rate=92170 (inst/sec) elapsed = 0:0:40:02 / Thu Apr 12 19:18:14 2018
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2675000  inst.: 221465008 (ipc=82.8) sim_rate=92161 (inst/sec) elapsed = 0:0:40:03 / Thu Apr 12 19:18:15 2018
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(6,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2676000  inst.: 221536703 (ipc=82.8) sim_rate=92153 (inst/sec) elapsed = 0:0:40:04 / Thu Apr 12 19:18:16 2018
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(8,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2677500  inst.: 221652980 (ipc=82.8) sim_rate=92163 (inst/sec) elapsed = 0:0:40:05 / Thu Apr 12 19:18:17 2018
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2678500  inst.: 221734849 (ipc=82.8) sim_rate=92159 (inst/sec) elapsed = 0:0:40:06 / Thu Apr 12 19:18:18 2018
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(4,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2680000  inst.: 221847241 (ipc=82.8) sim_rate=92167 (inst/sec) elapsed = 0:0:40:07 / Thu Apr 12 19:18:19 2018
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2681000  inst.: 221920509 (ipc=82.8) sim_rate=92159 (inst/sec) elapsed = 0:0:40:08 / Thu Apr 12 19:18:20 2018
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(7,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2682500  inst.: 222032877 (ipc=82.8) sim_rate=92168 (inst/sec) elapsed = 0:0:40:09 / Thu Apr 12 19:18:21 2018
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2683500  inst.: 222100686 (ipc=82.8) sim_rate=92157 (inst/sec) elapsed = 0:0:40:10 / Thu Apr 12 19:18:22 2018
GPGPU-Sim uArch: cycles simulated: 2684500  inst.: 222168979 (ipc=82.8) sim_rate=92148 (inst/sec) elapsed = 0:0:40:11 / Thu Apr 12 19:18:23 2018
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(8,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2686000  inst.: 222294348 (ipc=82.8) sim_rate=92161 (inst/sec) elapsed = 0:0:40:12 / Thu Apr 12 19:18:24 2018
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(1,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2687000  inst.: 222362488 (ipc=82.8) sim_rate=92151 (inst/sec) elapsed = 0:0:40:13 / Thu Apr 12 19:18:25 2018
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(5,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2688000  inst.: 222432544 (ipc=82.8) sim_rate=92142 (inst/sec) elapsed = 0:0:40:14 / Thu Apr 12 19:18:26 2018
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(8,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2689500  inst.: 222545991 (ipc=82.7) sim_rate=92151 (inst/sec) elapsed = 0:0:40:15 / Thu Apr 12 19:18:27 2018
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2690500  inst.: 222610511 (ipc=82.7) sim_rate=92140 (inst/sec) elapsed = 0:0:40:16 / Thu Apr 12 19:18:28 2018
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2692000  inst.: 222714322 (ipc=82.7) sim_rate=92144 (inst/sec) elapsed = 0:0:40:17 / Thu Apr 12 19:18:29 2018
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2693500  inst.: 222821098 (ipc=82.7) sim_rate=92150 (inst/sec) elapsed = 0:0:40:18 / Thu Apr 12 19:18:30 2018
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2694500  inst.: 222884178 (ipc=82.7) sim_rate=92138 (inst/sec) elapsed = 0:0:40:19 / Thu Apr 12 19:18:31 2018
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2696000  inst.: 222988527 (ipc=82.7) sim_rate=92144 (inst/sec) elapsed = 0:0:40:20 / Thu Apr 12 19:18:32 2018
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(6,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2697500  inst.: 223105895 (ipc=82.7) sim_rate=92154 (inst/sec) elapsed = 0:0:40:21 / Thu Apr 12 19:18:33 2018
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(1,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2698500  inst.: 223181214 (ipc=82.7) sim_rate=92147 (inst/sec) elapsed = 0:0:40:22 / Thu Apr 12 19:18:34 2018
GPGPU-Sim uArch: cycles simulated: 2699500  inst.: 223253556 (ipc=82.7) sim_rate=92139 (inst/sec) elapsed = 0:0:40:23 / Thu Apr 12 19:18:35 2018
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(0,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2701000  inst.: 223353298 (ipc=82.7) sim_rate=92142 (inst/sec) elapsed = 0:0:40:24 / Thu Apr 12 19:18:36 2018
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2702000  inst.: 223428836 (ipc=82.7) sim_rate=92135 (inst/sec) elapsed = 0:0:40:25 / Thu Apr 12 19:18:37 2018
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2703500  inst.: 223533379 (ipc=82.7) sim_rate=92140 (inst/sec) elapsed = 0:0:40:26 / Thu Apr 12 19:18:38 2018
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(1,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2705000  inst.: 223628392 (ipc=82.7) sim_rate=92141 (inst/sec) elapsed = 0:0:40:27 / Thu Apr 12 19:18:39 2018
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(5,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2706000  inst.: 223699776 (ipc=82.7) sim_rate=92133 (inst/sec) elapsed = 0:0:40:28 / Thu Apr 12 19:18:40 2018
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2707500  inst.: 223818753 (ipc=82.7) sim_rate=92144 (inst/sec) elapsed = 0:0:40:29 / Thu Apr 12 19:18:41 2018
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(7,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2708500  inst.: 223888234 (ipc=82.7) sim_rate=92135 (inst/sec) elapsed = 0:0:40:30 / Thu Apr 12 19:18:42 2018
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(1,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2710000  inst.: 223991753 (ipc=82.7) sim_rate=92139 (inst/sec) elapsed = 0:0:40:31 / Thu Apr 12 19:18:43 2018
GPGPU-Sim uArch: cycles simulated: 2711000  inst.: 224061499 (ipc=82.6) sim_rate=92130 (inst/sec) elapsed = 0:0:40:32 / Thu Apr 12 19:18:44 2018
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(5,0,0) tid=(3,2,0)
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(0,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2712500  inst.: 224163596 (ipc=82.6) sim_rate=92134 (inst/sec) elapsed = 0:0:40:33 / Thu Apr 12 19:18:45 2018
GPGPU-Sim uArch: cycles simulated: 2713500  inst.: 224234108 (ipc=82.6) sim_rate=92125 (inst/sec) elapsed = 0:0:40:34 / Thu Apr 12 19:18:46 2018
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2715000  inst.: 224338784 (ipc=82.6) sim_rate=92130 (inst/sec) elapsed = 0:0:40:35 / Thu Apr 12 19:18:47 2018
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(0,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2716000  inst.: 224411623 (ipc=82.6) sim_rate=92122 (inst/sec) elapsed = 0:0:40:36 / Thu Apr 12 19:18:48 2018
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2717000  inst.: 224479541 (ipc=82.6) sim_rate=92113 (inst/sec) elapsed = 0:0:40:37 / Thu Apr 12 19:18:49 2018
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(4,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2718500  inst.: 224578898 (ipc=82.6) sim_rate=92116 (inst/sec) elapsed = 0:0:40:38 / Thu Apr 12 19:18:50 2018
GPGPU-Sim uArch: cycles simulated: 2719500  inst.: 224647620 (ipc=82.6) sim_rate=92106 (inst/sec) elapsed = 0:0:40:39 / Thu Apr 12 19:18:51 2018
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2720500  inst.: 224715403 (ipc=82.6) sim_rate=92096 (inst/sec) elapsed = 0:0:40:40 / Thu Apr 12 19:18:52 2018
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2722000  inst.: 224818029 (ipc=82.6) sim_rate=92100 (inst/sec) elapsed = 0:0:40:41 / Thu Apr 12 19:18:53 2018
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2723000  inst.: 224890689 (ipc=82.6) sim_rate=92092 (inst/sec) elapsed = 0:0:40:42 / Thu Apr 12 19:18:54 2018
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2724000  inst.: 224960478 (ipc=82.6) sim_rate=92083 (inst/sec) elapsed = 0:0:40:43 / Thu Apr 12 19:18:55 2018
GPGPU-Sim uArch: cycles simulated: 2725000  inst.: 225033553 (ipc=82.6) sim_rate=92075 (inst/sec) elapsed = 0:0:40:44 / Thu Apr 12 19:18:56 2018
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2726500  inst.: 225146144 (ipc=82.6) sim_rate=92084 (inst/sec) elapsed = 0:0:40:45 / Thu Apr 12 19:18:57 2018
GPGPU-Sim uArch: cycles simulated: 2727500  inst.: 225220839 (ipc=82.6) sim_rate=92077 (inst/sec) elapsed = 0:0:40:46 / Thu Apr 12 19:18:58 2018
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2728500  inst.: 225297252 (ipc=82.6) sim_rate=92070 (inst/sec) elapsed = 0:0:40:47 / Thu Apr 12 19:18:59 2018
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2729500  inst.: 225372168 (ipc=82.6) sim_rate=92063 (inst/sec) elapsed = 0:0:40:48 / Thu Apr 12 19:19:00 2018
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(5,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2731000  inst.: 225478635 (ipc=82.6) sim_rate=92069 (inst/sec) elapsed = 0:0:40:49 / Thu Apr 12 19:19:01 2018
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(2,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2732000  inst.: 225554728 (ipc=82.6) sim_rate=92063 (inst/sec) elapsed = 0:0:40:50 / Thu Apr 12 19:19:02 2018
GPGPU-Sim uArch: cycles simulated: 2733000  inst.: 225632136 (ipc=82.6) sim_rate=92057 (inst/sec) elapsed = 0:0:40:51 / Thu Apr 12 19:19:03 2018
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2734000  inst.: 225710297 (ipc=82.6) sim_rate=92051 (inst/sec) elapsed = 0:0:40:52 / Thu Apr 12 19:19:04 2018
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(3,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2735500  inst.: 225818786 (ipc=82.6) sim_rate=92058 (inst/sec) elapsed = 0:0:40:53 / Thu Apr 12 19:19:05 2018
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(6,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2736500  inst.: 225887469 (ipc=82.5) sim_rate=92048 (inst/sec) elapsed = 0:0:40:54 / Thu Apr 12 19:19:06 2018
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2738000  inst.: 225992836 (ipc=82.5) sim_rate=92054 (inst/sec) elapsed = 0:0:40:55 / Thu Apr 12 19:19:07 2018
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2739000  inst.: 226073432 (ipc=82.5) sim_rate=92049 (inst/sec) elapsed = 0:0:40:56 / Thu Apr 12 19:19:08 2018
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2740000  inst.: 226150989 (ipc=82.5) sim_rate=92043 (inst/sec) elapsed = 0:0:40:57 / Thu Apr 12 19:19:09 2018
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2741000  inst.: 226220783 (ipc=82.5) sim_rate=92034 (inst/sec) elapsed = 0:0:40:58 / Thu Apr 12 19:19:10 2018
GPGPU-Sim uArch: cycles simulated: 2742000  inst.: 226294138 (ipc=82.5) sim_rate=92026 (inst/sec) elapsed = 0:0:40:59 / Thu Apr 12 19:19:11 2018
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(4,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2743500  inst.: 226407945 (ipc=82.5) sim_rate=92035 (inst/sec) elapsed = 0:0:41:00 / Thu Apr 12 19:19:12 2018
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2744500  inst.: 226483429 (ipc=82.5) sim_rate=92029 (inst/sec) elapsed = 0:0:41:01 / Thu Apr 12 19:19:13 2018
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(4,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2746000  inst.: 226586359 (ipc=82.5) sim_rate=92033 (inst/sec) elapsed = 0:0:41:02 / Thu Apr 12 19:19:14 2018
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2747000  inst.: 226661109 (ipc=82.5) sim_rate=92026 (inst/sec) elapsed = 0:0:41:03 / Thu Apr 12 19:19:15 2018
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(6,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2748000  inst.: 226725015 (ipc=82.5) sim_rate=92015 (inst/sec) elapsed = 0:0:41:04 / Thu Apr 12 19:19:16 2018
GPGPU-Sim uArch: cycles simulated: 2749000  inst.: 226800220 (ipc=82.5) sim_rate=92008 (inst/sec) elapsed = 0:0:41:05 / Thu Apr 12 19:19:17 2018
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2750000  inst.: 226879081 (ipc=82.5) sim_rate=92002 (inst/sec) elapsed = 0:0:41:06 / Thu Apr 12 19:19:18 2018
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2751000  inst.: 226945160 (ipc=82.5) sim_rate=91992 (inst/sec) elapsed = 0:0:41:07 / Thu Apr 12 19:19:19 2018
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2752500  inst.: 227056314 (ipc=82.5) sim_rate=92000 (inst/sec) elapsed = 0:0:41:08 / Thu Apr 12 19:19:20 2018
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2753500  inst.: 227128590 (ipc=82.5) sim_rate=91992 (inst/sec) elapsed = 0:0:41:09 / Thu Apr 12 19:19:21 2018
GPGPU-Sim uArch: cycles simulated: 2754500  inst.: 227201982 (ipc=82.5) sim_rate=91984 (inst/sec) elapsed = 0:0:41:10 / Thu Apr 12 19:19:22 2018
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(0,4,0) tid=(6,0,0)
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2756000  inst.: 227303711 (ipc=82.5) sim_rate=91988 (inst/sec) elapsed = 0:0:41:11 / Thu Apr 12 19:19:23 2018
GPGPU-Sim uArch: cycles simulated: 2757000  inst.: 227380784 (ipc=82.5) sim_rate=91982 (inst/sec) elapsed = 0:0:41:12 / Thu Apr 12 19:19:24 2018
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2758000  inst.: 227451468 (ipc=82.5) sim_rate=91973 (inst/sec) elapsed = 0:0:41:13 / Thu Apr 12 19:19:25 2018
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(3,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2759500  inst.: 227552330 (ipc=82.5) sim_rate=91977 (inst/sec) elapsed = 0:0:41:14 / Thu Apr 12 19:19:26 2018
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2760500  inst.: 227625193 (ipc=82.5) sim_rate=91969 (inst/sec) elapsed = 0:0:41:15 / Thu Apr 12 19:19:27 2018
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2762000  inst.: 227741085 (ipc=82.5) sim_rate=91979 (inst/sec) elapsed = 0:0:41:16 / Thu Apr 12 19:19:28 2018
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2763000  inst.: 227806377 (ipc=82.4) sim_rate=91968 (inst/sec) elapsed = 0:0:41:17 / Thu Apr 12 19:19:29 2018
GPGPU-Sim uArch: cycles simulated: 2764000  inst.: 227884791 (ipc=82.4) sim_rate=91963 (inst/sec) elapsed = 0:0:41:18 / Thu Apr 12 19:19:30 2018
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2765500  inst.: 227986066 (ipc=82.4) sim_rate=91966 (inst/sec) elapsed = 0:0:41:19 / Thu Apr 12 19:19:31 2018
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(7,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2766500  inst.: 228051720 (ipc=82.4) sim_rate=91956 (inst/sec) elapsed = 0:0:41:20 / Thu Apr 12 19:19:32 2018
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(6,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2768000  inst.: 228158881 (ipc=82.4) sim_rate=91962 (inst/sec) elapsed = 0:0:41:21 / Thu Apr 12 19:19:33 2018
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2769000  inst.: 228233643 (ipc=82.4) sim_rate=91955 (inst/sec) elapsed = 0:0:41:22 / Thu Apr 12 19:19:34 2018
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2770000  inst.: 228297854 (ipc=82.4) sim_rate=91944 (inst/sec) elapsed = 0:0:41:23 / Thu Apr 12 19:19:35 2018
GPGPU-Sim uArch: cycles simulated: 2771000  inst.: 228364239 (ipc=82.4) sim_rate=91934 (inst/sec) elapsed = 0:0:41:24 / Thu Apr 12 19:19:36 2018
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(1,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2772500  inst.: 228471463 (ipc=82.4) sim_rate=91940 (inst/sec) elapsed = 0:0:41:25 / Thu Apr 12 19:19:37 2018
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2773500  inst.: 228546942 (ipc=82.4) sim_rate=91933 (inst/sec) elapsed = 0:0:41:26 / Thu Apr 12 19:19:38 2018
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(2,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2774500  inst.: 228622629 (ipc=82.4) sim_rate=91927 (inst/sec) elapsed = 0:0:41:27 / Thu Apr 12 19:19:39 2018
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(8,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2776000  inst.: 228729603 (ipc=82.4) sim_rate=91933 (inst/sec) elapsed = 0:0:41:28 / Thu Apr 12 19:19:40 2018
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2777000  inst.: 228797418 (ipc=82.4) sim_rate=91923 (inst/sec) elapsed = 0:0:41:29 / Thu Apr 12 19:19:41 2018
GPGPU-Sim uArch: cycles simulated: 2778000  inst.: 228866176 (ipc=82.4) sim_rate=91914 (inst/sec) elapsed = 0:0:41:30 / Thu Apr 12 19:19:42 2018
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(0,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2779500  inst.: 228964931 (ipc=82.4) sim_rate=91916 (inst/sec) elapsed = 0:0:41:31 / Thu Apr 12 19:19:43 2018
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2780500  inst.: 229039913 (ipc=82.4) sim_rate=91910 (inst/sec) elapsed = 0:0:41:32 / Thu Apr 12 19:19:44 2018
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2781500  inst.: 229115116 (ipc=82.4) sim_rate=91903 (inst/sec) elapsed = 0:0:41:33 / Thu Apr 12 19:19:45 2018
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2783000  inst.: 229231178 (ipc=82.4) sim_rate=91913 (inst/sec) elapsed = 0:0:41:34 / Thu Apr 12 19:19:46 2018
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2784000  inst.: 229311063 (ipc=82.4) sim_rate=91908 (inst/sec) elapsed = 0:0:41:35 / Thu Apr 12 19:19:47 2018
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2785000  inst.: 229395060 (ipc=82.4) sim_rate=91905 (inst/sec) elapsed = 0:0:41:36 / Thu Apr 12 19:19:48 2018
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2786500  inst.: 229494637 (ipc=82.4) sim_rate=91908 (inst/sec) elapsed = 0:0:41:37 / Thu Apr 12 19:19:49 2018
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2787500  inst.: 229564267 (ipc=82.4) sim_rate=91899 (inst/sec) elapsed = 0:0:41:38 / Thu Apr 12 19:19:50 2018
GPGPU-Sim uArch: cycles simulated: 2788500  inst.: 229635251 (ipc=82.4) sim_rate=91890 (inst/sec) elapsed = 0:0:41:39 / Thu Apr 12 19:19:51 2018
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(8,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2790000  inst.: 229734211 (ipc=82.3) sim_rate=91893 (inst/sec) elapsed = 0:0:41:40 / Thu Apr 12 19:19:52 2018
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2791000  inst.: 229813333 (ipc=82.3) sim_rate=91888 (inst/sec) elapsed = 0:0:41:41 / Thu Apr 12 19:19:53 2018
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2792500  inst.: 229916074 (ipc=82.3) sim_rate=91892 (inst/sec) elapsed = 0:0:41:42 / Thu Apr 12 19:19:54 2018
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(0,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2793500  inst.: 229988961 (ipc=82.3) sim_rate=91885 (inst/sec) elapsed = 0:0:41:43 / Thu Apr 12 19:19:55 2018
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(2,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2794500  inst.: 230057465 (ipc=82.3) sim_rate=91875 (inst/sec) elapsed = 0:0:41:44 / Thu Apr 12 19:19:56 2018
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2796000  inst.: 230157901 (ipc=82.3) sim_rate=91879 (inst/sec) elapsed = 0:0:41:45 / Thu Apr 12 19:19:57 2018
GPGPU-Sim uArch: cycles simulated: 2797000  inst.: 230229248 (ipc=82.3) sim_rate=91871 (inst/sec) elapsed = 0:0:41:46 / Thu Apr 12 19:19:58 2018
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2798000  inst.: 230300057 (ipc=82.3) sim_rate=91862 (inst/sec) elapsed = 0:0:41:47 / Thu Apr 12 19:19:59 2018
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2799000  inst.: 230378338 (ipc=82.3) sim_rate=91857 (inst/sec) elapsed = 0:0:41:48 / Thu Apr 12 19:20:00 2018
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(8,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2800500  inst.: 230480319 (ipc=82.3) sim_rate=91861 (inst/sec) elapsed = 0:0:41:49 / Thu Apr 12 19:20:01 2018
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(0,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2801500  inst.: 230554738 (ipc=82.3) sim_rate=91854 (inst/sec) elapsed = 0:0:41:50 / Thu Apr 12 19:20:02 2018
GPGPU-Sim uArch: cycles simulated: 2802500  inst.: 230621771 (ipc=82.3) sim_rate=91844 (inst/sec) elapsed = 0:0:41:51 / Thu Apr 12 19:20:03 2018
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(0,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2804000  inst.: 230718917 (ipc=82.3) sim_rate=91846 (inst/sec) elapsed = 0:0:41:52 / Thu Apr 12 19:20:04 2018
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2805000  inst.: 230786176 (ipc=82.3) sim_rate=91836 (inst/sec) elapsed = 0:0:41:53 / Thu Apr 12 19:20:05 2018
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(4,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2806500  inst.: 230892017 (ipc=82.3) sim_rate=91842 (inst/sec) elapsed = 0:0:41:54 / Thu Apr 12 19:20:06 2018
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2807500  inst.: 230970156 (ipc=82.3) sim_rate=91837 (inst/sec) elapsed = 0:0:41:55 / Thu Apr 12 19:20:07 2018
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2808500  inst.: 231043865 (ipc=82.3) sim_rate=91829 (inst/sec) elapsed = 0:0:41:56 / Thu Apr 12 19:20:08 2018
GPGPU-Sim uArch: cycles simulated: 2809500  inst.: 231111564 (ipc=82.3) sim_rate=91820 (inst/sec) elapsed = 0:0:41:57 / Thu Apr 12 19:20:09 2018
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2811000  inst.: 231216456 (ipc=82.3) sim_rate=91825 (inst/sec) elapsed = 0:0:41:58 / Thu Apr 12 19:20:10 2018
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2812000  inst.: 231285161 (ipc=82.2) sim_rate=91816 (inst/sec) elapsed = 0:0:41:59 / Thu Apr 12 19:20:11 2018
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2813000  inst.: 231354965 (ipc=82.2) sim_rate=91807 (inst/sec) elapsed = 0:0:42:00 / Thu Apr 12 19:20:12 2018
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(3,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2814500  inst.: 231470116 (ipc=82.2) sim_rate=91816 (inst/sec) elapsed = 0:0:42:01 / Thu Apr 12 19:20:13 2018
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2815500  inst.: 231541942 (ipc=82.2) sim_rate=91808 (inst/sec) elapsed = 0:0:42:02 / Thu Apr 12 19:20:14 2018
GPGPU-Sim uArch: cycles simulated: 2816500  inst.: 231609868 (ipc=82.2) sim_rate=91799 (inst/sec) elapsed = 0:0:42:03 / Thu Apr 12 19:20:15 2018
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(3,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2818000  inst.: 231721645 (ipc=82.2) sim_rate=91807 (inst/sec) elapsed = 0:0:42:04 / Thu Apr 12 19:20:16 2018
GPGPU-Sim uArch: cycles simulated: 2819000  inst.: 231785219 (ipc=82.2) sim_rate=91796 (inst/sec) elapsed = 0:0:42:05 / Thu Apr 12 19:20:17 2018
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2820500  inst.: 231894884 (ipc=82.2) sim_rate=91803 (inst/sec) elapsed = 0:0:42:06 / Thu Apr 12 19:20:18 2018
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2821500  inst.: 231966924 (ipc=82.2) sim_rate=91795 (inst/sec) elapsed = 0:0:42:07 / Thu Apr 12 19:20:19 2018
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2822500  inst.: 232035469 (ipc=82.2) sim_rate=91786 (inst/sec) elapsed = 0:0:42:08 / Thu Apr 12 19:20:20 2018
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2824000  inst.: 232134446 (ipc=82.2) sim_rate=91789 (inst/sec) elapsed = 0:0:42:09 / Thu Apr 12 19:20:21 2018
GPGPU-Sim uArch: cycles simulated: 2825000  inst.: 232206767 (ipc=82.2) sim_rate=91781 (inst/sec) elapsed = 0:0:42:10 / Thu Apr 12 19:20:22 2018
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2826500  inst.: 232315375 (ipc=82.2) sim_rate=91787 (inst/sec) elapsed = 0:0:42:11 / Thu Apr 12 19:20:23 2018
GPGPU-Sim uArch: cycles simulated: 2827500  inst.: 232388904 (ipc=82.2) sim_rate=91780 (inst/sec) elapsed = 0:0:42:12 / Thu Apr 12 19:20:24 2018
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(0,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2828500  inst.: 232456603 (ipc=82.2) sim_rate=91771 (inst/sec) elapsed = 0:0:42:13 / Thu Apr 12 19:20:25 2018
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2830000  inst.: 232555864 (ipc=82.2) sim_rate=91774 (inst/sec) elapsed = 0:0:42:14 / Thu Apr 12 19:20:26 2018
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(0,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2831000  inst.: 232640234 (ipc=82.2) sim_rate=91771 (inst/sec) elapsed = 0:0:42:15 / Thu Apr 12 19:20:27 2018
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2832000  inst.: 232716330 (ipc=82.2) sim_rate=91765 (inst/sec) elapsed = 0:0:42:16 / Thu Apr 12 19:20:28 2018
GPGPU-Sim uArch: cycles simulated: 2833000  inst.: 232791949 (ipc=82.2) sim_rate=91758 (inst/sec) elapsed = 0:0:42:17 / Thu Apr 12 19:20:29 2018
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2834500  inst.: 232894537 (ipc=82.2) sim_rate=91763 (inst/sec) elapsed = 0:0:42:18 / Thu Apr 12 19:20:30 2018
GPGPU-Sim uArch: cycles simulated: 2835000  inst.: 232930772 (ipc=82.2) sim_rate=91741 (inst/sec) elapsed = 0:0:42:19 / Thu Apr 12 19:20:31 2018
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(3,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2836500  inst.: 233028761 (ipc=82.2) sim_rate=91743 (inst/sec) elapsed = 0:0:42:20 / Thu Apr 12 19:20:32 2018
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2837500  inst.: 233102864 (ipc=82.2) sim_rate=91736 (inst/sec) elapsed = 0:0:42:21 / Thu Apr 12 19:20:33 2018
GPGPU-Sim uArch: cycles simulated: 2838500  inst.: 233176391 (ipc=82.1) sim_rate=91729 (inst/sec) elapsed = 0:0:42:22 / Thu Apr 12 19:20:34 2018
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(4,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2839500  inst.: 233243801 (ipc=82.1) sim_rate=91719 (inst/sec) elapsed = 0:0:42:23 / Thu Apr 12 19:20:35 2018
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(8,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2841000  inst.: 233345650 (ipc=82.1) sim_rate=91723 (inst/sec) elapsed = 0:0:42:24 / Thu Apr 12 19:20:36 2018
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2842000  inst.: 233417630 (ipc=82.1) sim_rate=91716 (inst/sec) elapsed = 0:0:42:25 / Thu Apr 12 19:20:37 2018
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(3,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2843500  inst.: 233521387 (ipc=82.1) sim_rate=91720 (inst/sec) elapsed = 0:0:42:26 / Thu Apr 12 19:20:38 2018
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(4,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2844500  inst.: 233591126 (ipc=82.1) sim_rate=91712 (inst/sec) elapsed = 0:0:42:27 / Thu Apr 12 19:20:39 2018
GPGPU-Sim uArch: cycles simulated: 2845500  inst.: 233669806 (ipc=82.1) sim_rate=91707 (inst/sec) elapsed = 0:0:42:28 / Thu Apr 12 19:20:40 2018
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(6,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2847000  inst.: 233774748 (ipc=82.1) sim_rate=91712 (inst/sec) elapsed = 0:0:42:29 / Thu Apr 12 19:20:41 2018
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2848000  inst.: 233851089 (ipc=82.1) sim_rate=91706 (inst/sec) elapsed = 0:0:42:30 / Thu Apr 12 19:20:42 2018
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(6,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2849500  inst.: 233946782 (ipc=82.1) sim_rate=91707 (inst/sec) elapsed = 0:0:42:31 / Thu Apr 12 19:20:43 2018
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(1,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2850500  inst.: 234010172 (ipc=82.1) sim_rate=91696 (inst/sec) elapsed = 0:0:42:32 / Thu Apr 12 19:20:44 2018
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(8,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2852000  inst.: 234122110 (ipc=82.1) sim_rate=91704 (inst/sec) elapsed = 0:0:42:33 / Thu Apr 12 19:20:45 2018
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(1,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2853000  inst.: 234193265 (ipc=82.1) sim_rate=91696 (inst/sec) elapsed = 0:0:42:34 / Thu Apr 12 19:20:46 2018
GPGPU-Sim uArch: cycles simulated: 2854000  inst.: 234251531 (ipc=82.1) sim_rate=91683 (inst/sec) elapsed = 0:0:42:35 / Thu Apr 12 19:20:47 2018
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2855500  inst.: 234356803 (ipc=82.1) sim_rate=91688 (inst/sec) elapsed = 0:0:42:36 / Thu Apr 12 19:20:48 2018
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(8,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2856500  inst.: 234420330 (ipc=82.1) sim_rate=91677 (inst/sec) elapsed = 0:0:42:37 / Thu Apr 12 19:20:49 2018
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2858000  inst.: 234516481 (ipc=82.1) sim_rate=91679 (inst/sec) elapsed = 0:0:42:38 / Thu Apr 12 19:20:50 2018
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(8,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2859000  inst.: 234581394 (ipc=82.1) sim_rate=91669 (inst/sec) elapsed = 0:0:42:39 / Thu Apr 12 19:20:51 2018
GPGPU-Sim uArch: cycles simulated: 2860000  inst.: 234655511 (ipc=82.0) sim_rate=91662 (inst/sec) elapsed = 0:0:42:40 / Thu Apr 12 19:20:52 2018
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2861500  inst.: 234767608 (ipc=82.0) sim_rate=91670 (inst/sec) elapsed = 0:0:42:41 / Thu Apr 12 19:20:53 2018
GPGPU-Sim uArch: cycles simulated: 2862500  inst.: 234838903 (ipc=82.0) sim_rate=91662 (inst/sec) elapsed = 0:0:42:42 / Thu Apr 12 19:20:54 2018
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(6,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2863500  inst.: 234902441 (ipc=82.0) sim_rate=91651 (inst/sec) elapsed = 0:0:42:43 / Thu Apr 12 19:20:55 2018
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(8,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2865000  inst.: 234992877 (ipc=82.0) sim_rate=91650 (inst/sec) elapsed = 0:0:42:44 / Thu Apr 12 19:20:56 2018
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(3,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2866000  inst.: 235062377 (ipc=82.0) sim_rate=91642 (inst/sec) elapsed = 0:0:42:45 / Thu Apr 12 19:20:57 2018
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2867500  inst.: 235169821 (ipc=82.0) sim_rate=91648 (inst/sec) elapsed = 0:0:42:46 / Thu Apr 12 19:20:58 2018
GPGPU-Sim uArch: cycles simulated: 2868500  inst.: 235240667 (ipc=82.0) sim_rate=91640 (inst/sec) elapsed = 0:0:42:47 / Thu Apr 12 19:20:59 2018
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2869500  inst.: 235308916 (ipc=82.0) sim_rate=91631 (inst/sec) elapsed = 0:0:42:48 / Thu Apr 12 19:21:00 2018
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(8,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2871000  inst.: 235406171 (ipc=82.0) sim_rate=91633 (inst/sec) elapsed = 0:0:42:49 / Thu Apr 12 19:21:01 2018
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(4,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2872000  inst.: 235492407 (ipc=82.0) sim_rate=91631 (inst/sec) elapsed = 0:0:42:50 / Thu Apr 12 19:21:02 2018
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(2,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2873500  inst.: 235597614 (ipc=82.0) sim_rate=91636 (inst/sec) elapsed = 0:0:42:51 / Thu Apr 12 19:21:03 2018
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2874500  inst.: 235673579 (ipc=82.0) sim_rate=91630 (inst/sec) elapsed = 0:0:42:52 / Thu Apr 12 19:21:04 2018
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2875500  inst.: 235737354 (ipc=82.0) sim_rate=91619 (inst/sec) elapsed = 0:0:42:53 / Thu Apr 12 19:21:05 2018
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2877000  inst.: 235841732 (ipc=82.0) sim_rate=91624 (inst/sec) elapsed = 0:0:42:54 / Thu Apr 12 19:21:06 2018
GPGPU-Sim uArch: cycles simulated: 2878000  inst.: 235913409 (ipc=82.0) sim_rate=91616 (inst/sec) elapsed = 0:0:42:55 / Thu Apr 12 19:21:07 2018
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(0,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2879000  inst.: 235984724 (ipc=82.0) sim_rate=91608 (inst/sec) elapsed = 0:0:42:56 / Thu Apr 12 19:21:08 2018
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2880500  inst.: 236093913 (ipc=82.0) sim_rate=91615 (inst/sec) elapsed = 0:0:42:57 / Thu Apr 12 19:21:09 2018
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2881500  inst.: 236160620 (ipc=82.0) sim_rate=91606 (inst/sec) elapsed = 0:0:42:58 / Thu Apr 12 19:21:10 2018
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(7,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2882500  inst.: 236226056 (ipc=82.0) sim_rate=91595 (inst/sec) elapsed = 0:0:42:59 / Thu Apr 12 19:21:11 2018
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2884000  inst.: 236334089 (ipc=81.9) sim_rate=91602 (inst/sec) elapsed = 0:0:43:00 / Thu Apr 12 19:21:12 2018
GPGPU-Sim uArch: cycles simulated: 2885000  inst.: 236415147 (ipc=81.9) sim_rate=91598 (inst/sec) elapsed = 0:0:43:01 / Thu Apr 12 19:21:13 2018
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(5,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2886000  inst.: 236488863 (ipc=81.9) sim_rate=91591 (inst/sec) elapsed = 0:0:43:02 / Thu Apr 12 19:21:14 2018
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2887500  inst.: 236595860 (ipc=81.9) sim_rate=91597 (inst/sec) elapsed = 0:0:43:03 / Thu Apr 12 19:21:15 2018
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(3,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2888500  inst.: 236661909 (ipc=81.9) sim_rate=91587 (inst/sec) elapsed = 0:0:43:04 / Thu Apr 12 19:21:16 2018
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2889500  inst.: 236730981 (ipc=81.9) sim_rate=91578 (inst/sec) elapsed = 0:0:43:05 / Thu Apr 12 19:21:17 2018
GPGPU-Sim uArch: cycles simulated: 2890500  inst.: 236804029 (ipc=81.9) sim_rate=91571 (inst/sec) elapsed = 0:0:43:06 / Thu Apr 12 19:21:18 2018
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(0,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(8,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2892000  inst.: 236917834 (ipc=81.9) sim_rate=91580 (inst/sec) elapsed = 0:0:43:07 / Thu Apr 12 19:21:19 2018
GPGPU-Sim uArch: cycles simulated: 2893000  inst.: 236984433 (ipc=81.9) sim_rate=91570 (inst/sec) elapsed = 0:0:43:08 / Thu Apr 12 19:21:20 2018
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2894500  inst.: 237089000 (ipc=81.9) sim_rate=91575 (inst/sec) elapsed = 0:0:43:09 / Thu Apr 12 19:21:21 2018
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(8,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2895500  inst.: 237153361 (ipc=81.9) sim_rate=91565 (inst/sec) elapsed = 0:0:43:10 / Thu Apr 12 19:21:22 2018
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2896500  inst.: 237219918 (ipc=81.9) sim_rate=91555 (inst/sec) elapsed = 0:0:43:11 / Thu Apr 12 19:21:23 2018
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(0,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2898000  inst.: 237325460 (ipc=81.9) sim_rate=91560 (inst/sec) elapsed = 0:0:43:12 / Thu Apr 12 19:21:24 2018
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(4,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2899000  inst.: 237403218 (ipc=81.9) sim_rate=91555 (inst/sec) elapsed = 0:0:43:13 / Thu Apr 12 19:21:25 2018
GPGPU-Sim uArch: cycles simulated: 2900000  inst.: 237476894 (ipc=81.9) sim_rate=91548 (inst/sec) elapsed = 0:0:43:14 / Thu Apr 12 19:21:26 2018
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(8,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2901000  inst.: 237549134 (ipc=81.9) sim_rate=91541 (inst/sec) elapsed = 0:0:43:15 / Thu Apr 12 19:21:27 2018
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(3,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2902500  inst.: 237653363 (ipc=81.9) sim_rate=91545 (inst/sec) elapsed = 0:0:43:16 / Thu Apr 12 19:21:28 2018
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(3,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2903500  inst.: 237718688 (ipc=81.9) sim_rate=91535 (inst/sec) elapsed = 0:0:43:17 / Thu Apr 12 19:21:29 2018
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2905000  inst.: 237817609 (ipc=81.9) sim_rate=91538 (inst/sec) elapsed = 0:0:43:18 / Thu Apr 12 19:21:30 2018
GPGPU-Sim uArch: cycles simulated: 2906000  inst.: 237887648 (ipc=81.9) sim_rate=91530 (inst/sec) elapsed = 0:0:43:19 / Thu Apr 12 19:21:31 2018
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(1,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2907500  inst.: 237993427 (ipc=81.9) sim_rate=91535 (inst/sec) elapsed = 0:0:43:20 / Thu Apr 12 19:21:32 2018
GPGPU-Sim uArch: cycles simulated: 2908500  inst.: 238059111 (ipc=81.8) sim_rate=91525 (inst/sec) elapsed = 0:0:43:21 / Thu Apr 12 19:21:33 2018
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2910000  inst.: 238171291 (ipc=81.8) sim_rate=91533 (inst/sec) elapsed = 0:0:43:22 / Thu Apr 12 19:21:34 2018
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2911000  inst.: 238229342 (ipc=81.8) sim_rate=91521 (inst/sec) elapsed = 0:0:43:23 / Thu Apr 12 19:21:35 2018
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2912000  inst.: 238306989 (ipc=81.8) sim_rate=91515 (inst/sec) elapsed = 0:0:43:24 / Thu Apr 12 19:21:36 2018
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2913000  inst.: 238383127 (ipc=81.8) sim_rate=91509 (inst/sec) elapsed = 0:0:43:25 / Thu Apr 12 19:21:37 2018
GPGPU-Sim uArch: cycles simulated: 2914000  inst.: 238453794 (ipc=81.8) sim_rate=91501 (inst/sec) elapsed = 0:0:43:26 / Thu Apr 12 19:21:38 2018
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2915500  inst.: 238553130 (ipc=81.8) sim_rate=91504 (inst/sec) elapsed = 0:0:43:27 / Thu Apr 12 19:21:39 2018
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(7,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2916500  inst.: 238620318 (ipc=81.8) sim_rate=91495 (inst/sec) elapsed = 0:0:43:28 / Thu Apr 12 19:21:40 2018
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(3,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2917500  inst.: 238692080 (ipc=81.8) sim_rate=91487 (inst/sec) elapsed = 0:0:43:29 / Thu Apr 12 19:21:41 2018
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2919000  inst.: 238797019 (ipc=81.8) sim_rate=91493 (inst/sec) elapsed = 0:0:43:30 / Thu Apr 12 19:21:42 2018
GPGPU-Sim uArch: cycles simulated: 2920000  inst.: 238870411 (ipc=81.8) sim_rate=91486 (inst/sec) elapsed = 0:0:43:31 / Thu Apr 12 19:21:43 2018
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(3,5,0) tid=(1,3,0)
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(1,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2921500  inst.: 238973287 (ipc=81.8) sim_rate=91490 (inst/sec) elapsed = 0:0:43:32 / Thu Apr 12 19:21:44 2018
GPGPU-Sim uArch: cycles simulated: 2922500  inst.: 239040022 (ipc=81.8) sim_rate=91481 (inst/sec) elapsed = 0:0:43:33 / Thu Apr 12 19:21:45 2018
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2923500  inst.: 239108752 (ipc=81.8) sim_rate=91472 (inst/sec) elapsed = 0:0:43:34 / Thu Apr 12 19:21:46 2018
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2925000  inst.: 239209057 (ipc=81.8) sim_rate=91475 (inst/sec) elapsed = 0:0:43:35 / Thu Apr 12 19:21:47 2018
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2926000  inst.: 239278961 (ipc=81.8) sim_rate=91467 (inst/sec) elapsed = 0:0:43:36 / Thu Apr 12 19:21:48 2018
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2927500  inst.: 239380612 (ipc=81.8) sim_rate=91471 (inst/sec) elapsed = 0:0:43:37 / Thu Apr 12 19:21:49 2018
GPGPU-Sim uArch: cycles simulated: 2928500  inst.: 239448956 (ipc=81.8) sim_rate=91462 (inst/sec) elapsed = 0:0:43:38 / Thu Apr 12 19:21:50 2018
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2929500  inst.: 239523559 (ipc=81.8) sim_rate=91456 (inst/sec) elapsed = 0:0:43:39 / Thu Apr 12 19:21:51 2018
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2931000  inst.: 239625662 (ipc=81.8) sim_rate=91460 (inst/sec) elapsed = 0:0:43:40 / Thu Apr 12 19:21:52 2018
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2932000  inst.: 239694211 (ipc=81.8) sim_rate=91451 (inst/sec) elapsed = 0:0:43:41 / Thu Apr 12 19:21:53 2018
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(5,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2933000  inst.: 239763070 (ipc=81.7) sim_rate=91442 (inst/sec) elapsed = 0:0:43:42 / Thu Apr 12 19:21:54 2018
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2934500  inst.: 239875054 (ipc=81.7) sim_rate=91450 (inst/sec) elapsed = 0:0:43:43 / Thu Apr 12 19:21:55 2018
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2935500  inst.: 239953928 (ipc=81.7) sim_rate=91445 (inst/sec) elapsed = 0:0:43:44 / Thu Apr 12 19:21:56 2018
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(8,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2937000  inst.: 240060877 (ipc=81.7) sim_rate=91451 (inst/sec) elapsed = 0:0:43:45 / Thu Apr 12 19:21:57 2018
GPGPU-Sim uArch: cycles simulated: 2938000  inst.: 240127558 (ipc=81.7) sim_rate=91442 (inst/sec) elapsed = 0:0:43:46 / Thu Apr 12 19:21:58 2018
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(0,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2939500  inst.: 240227605 (ipc=81.7) sim_rate=91445 (inst/sec) elapsed = 0:0:43:47 / Thu Apr 12 19:21:59 2018
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(4,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2940500  inst.: 240305467 (ipc=81.7) sim_rate=91440 (inst/sec) elapsed = 0:0:43:48 / Thu Apr 12 19:22:00 2018
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2941500  inst.: 240377816 (ipc=81.7) sim_rate=91433 (inst/sec) elapsed = 0:0:43:49 / Thu Apr 12 19:22:01 2018
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2942500  inst.: 240449271 (ipc=81.7) sim_rate=91425 (inst/sec) elapsed = 0:0:43:50 / Thu Apr 12 19:22:02 2018
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2944000  inst.: 240562339 (ipc=81.7) sim_rate=91433 (inst/sec) elapsed = 0:0:43:51 / Thu Apr 12 19:22:03 2018
GPGPU-Sim uArch: cycles simulated: 2945000  inst.: 240621657 (ipc=81.7) sim_rate=91421 (inst/sec) elapsed = 0:0:43:52 / Thu Apr 12 19:22:04 2018
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2946000  inst.: 240697315 (ipc=81.7) sim_rate=91415 (inst/sec) elapsed = 0:0:43:53 / Thu Apr 12 19:22:05 2018
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(0,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2947500  inst.: 240807923 (ipc=81.7) sim_rate=91422 (inst/sec) elapsed = 0:0:43:54 / Thu Apr 12 19:22:06 2018
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2948500  inst.: 240874281 (ipc=81.7) sim_rate=91413 (inst/sec) elapsed = 0:0:43:55 / Thu Apr 12 19:22:07 2018
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(6,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2949500  inst.: 240937584 (ipc=81.7) sim_rate=91402 (inst/sec) elapsed = 0:0:43:56 / Thu Apr 12 19:22:08 2018
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(6,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2951000  inst.: 241043252 (ipc=81.7) sim_rate=91408 (inst/sec) elapsed = 0:0:43:57 / Thu Apr 12 19:22:09 2018
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(4,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2952000  inst.: 241123892 (ipc=81.7) sim_rate=91404 (inst/sec) elapsed = 0:0:43:58 / Thu Apr 12 19:22:10 2018
GPGPU-Sim uArch: cycles simulated: 2953000  inst.: 241194036 (ipc=81.7) sim_rate=91395 (inst/sec) elapsed = 0:0:43:59 / Thu Apr 12 19:22:11 2018
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(0,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2954500  inst.: 241305423 (ipc=81.7) sim_rate=91403 (inst/sec) elapsed = 0:0:44:00 / Thu Apr 12 19:22:12 2018
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2955500  inst.: 241375232 (ipc=81.7) sim_rate=91395 (inst/sec) elapsed = 0:0:44:01 / Thu Apr 12 19:22:13 2018
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2956500  inst.: 241442639 (ipc=81.7) sim_rate=91386 (inst/sec) elapsed = 0:0:44:02 / Thu Apr 12 19:22:14 2018
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2958000  inst.: 241543474 (ipc=81.7) sim_rate=91389 (inst/sec) elapsed = 0:0:44:03 / Thu Apr 12 19:22:15 2018
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2959000  inst.: 241614206 (ipc=81.7) sim_rate=91382 (inst/sec) elapsed = 0:0:44:04 / Thu Apr 12 19:22:16 2018
GPGPU-Sim uArch: cycles simulated: 2960000  inst.: 241686916 (ipc=81.7) sim_rate=91375 (inst/sec) elapsed = 0:0:44:05 / Thu Apr 12 19:22:17 2018
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2961500  inst.: 241789494 (ipc=81.6) sim_rate=91379 (inst/sec) elapsed = 0:0:44:06 / Thu Apr 12 19:22:18 2018
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2962500  inst.: 241857707 (ipc=81.6) sim_rate=91370 (inst/sec) elapsed = 0:0:44:07 / Thu Apr 12 19:22:19 2018
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2964000  inst.: 241971892 (ipc=81.6) sim_rate=91379 (inst/sec) elapsed = 0:0:44:08 / Thu Apr 12 19:22:20 2018
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2965000  inst.: 242041503 (ipc=81.6) sim_rate=91370 (inst/sec) elapsed = 0:0:44:09 / Thu Apr 12 19:22:21 2018
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(1,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2966500  inst.: 242140368 (ipc=81.6) sim_rate=91373 (inst/sec) elapsed = 0:0:44:10 / Thu Apr 12 19:22:22 2018
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2968000  inst.: 242242291 (ipc=81.6) sim_rate=91377 (inst/sec) elapsed = 0:0:44:11 / Thu Apr 12 19:22:23 2018
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2969000  inst.: 242321675 (ipc=81.6) sim_rate=91373 (inst/sec) elapsed = 0:0:44:12 / Thu Apr 12 19:22:24 2018
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2970500  inst.: 242422530 (ipc=81.6) sim_rate=91376 (inst/sec) elapsed = 0:0:44:13 / Thu Apr 12 19:22:25 2018
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(6,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2972000  inst.: 242534256 (ipc=81.6) sim_rate=91384 (inst/sec) elapsed = 0:0:44:14 / Thu Apr 12 19:22:26 2018
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(3,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2973000  inst.: 242615471 (ipc=81.6) sim_rate=91380 (inst/sec) elapsed = 0:0:44:15 / Thu Apr 12 19:22:27 2018
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(3,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2974000  inst.: 242694127 (ipc=81.6) sim_rate=91375 (inst/sec) elapsed = 0:0:44:16 / Thu Apr 12 19:22:28 2018
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2975500  inst.: 242793552 (ipc=81.6) sim_rate=91378 (inst/sec) elapsed = 0:0:44:17 / Thu Apr 12 19:22:29 2018
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(2,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2977000  inst.: 242900835 (ipc=81.6) sim_rate=91384 (inst/sec) elapsed = 0:0:44:18 / Thu Apr 12 19:22:30 2018
GPGPU-Sim uArch: cycles simulated: 2978000  inst.: 242970171 (ipc=81.6) sim_rate=91376 (inst/sec) elapsed = 0:0:44:19 / Thu Apr 12 19:22:31 2018
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2979500  inst.: 243076516 (ipc=81.6) sim_rate=91382 (inst/sec) elapsed = 0:0:44:20 / Thu Apr 12 19:22:32 2018
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2981000  inst.: 243168591 (ipc=81.6) sim_rate=91382 (inst/sec) elapsed = 0:0:44:21 / Thu Apr 12 19:22:33 2018
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(7,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2982000  inst.: 243236590 (ipc=81.6) sim_rate=91373 (inst/sec) elapsed = 0:0:44:22 / Thu Apr 12 19:22:34 2018
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(7,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2983000  inst.: 243303138 (ipc=81.6) sim_rate=91364 (inst/sec) elapsed = 0:0:44:23 / Thu Apr 12 19:22:35 2018
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2984500  inst.: 243400400 (ipc=81.6) sim_rate=91366 (inst/sec) elapsed = 0:0:44:24 / Thu Apr 12 19:22:36 2018
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2986000  inst.: 243491683 (ipc=81.5) sim_rate=91366 (inst/sec) elapsed = 0:0:44:25 / Thu Apr 12 19:22:37 2018
GPGPU-Sim uArch: cycles simulated: 2987000  inst.: 243562936 (ipc=81.5) sim_rate=91358 (inst/sec) elapsed = 0:0:44:26 / Thu Apr 12 19:22:38 2018
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2988000  inst.: 243633252 (ipc=81.5) sim_rate=91351 (inst/sec) elapsed = 0:0:44:27 / Thu Apr 12 19:22:39 2018
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2989500  inst.: 243730456 (ipc=81.5) sim_rate=91353 (inst/sec) elapsed = 0:0:44:28 / Thu Apr 12 19:22:40 2018
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(7,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2990500  inst.: 243798119 (ipc=81.5) sim_rate=91344 (inst/sec) elapsed = 0:0:44:29 / Thu Apr 12 19:22:41 2018
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2992000  inst.: 243893792 (ipc=81.5) sim_rate=91345 (inst/sec) elapsed = 0:0:44:30 / Thu Apr 12 19:22:42 2018
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2993000  inst.: 243969255 (ipc=81.5) sim_rate=91340 (inst/sec) elapsed = 0:0:44:31 / Thu Apr 12 19:22:43 2018
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(5,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2994500  inst.: 244079420 (ipc=81.5) sim_rate=91347 (inst/sec) elapsed = 0:0:44:32 / Thu Apr 12 19:22:44 2018
GPGPU-Sim uArch: cycles simulated: 2995500  inst.: 244150357 (ipc=81.5) sim_rate=91339 (inst/sec) elapsed = 0:0:44:33 / Thu Apr 12 19:22:45 2018
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2997000  inst.: 244245885 (ipc=81.5) sim_rate=91341 (inst/sec) elapsed = 0:0:44:34 / Thu Apr 12 19:22:46 2018
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(1,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2998000  inst.: 244324587 (ipc=81.5) sim_rate=91336 (inst/sec) elapsed = 0:0:44:35 / Thu Apr 12 19:22:47 2018
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(7,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2999500  inst.: 244435482 (ipc=81.5) sim_rate=91343 (inst/sec) elapsed = 0:0:44:36 / Thu Apr 12 19:22:48 2018
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3001000  inst.: 244543028 (ipc=81.5) sim_rate=91349 (inst/sec) elapsed = 0:0:44:37 / Thu Apr 12 19:22:49 2018
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(2,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3002000  inst.: 244620568 (ipc=81.5) sim_rate=91344 (inst/sec) elapsed = 0:0:44:38 / Thu Apr 12 19:22:50 2018
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3003000  inst.: 244687489 (ipc=81.5) sim_rate=91335 (inst/sec) elapsed = 0:0:44:39 / Thu Apr 12 19:22:51 2018
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(0,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3004500  inst.: 244785677 (ipc=81.5) sim_rate=91337 (inst/sec) elapsed = 0:0:44:40 / Thu Apr 12 19:22:52 2018
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(4,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3005500  inst.: 244854552 (ipc=81.5) sim_rate=91329 (inst/sec) elapsed = 0:0:44:41 / Thu Apr 12 19:22:53 2018
GPGPU-Sim uArch: cycles simulated: 3006500  inst.: 244926325 (ipc=81.5) sim_rate=91322 (inst/sec) elapsed = 0:0:44:42 / Thu Apr 12 19:22:54 2018
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3008000  inst.: 245024359 (ipc=81.5) sim_rate=91324 (inst/sec) elapsed = 0:0:44:43 / Thu Apr 12 19:22:55 2018
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3009000  inst.: 245088486 (ipc=81.5) sim_rate=91314 (inst/sec) elapsed = 0:0:44:44 / Thu Apr 12 19:22:56 2018
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3010000  inst.: 245156081 (ipc=81.4) sim_rate=91305 (inst/sec) elapsed = 0:0:44:45 / Thu Apr 12 19:22:57 2018
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3011500  inst.: 245264236 (ipc=81.4) sim_rate=91312 (inst/sec) elapsed = 0:0:44:46 / Thu Apr 12 19:22:58 2018
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(4,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3012500  inst.: 245333682 (ipc=81.4) sim_rate=91303 (inst/sec) elapsed = 0:0:44:47 / Thu Apr 12 19:22:59 2018
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3014000  inst.: 245437899 (ipc=81.4) sim_rate=91308 (inst/sec) elapsed = 0:0:44:48 / Thu Apr 12 19:23:00 2018
GPGPU-Sim uArch: cycles simulated: 3015000  inst.: 245504990 (ipc=81.4) sim_rate=91299 (inst/sec) elapsed = 0:0:44:49 / Thu Apr 12 19:23:01 2018
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3016000  inst.: 245569595 (ipc=81.4) sim_rate=91289 (inst/sec) elapsed = 0:0:44:50 / Thu Apr 12 19:23:02 2018
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3017500  inst.: 245665124 (ipc=81.4) sim_rate=91291 (inst/sec) elapsed = 0:0:44:51 / Thu Apr 12 19:23:03 2018
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3018500  inst.: 245736901 (ipc=81.4) sim_rate=91284 (inst/sec) elapsed = 0:0:44:52 / Thu Apr 12 19:23:04 2018
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3020000  inst.: 245845984 (ipc=81.4) sim_rate=91290 (inst/sec) elapsed = 0:0:44:53 / Thu Apr 12 19:23:05 2018
GPGPU-Sim uArch: cycles simulated: 3021000  inst.: 245917850 (ipc=81.4) sim_rate=91283 (inst/sec) elapsed = 0:0:44:54 / Thu Apr 12 19:23:06 2018
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(1,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3022500  inst.: 246017209 (ipc=81.4) sim_rate=91286 (inst/sec) elapsed = 0:0:44:55 / Thu Apr 12 19:23:07 2018
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(6,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3023500  inst.: 246091866 (ipc=81.4) sim_rate=91280 (inst/sec) elapsed = 0:0:44:56 / Thu Apr 12 19:23:08 2018
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(8,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3025000  inst.: 246191312 (ipc=81.4) sim_rate=91283 (inst/sec) elapsed = 0:0:44:57 / Thu Apr 12 19:23:09 2018
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(5,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3026000  inst.: 246256958 (ipc=81.4) sim_rate=91273 (inst/sec) elapsed = 0:0:44:58 / Thu Apr 12 19:23:10 2018
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(7,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3027500  inst.: 246366519 (ipc=81.4) sim_rate=91280 (inst/sec) elapsed = 0:0:44:59 / Thu Apr 12 19:23:11 2018
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3028500  inst.: 246435612 (ipc=81.4) sim_rate=91272 (inst/sec) elapsed = 0:0:45:00 / Thu Apr 12 19:23:12 2018
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(5,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3030000  inst.: 246553114 (ipc=81.4) sim_rate=91282 (inst/sec) elapsed = 0:0:45:01 / Thu Apr 12 19:23:13 2018
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(7,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3031000  inst.: 246614907 (ipc=81.4) sim_rate=91271 (inst/sec) elapsed = 0:0:45:02 / Thu Apr 12 19:23:14 2018
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(7,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3032500  inst.: 246721939 (ipc=81.4) sim_rate=91277 (inst/sec) elapsed = 0:0:45:03 / Thu Apr 12 19:23:15 2018
GPGPU-Sim uArch: cycles simulated: 3033500  inst.: 246797667 (ipc=81.4) sim_rate=91271 (inst/sec) elapsed = 0:0:45:04 / Thu Apr 12 19:23:16 2018
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(6,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3035000  inst.: 246905971 (ipc=81.4) sim_rate=91277 (inst/sec) elapsed = 0:0:45:05 / Thu Apr 12 19:23:17 2018
GPGPU-Sim uArch: cycles simulated: 3036000  inst.: 246973246 (ipc=81.3) sim_rate=91268 (inst/sec) elapsed = 0:0:45:06 / Thu Apr 12 19:23:18 2018
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(5,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3037500  inst.: 247083733 (ipc=81.3) sim_rate=91275 (inst/sec) elapsed = 0:0:45:07 / Thu Apr 12 19:23:19 2018
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(5,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3038500  inst.: 247148831 (ipc=81.3) sim_rate=91266 (inst/sec) elapsed = 0:0:45:08 / Thu Apr 12 19:23:20 2018
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3040000  inst.: 247253690 (ipc=81.3) sim_rate=91271 (inst/sec) elapsed = 0:0:45:09 / Thu Apr 12 19:23:21 2018
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3041000  inst.: 247318969 (ipc=81.3) sim_rate=91261 (inst/sec) elapsed = 0:0:45:10 / Thu Apr 12 19:23:22 2018
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(1,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3042500  inst.: 247434882 (ipc=81.3) sim_rate=91270 (inst/sec) elapsed = 0:0:45:11 / Thu Apr 12 19:23:23 2018
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3043500  inst.: 247504750 (ipc=81.3) sim_rate=91262 (inst/sec) elapsed = 0:0:45:12 / Thu Apr 12 19:23:24 2018
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3045000  inst.: 247617953 (ipc=81.3) sim_rate=91270 (inst/sec) elapsed = 0:0:45:13 / Thu Apr 12 19:23:25 2018
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(1,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3046000  inst.: 247697782 (ipc=81.3) sim_rate=91266 (inst/sec) elapsed = 0:0:45:14 / Thu Apr 12 19:23:26 2018
GPGPU-Sim uArch: cycles simulated: 3047000  inst.: 247765050 (ipc=81.3) sim_rate=91257 (inst/sec) elapsed = 0:0:45:15 / Thu Apr 12 19:23:27 2018
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(5,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3048500  inst.: 247862118 (ipc=81.3) sim_rate=91259 (inst/sec) elapsed = 0:0:45:16 / Thu Apr 12 19:23:28 2018
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(0,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3049500  inst.: 247934428 (ipc=81.3) sim_rate=91253 (inst/sec) elapsed = 0:0:45:17 / Thu Apr 12 19:23:29 2018
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(6,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3051000  inst.: 248038157 (ipc=81.3) sim_rate=91257 (inst/sec) elapsed = 0:0:45:18 / Thu Apr 12 19:23:30 2018
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3052000  inst.: 248106950 (ipc=81.3) sim_rate=91249 (inst/sec) elapsed = 0:0:45:19 / Thu Apr 12 19:23:31 2018
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3053500  inst.: 248224864 (ipc=81.3) sim_rate=91259 (inst/sec) elapsed = 0:0:45:20 / Thu Apr 12 19:23:32 2018
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3054500  inst.: 248303506 (ipc=81.3) sim_rate=91254 (inst/sec) elapsed = 0:0:45:21 / Thu Apr 12 19:23:33 2018
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3056000  inst.: 248411157 (ipc=81.3) sim_rate=91260 (inst/sec) elapsed = 0:0:45:22 / Thu Apr 12 19:23:34 2018
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(6,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3057500  inst.: 248521462 (ipc=81.3) sim_rate=91267 (inst/sec) elapsed = 0:0:45:23 / Thu Apr 12 19:23:35 2018
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3058500  inst.: 248590825 (ipc=81.3) sim_rate=91259 (inst/sec) elapsed = 0:0:45:24 / Thu Apr 12 19:23:36 2018
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3060000  inst.: 248716763 (ipc=81.3) sim_rate=91272 (inst/sec) elapsed = 0:0:45:25 / Thu Apr 12 19:23:37 2018
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(5,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3061000  inst.: 248782809 (ipc=81.3) sim_rate=91262 (inst/sec) elapsed = 0:0:45:26 / Thu Apr 12 19:23:38 2018
GPGPU-Sim uArch: cycles simulated: 3062000  inst.: 248847878 (ipc=81.3) sim_rate=91253 (inst/sec) elapsed = 0:0:45:27 / Thu Apr 12 19:23:39 2018
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3063500  inst.: 248962338 (ipc=81.3) sim_rate=91261 (inst/sec) elapsed = 0:0:45:28 / Thu Apr 12 19:23:40 2018
GPGPU-Sim uArch: cycles simulated: 3064500  inst.: 249031853 (ipc=81.3) sim_rate=91253 (inst/sec) elapsed = 0:0:45:29 / Thu Apr 12 19:23:41 2018
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3065500  inst.: 249108287 (ipc=81.3) sim_rate=91248 (inst/sec) elapsed = 0:0:45:30 / Thu Apr 12 19:23:42 2018
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3067000  inst.: 249211476 (ipc=81.3) sim_rate=91252 (inst/sec) elapsed = 0:0:45:31 / Thu Apr 12 19:23:43 2018
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(8,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3068000  inst.: 249284071 (ipc=81.3) sim_rate=91245 (inst/sec) elapsed = 0:0:45:32 / Thu Apr 12 19:23:44 2018
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(4,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3069000  inst.: 249364689 (ipc=81.3) sim_rate=91242 (inst/sec) elapsed = 0:0:45:33 / Thu Apr 12 19:23:45 2018
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3070500  inst.: 249467639 (ipc=81.2) sim_rate=91246 (inst/sec) elapsed = 0:0:45:34 / Thu Apr 12 19:23:46 2018
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3071500  inst.: 249546785 (ipc=81.2) sim_rate=91241 (inst/sec) elapsed = 0:0:45:35 / Thu Apr 12 19:23:47 2018
GPGPU-Sim uArch: cycles simulated: 3072500  inst.: 249618896 (ipc=81.2) sim_rate=91234 (inst/sec) elapsed = 0:0:45:36 / Thu Apr 12 19:23:48 2018
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(5,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3074000  inst.: 249745857 (ipc=81.2) sim_rate=91248 (inst/sec) elapsed = 0:0:45:37 / Thu Apr 12 19:23:49 2018
GPGPU-Sim uArch: cycles simulated: 3075000  inst.: 249821813 (ipc=81.2) sim_rate=91242 (inst/sec) elapsed = 0:0:45:38 / Thu Apr 12 19:23:50 2018
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(7,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3076500  inst.: 249939697 (ipc=81.2) sim_rate=91252 (inst/sec) elapsed = 0:0:45:39 / Thu Apr 12 19:23:51 2018
GPGPU-Sim uArch: cycles simulated: 3077500  inst.: 250006754 (ipc=81.2) sim_rate=91243 (inst/sec) elapsed = 0:0:45:40 / Thu Apr 12 19:23:52 2018
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3079000  inst.: 250108881 (ipc=81.2) sim_rate=91247 (inst/sec) elapsed = 0:0:45:41 / Thu Apr 12 19:23:53 2018
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3080000  inst.: 250185819 (ipc=81.2) sim_rate=91242 (inst/sec) elapsed = 0:0:45:42 / Thu Apr 12 19:23:54 2018
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(3,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3081500  inst.: 250302487 (ipc=81.2) sim_rate=91251 (inst/sec) elapsed = 0:0:45:43 / Thu Apr 12 19:23:55 2018
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(6,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3082500  inst.: 250378600 (ipc=81.2) sim_rate=91245 (inst/sec) elapsed = 0:0:45:44 / Thu Apr 12 19:23:56 2018
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(8,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3083500  inst.: 250442843 (ipc=81.2) sim_rate=91236 (inst/sec) elapsed = 0:0:45:45 / Thu Apr 12 19:23:57 2018
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(5,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3085000  inst.: 250554513 (ipc=81.2) sim_rate=91243 (inst/sec) elapsed = 0:0:45:46 / Thu Apr 12 19:23:58 2018
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3086000  inst.: 250633697 (ipc=81.2) sim_rate=91239 (inst/sec) elapsed = 0:0:45:47 / Thu Apr 12 19:23:59 2018
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(8,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3087500  inst.: 250745054 (ipc=81.2) sim_rate=91246 (inst/sec) elapsed = 0:0:45:48 / Thu Apr 12 19:24:00 2018
GPGPU-Sim uArch: cycles simulated: 3088500  inst.: 250809197 (ipc=81.2) sim_rate=91236 (inst/sec) elapsed = 0:0:45:49 / Thu Apr 12 19:24:01 2018
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(0,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3090000  inst.: 250906286 (ipc=81.2) sim_rate=91238 (inst/sec) elapsed = 0:0:45:50 / Thu Apr 12 19:24:02 2018
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(7,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3091000  inst.: 250978069 (ipc=81.2) sim_rate=91231 (inst/sec) elapsed = 0:0:45:51 / Thu Apr 12 19:24:03 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3091065,0), 3 CTAs running
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3092500  inst.: 251072163 (ipc=81.2) sim_rate=91232 (inst/sec) elapsed = 0:0:45:52 / Thu Apr 12 19:24:04 2018
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3093500  inst.: 251141315 (ipc=81.2) sim_rate=91224 (inst/sec) elapsed = 0:0:45:53 / Thu Apr 12 19:24:05 2018
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(7,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3094500  inst.: 251216679 (ipc=81.2) sim_rate=91218 (inst/sec) elapsed = 0:0:45:54 / Thu Apr 12 19:24:06 2018
GPGPU-Sim uArch: cycles simulated: 3095500  inst.: 251291453 (ipc=81.2) sim_rate=91212 (inst/sec) elapsed = 0:0:45:55 / Thu Apr 12 19:24:07 2018
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3097000  inst.: 251412315 (ipc=81.2) sim_rate=91223 (inst/sec) elapsed = 0:0:45:56 / Thu Apr 12 19:24:08 2018
GPGPU-Sim uArch: cycles simulated: 3098000  inst.: 251480390 (ipc=81.2) sim_rate=91215 (inst/sec) elapsed = 0:0:45:57 / Thu Apr 12 19:24:09 2018
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(5,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3099000  inst.: 251544010 (ipc=81.2) sim_rate=91205 (inst/sec) elapsed = 0:0:45:58 / Thu Apr 12 19:24:10 2018
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(8,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3100000  inst.: 251614606 (ipc=81.2) sim_rate=91197 (inst/sec) elapsed = 0:0:45:59 / Thu Apr 12 19:24:11 2018
GPGPU-Sim uArch: cycles simulated: 3101000  inst.: 251682041 (ipc=81.2) sim_rate=91189 (inst/sec) elapsed = 0:0:46:00 / Thu Apr 12 19:24:12 2018
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(1,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3102000  inst.: 251754082 (ipc=81.2) sim_rate=91182 (inst/sec) elapsed = 0:0:46:01 / Thu Apr 12 19:24:13 2018
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(0,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3103000  inst.: 251825024 (ipc=81.2) sim_rate=91174 (inst/sec) elapsed = 0:0:46:02 / Thu Apr 12 19:24:14 2018
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3104000  inst.: 251895728 (ipc=81.2) sim_rate=91167 (inst/sec) elapsed = 0:0:46:03 / Thu Apr 12 19:24:15 2018
GPGPU-Sim uArch: cycles simulated: 3105000  inst.: 251968015 (ipc=81.1) sim_rate=91160 (inst/sec) elapsed = 0:0:46:04 / Thu Apr 12 19:24:16 2018
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3106000  inst.: 252031571 (ipc=81.1) sim_rate=91150 (inst/sec) elapsed = 0:0:46:05 / Thu Apr 12 19:24:17 2018
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3107000  inst.: 252097869 (ipc=81.1) sim_rate=91141 (inst/sec) elapsed = 0:0:46:06 / Thu Apr 12 19:24:18 2018
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(2,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3108500  inst.: 252188617 (ipc=81.1) sim_rate=91141 (inst/sec) elapsed = 0:0:46:07 / Thu Apr 12 19:24:19 2018
GPGPU-Sim uArch: cycles simulated: 3109500  inst.: 252264269 (ipc=81.1) sim_rate=91135 (inst/sec) elapsed = 0:0:46:08 / Thu Apr 12 19:24:20 2018
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(4,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3110500  inst.: 252339968 (ipc=81.1) sim_rate=91130 (inst/sec) elapsed = 0:0:46:09 / Thu Apr 12 19:24:21 2018
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3111500  inst.: 252409349 (ipc=81.1) sim_rate=91122 (inst/sec) elapsed = 0:0:46:10 / Thu Apr 12 19:24:22 2018
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3113000  inst.: 252518575 (ipc=81.1) sim_rate=91129 (inst/sec) elapsed = 0:0:46:11 / Thu Apr 12 19:24:23 2018
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(2,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3114000  inst.: 252598541 (ipc=81.1) sim_rate=91125 (inst/sec) elapsed = 0:0:46:12 / Thu Apr 12 19:24:24 2018
GPGPU-Sim uArch: cycles simulated: 3115000  inst.: 252667559 (ipc=81.1) sim_rate=91117 (inst/sec) elapsed = 0:0:46:13 / Thu Apr 12 19:24:25 2018
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(1,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3116000  inst.: 252740830 (ipc=81.1) sim_rate=91110 (inst/sec) elapsed = 0:0:46:14 / Thu Apr 12 19:24:26 2018
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3117500  inst.: 252842463 (ipc=81.1) sim_rate=91114 (inst/sec) elapsed = 0:0:46:15 / Thu Apr 12 19:24:27 2018
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(5,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3118500  inst.: 252908987 (ipc=81.1) sim_rate=91105 (inst/sec) elapsed = 0:0:46:16 / Thu Apr 12 19:24:28 2018
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(8,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3119500  inst.: 252973744 (ipc=81.1) sim_rate=91096 (inst/sec) elapsed = 0:0:46:17 / Thu Apr 12 19:24:29 2018
GPGPU-Sim uArch: cycles simulated: 3120500  inst.: 253043599 (ipc=81.1) sim_rate=91088 (inst/sec) elapsed = 0:0:46:18 / Thu Apr 12 19:24:30 2018
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(4,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3121500  inst.: 253110149 (ipc=81.1) sim_rate=91079 (inst/sec) elapsed = 0:0:46:19 / Thu Apr 12 19:24:31 2018
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(7,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3122500  inst.: 253177086 (ipc=81.1) sim_rate=91070 (inst/sec) elapsed = 0:0:46:20 / Thu Apr 12 19:24:32 2018
GPGPU-Sim uArch: cycles simulated: 3123500  inst.: 253250273 (ipc=81.1) sim_rate=91064 (inst/sec) elapsed = 0:0:46:21 / Thu Apr 12 19:24:33 2018
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(2,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3124500  inst.: 253324342 (ipc=81.1) sim_rate=91058 (inst/sec) elapsed = 0:0:46:22 / Thu Apr 12 19:24:34 2018
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3125500  inst.: 253394406 (ipc=81.1) sim_rate=91050 (inst/sec) elapsed = 0:0:46:23 / Thu Apr 12 19:24:35 2018
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(4,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3126500  inst.: 253459465 (ipc=81.1) sim_rate=91041 (inst/sec) elapsed = 0:0:46:24 / Thu Apr 12 19:24:36 2018
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(0,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3128000  inst.: 253550921 (ipc=81.1) sim_rate=91041 (inst/sec) elapsed = 0:0:46:25 / Thu Apr 12 19:24:37 2018
GPGPU-Sim uArch: cycles simulated: 3129000  inst.: 253623797 (ipc=81.1) sim_rate=91035 (inst/sec) elapsed = 0:0:46:26 / Thu Apr 12 19:24:38 2018
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3130000  inst.: 253685883 (ipc=81.0) sim_rate=91024 (inst/sec) elapsed = 0:0:46:27 / Thu Apr 12 19:24:39 2018
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(2,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3131000  inst.: 253764231 (ipc=81.0) sim_rate=91020 (inst/sec) elapsed = 0:0:46:28 / Thu Apr 12 19:24:40 2018
GPGPU-Sim uArch: cycles simulated: 3132000  inst.: 253830627 (ipc=81.0) sim_rate=91011 (inst/sec) elapsed = 0:0:46:29 / Thu Apr 12 19:24:41 2018
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3133000  inst.: 253896906 (ipc=81.0) sim_rate=91002 (inst/sec) elapsed = 0:0:46:30 / Thu Apr 12 19:24:42 2018
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(7,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3134000  inst.: 253967345 (ipc=81.0) sim_rate=90995 (inst/sec) elapsed = 0:0:46:31 / Thu Apr 12 19:24:43 2018
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3135000  inst.: 254036577 (ipc=81.0) sim_rate=90987 (inst/sec) elapsed = 0:0:46:32 / Thu Apr 12 19:24:44 2018
GPGPU-Sim uArch: cycles simulated: 3136000  inst.: 254100250 (ipc=81.0) sim_rate=90977 (inst/sec) elapsed = 0:0:46:33 / Thu Apr 12 19:24:45 2018
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3137000  inst.: 254159092 (ipc=81.0) sim_rate=90966 (inst/sec) elapsed = 0:0:46:34 / Thu Apr 12 19:24:46 2018
GPGPU-Sim uArch: cycles simulated: 3138000  inst.: 254214542 (ipc=81.0) sim_rate=90953 (inst/sec) elapsed = 0:0:46:35 / Thu Apr 12 19:24:47 2018
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3138383,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3139000  inst.: 254282342 (ipc=81.0) sim_rate=90945 (inst/sec) elapsed = 0:0:46:36 / Thu Apr 12 19:24:48 2018
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3140000  inst.: 254351547 (ipc=81.0) sim_rate=90937 (inst/sec) elapsed = 0:0:46:37 / Thu Apr 12 19:24:49 2018
GPGPU-Sim uArch: cycles simulated: 3141000  inst.: 254423129 (ipc=81.0) sim_rate=90930 (inst/sec) elapsed = 0:0:46:38 / Thu Apr 12 19:24:50 2018
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(1,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3142500  inst.: 254528506 (ipc=81.0) sim_rate=90935 (inst/sec) elapsed = 0:0:46:39 / Thu Apr 12 19:24:51 2018
GPGPU-Sim uArch: cycles simulated: 3143500  inst.: 254602100 (ipc=81.0) sim_rate=90929 (inst/sec) elapsed = 0:0:46:40 / Thu Apr 12 19:24:52 2018
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3144500  inst.: 254675877 (ipc=81.0) sim_rate=90923 (inst/sec) elapsed = 0:0:46:41 / Thu Apr 12 19:24:53 2018
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3146000  inst.: 254770161 (ipc=81.0) sim_rate=90924 (inst/sec) elapsed = 0:0:46:42 / Thu Apr 12 19:24:54 2018
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3147000  inst.: 254828404 (ipc=81.0) sim_rate=90912 (inst/sec) elapsed = 0:0:46:43 / Thu Apr 12 19:24:55 2018
GPGPU-Sim uArch: cycles simulated: 3148000  inst.: 254878427 (ipc=81.0) sim_rate=90898 (inst/sec) elapsed = 0:0:46:44 / Thu Apr 12 19:24:56 2018
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(3,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3149500  inst.: 254984509 (ipc=81.0) sim_rate=90903 (inst/sec) elapsed = 0:0:46:45 / Thu Apr 12 19:24:57 2018
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3150500  inst.: 255065484 (ipc=81.0) sim_rate=90900 (inst/sec) elapsed = 0:0:46:46 / Thu Apr 12 19:24:58 2018
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3151500  inst.: 255138961 (ipc=81.0) sim_rate=90893 (inst/sec) elapsed = 0:0:46:47 / Thu Apr 12 19:24:59 2018
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(3,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3152500  inst.: 255213222 (ipc=81.0) sim_rate=90887 (inst/sec) elapsed = 0:0:46:48 / Thu Apr 12 19:25:00 2018
GPGPU-Sim uArch: cycles simulated: 3153500  inst.: 255282620 (ipc=81.0) sim_rate=90880 (inst/sec) elapsed = 0:0:46:49 / Thu Apr 12 19:25:01 2018
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3154500  inst.: 255346971 (ipc=80.9) sim_rate=90870 (inst/sec) elapsed = 0:0:46:50 / Thu Apr 12 19:25:02 2018
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(5,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3155500  inst.: 255414416 (ipc=80.9) sim_rate=90862 (inst/sec) elapsed = 0:0:46:51 / Thu Apr 12 19:25:03 2018
GPGPU-Sim uArch: cycles simulated: 3156500  inst.: 255495181 (ipc=80.9) sim_rate=90858 (inst/sec) elapsed = 0:0:46:52 / Thu Apr 12 19:25:04 2018
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3157500  inst.: 255555875 (ipc=80.9) sim_rate=90848 (inst/sec) elapsed = 0:0:46:53 / Thu Apr 12 19:25:05 2018
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3158500  inst.: 255625285 (ipc=80.9) sim_rate=90840 (inst/sec) elapsed = 0:0:46:54 / Thu Apr 12 19:25:06 2018
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(2,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3160000  inst.: 255732480 (ipc=80.9) sim_rate=90846 (inst/sec) elapsed = 0:0:46:55 / Thu Apr 12 19:25:07 2018
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3161000  inst.: 255796809 (ipc=80.9) sim_rate=90836 (inst/sec) elapsed = 0:0:46:56 / Thu Apr 12 19:25:08 2018
GPGPU-Sim uArch: cycles simulated: 3162000  inst.: 255872197 (ipc=80.9) sim_rate=90831 (inst/sec) elapsed = 0:0:46:57 / Thu Apr 12 19:25:09 2018
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(2,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3163000  inst.: 255943406 (ipc=80.9) sim_rate=90824 (inst/sec) elapsed = 0:0:46:58 / Thu Apr 12 19:25:10 2018
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3164000  inst.: 256013992 (ipc=80.9) sim_rate=90817 (inst/sec) elapsed = 0:0:46:59 / Thu Apr 12 19:25:11 2018
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3165000  inst.: 256088020 (ipc=80.9) sim_rate=90811 (inst/sec) elapsed = 0:0:47:00 / Thu Apr 12 19:25:12 2018
GPGPU-Sim uArch: cycles simulated: 3166000  inst.: 256166836 (ipc=80.9) sim_rate=90807 (inst/sec) elapsed = 0:0:47:01 / Thu Apr 12 19:25:13 2018
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(4,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3167000  inst.: 256237418 (ipc=80.9) sim_rate=90799 (inst/sec) elapsed = 0:0:47:02 / Thu Apr 12 19:25:14 2018
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(3,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3168000  inst.: 256305754 (ipc=80.9) sim_rate=90791 (inst/sec) elapsed = 0:0:47:03 / Thu Apr 12 19:25:15 2018
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3169500  inst.: 256407994 (ipc=80.9) sim_rate=90796 (inst/sec) elapsed = 0:0:47:04 / Thu Apr 12 19:25:16 2018
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(6,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3170500  inst.: 256489437 (ipc=80.9) sim_rate=90792 (inst/sec) elapsed = 0:0:47:05 / Thu Apr 12 19:25:17 2018
GPGPU-Sim uArch: cycles simulated: 3171000  inst.: 256529789 (ipc=80.9) sim_rate=90774 (inst/sec) elapsed = 0:0:47:06 / Thu Apr 12 19:25:18 2018
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3172500  inst.: 256627895 (ipc=80.9) sim_rate=90777 (inst/sec) elapsed = 0:0:47:07 / Thu Apr 12 19:25:19 2018
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3173500  inst.: 256700018 (ipc=80.9) sim_rate=90770 (inst/sec) elapsed = 0:0:47:08 / Thu Apr 12 19:25:20 2018
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3174500  inst.: 256771405 (ipc=80.9) sim_rate=90764 (inst/sec) elapsed = 0:0:47:09 / Thu Apr 12 19:25:21 2018
GPGPU-Sim uArch: cycles simulated: 3175500  inst.: 256850013 (ipc=80.9) sim_rate=90759 (inst/sec) elapsed = 0:0:47:10 / Thu Apr 12 19:25:22 2018
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3176500  inst.: 256917988 (ipc=80.9) sim_rate=90751 (inst/sec) elapsed = 0:0:47:11 / Thu Apr 12 19:25:23 2018
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3178000  inst.: 257003514 (ipc=80.9) sim_rate=90749 (inst/sec) elapsed = 0:0:47:12 / Thu Apr 12 19:25:24 2018
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(8,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3179000  inst.: 257076168 (ipc=80.9) sim_rate=90743 (inst/sec) elapsed = 0:0:47:13 / Thu Apr 12 19:25:25 2018
GPGPU-Sim uArch: cycles simulated: 3180000  inst.: 257144496 (ipc=80.9) sim_rate=90735 (inst/sec) elapsed = 0:0:47:14 / Thu Apr 12 19:25:26 2018
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3181000  inst.: 257217383 (ipc=80.9) sim_rate=90729 (inst/sec) elapsed = 0:0:47:15 / Thu Apr 12 19:25:27 2018
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3182000  inst.: 257285419 (ipc=80.9) sim_rate=90721 (inst/sec) elapsed = 0:0:47:16 / Thu Apr 12 19:25:28 2018
GPGPU-Sim uArch: cycles simulated: 3183000  inst.: 257357507 (ipc=80.9) sim_rate=90714 (inst/sec) elapsed = 0:0:47:17 / Thu Apr 12 19:25:29 2018
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(3,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3184000  inst.: 257421812 (ipc=80.8) sim_rate=90705 (inst/sec) elapsed = 0:0:47:18 / Thu Apr 12 19:25:30 2018
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(0,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3185000  inst.: 257495162 (ipc=80.8) sim_rate=90699 (inst/sec) elapsed = 0:0:47:19 / Thu Apr 12 19:25:31 2018
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(7,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3186000  inst.: 257564922 (ipc=80.8) sim_rate=90691 (inst/sec) elapsed = 0:0:47:20 / Thu Apr 12 19:25:32 2018
GPGPU-Sim uArch: cycles simulated: 3187000  inst.: 257628720 (ipc=80.8) sim_rate=90682 (inst/sec) elapsed = 0:0:47:21 / Thu Apr 12 19:25:33 2018
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3188000  inst.: 257690590 (ipc=80.8) sim_rate=90672 (inst/sec) elapsed = 0:0:47:22 / Thu Apr 12 19:25:34 2018
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(7,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3189000  inst.: 257757726 (ipc=80.8) sim_rate=90663 (inst/sec) elapsed = 0:0:47:23 / Thu Apr 12 19:25:35 2018
GPGPU-Sim uArch: cycles simulated: 3190000  inst.: 257831178 (ipc=80.8) sim_rate=90657 (inst/sec) elapsed = 0:0:47:24 / Thu Apr 12 19:25:36 2018
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3191000  inst.: 257891157 (ipc=80.8) sim_rate=90647 (inst/sec) elapsed = 0:0:47:25 / Thu Apr 12 19:25:37 2018
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(6,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3192000  inst.: 257956942 (ipc=80.8) sim_rate=90638 (inst/sec) elapsed = 0:0:47:26 / Thu Apr 12 19:25:38 2018
GPGPU-Sim uArch: cycles simulated: 3193000  inst.: 258029092 (ipc=80.8) sim_rate=90631 (inst/sec) elapsed = 0:0:47:27 / Thu Apr 12 19:25:39 2018
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(7,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3194000  inst.: 258099034 (ipc=80.8) sim_rate=90624 (inst/sec) elapsed = 0:0:47:28 / Thu Apr 12 19:25:40 2018
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(8,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3195000  inst.: 258166767 (ipc=80.8) sim_rate=90616 (inst/sec) elapsed = 0:0:47:29 / Thu Apr 12 19:25:41 2018
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(8,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3196000  inst.: 258238469 (ipc=80.8) sim_rate=90609 (inst/sec) elapsed = 0:0:47:30 / Thu Apr 12 19:25:42 2018
GPGPU-Sim uArch: cycles simulated: 3197000  inst.: 258311666 (ipc=80.8) sim_rate=90603 (inst/sec) elapsed = 0:0:47:31 / Thu Apr 12 19:25:43 2018
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3198500  inst.: 258408859 (ipc=80.8) sim_rate=90606 (inst/sec) elapsed = 0:0:47:32 / Thu Apr 12 19:25:44 2018
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3199500  inst.: 258485154 (ipc=80.8) sim_rate=90601 (inst/sec) elapsed = 0:0:47:33 / Thu Apr 12 19:25:45 2018
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3200500  inst.: 258559656 (ipc=80.8) sim_rate=90595 (inst/sec) elapsed = 0:0:47:34 / Thu Apr 12 19:25:46 2018
GPGPU-Sim uArch: cycles simulated: 3201500  inst.: 258622914 (ipc=80.8) sim_rate=90585 (inst/sec) elapsed = 0:0:47:35 / Thu Apr 12 19:25:47 2018
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(6,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3202500  inst.: 258691535 (ipc=80.8) sim_rate=90578 (inst/sec) elapsed = 0:0:47:36 / Thu Apr 12 19:25:48 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3202837,0), 4 CTAs running
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(7,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3203500  inst.: 258764273 (ipc=80.8) sim_rate=90572 (inst/sec) elapsed = 0:0:47:37 / Thu Apr 12 19:25:49 2018
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(5,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3204500  inst.: 258831071 (ipc=80.8) sim_rate=90563 (inst/sec) elapsed = 0:0:47:38 / Thu Apr 12 19:25:50 2018
GPGPU-Sim uArch: cycles simulated: 3205500  inst.: 258901138 (ipc=80.8) sim_rate=90556 (inst/sec) elapsed = 0:0:47:39 / Thu Apr 12 19:25:51 2018
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3206500  inst.: 258964267 (ipc=80.8) sim_rate=90546 (inst/sec) elapsed = 0:0:47:40 / Thu Apr 12 19:25:52 2018
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3207500  inst.: 259038450 (ipc=80.8) sim_rate=90541 (inst/sec) elapsed = 0:0:47:41 / Thu Apr 12 19:25:53 2018
GPGPU-Sim uArch: cycles simulated: 3208500  inst.: 259113926 (ipc=80.8) sim_rate=90535 (inst/sec) elapsed = 0:0:47:42 / Thu Apr 12 19:25:54 2018
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(4,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3209500  inst.: 259184847 (ipc=80.8) sim_rate=90529 (inst/sec) elapsed = 0:0:47:43 / Thu Apr 12 19:25:55 2018
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3210500  inst.: 259250419 (ipc=80.8) sim_rate=90520 (inst/sec) elapsed = 0:0:47:44 / Thu Apr 12 19:25:56 2018
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3211500  inst.: 259315439 (ipc=80.7) sim_rate=90511 (inst/sec) elapsed = 0:0:47:45 / Thu Apr 12 19:25:57 2018
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3213000  inst.: 259410626 (ipc=80.7) sim_rate=90513 (inst/sec) elapsed = 0:0:47:46 / Thu Apr 12 19:25:58 2018
GPGPU-Sim uArch: cycles simulated: 3214000  inst.: 259477410 (ipc=80.7) sim_rate=90504 (inst/sec) elapsed = 0:0:47:47 / Thu Apr 12 19:25:59 2018
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3215000  inst.: 259554573 (ipc=80.7) sim_rate=90500 (inst/sec) elapsed = 0:0:47:48 / Thu Apr 12 19:26:00 2018
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(2,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3216000  inst.: 259629933 (ipc=80.7) sim_rate=90494 (inst/sec) elapsed = 0:0:47:49 / Thu Apr 12 19:26:01 2018
GPGPU-Sim uArch: cycles simulated: 3217000  inst.: 259695555 (ipc=80.7) sim_rate=90486 (inst/sec) elapsed = 0:0:47:50 / Thu Apr 12 19:26:02 2018
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3218000  inst.: 259760474 (ipc=80.7) sim_rate=90477 (inst/sec) elapsed = 0:0:47:51 / Thu Apr 12 19:26:03 2018
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3219500  inst.: 259857650 (ipc=80.7) sim_rate=90479 (inst/sec) elapsed = 0:0:47:52 / Thu Apr 12 19:26:04 2018
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(2,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3220500  inst.: 259926648 (ipc=80.7) sim_rate=90472 (inst/sec) elapsed = 0:0:47:53 / Thu Apr 12 19:26:05 2018
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(6,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3221500  inst.: 259998913 (ipc=80.7) sim_rate=90465 (inst/sec) elapsed = 0:0:47:54 / Thu Apr 12 19:26:06 2018
GPGPU-Sim uArch: cycles simulated: 3222500  inst.: 260061146 (ipc=80.7) sim_rate=90456 (inst/sec) elapsed = 0:0:47:55 / Thu Apr 12 19:26:07 2018
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3224000  inst.: 260162355 (ipc=80.7) sim_rate=90459 (inst/sec) elapsed = 0:0:47:56 / Thu Apr 12 19:26:08 2018
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(7,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3225000  inst.: 260220375 (ipc=80.7) sim_rate=90448 (inst/sec) elapsed = 0:0:47:57 / Thu Apr 12 19:26:09 2018
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(8,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3226000  inst.: 260289120 (ipc=80.7) sim_rate=90440 (inst/sec) elapsed = 0:0:47:58 / Thu Apr 12 19:26:10 2018
GPGPU-Sim uArch: cycles simulated: 3227000  inst.: 260361548 (ipc=80.7) sim_rate=90434 (inst/sec) elapsed = 0:0:47:59 / Thu Apr 12 19:26:11 2018
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3228000  inst.: 260430046 (ipc=80.7) sim_rate=90427 (inst/sec) elapsed = 0:0:48:00 / Thu Apr 12 19:26:12 2018
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3229000  inst.: 260499222 (ipc=80.7) sim_rate=90419 (inst/sec) elapsed = 0:0:48:01 / Thu Apr 12 19:26:13 2018
GPGPU-Sim uArch: cycles simulated: 3230000  inst.: 260570956 (ipc=80.7) sim_rate=90413 (inst/sec) elapsed = 0:0:48:02 / Thu Apr 12 19:26:14 2018
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(4,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3230500  inst.: 260605219 (ipc=80.7) sim_rate=90393 (inst/sec) elapsed = 0:0:48:03 / Thu Apr 12 19:26:15 2018
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3232000  inst.: 260707817 (ipc=80.7) sim_rate=90397 (inst/sec) elapsed = 0:0:48:04 / Thu Apr 12 19:26:16 2018
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(8,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3233000  inst.: 260785650 (ipc=80.7) sim_rate=90393 (inst/sec) elapsed = 0:0:48:05 / Thu Apr 12 19:26:17 2018
GPGPU-Sim uArch: cycles simulated: 3234000  inst.: 260846108 (ipc=80.7) sim_rate=90383 (inst/sec) elapsed = 0:0:48:06 / Thu Apr 12 19:26:18 2018
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(0,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3235000  inst.: 260905730 (ipc=80.7) sim_rate=90372 (inst/sec) elapsed = 0:0:48:07 / Thu Apr 12 19:26:19 2018
GPGPU-Sim uArch: cycles simulated: 3236000  inst.: 260966922 (ipc=80.6) sim_rate=90362 (inst/sec) elapsed = 0:0:48:08 / Thu Apr 12 19:26:20 2018
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3237000  inst.: 261036501 (ipc=80.6) sim_rate=90355 (inst/sec) elapsed = 0:0:48:09 / Thu Apr 12 19:26:21 2018
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(7,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3238000  inst.: 261110306 (ipc=80.6) sim_rate=90349 (inst/sec) elapsed = 0:0:48:10 / Thu Apr 12 19:26:22 2018
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(8,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3239000  inst.: 261177015 (ipc=80.6) sim_rate=90341 (inst/sec) elapsed = 0:0:48:11 / Thu Apr 12 19:26:23 2018
GPGPU-Sim uArch: cycles simulated: 3240000  inst.: 261248484 (ipc=80.6) sim_rate=90334 (inst/sec) elapsed = 0:0:48:12 / Thu Apr 12 19:26:24 2018
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(2,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3241500  inst.: 261343963 (ipc=80.6) sim_rate=90336 (inst/sec) elapsed = 0:0:48:13 / Thu Apr 12 19:26:25 2018
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(8,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3242500  inst.: 261411226 (ipc=80.6) sim_rate=90328 (inst/sec) elapsed = 0:0:48:14 / Thu Apr 12 19:26:26 2018
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(1,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3243500  inst.: 261480475 (ipc=80.6) sim_rate=90321 (inst/sec) elapsed = 0:0:48:15 / Thu Apr 12 19:26:27 2018
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(3,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3245000  inst.: 261574826 (ipc=80.6) sim_rate=90322 (inst/sec) elapsed = 0:0:48:16 / Thu Apr 12 19:26:28 2018
GPGPU-Sim uArch: cycles simulated: 3246000  inst.: 261641152 (ipc=80.6) sim_rate=90314 (inst/sec) elapsed = 0:0:48:17 / Thu Apr 12 19:26:29 2018
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3247000  inst.: 261716510 (ipc=80.6) sim_rate=90309 (inst/sec) elapsed = 0:0:48:18 / Thu Apr 12 19:26:30 2018
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3248000  inst.: 261781200 (ipc=80.6) sim_rate=90300 (inst/sec) elapsed = 0:0:48:19 / Thu Apr 12 19:26:31 2018
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3249000  inst.: 261850110 (ipc=80.6) sim_rate=90293 (inst/sec) elapsed = 0:0:48:20 / Thu Apr 12 19:26:32 2018
GPGPU-Sim uArch: cycles simulated: 3250000  inst.: 261914393 (ipc=80.6) sim_rate=90284 (inst/sec) elapsed = 0:0:48:21 / Thu Apr 12 19:26:33 2018
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(3,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3251000  inst.: 261992253 (ipc=80.6) sim_rate=90279 (inst/sec) elapsed = 0:0:48:22 / Thu Apr 12 19:26:34 2018
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3252500  inst.: 262092707 (ipc=80.6) sim_rate=90283 (inst/sec) elapsed = 0:0:48:23 / Thu Apr 12 19:26:35 2018
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3253500  inst.: 262159009 (ipc=80.6) sim_rate=90275 (inst/sec) elapsed = 0:0:48:24 / Thu Apr 12 19:26:36 2018
GPGPU-Sim uArch: cycles simulated: 3254500  inst.: 262228461 (ipc=80.6) sim_rate=90267 (inst/sec) elapsed = 0:0:48:25 / Thu Apr 12 19:26:37 2018
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(0,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3255500  inst.: 262301118 (ipc=80.6) sim_rate=90261 (inst/sec) elapsed = 0:0:48:26 / Thu Apr 12 19:26:38 2018
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3257000  inst.: 262407813 (ipc=80.6) sim_rate=90267 (inst/sec) elapsed = 0:0:48:27 / Thu Apr 12 19:26:39 2018
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3258000  inst.: 262477137 (ipc=80.6) sim_rate=90260 (inst/sec) elapsed = 0:0:48:28 / Thu Apr 12 19:26:40 2018
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(3,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3259000  inst.: 262544731 (ipc=80.6) sim_rate=90252 (inst/sec) elapsed = 0:0:48:29 / Thu Apr 12 19:26:41 2018
GPGPU-Sim uArch: cycles simulated: 3260000  inst.: 262606895 (ipc=80.6) sim_rate=90242 (inst/sec) elapsed = 0:0:48:30 / Thu Apr 12 19:26:42 2018
GPGPU-Sim PTX: 266700000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3261000  inst.: 262675169 (ipc=80.6) sim_rate=90235 (inst/sec) elapsed = 0:0:48:31 / Thu Apr 12 19:26:43 2018
GPGPU-Sim PTX: 266800000 instructions simulated : ctaid=(4,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3262000  inst.: 262748615 (ipc=80.5) sim_rate=90229 (inst/sec) elapsed = 0:0:48:32 / Thu Apr 12 19:26:44 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3262308,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3262500  inst.: 262785212 (ipc=80.5) sim_rate=90211 (inst/sec) elapsed = 0:0:48:33 / Thu Apr 12 19:26:45 2018
GPGPU-Sim PTX: 266900000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3263500  inst.: 262859900 (ipc=80.5) sim_rate=90205 (inst/sec) elapsed = 0:0:48:34 / Thu Apr 12 19:26:46 2018
GPGPU-Sim PTX: 267000000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3264500  inst.: 262928951 (ipc=80.5) sim_rate=90198 (inst/sec) elapsed = 0:0:48:35 / Thu Apr 12 19:26:47 2018
GPGPU-Sim uArch: cycles simulated: 3265500  inst.: 263000669 (ipc=80.5) sim_rate=90192 (inst/sec) elapsed = 0:0:48:36 / Thu Apr 12 19:26:48 2018
GPGPU-Sim PTX: 267100000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3266500  inst.: 263069376 (ipc=80.5) sim_rate=90184 (inst/sec) elapsed = 0:0:48:37 / Thu Apr 12 19:26:49 2018
GPGPU-Sim PTX: 267200000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3267500  inst.: 263135588 (ipc=80.5) sim_rate=90176 (inst/sec) elapsed = 0:0:48:38 / Thu Apr 12 19:26:50 2018
GPGPU-Sim uArch: cycles simulated: 3268500  inst.: 263207971 (ipc=80.5) sim_rate=90170 (inst/sec) elapsed = 0:0:48:39 / Thu Apr 12 19:26:51 2018
GPGPU-Sim PTX: 267300000 instructions simulated : ctaid=(2,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3269500  inst.: 263278022 (ipc=80.5) sim_rate=90163 (inst/sec) elapsed = 0:0:48:40 / Thu Apr 12 19:26:52 2018
GPGPU-Sim PTX: 267400000 instructions simulated : ctaid=(5,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3270500  inst.: 263357929 (ipc=80.5) sim_rate=90160 (inst/sec) elapsed = 0:0:48:41 / Thu Apr 12 19:26:53 2018
GPGPU-Sim PTX: 267500000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3272000  inst.: 263460984 (ipc=80.5) sim_rate=90164 (inst/sec) elapsed = 0:0:48:42 / Thu Apr 12 19:26:54 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3272552,0), 4 CTAs running
GPGPU-Sim PTX: 267600000 instructions simulated : ctaid=(3,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3273000  inst.: 263524212 (ipc=80.5) sim_rate=90155 (inst/sec) elapsed = 0:0:48:43 / Thu Apr 12 19:26:55 2018
GPGPU-Sim uArch: cycles simulated: 3274000  inst.: 263586061 (ipc=80.5) sim_rate=90145 (inst/sec) elapsed = 0:0:48:44 / Thu Apr 12 19:26:56 2018
GPGPU-Sim PTX: 267700000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3274850,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3275000  inst.: 263654065 (ipc=80.5) sim_rate=90138 (inst/sec) elapsed = 0:0:48:45 / Thu Apr 12 19:26:57 2018
GPGPU-Sim PTX: 267800000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3276000  inst.: 263713842 (ipc=80.5) sim_rate=90127 (inst/sec) elapsed = 0:0:48:46 / Thu Apr 12 19:26:58 2018
GPGPU-Sim PTX: 267900000 instructions simulated : ctaid=(6,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3277500  inst.: 263816591 (ipc=80.5) sim_rate=90132 (inst/sec) elapsed = 0:0:48:47 / Thu Apr 12 19:26:59 2018
GPGPU-Sim uArch: cycles simulated: 3278500  inst.: 263881152 (ipc=80.5) sim_rate=90123 (inst/sec) elapsed = 0:0:48:48 / Thu Apr 12 19:27:00 2018
GPGPU-Sim PTX: 268000000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3279500  inst.: 263944054 (ipc=80.5) sim_rate=90114 (inst/sec) elapsed = 0:0:48:49 / Thu Apr 12 19:27:01 2018
GPGPU-Sim PTX: 268100000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3281000  inst.: 264037394 (ipc=80.5) sim_rate=90115 (inst/sec) elapsed = 0:0:48:50 / Thu Apr 12 19:27:02 2018
GPGPU-Sim PTX: 268200000 instructions simulated : ctaid=(2,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3282000  inst.: 264096599 (ipc=80.5) sim_rate=90104 (inst/sec) elapsed = 0:0:48:51 / Thu Apr 12 19:27:03 2018
GPGPU-Sim uArch: cycles simulated: 3283000  inst.: 264156422 (ipc=80.5) sim_rate=90094 (inst/sec) elapsed = 0:0:48:52 / Thu Apr 12 19:27:04 2018
GPGPU-Sim PTX: 268300000 instructions simulated : ctaid=(2,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3284000  inst.: 264228629 (ipc=80.5) sim_rate=90088 (inst/sec) elapsed = 0:0:48:53 / Thu Apr 12 19:27:05 2018
GPGPU-Sim PTX: 268400000 instructions simulated : ctaid=(8,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3285000  inst.: 264300040 (ipc=80.5) sim_rate=90081 (inst/sec) elapsed = 0:0:48:54 / Thu Apr 12 19:27:06 2018
GPGPU-Sim uArch: cycles simulated: 3286000  inst.: 264363549 (ipc=80.5) sim_rate=90072 (inst/sec) elapsed = 0:0:48:55 / Thu Apr 12 19:27:07 2018
GPGPU-Sim PTX: 268500000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3287000  inst.: 264426992 (ipc=80.4) sim_rate=90063 (inst/sec) elapsed = 0:0:48:56 / Thu Apr 12 19:27:08 2018
GPGPU-Sim PTX: 268600000 instructions simulated : ctaid=(3,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3288000  inst.: 264498398 (ipc=80.4) sim_rate=90057 (inst/sec) elapsed = 0:0:48:57 / Thu Apr 12 19:27:09 2018
GPGPU-Sim PTX: 268700000 instructions simulated : ctaid=(4,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3289500  inst.: 264596148 (ipc=80.4) sim_rate=90059 (inst/sec) elapsed = 0:0:48:58 / Thu Apr 12 19:27:10 2018
GPGPU-Sim uArch: cycles simulated: 3290500  inst.: 264659197 (ipc=80.4) sim_rate=90050 (inst/sec) elapsed = 0:0:48:59 / Thu Apr 12 19:27:11 2018
GPGPU-Sim PTX: 268800000 instructions simulated : ctaid=(7,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3291500  inst.: 264722689 (ipc=80.4) sim_rate=90041 (inst/sec) elapsed = 0:0:49:00 / Thu Apr 12 19:27:12 2018
GPGPU-Sim PTX: 268900000 instructions simulated : ctaid=(8,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3292500  inst.: 264787216 (ipc=80.4) sim_rate=90033 (inst/sec) elapsed = 0:0:49:01 / Thu Apr 12 19:27:13 2018
GPGPU-Sim uArch: cycles simulated: 3293500  inst.: 264857340 (ipc=80.4) sim_rate=90026 (inst/sec) elapsed = 0:0:49:02 / Thu Apr 12 19:27:14 2018
GPGPU-Sim PTX: 269000000 instructions simulated : ctaid=(6,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3295000  inst.: 264955264 (ipc=80.4) sim_rate=90028 (inst/sec) elapsed = 0:0:49:03 / Thu Apr 12 19:27:15 2018
GPGPU-Sim PTX: 269100000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3296000  inst.: 265021320 (ipc=80.4) sim_rate=90020 (inst/sec) elapsed = 0:0:49:04 / Thu Apr 12 19:27:16 2018
GPGPU-Sim PTX: 269200000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3297000  inst.: 265085439 (ipc=80.4) sim_rate=90012 (inst/sec) elapsed = 0:0:49:05 / Thu Apr 12 19:27:17 2018
GPGPU-Sim uArch: cycles simulated: 3298000  inst.: 265150520 (ipc=80.4) sim_rate=90003 (inst/sec) elapsed = 0:0:49:06 / Thu Apr 12 19:27:18 2018
GPGPU-Sim PTX: 269300000 instructions simulated : ctaid=(2,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3299000  inst.: 265221183 (ipc=80.4) sim_rate=89997 (inst/sec) elapsed = 0:0:49:07 / Thu Apr 12 19:27:19 2018
GPGPU-Sim PTX: 269400000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3300000  inst.: 265295368 (ipc=80.4) sim_rate=89991 (inst/sec) elapsed = 0:0:49:08 / Thu Apr 12 19:27:20 2018
GPGPU-Sim PTX: 269500000 instructions simulated : ctaid=(4,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3301000  inst.: 265364623 (ipc=80.4) sim_rate=89984 (inst/sec) elapsed = 0:0:49:09 / Thu Apr 12 19:27:21 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3301144,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3302000  inst.: 265423560 (ipc=80.4) sim_rate=89974 (inst/sec) elapsed = 0:0:49:10 / Thu Apr 12 19:27:22 2018
GPGPU-Sim PTX: 269600000 instructions simulated : ctaid=(2,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3303000  inst.: 265487421 (ipc=80.4) sim_rate=89965 (inst/sec) elapsed = 0:0:49:11 / Thu Apr 12 19:27:23 2018
GPGPU-Sim PTX: 269700000 instructions simulated : ctaid=(1,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3304000  inst.: 265555909 (ipc=80.4) sim_rate=89957 (inst/sec) elapsed = 0:0:49:12 / Thu Apr 12 19:27:24 2018
GPGPU-Sim uArch: cycles simulated: 3305000  inst.: 265632735 (ipc=80.4) sim_rate=89953 (inst/sec) elapsed = 0:0:49:13 / Thu Apr 12 19:27:25 2018
GPGPU-Sim PTX: 269800000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3306000  inst.: 265699388 (ipc=80.4) sim_rate=89945 (inst/sec) elapsed = 0:0:49:14 / Thu Apr 12 19:27:26 2018
GPGPU-Sim PTX: 269900000 instructions simulated : ctaid=(1,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3307000  inst.: 265760803 (ipc=80.4) sim_rate=89935 (inst/sec) elapsed = 0:0:49:15 / Thu Apr 12 19:27:27 2018
GPGPU-Sim PTX: 270000000 instructions simulated : ctaid=(0,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3308500  inst.: 265849698 (ipc=80.4) sim_rate=89935 (inst/sec) elapsed = 0:0:49:16 / Thu Apr 12 19:27:28 2018
GPGPU-Sim uArch: cycles simulated: 3309500  inst.: 265915416 (ipc=80.3) sim_rate=89927 (inst/sec) elapsed = 0:0:49:17 / Thu Apr 12 19:27:29 2018
GPGPU-Sim PTX: 270100000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3311000  inst.: 266010498 (ipc=80.3) sim_rate=89929 (inst/sec) elapsed = 0:0:49:18 / Thu Apr 12 19:27:30 2018
GPGPU-Sim PTX: 270200000 instructions simulated : ctaid=(4,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3312000  inst.: 266070655 (ipc=80.3) sim_rate=89919 (inst/sec) elapsed = 0:0:49:19 / Thu Apr 12 19:27:31 2018
GPGPU-Sim uArch: cycles simulated: 3313000  inst.: 266137569 (ipc=80.3) sim_rate=89911 (inst/sec) elapsed = 0:0:49:20 / Thu Apr 12 19:27:32 2018
GPGPU-Sim PTX: 270300000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3314000  inst.: 266209576 (ipc=80.3) sim_rate=89905 (inst/sec) elapsed = 0:0:49:21 / Thu Apr 12 19:27:33 2018
GPGPU-Sim PTX: 270400000 instructions simulated : ctaid=(6,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3315000  inst.: 266284311 (ipc=80.3) sim_rate=89900 (inst/sec) elapsed = 0:0:49:22 / Thu Apr 12 19:27:34 2018
GPGPU-Sim PTX: 270500000 instructions simulated : ctaid=(2,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3316500  inst.: 266384364 (ipc=80.3) sim_rate=89903 (inst/sec) elapsed = 0:0:49:23 / Thu Apr 12 19:27:35 2018
GPGPU-Sim PTX: 270600000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3317500  inst.: 266443271 (ipc=80.3) sim_rate=89893 (inst/sec) elapsed = 0:0:49:24 / Thu Apr 12 19:27:36 2018
GPGPU-Sim PTX: 270700000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3319000  inst.: 266539524 (ipc=80.3) sim_rate=89895 (inst/sec) elapsed = 0:0:49:25 / Thu Apr 12 19:27:37 2018
GPGPU-Sim uArch: cycles simulated: 3320000  inst.: 266612466 (ipc=80.3) sim_rate=89889 (inst/sec) elapsed = 0:0:49:26 / Thu Apr 12 19:27:38 2018
GPGPU-Sim PTX: 270800000 instructions simulated : ctaid=(8,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3321000  inst.: 266680436 (ipc=80.3) sim_rate=89882 (inst/sec) elapsed = 0:0:49:27 / Thu Apr 12 19:27:39 2018
GPGPU-Sim PTX: 270900000 instructions simulated : ctaid=(8,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3322000  inst.: 266751171 (ipc=80.3) sim_rate=89875 (inst/sec) elapsed = 0:0:49:28 / Thu Apr 12 19:27:40 2018
GPGPU-Sim uArch: cycles simulated: 3323000  inst.: 266815208 (ipc=80.3) sim_rate=89867 (inst/sec) elapsed = 0:0:49:29 / Thu Apr 12 19:27:41 2018
GPGPU-Sim PTX: 271000000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3324000  inst.: 266882728 (ipc=80.3) sim_rate=89859 (inst/sec) elapsed = 0:0:49:30 / Thu Apr 12 19:27:42 2018
GPGPU-Sim PTX: 271100000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3325500  inst.: 266987193 (ipc=80.3) sim_rate=89864 (inst/sec) elapsed = 0:0:49:31 / Thu Apr 12 19:27:43 2018
GPGPU-Sim PTX: 271200000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3326500  inst.: 267049154 (ipc=80.3) sim_rate=89855 (inst/sec) elapsed = 0:0:49:32 / Thu Apr 12 19:27:44 2018
GPGPU-Sim uArch: cycles simulated: 3327500  inst.: 267108901 (ipc=80.3) sim_rate=89844 (inst/sec) elapsed = 0:0:49:33 / Thu Apr 12 19:27:45 2018
GPGPU-Sim PTX: 271300000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3328500  inst.: 267178657 (ipc=80.3) sim_rate=89838 (inst/sec) elapsed = 0:0:49:34 / Thu Apr 12 19:27:46 2018
GPGPU-Sim PTX: 271400000 instructions simulated : ctaid=(3,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3329500  inst.: 267254034 (ipc=80.3) sim_rate=89833 (inst/sec) elapsed = 0:0:49:35 / Thu Apr 12 19:27:47 2018
GPGPU-Sim PTX: 271500000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3330500  inst.: 267323161 (ipc=80.3) sim_rate=89826 (inst/sec) elapsed = 0:0:49:36 / Thu Apr 12 19:27:48 2018
GPGPU-Sim uArch: cycles simulated: 3331500  inst.: 267387036 (ipc=80.3) sim_rate=89817 (inst/sec) elapsed = 0:0:49:37 / Thu Apr 12 19:27:49 2018
GPGPU-Sim PTX: 271600000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3333000  inst.: 267463550 (ipc=80.2) sim_rate=89813 (inst/sec) elapsed = 0:0:49:38 / Thu Apr 12 19:27:50 2018
GPGPU-Sim PTX: 271700000 instructions simulated : ctaid=(4,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3334000  inst.: 267540728 (ipc=80.2) sim_rate=89808 (inst/sec) elapsed = 0:0:49:39 / Thu Apr 12 19:27:51 2018
GPGPU-Sim PTX: 271800000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3335000  inst.: 267601360 (ipc=80.2) sim_rate=89799 (inst/sec) elapsed = 0:0:49:40 / Thu Apr 12 19:27:52 2018
GPGPU-Sim PTX: 271900000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3336500  inst.: 267699377 (ipc=80.2) sim_rate=89801 (inst/sec) elapsed = 0:0:49:41 / Thu Apr 12 19:27:53 2018
GPGPU-Sim uArch: cycles simulated: 3337500  inst.: 267769918 (ipc=80.2) sim_rate=89795 (inst/sec) elapsed = 0:0:49:42 / Thu Apr 12 19:27:54 2018
GPGPU-Sim PTX: 272000000 instructions simulated : ctaid=(5,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3338500  inst.: 267839349 (ipc=80.2) sim_rate=89788 (inst/sec) elapsed = 0:0:49:43 / Thu Apr 12 19:27:55 2018
GPGPU-Sim PTX: 272100000 instructions simulated : ctaid=(1,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3339500  inst.: 267900172 (ipc=80.2) sim_rate=89778 (inst/sec) elapsed = 0:0:49:44 / Thu Apr 12 19:27:56 2018
GPGPU-Sim uArch: cycles simulated: 3340500  inst.: 267961235 (ipc=80.2) sim_rate=89769 (inst/sec) elapsed = 0:0:49:45 / Thu Apr 12 19:27:57 2018
GPGPU-Sim PTX: 272200000 instructions simulated : ctaid=(5,5,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3341468,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3341500  inst.: 268033559 (ipc=80.2) sim_rate=89763 (inst/sec) elapsed = 0:0:49:46 / Thu Apr 12 19:27:58 2018
GPGPU-Sim uArch: cycles simulated: 3342000  inst.: 268064307 (ipc=80.2) sim_rate=89743 (inst/sec) elapsed = 0:0:49:47 / Thu Apr 12 19:27:59 2018
GPGPU-Sim PTX: 272300000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3343000  inst.: 268141010 (ipc=80.2) sim_rate=89739 (inst/sec) elapsed = 0:0:49:48 / Thu Apr 12 19:28:00 2018
GPGPU-Sim PTX: 272400000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3344000  inst.: 268218606 (ipc=80.2) sim_rate=89735 (inst/sec) elapsed = 0:0:49:49 / Thu Apr 12 19:28:01 2018
GPGPU-Sim uArch: cycles simulated: 3345000  inst.: 268282411 (ipc=80.2) sim_rate=89726 (inst/sec) elapsed = 0:0:49:50 / Thu Apr 12 19:28:02 2018
GPGPU-Sim PTX: 272500000 instructions simulated : ctaid=(2,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3346500  inst.: 268372866 (ipc=80.2) sim_rate=89726 (inst/sec) elapsed = 0:0:49:51 / Thu Apr 12 19:28:03 2018
GPGPU-Sim PTX: 272600000 instructions simulated : ctaid=(6,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3347500  inst.: 268432212 (ipc=80.2) sim_rate=89716 (inst/sec) elapsed = 0:0:49:52 / Thu Apr 12 19:28:04 2018
GPGPU-Sim PTX: 272700000 instructions simulated : ctaid=(3,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3348500  inst.: 268497318 (ipc=80.2) sim_rate=89708 (inst/sec) elapsed = 0:0:49:53 / Thu Apr 12 19:28:05 2018
GPGPU-Sim uArch: cycles simulated: 3349000  inst.: 268535709 (ipc=80.2) sim_rate=89691 (inst/sec) elapsed = 0:0:49:54 / Thu Apr 12 19:28:06 2018
GPGPU-Sim PTX: 272800000 instructions simulated : ctaid=(1,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3350000  inst.: 268605336 (ipc=80.2) sim_rate=89684 (inst/sec) elapsed = 0:0:49:55 / Thu Apr 12 19:28:07 2018
GPGPU-Sim uArch: cycles simulated: 3351000  inst.: 268673801 (ipc=80.2) sim_rate=89677 (inst/sec) elapsed = 0:0:49:56 / Thu Apr 12 19:28:08 2018
GPGPU-Sim PTX: 272900000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3351913,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3352000  inst.: 268732696 (ipc=80.2) sim_rate=89667 (inst/sec) elapsed = 0:0:49:57 / Thu Apr 12 19:28:09 2018
GPGPU-Sim PTX: 273000000 instructions simulated : ctaid=(1,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3353000  inst.: 268794519 (ipc=80.2) sim_rate=89657 (inst/sec) elapsed = 0:0:49:58 / Thu Apr 12 19:28:10 2018
GPGPU-Sim uArch: cycles simulated: 3354000  inst.: 268858649 (ipc=80.2) sim_rate=89649 (inst/sec) elapsed = 0:0:49:59 / Thu Apr 12 19:28:11 2018
GPGPU-Sim PTX: 273100000 instructions simulated : ctaid=(5,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3355000  inst.: 268925678 (ipc=80.2) sim_rate=89641 (inst/sec) elapsed = 0:0:50:00 / Thu Apr 12 19:28:12 2018
GPGPU-Sim PTX: 273200000 instructions simulated : ctaid=(8,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3356000  inst.: 268991680 (ipc=80.2) sim_rate=89634 (inst/sec) elapsed = 0:0:50:01 / Thu Apr 12 19:28:13 2018
GPGPU-Sim uArch: cycles simulated: 3357000  inst.: 269056686 (ipc=80.1) sim_rate=89625 (inst/sec) elapsed = 0:0:50:02 / Thu Apr 12 19:28:14 2018
GPGPU-Sim PTX: 273300000 instructions simulated : ctaid=(2,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3358000  inst.: 269112734 (ipc=80.1) sim_rate=89614 (inst/sec) elapsed = 0:0:50:03 / Thu Apr 12 19:28:15 2018
GPGPU-Sim PTX: 273400000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3359000  inst.: 269187251 (ipc=80.1) sim_rate=89609 (inst/sec) elapsed = 0:0:50:04 / Thu Apr 12 19:28:16 2018
GPGPU-Sim PTX: 273500000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3360500  inst.: 269294794 (ipc=80.1) sim_rate=89615 (inst/sec) elapsed = 0:0:50:05 / Thu Apr 12 19:28:17 2018
GPGPU-Sim uArch: cycles simulated: 3361000  inst.: 269324018 (ipc=80.1) sim_rate=89595 (inst/sec) elapsed = 0:0:50:06 / Thu Apr 12 19:28:18 2018
GPGPU-Sim PTX: 273600000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3362500  inst.: 269423431 (ipc=80.1) sim_rate=89598 (inst/sec) elapsed = 0:0:50:07 / Thu Apr 12 19:28:19 2018
GPGPU-Sim PTX: 273700000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3363500  inst.: 269487855 (ipc=80.1) sim_rate=89590 (inst/sec) elapsed = 0:0:50:08 / Thu Apr 12 19:28:20 2018
GPGPU-Sim PTX: 273800000 instructions simulated : ctaid=(7,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3364500  inst.: 269559718 (ipc=80.1) sim_rate=89584 (inst/sec) elapsed = 0:0:50:09 / Thu Apr 12 19:28:21 2018
GPGPU-Sim uArch: cycles simulated: 3365500  inst.: 269627763 (ipc=80.1) sim_rate=89577 (inst/sec) elapsed = 0:0:50:10 / Thu Apr 12 19:28:22 2018
GPGPU-Sim PTX: 273900000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3366500  inst.: 269697978 (ipc=80.1) sim_rate=89570 (inst/sec) elapsed = 0:0:50:11 / Thu Apr 12 19:28:23 2018
GPGPU-Sim PTX: 274000000 instructions simulated : ctaid=(4,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3367500  inst.: 269760671 (ipc=80.1) sim_rate=89561 (inst/sec) elapsed = 0:0:50:12 / Thu Apr 12 19:28:24 2018
GPGPU-Sim uArch: cycles simulated: 3368500  inst.: 269820608 (ipc=80.1) sim_rate=89552 (inst/sec) elapsed = 0:0:50:13 / Thu Apr 12 19:28:25 2018
GPGPU-Sim PTX: 274100000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3369500  inst.: 269890517 (ipc=80.1) sim_rate=89545 (inst/sec) elapsed = 0:0:50:14 / Thu Apr 12 19:28:26 2018
GPGPU-Sim PTX: 274200000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3371000  inst.: 269983964 (ipc=80.1) sim_rate=89546 (inst/sec) elapsed = 0:0:50:15 / Thu Apr 12 19:28:27 2018
GPGPU-Sim PTX: 274300000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3372000  inst.: 270061322 (ipc=80.1) sim_rate=89542 (inst/sec) elapsed = 0:0:50:16 / Thu Apr 12 19:28:28 2018
GPGPU-Sim uArch: cycles simulated: 3373000  inst.: 270132976 (ipc=80.1) sim_rate=89536 (inst/sec) elapsed = 0:0:50:17 / Thu Apr 12 19:28:29 2018
GPGPU-Sim PTX: 274400000 instructions simulated : ctaid=(6,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3374000  inst.: 270197103 (ipc=80.1) sim_rate=89528 (inst/sec) elapsed = 0:0:50:18 / Thu Apr 12 19:28:30 2018
GPGPU-Sim PTX: 274500000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3375000  inst.: 270261840 (ipc=80.1) sim_rate=89520 (inst/sec) elapsed = 0:0:50:19 / Thu Apr 12 19:28:31 2018
GPGPU-Sim uArch: cycles simulated: 3376000  inst.: 270324320 (ipc=80.1) sim_rate=89511 (inst/sec) elapsed = 0:0:50:20 / Thu Apr 12 19:28:32 2018
GPGPU-Sim PTX: 274600000 instructions simulated : ctaid=(6,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3377500  inst.: 270427839 (ipc=80.1) sim_rate=89516 (inst/sec) elapsed = 0:0:50:21 / Thu Apr 12 19:28:33 2018
GPGPU-Sim PTX: 274700000 instructions simulated : ctaid=(3,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3378500  inst.: 270506897 (ipc=80.1) sim_rate=89512 (inst/sec) elapsed = 0:0:50:22 / Thu Apr 12 19:28:34 2018
GPGPU-Sim PTX: 274800000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3378827,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3379000  inst.: 270543425 (ipc=80.1) sim_rate=89495 (inst/sec) elapsed = 0:0:50:23 / Thu Apr 12 19:28:35 2018
GPGPU-Sim PTX: 274900000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3380500  inst.: 270631665 (ipc=80.1) sim_rate=89494 (inst/sec) elapsed = 0:0:50:24 / Thu Apr 12 19:28:36 2018
GPGPU-Sim uArch: cycles simulated: 3381500  inst.: 270697197 (ipc=80.1) sim_rate=89486 (inst/sec) elapsed = 0:0:50:25 / Thu Apr 12 19:28:37 2018
GPGPU-Sim PTX: 275000000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3382303,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3382500  inst.: 270768076 (ipc=80.0) sim_rate=89480 (inst/sec) elapsed = 0:0:50:26 / Thu Apr 12 19:28:38 2018
GPGPU-Sim PTX: 275100000 instructions simulated : ctaid=(3,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3383500  inst.: 270834683 (ipc=80.0) sim_rate=89472 (inst/sec) elapsed = 0:0:50:27 / Thu Apr 12 19:28:39 2018
GPGPU-Sim uArch: cycles simulated: 3384500  inst.: 270897242 (ipc=80.0) sim_rate=89464 (inst/sec) elapsed = 0:0:50:28 / Thu Apr 12 19:28:40 2018
GPGPU-Sim PTX: 275200000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3385500  inst.: 270965121 (ipc=80.0) sim_rate=89456 (inst/sec) elapsed = 0:0:50:29 / Thu Apr 12 19:28:41 2018
GPGPU-Sim PTX: 275300000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3387000  inst.: 271053905 (ipc=80.0) sim_rate=89456 (inst/sec) elapsed = 0:0:50:30 / Thu Apr 12 19:28:42 2018
GPGPU-Sim PTX: 275400000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3388000  inst.: 271120009 (ipc=80.0) sim_rate=89449 (inst/sec) elapsed = 0:0:50:31 / Thu Apr 12 19:28:43 2018
GPGPU-Sim uArch: cycles simulated: 3389000  inst.: 271172856 (ipc=80.0) sim_rate=89436 (inst/sec) elapsed = 0:0:50:32 / Thu Apr 12 19:28:44 2018
GPGPU-Sim PTX: 275500000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3390000  inst.: 271244254 (ipc=80.0) sim_rate=89431 (inst/sec) elapsed = 0:0:50:33 / Thu Apr 12 19:28:45 2018
GPGPU-Sim uArch: cycles simulated: 3391000  inst.: 271303569 (ipc=80.0) sim_rate=89421 (inst/sec) elapsed = 0:0:50:34 / Thu Apr 12 19:28:46 2018
GPGPU-Sim PTX: 275600000 instructions simulated : ctaid=(4,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3392000  inst.: 271373154 (ipc=80.0) sim_rate=89414 (inst/sec) elapsed = 0:0:50:35 / Thu Apr 12 19:28:47 2018
GPGPU-Sim PTX: 275700000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3393500  inst.: 271468248 (ipc=80.0) sim_rate=89416 (inst/sec) elapsed = 0:0:50:36 / Thu Apr 12 19:28:48 2018
GPGPU-Sim PTX: 275800000 instructions simulated : ctaid=(6,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3394500  inst.: 271530976 (ipc=80.0) sim_rate=89407 (inst/sec) elapsed = 0:0:50:37 / Thu Apr 12 19:28:49 2018
GPGPU-Sim uArch: cycles simulated: 3395500  inst.: 271593808 (ipc=80.0) sim_rate=89398 (inst/sec) elapsed = 0:0:50:38 / Thu Apr 12 19:28:50 2018
GPGPU-Sim PTX: 275900000 instructions simulated : ctaid=(2,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3396500  inst.: 271662331 (ipc=80.0) sim_rate=89392 (inst/sec) elapsed = 0:0:50:39 / Thu Apr 12 19:28:51 2018
GPGPU-Sim PTX: 276000000 instructions simulated : ctaid=(3,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3397500  inst.: 271719145 (ipc=80.0) sim_rate=89381 (inst/sec) elapsed = 0:0:50:40 / Thu Apr 12 19:28:52 2018
GPGPU-Sim PTX: 276100000 instructions simulated : ctaid=(1,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3399000  inst.: 271809723 (ipc=80.0) sim_rate=89381 (inst/sec) elapsed = 0:0:50:41 / Thu Apr 12 19:28:53 2018
GPGPU-Sim uArch: cycles simulated: 3400000  inst.: 271877137 (ipc=80.0) sim_rate=89374 (inst/sec) elapsed = 0:0:50:42 / Thu Apr 12 19:28:54 2018
GPGPU-Sim PTX: 276200000 instructions simulated : ctaid=(1,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3401000  inst.: 271943612 (ipc=80.0) sim_rate=89366 (inst/sec) elapsed = 0:0:50:43 / Thu Apr 12 19:28:55 2018
GPGPU-Sim PTX: 276300000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3402000  inst.: 271997579 (ipc=80.0) sim_rate=89355 (inst/sec) elapsed = 0:0:50:44 / Thu Apr 12 19:28:56 2018
GPGPU-Sim uArch: cycles simulated: 3403000  inst.: 272061561 (ipc=79.9) sim_rate=89346 (inst/sec) elapsed = 0:0:50:45 / Thu Apr 12 19:28:57 2018
GPGPU-Sim PTX: 276400000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3404000  inst.: 272119509 (ipc=79.9) sim_rate=89336 (inst/sec) elapsed = 0:0:50:46 / Thu Apr 12 19:28:58 2018
GPGPU-Sim PTX: 276500000 instructions simulated : ctaid=(4,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3405500  inst.: 272226344 (ipc=79.9) sim_rate=89342 (inst/sec) elapsed = 0:0:50:47 / Thu Apr 12 19:28:59 2018
GPGPU-Sim PTX: 276600000 instructions simulated : ctaid=(2,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3406500  inst.: 272290800 (ipc=79.9) sim_rate=89334 (inst/sec) elapsed = 0:0:50:48 / Thu Apr 12 19:29:00 2018
GPGPU-Sim uArch: cycles simulated: 3407500  inst.: 272348735 (ipc=79.9) sim_rate=89323 (inst/sec) elapsed = 0:0:50:49 / Thu Apr 12 19:29:01 2018
GPGPU-Sim PTX: 276700000 instructions simulated : ctaid=(0,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3408500  inst.: 272425435 (ipc=79.9) sim_rate=89319 (inst/sec) elapsed = 0:0:50:50 / Thu Apr 12 19:29:02 2018
GPGPU-Sim PTX: 276800000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3409500  inst.: 272486662 (ipc=79.9) sim_rate=89310 (inst/sec) elapsed = 0:0:50:51 / Thu Apr 12 19:29:03 2018
GPGPU-Sim uArch: cycles simulated: 3411000  inst.: 272575865 (ipc=79.9) sim_rate=89310 (inst/sec) elapsed = 0:0:50:52 / Thu Apr 12 19:29:04 2018
GPGPU-Sim PTX: 276900000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3412000  inst.: 272639303 (ipc=79.9) sim_rate=89302 (inst/sec) elapsed = 0:0:50:53 / Thu Apr 12 19:29:05 2018
GPGPU-Sim PTX: 277000000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3413000  inst.: 272701046 (ipc=79.9) sim_rate=89293 (inst/sec) elapsed = 0:0:50:54 / Thu Apr 12 19:29:06 2018
GPGPU-Sim PTX: 277100000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3414500  inst.: 272796739 (ipc=79.9) sim_rate=89295 (inst/sec) elapsed = 0:0:50:55 / Thu Apr 12 19:29:07 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3414863,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3415500  inst.: 272855647 (ipc=79.9) sim_rate=89285 (inst/sec) elapsed = 0:0:50:56 / Thu Apr 12 19:29:08 2018
GPGPU-Sim PTX: 277200000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3416500  inst.: 272918855 (ipc=79.9) sim_rate=89276 (inst/sec) elapsed = 0:0:50:57 / Thu Apr 12 19:29:09 2018
GPGPU-Sim PTX: 277300000 instructions simulated : ctaid=(6,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3418000  inst.: 273006755 (ipc=79.9) sim_rate=89276 (inst/sec) elapsed = 0:0:50:58 / Thu Apr 12 19:29:10 2018
GPGPU-Sim PTX: 277400000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3419000  inst.: 273070483 (ipc=79.9) sim_rate=89267 (inst/sec) elapsed = 0:0:50:59 / Thu Apr 12 19:29:11 2018
GPGPU-Sim uArch: cycles simulated: 3420000  inst.: 273128410 (ipc=79.9) sim_rate=89257 (inst/sec) elapsed = 0:0:51:00 / Thu Apr 12 19:29:12 2018
GPGPU-Sim PTX: 277500000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3421500  inst.: 273217811 (ipc=79.9) sim_rate=89257 (inst/sec) elapsed = 0:0:51:01 / Thu Apr 12 19:29:13 2018
GPGPU-Sim PTX: 277600000 instructions simulated : ctaid=(7,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3422500  inst.: 273276017 (ipc=79.8) sim_rate=89247 (inst/sec) elapsed = 0:0:51:02 / Thu Apr 12 19:29:14 2018
GPGPU-Sim uArch: cycles simulated: 3423500  inst.: 273334520 (ipc=79.8) sim_rate=89237 (inst/sec) elapsed = 0:0:51:03 / Thu Apr 12 19:29:15 2018
GPGPU-Sim PTX: 277700000 instructions simulated : ctaid=(6,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3424500  inst.: 273392638 (ipc=79.8) sim_rate=89227 (inst/sec) elapsed = 0:0:51:04 / Thu Apr 12 19:29:16 2018
GPGPU-Sim uArch: cycles simulated: 3425500  inst.: 273449804 (ipc=79.8) sim_rate=89216 (inst/sec) elapsed = 0:0:51:05 / Thu Apr 12 19:29:17 2018
GPGPU-Sim PTX: 277800000 instructions simulated : ctaid=(4,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3426500  inst.: 273514159 (ipc=79.8) sim_rate=89208 (inst/sec) elapsed = 0:0:51:06 / Thu Apr 12 19:29:18 2018
GPGPU-Sim PTX: 277900000 instructions simulated : ctaid=(2,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3427500  inst.: 273580100 (ipc=79.8) sim_rate=89201 (inst/sec) elapsed = 0:0:51:07 / Thu Apr 12 19:29:19 2018
GPGPU-Sim uArch: cycles simulated: 3428500  inst.: 273639865 (ipc=79.8) sim_rate=89191 (inst/sec) elapsed = 0:0:51:08 / Thu Apr 12 19:29:20 2018
GPGPU-Sim PTX: 278000000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3429130,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3429500  inst.: 273699520 (ipc=79.8) sim_rate=89181 (inst/sec) elapsed = 0:0:51:09 / Thu Apr 12 19:29:21 2018
GPGPU-Sim PTX: 278100000 instructions simulated : ctaid=(3,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3430500  inst.: 273757957 (ipc=79.8) sim_rate=89171 (inst/sec) elapsed = 0:0:51:10 / Thu Apr 12 19:29:22 2018
GPGPU-Sim uArch: cycles simulated: 3431500  inst.: 273818604 (ipc=79.8) sim_rate=89162 (inst/sec) elapsed = 0:0:51:11 / Thu Apr 12 19:29:23 2018
GPGPU-Sim PTX: 278200000 instructions simulated : ctaid=(1,7,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3432391,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3432500  inst.: 273871749 (ipc=79.8) sim_rate=89150 (inst/sec) elapsed = 0:0:51:12 / Thu Apr 12 19:29:24 2018
GPGPU-Sim PTX: 278300000 instructions simulated : ctaid=(3,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3434000  inst.: 273953176 (ipc=79.8) sim_rate=89148 (inst/sec) elapsed = 0:0:51:13 / Thu Apr 12 19:29:25 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3434469,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3435000  inst.: 274015844 (ipc=79.8) sim_rate=89139 (inst/sec) elapsed = 0:0:51:14 / Thu Apr 12 19:29:26 2018
GPGPU-Sim PTX: 278400000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3436000  inst.: 274082199 (ipc=79.8) sim_rate=89132 (inst/sec) elapsed = 0:0:51:15 / Thu Apr 12 19:29:27 2018
GPGPU-Sim uArch: cycles simulated: 3437000  inst.: 274141419 (ipc=79.8) sim_rate=89122 (inst/sec) elapsed = 0:0:51:16 / Thu Apr 12 19:29:28 2018
GPGPU-Sim PTX: 278500000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3438500  inst.: 274232130 (ipc=79.8) sim_rate=89123 (inst/sec) elapsed = 0:0:51:17 / Thu Apr 12 19:29:29 2018
GPGPU-Sim PTX: 278600000 instructions simulated : ctaid=(2,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3439500  inst.: 274292128 (ipc=79.7) sim_rate=89113 (inst/sec) elapsed = 0:0:51:18 / Thu Apr 12 19:29:30 2018
GPGPU-Sim PTX: 278700000 instructions simulated : ctaid=(4,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3440500  inst.: 274352844 (ipc=79.7) sim_rate=89104 (inst/sec) elapsed = 0:0:51:19 / Thu Apr 12 19:29:31 2018
GPGPU-Sim uArch: cycles simulated: 3442000  inst.: 274424311 (ipc=79.7) sim_rate=89098 (inst/sec) elapsed = 0:0:51:20 / Thu Apr 12 19:29:32 2018
GPGPU-Sim PTX: 278800000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3443000  inst.: 274483359 (ipc=79.7) sim_rate=89089 (inst/sec) elapsed = 0:0:51:21 / Thu Apr 12 19:29:33 2018
GPGPU-Sim PTX: 278900000 instructions simulated : ctaid=(5,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3444500  inst.: 274579580 (ipc=79.7) sim_rate=89091 (inst/sec) elapsed = 0:0:51:22 / Thu Apr 12 19:29:34 2018
GPGPU-Sim PTX: 279000000 instructions simulated : ctaid=(5,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3445500  inst.: 274634542 (ipc=79.7) sim_rate=89080 (inst/sec) elapsed = 0:0:51:23 / Thu Apr 12 19:29:35 2018
GPGPU-Sim uArch: cycles simulated: 3447000  inst.: 274711157 (ipc=79.7) sim_rate=89076 (inst/sec) elapsed = 0:0:51:24 / Thu Apr 12 19:29:36 2018
GPGPU-Sim PTX: 279100000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3448000  inst.: 274765533 (ipc=79.7) sim_rate=89065 (inst/sec) elapsed = 0:0:51:25 / Thu Apr 12 19:29:37 2018
GPGPU-Sim PTX: 279200000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3449500  inst.: 274845843 (ipc=79.7) sim_rate=89062 (inst/sec) elapsed = 0:0:51:26 / Thu Apr 12 19:29:38 2018
GPGPU-Sim uArch: cycles simulated: 3450500  inst.: 274902062 (ipc=79.7) sim_rate=89051 (inst/sec) elapsed = 0:0:51:27 / Thu Apr 12 19:29:39 2018
GPGPU-Sim PTX: 279300000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3452000  inst.: 274997543 (ipc=79.7) sim_rate=89053 (inst/sec) elapsed = 0:0:51:28 / Thu Apr 12 19:29:40 2018
GPGPU-Sim PTX: 279400000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3453000  inst.: 275059086 (ipc=79.7) sim_rate=89044 (inst/sec) elapsed = 0:0:51:29 / Thu Apr 12 19:29:41 2018
GPGPU-Sim uArch: cycles simulated: 3454000  inst.: 275112826 (ipc=79.7) sim_rate=89033 (inst/sec) elapsed = 0:0:51:30 / Thu Apr 12 19:29:42 2018
GPGPU-Sim PTX: 279500000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3455500  inst.: 275197807 (ipc=79.6) sim_rate=89031 (inst/sec) elapsed = 0:0:51:31 / Thu Apr 12 19:29:43 2018
GPGPU-Sim PTX: 279600000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3456500  inst.: 275253567 (ipc=79.6) sim_rate=89021 (inst/sec) elapsed = 0:0:51:32 / Thu Apr 12 19:29:44 2018
GPGPU-Sim uArch: cycles simulated: 3457500  inst.: 275308464 (ipc=79.6) sim_rate=89010 (inst/sec) elapsed = 0:0:51:33 / Thu Apr 12 19:29:45 2018
GPGPU-Sim PTX: 279700000 instructions simulated : ctaid=(8,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3459000  inst.: 275396656 (ipc=79.6) sim_rate=89009 (inst/sec) elapsed = 0:0:51:34 / Thu Apr 12 19:29:46 2018
GPGPU-Sim PTX: 279800000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3460000  inst.: 275460762 (ipc=79.6) sim_rate=89001 (inst/sec) elapsed = 0:0:51:35 / Thu Apr 12 19:29:47 2018
GPGPU-Sim PTX: 279900000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3461000  inst.: 275515513 (ipc=79.6) sim_rate=88990 (inst/sec) elapsed = 0:0:51:36 / Thu Apr 12 19:29:48 2018
GPGPU-Sim uArch: cycles simulated: 3462500  inst.: 275592632 (ipc=79.6) sim_rate=88986 (inst/sec) elapsed = 0:0:51:37 / Thu Apr 12 19:29:49 2018
GPGPU-Sim PTX: 280000000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3464000  inst.: 275677564 (ipc=79.6) sim_rate=88985 (inst/sec) elapsed = 0:0:51:38 / Thu Apr 12 19:29:50 2018
GPGPU-Sim PTX: 280100000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3465000  inst.: 275733451 (ipc=79.6) sim_rate=88974 (inst/sec) elapsed = 0:0:51:39 / Thu Apr 12 19:29:51 2018
GPGPU-Sim uArch: cycles simulated: 3466000  inst.: 275795212 (ipc=79.6) sim_rate=88966 (inst/sec) elapsed = 0:0:51:40 / Thu Apr 12 19:29:52 2018
GPGPU-Sim PTX: 280200000 instructions simulated : ctaid=(1,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3467000  inst.: 275852564 (ipc=79.6) sim_rate=88956 (inst/sec) elapsed = 0:0:51:41 / Thu Apr 12 19:29:53 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3467792,0), 4 CTAs running
GPGPU-Sim PTX: 280300000 instructions simulated : ctaid=(3,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3468000  inst.: 275908113 (ipc=79.6) sim_rate=88945 (inst/sec) elapsed = 0:0:51:42 / Thu Apr 12 19:29:54 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3468758,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3469000  inst.: 275967359 (ipc=79.6) sim_rate=88935 (inst/sec) elapsed = 0:0:51:43 / Thu Apr 12 19:29:55 2018
GPGPU-Sim PTX: 280400000 instructions simulated : ctaid=(4,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3470500  inst.: 276052112 (ipc=79.5) sim_rate=88934 (inst/sec) elapsed = 0:0:51:44 / Thu Apr 12 19:29:56 2018
GPGPU-Sim PTX: 280500000 instructions simulated : ctaid=(7,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3471500  inst.: 276111867 (ipc=79.5) sim_rate=88924 (inst/sec) elapsed = 0:0:51:45 / Thu Apr 12 19:29:57 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3472041,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3472414,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3472500  inst.: 276174773 (ipc=79.5) sim_rate=88916 (inst/sec) elapsed = 0:0:51:46 / Thu Apr 12 19:29:58 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3472706,0), 3 CTAs running
GPGPU-Sim PTX: 280600000 instructions simulated : ctaid=(7,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3473500  inst.: 276229397 (ipc=79.5) sim_rate=88905 (inst/sec) elapsed = 0:0:51:47 / Thu Apr 12 19:29:59 2018
GPGPU-Sim PTX: 280700000 instructions simulated : ctaid=(4,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3475000  inst.: 276314458 (ipc=79.5) sim_rate=88904 (inst/sec) elapsed = 0:0:51:48 / Thu Apr 12 19:30:00 2018
GPGPU-Sim uArch: cycles simulated: 3476000  inst.: 276376082 (ipc=79.5) sim_rate=88895 (inst/sec) elapsed = 0:0:51:49 / Thu Apr 12 19:30:01 2018
GPGPU-Sim PTX: 280800000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3477500  inst.: 276462885 (ipc=79.5) sim_rate=88894 (inst/sec) elapsed = 0:0:51:50 / Thu Apr 12 19:30:02 2018
GPGPU-Sim PTX: 280900000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3479000  inst.: 276528202 (ipc=79.5) sim_rate=88887 (inst/sec) elapsed = 0:0:51:51 / Thu Apr 12 19:30:03 2018
GPGPU-Sim uArch: cycles simulated: 3480000  inst.: 276579119 (ipc=79.5) sim_rate=88875 (inst/sec) elapsed = 0:0:51:52 / Thu Apr 12 19:30:04 2018
GPGPU-Sim PTX: 281000000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3481000  inst.: 276628870 (ipc=79.5) sim_rate=88862 (inst/sec) elapsed = 0:0:51:53 / Thu Apr 12 19:30:05 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3481743,0), 3 CTAs running
GPGPU-Sim PTX: 281100000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3482500  inst.: 276716518 (ipc=79.5) sim_rate=88862 (inst/sec) elapsed = 0:0:51:54 / Thu Apr 12 19:30:06 2018
GPGPU-Sim uArch: cycles simulated: 3483500  inst.: 276777593 (ipc=79.5) sim_rate=88853 (inst/sec) elapsed = 0:0:51:55 / Thu Apr 12 19:30:07 2018
GPGPU-Sim PTX: 281200000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3484500  inst.: 276825979 (ipc=79.4) sim_rate=88840 (inst/sec) elapsed = 0:0:51:56 / Thu Apr 12 19:30:08 2018
GPGPU-Sim PTX: 281300000 instructions simulated : ctaid=(7,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3486000  inst.: 276908611 (ipc=79.4) sim_rate=88838 (inst/sec) elapsed = 0:0:51:57 / Thu Apr 12 19:30:09 2018
GPGPU-Sim uArch: cycles simulated: 3487000  inst.: 276960130 (ipc=79.4) sim_rate=88826 (inst/sec) elapsed = 0:0:51:58 / Thu Apr 12 19:30:10 2018
GPGPU-Sim PTX: 281400000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3488500  inst.: 277054400 (ipc=79.4) sim_rate=88827 (inst/sec) elapsed = 0:0:51:59 / Thu Apr 12 19:30:11 2018
GPGPU-Sim PTX: 281500000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3489500  inst.: 277110956 (ipc=79.4) sim_rate=88817 (inst/sec) elapsed = 0:0:52:00 / Thu Apr 12 19:30:12 2018
GPGPU-Sim PTX: 281600000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3491000  inst.: 277200374 (ipc=79.4) sim_rate=88817 (inst/sec) elapsed = 0:0:52:01 / Thu Apr 12 19:30:13 2018
GPGPU-Sim PTX: 281700000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3492500  inst.: 277278325 (ipc=79.4) sim_rate=88814 (inst/sec) elapsed = 0:0:52:02 / Thu Apr 12 19:30:14 2018
GPGPU-Sim uArch: cycles simulated: 3494000  inst.: 277359780 (ipc=79.4) sim_rate=88811 (inst/sec) elapsed = 0:0:52:03 / Thu Apr 12 19:30:15 2018
GPGPU-Sim PTX: 281800000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3494500  inst.: 277385745 (ipc=79.4) sim_rate=88791 (inst/sec) elapsed = 0:0:52:04 / Thu Apr 12 19:30:16 2018
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3495894,0), 3 CTAs running
GPGPU-Sim PTX: 281900000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3496000  inst.: 277464534 (ipc=79.4) sim_rate=88788 (inst/sec) elapsed = 0:0:52:05 / Thu Apr 12 19:30:17 2018
GPGPU-Sim uArch: cycles simulated: 3497000  inst.: 277518205 (ipc=79.4) sim_rate=88777 (inst/sec) elapsed = 0:0:52:06 / Thu Apr 12 19:30:18 2018
GPGPU-Sim PTX: 282000000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3498500  inst.: 277591091 (ipc=79.3) sim_rate=88772 (inst/sec) elapsed = 0:0:52:07 / Thu Apr 12 19:30:19 2018
GPGPU-Sim uArch: cycles simulated: 3499500  inst.: 277648328 (ipc=79.3) sim_rate=88762 (inst/sec) elapsed = 0:0:52:08 / Thu Apr 12 19:30:20 2018
GPGPU-Sim PTX: 282100000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3501000  inst.: 277733871 (ipc=79.3) sim_rate=88761 (inst/sec) elapsed = 0:0:52:09 / Thu Apr 12 19:30:21 2018
GPGPU-Sim PTX: 282200000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3502000  inst.: 277787066 (ipc=79.3) sim_rate=88749 (inst/sec) elapsed = 0:0:52:10 / Thu Apr 12 19:30:22 2018
GPGPU-Sim PTX: 282300000 instructions simulated : ctaid=(4,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3503500  inst.: 277858953 (ipc=79.3) sim_rate=88744 (inst/sec) elapsed = 0:0:52:11 / Thu Apr 12 19:30:23 2018
GPGPU-Sim uArch: cycles simulated: 3504500  inst.: 277915310 (ipc=79.3) sim_rate=88734 (inst/sec) elapsed = 0:0:52:12 / Thu Apr 12 19:30:24 2018
GPGPU-Sim PTX: 282400000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3505500  inst.: 277974995 (ipc=79.3) sim_rate=88724 (inst/sec) elapsed = 0:0:52:13 / Thu Apr 12 19:30:25 2018
GPGPU-Sim PTX: 282500000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3507000  inst.: 278053099 (ipc=79.3) sim_rate=88721 (inst/sec) elapsed = 0:0:52:14 / Thu Apr 12 19:30:26 2018
GPGPU-Sim uArch: cycles simulated: 3508000  inst.: 278105841 (ipc=79.3) sim_rate=88709 (inst/sec) elapsed = 0:0:52:15 / Thu Apr 12 19:30:27 2018
GPGPU-Sim PTX: 282600000 instructions simulated : ctaid=(5,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3509500  inst.: 278183363 (ipc=79.3) sim_rate=88706 (inst/sec) elapsed = 0:0:52:16 / Thu Apr 12 19:30:28 2018
GPGPU-Sim uArch: cycles simulated: 3510500  inst.: 278229296 (ipc=79.3) sim_rate=88692 (inst/sec) elapsed = 0:0:52:17 / Thu Apr 12 19:30:29 2018
GPGPU-Sim PTX: 282700000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3512000  inst.: 278302581 (ipc=79.2) sim_rate=88687 (inst/sec) elapsed = 0:0:52:18 / Thu Apr 12 19:30:30 2018
GPGPU-Sim PTX: 282800000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3513000  inst.: 278354169 (ipc=79.2) sim_rate=88676 (inst/sec) elapsed = 0:0:52:19 / Thu Apr 12 19:30:31 2018
GPGPU-Sim uArch: cycles simulated: 3514500  inst.: 278433381 (ipc=79.2) sim_rate=88673 (inst/sec) elapsed = 0:0:52:20 / Thu Apr 12 19:30:32 2018
GPGPU-Sim PTX: 282900000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3516000  inst.: 278508638 (ipc=79.2) sim_rate=88668 (inst/sec) elapsed = 0:0:52:21 / Thu Apr 12 19:30:33 2018
GPGPU-Sim PTX: 283000000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3517000  inst.: 278564501 (ipc=79.2) sim_rate=88658 (inst/sec) elapsed = 0:0:52:22 / Thu Apr 12 19:30:34 2018
GPGPU-Sim PTX: 283100000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3518500  inst.: 278650085 (ipc=79.2) sim_rate=88657 (inst/sec) elapsed = 0:0:52:23 / Thu Apr 12 19:30:35 2018
GPGPU-Sim uArch: cycles simulated: 3519500  inst.: 278701626 (ipc=79.2) sim_rate=88645 (inst/sec) elapsed = 0:0:52:24 / Thu Apr 12 19:30:36 2018
GPGPU-Sim PTX: 283200000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3521000  inst.: 278773024 (ipc=79.2) sim_rate=88640 (inst/sec) elapsed = 0:0:52:25 / Thu Apr 12 19:30:37 2018
GPGPU-Sim uArch: cycles simulated: 3522000  inst.: 278822458 (ipc=79.2) sim_rate=88627 (inst/sec) elapsed = 0:0:52:26 / Thu Apr 12 19:30:38 2018
GPGPU-Sim PTX: 283300000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3523000  inst.: 278874278 (ipc=79.2) sim_rate=88615 (inst/sec) elapsed = 0:0:52:27 / Thu Apr 12 19:30:39 2018
GPGPU-Sim PTX: 283400000 instructions simulated : ctaid=(0,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3524500  inst.: 278947167 (ipc=79.1) sim_rate=88610 (inst/sec) elapsed = 0:0:52:28 / Thu Apr 12 19:30:40 2018
GPGPU-Sim uArch: cycles simulated: 3525500  inst.: 279005145 (ipc=79.1) sim_rate=88601 (inst/sec) elapsed = 0:0:52:29 / Thu Apr 12 19:30:41 2018
GPGPU-Sim PTX: 283500000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3527000  inst.: 279080935 (ipc=79.1) sim_rate=88597 (inst/sec) elapsed = 0:0:52:30 / Thu Apr 12 19:30:42 2018
GPGPU-Sim PTX: 283600000 instructions simulated : ctaid=(7,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3528500  inst.: 279146104 (ipc=79.1) sim_rate=88589 (inst/sec) elapsed = 0:0:52:31 / Thu Apr 12 19:30:43 2018
GPGPU-Sim uArch: cycles simulated: 3529500  inst.: 279198268 (ipc=79.1) sim_rate=88578 (inst/sec) elapsed = 0:0:52:32 / Thu Apr 12 19:30:44 2018
GPGPU-Sim PTX: 283700000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3531000  inst.: 279273168 (ipc=79.1) sim_rate=88573 (inst/sec) elapsed = 0:0:52:33 / Thu Apr 12 19:30:45 2018
GPGPU-Sim PTX: 283800000 instructions simulated : ctaid=(1,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3532000  inst.: 279324724 (ipc=79.1) sim_rate=88562 (inst/sec) elapsed = 0:0:52:34 / Thu Apr 12 19:30:46 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3532397,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3533000  inst.: 279378196 (ipc=79.1) sim_rate=88550 (inst/sec) elapsed = 0:0:52:35 / Thu Apr 12 19:30:47 2018
GPGPU-Sim PTX: 283900000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3534500  inst.: 279457113 (ipc=79.1) sim_rate=88547 (inst/sec) elapsed = 0:0:52:36 / Thu Apr 12 19:30:48 2018
GPGPU-Sim uArch: cycles simulated: 3535500  inst.: 279504550 (ipc=79.1) sim_rate=88534 (inst/sec) elapsed = 0:0:52:37 / Thu Apr 12 19:30:49 2018
GPGPU-Sim PTX: 284000000 instructions simulated : ctaid=(2,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3537000  inst.: 279573661 (ipc=79.0) sim_rate=88528 (inst/sec) elapsed = 0:0:52:38 / Thu Apr 12 19:30:50 2018
GPGPU-Sim PTX: 284100000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3538500  inst.: 279653471 (ipc=79.0) sim_rate=88525 (inst/sec) elapsed = 0:0:52:39 / Thu Apr 12 19:30:51 2018
GPGPU-Sim uArch: cycles simulated: 3539500  inst.: 279699342 (ipc=79.0) sim_rate=88512 (inst/sec) elapsed = 0:0:52:40 / Thu Apr 12 19:30:52 2018
GPGPU-Sim PTX: 284200000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3540500  inst.: 279753062 (ipc=79.0) sim_rate=88501 (inst/sec) elapsed = 0:0:52:41 / Thu Apr 12 19:30:53 2018
GPGPU-Sim PTX: 284300000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3542000  inst.: 279829247 (ipc=79.0) sim_rate=88497 (inst/sec) elapsed = 0:0:52:42 / Thu Apr 12 19:30:54 2018
GPGPU-Sim uArch: cycles simulated: 3543000  inst.: 279883757 (ipc=79.0) sim_rate=88486 (inst/sec) elapsed = 0:0:52:43 / Thu Apr 12 19:30:55 2018
GPGPU-Sim PTX: 284400000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3544000  inst.: 279930671 (ipc=79.0) sim_rate=88473 (inst/sec) elapsed = 0:0:52:44 / Thu Apr 12 19:30:56 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3544212,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3545500  inst.: 280000859 (ipc=79.0) sim_rate=88467 (inst/sec) elapsed = 0:0:52:45 / Thu Apr 12 19:30:57 2018
GPGPU-Sim PTX: 284500000 instructions simulated : ctaid=(8,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3546500  inst.: 280048447 (ipc=79.0) sim_rate=88454 (inst/sec) elapsed = 0:0:52:46 / Thu Apr 12 19:30:58 2018
GPGPU-Sim PTX: 284600000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3548000  inst.: 280123573 (ipc=79.0) sim_rate=88450 (inst/sec) elapsed = 0:0:52:47 / Thu Apr 12 19:30:59 2018
GPGPU-Sim uArch: cycles simulated: 3549000  inst.: 280176021 (ipc=78.9) sim_rate=88439 (inst/sec) elapsed = 0:0:52:48 / Thu Apr 12 19:31:00 2018
GPGPU-Sim PTX: 284700000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3550500  inst.: 280249320 (ipc=78.9) sim_rate=88434 (inst/sec) elapsed = 0:0:52:49 / Thu Apr 12 19:31:01 2018
GPGPU-Sim uArch: cycles simulated: 3551500  inst.: 280296161 (ipc=78.9) sim_rate=88421 (inst/sec) elapsed = 0:0:52:50 / Thu Apr 12 19:31:02 2018
GPGPU-Sim PTX: 284800000 instructions simulated : ctaid=(2,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3553000  inst.: 280370949 (ipc=78.9) sim_rate=88417 (inst/sec) elapsed = 0:0:52:51 / Thu Apr 12 19:31:03 2018
GPGPU-Sim PTX: 284900000 instructions simulated : ctaid=(4,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3554000  inst.: 280421021 (ipc=78.9) sim_rate=88405 (inst/sec) elapsed = 0:0:52:52 / Thu Apr 12 19:31:04 2018
GPGPU-Sim PTX: 285000000 instructions simulated : ctaid=(7,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3555500  inst.: 280494289 (ipc=78.9) sim_rate=88400 (inst/sec) elapsed = 0:0:52:53 / Thu Apr 12 19:31:05 2018
GPGPU-Sim uArch: cycles simulated: 3556500  inst.: 280537500 (ipc=78.9) sim_rate=88386 (inst/sec) elapsed = 0:0:52:54 / Thu Apr 12 19:31:06 2018
GPGPU-Sim PTX: 285100000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3558000  inst.: 280609260 (ipc=78.9) sim_rate=88380 (inst/sec) elapsed = 0:0:52:55 / Thu Apr 12 19:31:07 2018
GPGPU-Sim uArch: cycles simulated: 3559000  inst.: 280655794 (ipc=78.9) sim_rate=88367 (inst/sec) elapsed = 0:0:52:56 / Thu Apr 12 19:31:08 2018
GPGPU-Sim PTX: 285200000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3560500  inst.: 280731227 (ipc=78.8) sim_rate=88363 (inst/sec) elapsed = 0:0:52:57 / Thu Apr 12 19:31:09 2018
GPGPU-Sim uArch: cycles simulated: 3561500  inst.: 280774556 (ipc=78.8) sim_rate=88349 (inst/sec) elapsed = 0:0:52:58 / Thu Apr 12 19:31:10 2018
GPGPU-Sim PTX: 285300000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3563000  inst.: 280842534 (ipc=78.8) sim_rate=88343 (inst/sec) elapsed = 0:0:52:59 / Thu Apr 12 19:31:11 2018
GPGPU-Sim PTX: 285400000 instructions simulated : ctaid=(3,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3564000  inst.: 280889195 (ipc=78.8) sim_rate=88329 (inst/sec) elapsed = 0:0:53:00 / Thu Apr 12 19:31:12 2018
GPGPU-Sim uArch: cycles simulated: 3565000  inst.: 280944306 (ipc=78.8) sim_rate=88319 (inst/sec) elapsed = 0:0:53:01 / Thu Apr 12 19:31:13 2018
GPGPU-Sim PTX: 285500000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3566500  inst.: 281010837 (ipc=78.8) sim_rate=88312 (inst/sec) elapsed = 0:0:53:02 / Thu Apr 12 19:31:14 2018
GPGPU-Sim uArch: cycles simulated: 3568000  inst.: 281074434 (ipc=78.8) sim_rate=88304 (inst/sec) elapsed = 0:0:53:03 / Thu Apr 12 19:31:15 2018
GPGPU-Sim PTX: 285600000 instructions simulated : ctaid=(0,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3569500  inst.: 281150355 (ipc=78.8) sim_rate=88300 (inst/sec) elapsed = 0:0:53:04 / Thu Apr 12 19:31:16 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3569952,0), 3 CTAs running
GPGPU-Sim PTX: 285700000 instructions simulated : ctaid=(6,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3570500  inst.: 281197855 (ipc=78.8) sim_rate=88288 (inst/sec) elapsed = 0:0:53:05 / Thu Apr 12 19:31:17 2018
GPGPU-Sim uArch: cycles simulated: 3571500  inst.: 281249856 (ipc=78.7) sim_rate=88276 (inst/sec) elapsed = 0:0:53:06 / Thu Apr 12 19:31:18 2018
GPGPU-Sim PTX: 285800000 instructions simulated : ctaid=(8,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3573000  inst.: 281328123 (ipc=78.7) sim_rate=88273 (inst/sec) elapsed = 0:0:53:07 / Thu Apr 12 19:31:19 2018
GPGPU-Sim PTX: 285900000 instructions simulated : ctaid=(3,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3574500  inst.: 281392887 (ipc=78.7) sim_rate=88266 (inst/sec) elapsed = 0:0:53:08 / Thu Apr 12 19:31:20 2018
GPGPU-Sim uArch: cycles simulated: 3575500  inst.: 281443592 (ipc=78.7) sim_rate=88254 (inst/sec) elapsed = 0:0:53:09 / Thu Apr 12 19:31:21 2018
GPGPU-Sim PTX: 286000000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3577000  inst.: 281511105 (ipc=78.7) sim_rate=88247 (inst/sec) elapsed = 0:0:53:10 / Thu Apr 12 19:31:22 2018
GPGPU-Sim uArch: cycles simulated: 3578000  inst.: 281566885 (ipc=78.7) sim_rate=88237 (inst/sec) elapsed = 0:0:53:11 / Thu Apr 12 19:31:23 2018
GPGPU-Sim PTX: 286100000 instructions simulated : ctaid=(7,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3579500  inst.: 281643046 (ipc=78.7) sim_rate=88234 (inst/sec) elapsed = 0:0:53:12 / Thu Apr 12 19:31:24 2018
GPGPU-Sim PTX: 286200000 instructions simulated : ctaid=(4,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3580500  inst.: 281688822 (ipc=78.7) sim_rate=88220 (inst/sec) elapsed = 0:0:53:13 / Thu Apr 12 19:31:25 2018
GPGPU-Sim uArch: cycles simulated: 3582000  inst.: 281756778 (ipc=78.7) sim_rate=88214 (inst/sec) elapsed = 0:0:53:14 / Thu Apr 12 19:31:26 2018
GPGPU-Sim PTX: 286300000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3583500  inst.: 281823188 (ipc=78.6) sim_rate=88207 (inst/sec) elapsed = 0:0:53:15 / Thu Apr 12 19:31:27 2018
GPGPU-Sim PTX: 286400000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3584500  inst.: 281872871 (ipc=78.6) sim_rate=88195 (inst/sec) elapsed = 0:0:53:16 / Thu Apr 12 19:31:28 2018
GPGPU-Sim uArch: cycles simulated: 3586000  inst.: 281947657 (ipc=78.6) sim_rate=88191 (inst/sec) elapsed = 0:0:53:17 / Thu Apr 12 19:31:29 2018
GPGPU-Sim PTX: 286500000 instructions simulated : ctaid=(6,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3587000  inst.: 281991900 (ipc=78.6) sim_rate=88177 (inst/sec) elapsed = 0:0:53:18 / Thu Apr 12 19:31:30 2018
GPGPU-Sim PTX: 286600000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3588500  inst.: 282066655 (ipc=78.6) sim_rate=88173 (inst/sec) elapsed = 0:0:53:19 / Thu Apr 12 19:31:31 2018
GPGPU-Sim uArch: cycles simulated: 3589500  inst.: 282116032 (ipc=78.6) sim_rate=88161 (inst/sec) elapsed = 0:0:53:20 / Thu Apr 12 19:31:32 2018
GPGPU-Sim PTX: 286700000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3591000  inst.: 282181872 (ipc=78.6) sim_rate=88154 (inst/sec) elapsed = 0:0:53:21 / Thu Apr 12 19:31:33 2018
GPGPU-Sim uArch: cycles simulated: 3592500  inst.: 282248909 (ipc=78.6) sim_rate=88147 (inst/sec) elapsed = 0:0:53:22 / Thu Apr 12 19:31:34 2018
GPGPU-Sim PTX: 286800000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3593500  inst.: 282302496 (ipc=78.6) sim_rate=88136 (inst/sec) elapsed = 0:0:53:23 / Thu Apr 12 19:31:35 2018
GPGPU-Sim PTX: 286900000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3595000  inst.: 282370999 (ipc=78.5) sim_rate=88130 (inst/sec) elapsed = 0:0:53:24 / Thu Apr 12 19:31:36 2018
GPGPU-Sim uArch: cycles simulated: 3596500  inst.: 282444341 (ipc=78.5) sim_rate=88126 (inst/sec) elapsed = 0:0:53:25 / Thu Apr 12 19:31:37 2018
GPGPU-Sim PTX: 287000000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3597500  inst.: 282494045 (ipc=78.5) sim_rate=88114 (inst/sec) elapsed = 0:0:53:26 / Thu Apr 12 19:31:38 2018
GPGPU-Sim PTX: 287100000 instructions simulated : ctaid=(6,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3599000  inst.: 282558278 (ipc=78.5) sim_rate=88106 (inst/sec) elapsed = 0:0:53:27 / Thu Apr 12 19:31:39 2018
GPGPU-Sim uArch: cycles simulated: 3600500  inst.: 282628722 (ipc=78.5) sim_rate=88101 (inst/sec) elapsed = 0:0:53:28 / Thu Apr 12 19:31:40 2018
GPGPU-Sim PTX: 287200000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3601500  inst.: 282672923 (ipc=78.5) sim_rate=88087 (inst/sec) elapsed = 0:0:53:29 / Thu Apr 12 19:31:41 2018
GPGPU-Sim uArch: cycles simulated: 3603000  inst.: 282736282 (ipc=78.5) sim_rate=88079 (inst/sec) elapsed = 0:0:53:30 / Thu Apr 12 19:31:42 2018
GPGPU-Sim PTX: 287300000 instructions simulated : ctaid=(4,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3604000  inst.: 282782282 (ipc=78.5) sim_rate=88066 (inst/sec) elapsed = 0:0:53:31 / Thu Apr 12 19:31:43 2018
GPGPU-Sim PTX: 287400000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3605500  inst.: 282857892 (ipc=78.5) sim_rate=88062 (inst/sec) elapsed = 0:0:53:32 / Thu Apr 12 19:31:44 2018
GPGPU-Sim uArch: cycles simulated: 3607000  inst.: 282924026 (ipc=78.4) sim_rate=88056 (inst/sec) elapsed = 0:0:53:33 / Thu Apr 12 19:31:45 2018
GPGPU-Sim PTX: 287500000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3608000  inst.: 282971908 (ipc=78.4) sim_rate=88043 (inst/sec) elapsed = 0:0:53:34 / Thu Apr 12 19:31:46 2018
GPGPU-Sim PTX: 287600000 instructions simulated : ctaid=(6,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3609500  inst.: 283045587 (ipc=78.4) sim_rate=88039 (inst/sec) elapsed = 0:0:53:35 / Thu Apr 12 19:31:47 2018
GPGPU-Sim uArch: cycles simulated: 3610500  inst.: 283092522 (ipc=78.4) sim_rate=88026 (inst/sec) elapsed = 0:0:53:36 / Thu Apr 12 19:31:48 2018
GPGPU-Sim PTX: 287700000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3612000  inst.: 283161430 (ipc=78.4) sim_rate=88020 (inst/sec) elapsed = 0:0:53:37 / Thu Apr 12 19:31:49 2018
GPGPU-Sim PTX: 287800000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3613500  inst.: 283230792 (ipc=78.4) sim_rate=88014 (inst/sec) elapsed = 0:0:53:38 / Thu Apr 12 19:31:50 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3613779,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3614500  inst.: 283273267 (ipc=78.4) sim_rate=88000 (inst/sec) elapsed = 0:0:53:39 / Thu Apr 12 19:31:51 2018
GPGPU-Sim PTX: 287900000 instructions simulated : ctaid=(8,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3616000  inst.: 283342362 (ipc=78.4) sim_rate=87994 (inst/sec) elapsed = 0:0:53:40 / Thu Apr 12 19:31:52 2018
GPGPU-Sim uArch: cycles simulated: 3617000  inst.: 283386858 (ipc=78.3) sim_rate=87981 (inst/sec) elapsed = 0:0:53:41 / Thu Apr 12 19:31:53 2018
GPGPU-Sim PTX: 288000000 instructions simulated : ctaid=(4,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3618500  inst.: 283458797 (ipc=78.3) sim_rate=87976 (inst/sec) elapsed = 0:0:53:42 / Thu Apr 12 19:31:54 2018
GPGPU-Sim uArch: cycles simulated: 3619500  inst.: 283505709 (ipc=78.3) sim_rate=87963 (inst/sec) elapsed = 0:0:53:43 / Thu Apr 12 19:31:55 2018
GPGPU-Sim PTX: 288100000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3621000  inst.: 283570292 (ipc=78.3) sim_rate=87956 (inst/sec) elapsed = 0:0:53:44 / Thu Apr 12 19:31:56 2018
GPGPU-Sim PTX: 288200000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3622500  inst.: 283639677 (ipc=78.3) sim_rate=87950 (inst/sec) elapsed = 0:0:53:45 / Thu Apr 12 19:31:57 2018
GPGPU-Sim uArch: cycles simulated: 3623500  inst.: 283684149 (ipc=78.3) sim_rate=87936 (inst/sec) elapsed = 0:0:53:46 / Thu Apr 12 19:31:58 2018
GPGPU-Sim PTX: 288300000 instructions simulated : ctaid=(3,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3625000  inst.: 283753691 (ipc=78.3) sim_rate=87931 (inst/sec) elapsed = 0:0:53:47 / Thu Apr 12 19:31:59 2018
GPGPU-Sim uArch: cycles simulated: 3626000  inst.: 283806382 (ipc=78.3) sim_rate=87920 (inst/sec) elapsed = 0:0:53:48 / Thu Apr 12 19:32:00 2018
GPGPU-Sim PTX: 288400000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3627500  inst.: 283874582 (ipc=78.3) sim_rate=87914 (inst/sec) elapsed = 0:0:53:49 / Thu Apr 12 19:32:01 2018
GPGPU-Sim PTX: 288500000 instructions simulated : ctaid=(1,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3629000  inst.: 283935175 (ipc=78.2) sim_rate=87905 (inst/sec) elapsed = 0:0:53:50 / Thu Apr 12 19:32:02 2018
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3630380,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3630500  inst.: 283997234 (ipc=78.2) sim_rate=87897 (inst/sec) elapsed = 0:0:53:51 / Thu Apr 12 19:32:03 2018
GPGPU-Sim PTX: 288600000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3631500  inst.: 284042842 (ipc=78.2) sim_rate=87884 (inst/sec) elapsed = 0:0:53:52 / Thu Apr 12 19:32:04 2018
GPGPU-Sim PTX: 288700000 instructions simulated : ctaid=(4,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3633000  inst.: 284112540 (ipc=78.2) sim_rate=87878 (inst/sec) elapsed = 0:0:53:53 / Thu Apr 12 19:32:05 2018
GPGPU-Sim uArch: cycles simulated: 3634500  inst.: 284173967 (ipc=78.2) sim_rate=87870 (inst/sec) elapsed = 0:0:53:54 / Thu Apr 12 19:32:06 2018
GPGPU-Sim PTX: 288800000 instructions simulated : ctaid=(0,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3635500  inst.: 284225914 (ipc=78.2) sim_rate=87859 (inst/sec) elapsed = 0:0:53:55 / Thu Apr 12 19:32:07 2018
GPGPU-Sim uArch: cycles simulated: 3637000  inst.: 284300868 (ipc=78.2) sim_rate=87855 (inst/sec) elapsed = 0:0:53:56 / Thu Apr 12 19:32:08 2018
GPGPU-Sim PTX: 288900000 instructions simulated : ctaid=(4,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3638000  inst.: 284343883 (ipc=78.2) sim_rate=87841 (inst/sec) elapsed = 0:0:53:57 / Thu Apr 12 19:32:09 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3638186,0), 3 CTAs running
GPGPU-Sim PTX: 289000000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3639500  inst.: 284406885 (ipc=78.1) sim_rate=87834 (inst/sec) elapsed = 0:0:53:58 / Thu Apr 12 19:32:10 2018
GPGPU-Sim uArch: cycles simulated: 3641000  inst.: 284469794 (ipc=78.1) sim_rate=87826 (inst/sec) elapsed = 0:0:53:59 / Thu Apr 12 19:32:11 2018
GPGPU-Sim PTX: 289100000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3642000  inst.: 284519790 (ipc=78.1) sim_rate=87814 (inst/sec) elapsed = 0:0:54:00 / Thu Apr 12 19:32:12 2018
GPGPU-Sim uArch: cycles simulated: 3643500  inst.: 284592471 (ipc=78.1) sim_rate=87810 (inst/sec) elapsed = 0:0:54:01 / Thu Apr 12 19:32:13 2018
GPGPU-Sim PTX: 289200000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3644500  inst.: 284644025 (ipc=78.1) sim_rate=87798 (inst/sec) elapsed = 0:0:54:02 / Thu Apr 12 19:32:14 2018
GPGPU-Sim PTX: 289300000 instructions simulated : ctaid=(2,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3646000  inst.: 284712448 (ipc=78.1) sim_rate=87792 (inst/sec) elapsed = 0:0:54:03 / Thu Apr 12 19:32:15 2018
GPGPU-Sim uArch: cycles simulated: 3647500  inst.: 284780989 (ipc=78.1) sim_rate=87786 (inst/sec) elapsed = 0:0:54:04 / Thu Apr 12 19:32:16 2018
GPGPU-Sim PTX: 289400000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3649000  inst.: 284851672 (ipc=78.1) sim_rate=87781 (inst/sec) elapsed = 0:0:54:05 / Thu Apr 12 19:32:17 2018
GPGPU-Sim PTX: 289500000 instructions simulated : ctaid=(6,1,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3649823,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3650000  inst.: 284907657 (ipc=78.1) sim_rate=87771 (inst/sec) elapsed = 0:0:54:06 / Thu Apr 12 19:32:18 2018
GPGPU-Sim PTX: 289600000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3651500  inst.: 284988229 (ipc=78.0) sim_rate=87769 (inst/sec) elapsed = 0:0:54:07 / Thu Apr 12 19:32:19 2018
GPGPU-Sim uArch: cycles simulated: 3652500  inst.: 285031025 (ipc=78.0) sim_rate=87755 (inst/sec) elapsed = 0:0:54:08 / Thu Apr 12 19:32:20 2018
GPGPU-Sim PTX: 289700000 instructions simulated : ctaid=(7,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3654000  inst.: 285097687 (ipc=78.0) sim_rate=87749 (inst/sec) elapsed = 0:0:54:09 / Thu Apr 12 19:32:21 2018
GPGPU-Sim uArch: cycles simulated: 3655500  inst.: 285170482 (ipc=78.0) sim_rate=87744 (inst/sec) elapsed = 0:0:54:10 / Thu Apr 12 19:32:22 2018
GPGPU-Sim PTX: 289800000 instructions simulated : ctaid=(5,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3657000  inst.: 285248789 (ipc=78.0) sim_rate=87741 (inst/sec) elapsed = 0:0:54:11 / Thu Apr 12 19:32:23 2018
GPGPU-Sim PTX: 289900000 instructions simulated : ctaid=(7,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3658000  inst.: 285294278 (ipc=78.0) sim_rate=87728 (inst/sec) elapsed = 0:0:54:12 / Thu Apr 12 19:32:24 2018
GPGPU-Sim uArch: cycles simulated: 3659500  inst.: 285365712 (ipc=78.0) sim_rate=87723 (inst/sec) elapsed = 0:0:54:13 / Thu Apr 12 19:32:25 2018
GPGPU-Sim PTX: 290000000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3660500  inst.: 285415926 (ipc=78.0) sim_rate=87712 (inst/sec) elapsed = 0:0:54:14 / Thu Apr 12 19:32:26 2018
GPGPU-Sim PTX: 290100000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3662000  inst.: 285489770 (ipc=78.0) sim_rate=87708 (inst/sec) elapsed = 0:0:54:15 / Thu Apr 12 19:32:27 2018
GPGPU-Sim uArch: cycles simulated: 3663000  inst.: 285533076 (ipc=78.0) sim_rate=87694 (inst/sec) elapsed = 0:0:54:16 / Thu Apr 12 19:32:28 2018
GPGPU-Sim PTX: 290200000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3664500  inst.: 285603423 (ipc=77.9) sim_rate=87689 (inst/sec) elapsed = 0:0:54:17 / Thu Apr 12 19:32:29 2018
GPGPU-Sim uArch: cycles simulated: 3665500  inst.: 285659725 (ipc=77.9) sim_rate=87679 (inst/sec) elapsed = 0:0:54:18 / Thu Apr 12 19:32:30 2018
GPGPU-Sim PTX: 290300000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3667000  inst.: 285729988 (ipc=77.9) sim_rate=87674 (inst/sec) elapsed = 0:0:54:19 / Thu Apr 12 19:32:31 2018
GPGPU-Sim PTX: 290400000 instructions simulated : ctaid=(7,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3668500  inst.: 285803962 (ipc=77.9) sim_rate=87669 (inst/sec) elapsed = 0:0:54:20 / Thu Apr 12 19:32:32 2018
GPGPU-Sim uArch: cycles simulated: 3669500  inst.: 285856121 (ipc=77.9) sim_rate=87659 (inst/sec) elapsed = 0:0:54:21 / Thu Apr 12 19:32:33 2018
GPGPU-Sim PTX: 290500000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3670500  inst.: 285907662 (ipc=77.9) sim_rate=87647 (inst/sec) elapsed = 0:0:54:22 / Thu Apr 12 19:32:34 2018
GPGPU-Sim uArch: cycles simulated: 3671500  inst.: 285954716 (ipc=77.9) sim_rate=87635 (inst/sec) elapsed = 0:0:54:23 / Thu Apr 12 19:32:35 2018
GPGPU-Sim PTX: 290600000 instructions simulated : ctaid=(0,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3673000  inst.: 286031863 (ipc=77.9) sim_rate=87632 (inst/sec) elapsed = 0:0:54:24 / Thu Apr 12 19:32:36 2018
GPGPU-Sim PTX: 290700000 instructions simulated : ctaid=(3,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3674000  inst.: 286076721 (ipc=77.9) sim_rate=87619 (inst/sec) elapsed = 0:0:54:25 / Thu Apr 12 19:32:37 2018
GPGPU-Sim uArch: cycles simulated: 3675000  inst.: 286122623 (ipc=77.9) sim_rate=87606 (inst/sec) elapsed = 0:0:54:26 / Thu Apr 12 19:32:38 2018
GPGPU-Sim PTX: 290800000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3676500  inst.: 286193704 (ipc=77.8) sim_rate=87601 (inst/sec) elapsed = 0:0:54:27 / Thu Apr 12 19:32:39 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3676573,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3677500  inst.: 286236452 (ipc=77.8) sim_rate=87587 (inst/sec) elapsed = 0:0:54:28 / Thu Apr 12 19:32:40 2018
GPGPU-Sim PTX: 290900000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3679000  inst.: 286304795 (ipc=77.8) sim_rate=87581 (inst/sec) elapsed = 0:0:54:29 / Thu Apr 12 19:32:41 2018
GPGPU-Sim uArch: cycles simulated: 3680000  inst.: 286350519 (ipc=77.8) sim_rate=87568 (inst/sec) elapsed = 0:0:54:30 / Thu Apr 12 19:32:42 2018
GPGPU-Sim PTX: 291000000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3681500  inst.: 286420467 (ipc=77.8) sim_rate=87563 (inst/sec) elapsed = 0:0:54:31 / Thu Apr 12 19:32:43 2018
GPGPU-Sim PTX: 291100000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3682500  inst.: 286469240 (ipc=77.8) sim_rate=87551 (inst/sec) elapsed = 0:0:54:32 / Thu Apr 12 19:32:44 2018
GPGPU-Sim uArch: cycles simulated: 3683500  inst.: 286519457 (ipc=77.8) sim_rate=87540 (inst/sec) elapsed = 0:0:54:33 / Thu Apr 12 19:32:45 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3683535,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3683564,0), 2 CTAs running
GPGPU-Sim PTX: 291200000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3685000  inst.: 286581935 (ipc=77.8) sim_rate=87532 (inst/sec) elapsed = 0:0:54:34 / Thu Apr 12 19:32:46 2018
GPGPU-Sim uArch: cycles simulated: 3686500  inst.: 286639373 (ipc=77.8) sim_rate=87523 (inst/sec) elapsed = 0:0:54:35 / Thu Apr 12 19:32:47 2018
GPGPU-Sim PTX: 291300000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3688000  inst.: 286704977 (ipc=77.7) sim_rate=87516 (inst/sec) elapsed = 0:0:54:36 / Thu Apr 12 19:32:48 2018
GPGPU-Sim uArch: cycles simulated: 3689000  inst.: 286745961 (ipc=77.7) sim_rate=87502 (inst/sec) elapsed = 0:0:54:37 / Thu Apr 12 19:32:49 2018
GPGPU-Sim PTX: 291400000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3690000  inst.: 286793348 (ipc=77.7) sim_rate=87490 (inst/sec) elapsed = 0:0:54:38 / Thu Apr 12 19:32:50 2018
GPGPU-Sim PTX: 291500000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3691500  inst.: 286857726 (ipc=77.7) sim_rate=87483 (inst/sec) elapsed = 0:0:54:39 / Thu Apr 12 19:32:51 2018
GPGPU-Sim uArch: cycles simulated: 3693000  inst.: 286925509 (ipc=77.7) sim_rate=87477 (inst/sec) elapsed = 0:0:54:40 / Thu Apr 12 19:32:52 2018
GPGPU-Sim PTX: 291600000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3694000  inst.: 286972151 (ipc=77.7) sim_rate=87464 (inst/sec) elapsed = 0:0:54:41 / Thu Apr 12 19:32:53 2018
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3694251,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3695000  inst.: 287012140 (ipc=77.7) sim_rate=87450 (inst/sec) elapsed = 0:0:54:42 / Thu Apr 12 19:32:54 2018
GPGPU-Sim PTX: 291700000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3696500  inst.: 287076113 (ipc=77.7) sim_rate=87443 (inst/sec) elapsed = 0:0:54:43 / Thu Apr 12 19:32:55 2018
GPGPU-Sim uArch: cycles simulated: 3697500  inst.: 287119878 (ipc=77.7) sim_rate=87429 (inst/sec) elapsed = 0:0:54:44 / Thu Apr 12 19:32:56 2018
GPGPU-Sim PTX: 291800000 instructions simulated : ctaid=(2,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3699000  inst.: 287186624 (ipc=77.6) sim_rate=87423 (inst/sec) elapsed = 0:0:54:45 / Thu Apr 12 19:32:57 2018
GPGPU-Sim PTX: 291900000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3700500  inst.: 287248948 (ipc=77.6) sim_rate=87415 (inst/sec) elapsed = 0:0:54:46 / Thu Apr 12 19:32:58 2018
GPGPU-Sim uArch: cycles simulated: 3701500  inst.: 287288220 (ipc=77.6) sim_rate=87401 (inst/sec) elapsed = 0:0:54:47 / Thu Apr 12 19:32:59 2018
GPGPU-Sim PTX: 292000000 instructions simulated : ctaid=(2,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3703000  inst.: 287355847 (ipc=77.6) sim_rate=87395 (inst/sec) elapsed = 0:0:54:48 / Thu Apr 12 19:33:00 2018
GPGPU-Sim uArch: cycles simulated: 3704000  inst.: 287398417 (ipc=77.6) sim_rate=87381 (inst/sec) elapsed = 0:0:54:49 / Thu Apr 12 19:33:01 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3704175,0), 3 CTAs running
GPGPU-Sim PTX: 292100000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3705500  inst.: 287466833 (ipc=77.6) sim_rate=87375 (inst/sec) elapsed = 0:0:54:50 / Thu Apr 12 19:33:02 2018
GPGPU-Sim uArch: cycles simulated: 3707000  inst.: 287522342 (ipc=77.6) sim_rate=87366 (inst/sec) elapsed = 0:0:54:51 / Thu Apr 12 19:33:03 2018
GPGPU-Sim PTX: 292200000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3708500  inst.: 287585087 (ipc=77.5) sim_rate=87358 (inst/sec) elapsed = 0:0:54:52 / Thu Apr 12 19:33:04 2018
GPGPU-Sim PTX: 292300000 instructions simulated : ctaid=(3,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3709500  inst.: 287637910 (ipc=77.5) sim_rate=87348 (inst/sec) elapsed = 0:0:54:53 / Thu Apr 12 19:33:05 2018
GPGPU-Sim uArch: cycles simulated: 3711000  inst.: 287700765 (ipc=77.5) sim_rate=87340 (inst/sec) elapsed = 0:0:54:54 / Thu Apr 12 19:33:06 2018
GPGPU-Sim PTX: 292400000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3712500  inst.: 287764267 (ipc=77.5) sim_rate=87333 (inst/sec) elapsed = 0:0:54:55 / Thu Apr 12 19:33:07 2018
GPGPU-Sim PTX: 292500000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3714000  inst.: 287831807 (ipc=77.5) sim_rate=87327 (inst/sec) elapsed = 0:0:54:56 / Thu Apr 12 19:33:08 2018
GPGPU-Sim uArch: cycles simulated: 3715000  inst.: 287878550 (ipc=77.5) sim_rate=87315 (inst/sec) elapsed = 0:0:54:57 / Thu Apr 12 19:33:09 2018
GPGPU-Sim PTX: 292600000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3716500  inst.: 287942812 (ipc=77.5) sim_rate=87308 (inst/sec) elapsed = 0:0:54:58 / Thu Apr 12 19:33:10 2018
GPGPU-Sim uArch: cycles simulated: 3718000  inst.: 288007803 (ipc=77.5) sim_rate=87301 (inst/sec) elapsed = 0:0:54:59 / Thu Apr 12 19:33:11 2018
GPGPU-Sim PTX: 292700000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3719500  inst.: 288072507 (ipc=77.4) sim_rate=87294 (inst/sec) elapsed = 0:0:55:00 / Thu Apr 12 19:33:12 2018
GPGPU-Sim PTX: 292800000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3721000  inst.: 288145856 (ipc=77.4) sim_rate=87290 (inst/sec) elapsed = 0:0:55:01 / Thu Apr 12 19:33:13 2018
GPGPU-Sim uArch: cycles simulated: 3722000  inst.: 288186030 (ipc=77.4) sim_rate=87276 (inst/sec) elapsed = 0:0:55:02 / Thu Apr 12 19:33:14 2018
GPGPU-Sim PTX: 292900000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3723500  inst.: 288266050 (ipc=77.4) sim_rate=87274 (inst/sec) elapsed = 0:0:55:03 / Thu Apr 12 19:33:15 2018
GPGPU-Sim uArch: cycles simulated: 3724500  inst.: 288310460 (ipc=77.4) sim_rate=87261 (inst/sec) elapsed = 0:0:55:04 / Thu Apr 12 19:33:16 2018
GPGPU-Sim PTX: 293000000 instructions simulated : ctaid=(8,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3726000  inst.: 288370433 (ipc=77.4) sim_rate=87252 (inst/sec) elapsed = 0:0:55:05 / Thu Apr 12 19:33:17 2018
GPGPU-Sim PTX: 293100000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3727500  inst.: 288449595 (ipc=77.4) sim_rate=87250 (inst/sec) elapsed = 0:0:55:06 / Thu Apr 12 19:33:18 2018
GPGPU-Sim uArch: cycles simulated: 3728500  inst.: 288490568 (ipc=77.4) sim_rate=87236 (inst/sec) elapsed = 0:0:55:07 / Thu Apr 12 19:33:19 2018
GPGPU-Sim PTX: 293200000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3730000  inst.: 288562225 (ipc=77.4) sim_rate=87231 (inst/sec) elapsed = 0:0:55:08 / Thu Apr 12 19:33:20 2018
GPGPU-Sim uArch: cycles simulated: 3731000  inst.: 288603813 (ipc=77.4) sim_rate=87217 (inst/sec) elapsed = 0:0:55:09 / Thu Apr 12 19:33:21 2018
GPGPU-Sim PTX: 293300000 instructions simulated : ctaid=(7,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3732500  inst.: 288681396 (ipc=77.3) sim_rate=87214 (inst/sec) elapsed = 0:0:55:10 / Thu Apr 12 19:33:22 2018
GPGPU-Sim PTX: 293400000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3733500  inst.: 288725965 (ipc=77.3) sim_rate=87202 (inst/sec) elapsed = 0:0:55:11 / Thu Apr 12 19:33:23 2018
GPGPU-Sim uArch: cycles simulated: 3735000  inst.: 288799267 (ipc=77.3) sim_rate=87197 (inst/sec) elapsed = 0:0:55:12 / Thu Apr 12 19:33:24 2018
GPGPU-Sim PTX: 293500000 instructions simulated : ctaid=(5,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3736000  inst.: 288841047 (ipc=77.3) sim_rate=87184 (inst/sec) elapsed = 0:0:55:13 / Thu Apr 12 19:33:25 2018
GPGPU-Sim PTX: 293600000 instructions simulated : ctaid=(1,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3737500  inst.: 288912504 (ipc=77.3) sim_rate=87179 (inst/sec) elapsed = 0:0:55:14 / Thu Apr 12 19:33:26 2018
GPGPU-Sim uArch: cycles simulated: 3739000  inst.: 288982817 (ipc=77.3) sim_rate=87174 (inst/sec) elapsed = 0:0:55:15 / Thu Apr 12 19:33:27 2018
GPGPU-Sim PTX: 293700000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3740000  inst.: 289023417 (ipc=77.3) sim_rate=87160 (inst/sec) elapsed = 0:0:55:16 / Thu Apr 12 19:33:28 2018
GPGPU-Sim uArch: cycles simulated: 3741000  inst.: 289075664 (ipc=77.3) sim_rate=87149 (inst/sec) elapsed = 0:0:55:17 / Thu Apr 12 19:33:29 2018
GPGPU-Sim PTX: 293800000 instructions simulated : ctaid=(3,2,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3741952,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3742000  inst.: 289121815 (ipc=77.3) sim_rate=87137 (inst/sec) elapsed = 0:0:55:18 / Thu Apr 12 19:33:30 2018
GPGPU-Sim uArch: cycles simulated: 3743500  inst.: 289189101 (ipc=77.3) sim_rate=87131 (inst/sec) elapsed = 0:0:55:19 / Thu Apr 12 19:33:31 2018
GPGPU-Sim PTX: 293900000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3744500  inst.: 289236867 (ipc=77.2) sim_rate=87119 (inst/sec) elapsed = 0:0:55:20 / Thu Apr 12 19:33:32 2018
GPGPU-Sim PTX: 294000000 instructions simulated : ctaid=(6,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3746000  inst.: 289306793 (ipc=77.2) sim_rate=87114 (inst/sec) elapsed = 0:0:55:21 / Thu Apr 12 19:33:33 2018
GPGPU-Sim uArch: cycles simulated: 3747500  inst.: 289370538 (ipc=77.2) sim_rate=87107 (inst/sec) elapsed = 0:0:55:22 / Thu Apr 12 19:33:34 2018
GPGPU-Sim PTX: 294100000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3748500  inst.: 289420643 (ipc=77.2) sim_rate=87096 (inst/sec) elapsed = 0:0:55:23 / Thu Apr 12 19:33:35 2018
GPGPU-Sim PTX: 294200000 instructions simulated : ctaid=(4,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3750000  inst.: 289496814 (ipc=77.2) sim_rate=87092 (inst/sec) elapsed = 0:0:55:24 / Thu Apr 12 19:33:36 2018
GPGPU-Sim uArch: cycles simulated: 3751500  inst.: 289554455 (ipc=77.2) sim_rate=87084 (inst/sec) elapsed = 0:0:55:25 / Thu Apr 12 19:33:37 2018
GPGPU-Sim PTX: 294300000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3753000  inst.: 289618852 (ipc=77.2) sim_rate=87077 (inst/sec) elapsed = 0:0:55:26 / Thu Apr 12 19:33:38 2018
GPGPU-Sim uArch: cycles simulated: 3754000  inst.: 289664146 (ipc=77.2) sim_rate=87064 (inst/sec) elapsed = 0:0:55:27 / Thu Apr 12 19:33:39 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3754163,0), 2 CTAs running
GPGPU-Sim PTX: 294400000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3755500  inst.: 289732173 (ipc=77.1) sim_rate=87058 (inst/sec) elapsed = 0:0:55:28 / Thu Apr 12 19:33:40 2018
GPGPU-Sim PTX: 294500000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3757000  inst.: 289802810 (ipc=77.1) sim_rate=87054 (inst/sec) elapsed = 0:0:55:29 / Thu Apr 12 19:33:41 2018
GPGPU-Sim uArch: cycles simulated: 3758500  inst.: 289868683 (ipc=77.1) sim_rate=87047 (inst/sec) elapsed = 0:0:55:30 / Thu Apr 12 19:33:42 2018
GPGPU-Sim PTX: 294600000 instructions simulated : ctaid=(6,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3759500  inst.: 289909054 (ipc=77.1) sim_rate=87033 (inst/sec) elapsed = 0:0:55:31 / Thu Apr 12 19:33:43 2018
GPGPU-Sim uArch: cycles simulated: 3761000  inst.: 289975811 (ipc=77.1) sim_rate=87027 (inst/sec) elapsed = 0:0:55:32 / Thu Apr 12 19:33:44 2018
GPGPU-Sim PTX: 294700000 instructions simulated : ctaid=(2,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3762500  inst.: 290050194 (ipc=77.1) sim_rate=87023 (inst/sec) elapsed = 0:0:55:33 / Thu Apr 12 19:33:45 2018
GPGPU-Sim PTX: 294800000 instructions simulated : ctaid=(8,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3764000  inst.: 290115877 (ipc=77.1) sim_rate=87017 (inst/sec) elapsed = 0:0:55:34 / Thu Apr 12 19:33:46 2018
GPGPU-Sim uArch: cycles simulated: 3765000  inst.: 290155315 (ipc=77.1) sim_rate=87003 (inst/sec) elapsed = 0:0:55:35 / Thu Apr 12 19:33:47 2018
GPGPU-Sim PTX: 294900000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3766500  inst.: 290223846 (ipc=77.1) sim_rate=86997 (inst/sec) elapsed = 0:0:55:36 / Thu Apr 12 19:33:48 2018
GPGPU-Sim PTX: 295000000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3768000  inst.: 290298378 (ipc=77.0) sim_rate=86993 (inst/sec) elapsed = 0:0:55:37 / Thu Apr 12 19:33:49 2018
GPGPU-Sim uArch: cycles simulated: 3769500  inst.: 290360118 (ipc=77.0) sim_rate=86986 (inst/sec) elapsed = 0:0:55:38 / Thu Apr 12 19:33:50 2018
GPGPU-Sim PTX: 295100000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3769692,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3770500  inst.: 290409475 (ipc=77.0) sim_rate=86974 (inst/sec) elapsed = 0:0:55:39 / Thu Apr 12 19:33:51 2018
GPGPU-Sim PTX: 295200000 instructions simulated : ctaid=(2,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3772000  inst.: 290478238 (ipc=77.0) sim_rate=86969 (inst/sec) elapsed = 0:0:55:40 / Thu Apr 12 19:33:52 2018
GPGPU-Sim uArch: cycles simulated: 3773500  inst.: 290535997 (ipc=77.0) sim_rate=86960 (inst/sec) elapsed = 0:0:55:41 / Thu Apr 12 19:33:53 2018
GPGPU-Sim PTX: 295300000 instructions simulated : ctaid=(4,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3775000  inst.: 290602712 (ipc=77.0) sim_rate=86954 (inst/sec) elapsed = 0:0:55:42 / Thu Apr 12 19:33:54 2018
GPGPU-Sim PTX: 295400000 instructions simulated : ctaid=(2,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3776500  inst.: 290667976 (ipc=77.0) sim_rate=86948 (inst/sec) elapsed = 0:0:55:43 / Thu Apr 12 19:33:55 2018
GPGPU-Sim uArch: cycles simulated: 3777500  inst.: 290707322 (ipc=77.0) sim_rate=86934 (inst/sec) elapsed = 0:0:55:44 / Thu Apr 12 19:33:56 2018
GPGPU-Sim PTX: 295500000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3779000  inst.: 290773558 (ipc=76.9) sim_rate=86927 (inst/sec) elapsed = 0:0:55:45 / Thu Apr 12 19:33:57 2018
GPGPU-Sim uArch: cycles simulated: 3780500  inst.: 290834696 (ipc=76.9) sim_rate=86920 (inst/sec) elapsed = 0:0:55:46 / Thu Apr 12 19:33:58 2018
GPGPU-Sim PTX: 295600000 instructions simulated : ctaid=(6,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3781500  inst.: 290881134 (ipc=76.9) sim_rate=86908 (inst/sec) elapsed = 0:0:55:47 / Thu Apr 12 19:33:59 2018
GPGPU-Sim uArch: cycles simulated: 3783000  inst.: 290944798 (ipc=76.9) sim_rate=86901 (inst/sec) elapsed = 0:0:55:48 / Thu Apr 12 19:34:00 2018
GPGPU-Sim PTX: 295700000 instructions simulated : ctaid=(4,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3784500  inst.: 291012031 (ipc=76.9) sim_rate=86895 (inst/sec) elapsed = 0:0:55:49 / Thu Apr 12 19:34:01 2018
GPGPU-Sim PTX: 295800000 instructions simulated : ctaid=(6,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3786000  inst.: 291073964 (ipc=76.9) sim_rate=86887 (inst/sec) elapsed = 0:0:55:50 / Thu Apr 12 19:34:02 2018
GPGPU-Sim uArch: cycles simulated: 3787500  inst.: 291135854 (ipc=76.9) sim_rate=86880 (inst/sec) elapsed = 0:0:55:51 / Thu Apr 12 19:34:03 2018
GPGPU-Sim PTX: 295900000 instructions simulated : ctaid=(2,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3789000  inst.: 291202916 (ipc=76.9) sim_rate=86874 (inst/sec) elapsed = 0:0:55:52 / Thu Apr 12 19:34:04 2018
GPGPU-Sim PTX: 296000000 instructions simulated : ctaid=(2,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3790500  inst.: 291267545 (ipc=76.8) sim_rate=86867 (inst/sec) elapsed = 0:0:55:53 / Thu Apr 12 19:34:05 2018
GPGPU-Sim uArch: cycles simulated: 3792000  inst.: 291321260 (ipc=76.8) sim_rate=86857 (inst/sec) elapsed = 0:0:55:54 / Thu Apr 12 19:34:06 2018
GPGPU-Sim PTX: 296100000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3792988,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3793500  inst.: 291374343 (ipc=76.8) sim_rate=86847 (inst/sec) elapsed = 0:0:55:55 / Thu Apr 12 19:34:07 2018
GPGPU-Sim uArch: cycles simulated: 3795000  inst.: 291433706 (ipc=76.8) sim_rate=86839 (inst/sec) elapsed = 0:0:55:56 / Thu Apr 12 19:34:08 2018
GPGPU-Sim PTX: 296200000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3796500  inst.: 291497467 (ipc=76.8) sim_rate=86832 (inst/sec) elapsed = 0:0:55:57 / Thu Apr 12 19:34:09 2018
GPGPU-Sim PTX: 296300000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3798000  inst.: 291558414 (ipc=76.8) sim_rate=86825 (inst/sec) elapsed = 0:0:55:58 / Thu Apr 12 19:34:10 2018
GPGPU-Sim uArch: cycles simulated: 3799500  inst.: 291630880 (ipc=76.8) sim_rate=86820 (inst/sec) elapsed = 0:0:55:59 / Thu Apr 12 19:34:11 2018
GPGPU-Sim PTX: 296400000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3801000  inst.: 291690956 (ipc=76.7) sim_rate=86812 (inst/sec) elapsed = 0:0:56:00 / Thu Apr 12 19:34:12 2018
GPGPU-Sim PTX: 296500000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3802000  inst.: 291736642 (ipc=76.7) sim_rate=86800 (inst/sec) elapsed = 0:0:56:01 / Thu Apr 12 19:34:13 2018
GPGPU-Sim uArch: cycles simulated: 3803500  inst.: 291799305 (ipc=76.7) sim_rate=86793 (inst/sec) elapsed = 0:0:56:02 / Thu Apr 12 19:34:14 2018
GPGPU-Sim PTX: 296600000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3805000  inst.: 291863673 (ipc=76.7) sim_rate=86786 (inst/sec) elapsed = 0:0:56:03 / Thu Apr 12 19:34:15 2018
GPGPU-Sim PTX: 296700000 instructions simulated : ctaid=(0,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3806500  inst.: 291934705 (ipc=76.7) sim_rate=86782 (inst/sec) elapsed = 0:0:56:04 / Thu Apr 12 19:34:16 2018
GPGPU-Sim uArch: cycles simulated: 3808000  inst.: 291997298 (ipc=76.7) sim_rate=86774 (inst/sec) elapsed = 0:0:56:05 / Thu Apr 12 19:34:17 2018
GPGPU-Sim PTX: 296800000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3809478,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3809500  inst.: 292056987 (ipc=76.7) sim_rate=86766 (inst/sec) elapsed = 0:0:56:06 / Thu Apr 12 19:34:18 2018
GPGPU-Sim uArch: cycles simulated: 3811000  inst.: 292117552 (ipc=76.7) sim_rate=86758 (inst/sec) elapsed = 0:0:56:07 / Thu Apr 12 19:34:19 2018
GPGPU-Sim PTX: 296900000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3812000  inst.: 292166934 (ipc=76.6) sim_rate=86747 (inst/sec) elapsed = 0:0:56:08 / Thu Apr 12 19:34:20 2018
GPGPU-Sim PTX: 297000000 instructions simulated : ctaid=(6,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3813500  inst.: 292226794 (ipc=76.6) sim_rate=86739 (inst/sec) elapsed = 0:0:56:09 / Thu Apr 12 19:34:21 2018
GPGPU-Sim uArch: cycles simulated: 3815000  inst.: 292279802 (ipc=76.6) sim_rate=86729 (inst/sec) elapsed = 0:0:56:10 / Thu Apr 12 19:34:22 2018
GPGPU-Sim PTX: 297100000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3816500  inst.: 292343022 (ipc=76.6) sim_rate=86722 (inst/sec) elapsed = 0:0:56:11 / Thu Apr 12 19:34:23 2018
GPGPU-Sim uArch: cycles simulated: 3818000  inst.: 292410154 (ipc=76.6) sim_rate=86717 (inst/sec) elapsed = 0:0:56:12 / Thu Apr 12 19:34:24 2018
GPGPU-Sim PTX: 297200000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3819500  inst.: 292474448 (ipc=76.6) sim_rate=86710 (inst/sec) elapsed = 0:0:56:13 / Thu Apr 12 19:34:25 2018
GPGPU-Sim PTX: 297300000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3821000  inst.: 292545983 (ipc=76.6) sim_rate=86705 (inst/sec) elapsed = 0:0:56:14 / Thu Apr 12 19:34:26 2018
GPGPU-Sim uArch: cycles simulated: 3822500  inst.: 292607510 (ipc=76.5) sim_rate=86698 (inst/sec) elapsed = 0:0:56:15 / Thu Apr 12 19:34:27 2018
GPGPU-Sim PTX: 297400000 instructions simulated : ctaid=(8,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3824000  inst.: 292661523 (ipc=76.5) sim_rate=86688 (inst/sec) elapsed = 0:0:56:16 / Thu Apr 12 19:34:28 2018
GPGPU-Sim PTX: 297500000 instructions simulated : ctaid=(4,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3825500  inst.: 292722088 (ipc=76.5) sim_rate=86681 (inst/sec) elapsed = 0:0:56:17 / Thu Apr 12 19:34:29 2018
GPGPU-Sim uArch: cycles simulated: 3827000  inst.: 292780445 (ipc=76.5) sim_rate=86672 (inst/sec) elapsed = 0:0:56:18 / Thu Apr 12 19:34:30 2018
GPGPU-Sim PTX: 297600000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3828000  inst.: 292823480 (ipc=76.5) sim_rate=86659 (inst/sec) elapsed = 0:0:56:19 / Thu Apr 12 19:34:31 2018
GPGPU-Sim uArch: cycles simulated: 3829500  inst.: 292888595 (ipc=76.5) sim_rate=86653 (inst/sec) elapsed = 0:0:56:20 / Thu Apr 12 19:34:32 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3829792,0), 1 CTAs running
GPGPU-Sim PTX: 297700000 instructions simulated : ctaid=(5,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3830500  inst.: 292925563 (ipc=76.5) sim_rate=86638 (inst/sec) elapsed = 0:0:56:21 / Thu Apr 12 19:34:33 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3831875,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3832000  inst.: 292979274 (ipc=76.5) sim_rate=86628 (inst/sec) elapsed = 0:0:56:22 / Thu Apr 12 19:34:34 2018
GPGPU-Sim PTX: 297800000 instructions simulated : ctaid=(5,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3833500  inst.: 293040211 (ipc=76.4) sim_rate=86621 (inst/sec) elapsed = 0:0:56:23 / Thu Apr 12 19:34:35 2018
GPGPU-Sim uArch: cycles simulated: 3835000  inst.: 293093256 (ipc=76.4) sim_rate=86611 (inst/sec) elapsed = 0:0:56:24 / Thu Apr 12 19:34:36 2018
GPGPU-Sim PTX: 297900000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3836500  inst.: 293150124 (ipc=76.4) sim_rate=86602 (inst/sec) elapsed = 0:0:56:25 / Thu Apr 12 19:34:37 2018
GPGPU-Sim uArch: cycles simulated: 3837500  inst.: 293188324 (ipc=76.4) sim_rate=86588 (inst/sec) elapsed = 0:0:56:26 / Thu Apr 12 19:34:38 2018
GPGPU-Sim PTX: 298000000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3839000  inst.: 293247442 (ipc=76.4) sim_rate=86580 (inst/sec) elapsed = 0:0:56:27 / Thu Apr 12 19:34:39 2018
GPGPU-Sim PTX: 298100000 instructions simulated : ctaid=(2,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3840500  inst.: 293307426 (ipc=76.4) sim_rate=86572 (inst/sec) elapsed = 0:0:56:28 / Thu Apr 12 19:34:40 2018
GPGPU-Sim uArch: cycles simulated: 3842000  inst.: 293367193 (ipc=76.4) sim_rate=86564 (inst/sec) elapsed = 0:0:56:29 / Thu Apr 12 19:34:41 2018
GPGPU-Sim PTX: 298200000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3843500  inst.: 293437638 (ipc=76.3) sim_rate=86559 (inst/sec) elapsed = 0:0:56:30 / Thu Apr 12 19:34:42 2018
GPGPU-Sim uArch: cycles simulated: 3844500  inst.: 293474154 (ipc=76.3) sim_rate=86545 (inst/sec) elapsed = 0:0:56:31 / Thu Apr 12 19:34:43 2018
GPGPU-Sim PTX: 298300000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3846500  inst.: 293543637 (ipc=76.3) sim_rate=86539 (inst/sec) elapsed = 0:0:56:32 / Thu Apr 12 19:34:44 2018
GPGPU-Sim uArch: cycles simulated: 3847500  inst.: 293587491 (ipc=76.3) sim_rate=86527 (inst/sec) elapsed = 0:0:56:33 / Thu Apr 12 19:34:45 2018
GPGPU-Sim PTX: 298400000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3849000  inst.: 293635555 (ipc=76.3) sim_rate=86516 (inst/sec) elapsed = 0:0:56:34 / Thu Apr 12 19:34:46 2018
GPGPU-Sim PTX: 298500000 instructions simulated : ctaid=(6,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3850500  inst.: 293697655 (ipc=76.3) sim_rate=86508 (inst/sec) elapsed = 0:0:56:35 / Thu Apr 12 19:34:47 2018
GPGPU-Sim uArch: cycles simulated: 3852000  inst.: 293761692 (ipc=76.3) sim_rate=86502 (inst/sec) elapsed = 0:0:56:36 / Thu Apr 12 19:34:48 2018
GPGPU-Sim PTX: 298600000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3853500  inst.: 293827336 (ipc=76.2) sim_rate=86496 (inst/sec) elapsed = 0:0:56:37 / Thu Apr 12 19:34:49 2018
GPGPU-Sim uArch: cycles simulated: 3855000  inst.: 293877724 (ipc=76.2) sim_rate=86485 (inst/sec) elapsed = 0:0:56:38 / Thu Apr 12 19:34:50 2018
GPGPU-Sim PTX: 298700000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3856500  inst.: 293940387 (ipc=76.2) sim_rate=86478 (inst/sec) elapsed = 0:0:56:39 / Thu Apr 12 19:34:51 2018
GPGPU-Sim PTX: 298800000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3858000  inst.: 293992772 (ipc=76.2) sim_rate=86468 (inst/sec) elapsed = 0:0:56:40 / Thu Apr 12 19:34:52 2018
GPGPU-Sim uArch: cycles simulated: 3859000  inst.: 294030851 (ipc=76.2) sim_rate=86454 (inst/sec) elapsed = 0:0:56:41 / Thu Apr 12 19:34:53 2018
GPGPU-Sim PTX: 298900000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3860500  inst.: 294089935 (ipc=76.2) sim_rate=86446 (inst/sec) elapsed = 0:0:56:42 / Thu Apr 12 19:34:54 2018
GPGPU-Sim uArch: cycles simulated: 3862000  inst.: 294148724 (ipc=76.2) sim_rate=86438 (inst/sec) elapsed = 0:0:56:43 / Thu Apr 12 19:34:55 2018
GPGPU-Sim PTX: 299000000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3863500  inst.: 294209216 (ipc=76.2) sim_rate=86430 (inst/sec) elapsed = 0:0:56:44 / Thu Apr 12 19:34:56 2018
GPGPU-Sim uArch: cycles simulated: 3865000  inst.: 294272210 (ipc=76.1) sim_rate=86423 (inst/sec) elapsed = 0:0:56:45 / Thu Apr 12 19:34:57 2018
GPGPU-Sim PTX: 299100000 instructions simulated : ctaid=(1,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3866500  inst.: 294346246 (ipc=76.1) sim_rate=86419 (inst/sec) elapsed = 0:0:56:46 / Thu Apr 12 19:34:58 2018
GPGPU-Sim PTX: 299200000 instructions simulated : ctaid=(6,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3868000  inst.: 294393743 (ipc=76.1) sim_rate=86408 (inst/sec) elapsed = 0:0:56:47 / Thu Apr 12 19:34:59 2018
GPGPU-Sim uArch: cycles simulated: 3869500  inst.: 294446011 (ipc=76.1) sim_rate=86398 (inst/sec) elapsed = 0:0:56:48 / Thu Apr 12 19:35:00 2018
GPGPU-Sim PTX: 299300000 instructions simulated : ctaid=(6,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3871000  inst.: 294510231 (ipc=76.1) sim_rate=86391 (inst/sec) elapsed = 0:0:56:49 / Thu Apr 12 19:35:01 2018
GPGPU-Sim uArch: cycles simulated: 3872000  inst.: 294551025 (ipc=76.1) sim_rate=86378 (inst/sec) elapsed = 0:0:56:50 / Thu Apr 12 19:35:02 2018
GPGPU-Sim PTX: 299400000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3873500  inst.: 294619760 (ipc=76.1) sim_rate=86373 (inst/sec) elapsed = 0:0:56:51 / Thu Apr 12 19:35:03 2018
GPGPU-Sim PTX: 299500000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3875000  inst.: 294682671 (ipc=76.0) sim_rate=86366 (inst/sec) elapsed = 0:0:56:52 / Thu Apr 12 19:35:04 2018
GPGPU-Sim uArch: cycles simulated: 3877000  inst.: 294756478 (ipc=76.0) sim_rate=86362 (inst/sec) elapsed = 0:0:56:53 / Thu Apr 12 19:35:05 2018
GPGPU-Sim PTX: 299600000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3878500  inst.: 294815551 (ipc=76.0) sim_rate=86354 (inst/sec) elapsed = 0:0:56:54 / Thu Apr 12 19:35:06 2018
GPGPU-Sim uArch: cycles simulated: 3879500  inst.: 294859707 (ipc=76.0) sim_rate=86342 (inst/sec) elapsed = 0:0:56:55 / Thu Apr 12 19:35:07 2018
GPGPU-Sim PTX: 299700000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3881500  inst.: 294941285 (ipc=76.0) sim_rate=86341 (inst/sec) elapsed = 0:0:56:56 / Thu Apr 12 19:35:08 2018
GPGPU-Sim PTX: 299800000 instructions simulated : ctaid=(6,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3883000  inst.: 294998346 (ipc=76.0) sim_rate=86332 (inst/sec) elapsed = 0:0:56:57 / Thu Apr 12 19:35:09 2018
GPGPU-Sim uArch: cycles simulated: 3884500  inst.: 295055494 (ipc=76.0) sim_rate=86324 (inst/sec) elapsed = 0:0:56:58 / Thu Apr 12 19:35:10 2018
GPGPU-Sim PTX: 299900000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3885500  inst.: 295096660 (ipc=75.9) sim_rate=86310 (inst/sec) elapsed = 0:0:56:59 / Thu Apr 12 19:35:11 2018
GPGPU-Sim PTX: 300000000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3887000  inst.: 295161179 (ipc=75.9) sim_rate=86304 (inst/sec) elapsed = 0:0:57:00 / Thu Apr 12 19:35:12 2018
GPGPU-Sim uArch: cycles simulated: 3888500  inst.: 295223718 (ipc=75.9) sim_rate=86297 (inst/sec) elapsed = 0:0:57:01 / Thu Apr 12 19:35:13 2018
GPGPU-Sim PTX: 300100000 instructions simulated : ctaid=(1,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3890500  inst.: 295295960 (ipc=75.9) sim_rate=86293 (inst/sec) elapsed = 0:0:57:02 / Thu Apr 12 19:35:14 2018
GPGPU-Sim uArch: cycles simulated: 3892000  inst.: 295348544 (ipc=75.9) sim_rate=86283 (inst/sec) elapsed = 0:0:57:03 / Thu Apr 12 19:35:15 2018
GPGPU-Sim PTX: 300200000 instructions simulated : ctaid=(6,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3893500  inst.: 295415889 (ipc=75.9) sim_rate=86278 (inst/sec) elapsed = 0:0:57:04 / Thu Apr 12 19:35:16 2018
GPGPU-Sim PTX: 300300000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3895000  inst.: 295474130 (ipc=75.9) sim_rate=86269 (inst/sec) elapsed = 0:0:57:05 / Thu Apr 12 19:35:17 2018
GPGPU-Sim PTX: 300400000 instructions simulated : ctaid=(8,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3896500  inst.: 295548120 (ipc=75.8) sim_rate=86266 (inst/sec) elapsed = 0:0:57:06 / Thu Apr 12 19:35:18 2018
GPGPU-Sim uArch: cycles simulated: 3898000  inst.: 295604637 (ipc=75.8) sim_rate=86257 (inst/sec) elapsed = 0:0:57:07 / Thu Apr 12 19:35:19 2018
GPGPU-Sim PTX: 300500000 instructions simulated : ctaid=(6,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3899500  inst.: 295663452 (ipc=75.8) sim_rate=86249 (inst/sec) elapsed = 0:0:57:08 / Thu Apr 12 19:35:20 2018
GPGPU-Sim uArch: cycles simulated: 3901000  inst.: 295728542 (ipc=75.8) sim_rate=86243 (inst/sec) elapsed = 0:0:57:09 / Thu Apr 12 19:35:21 2018
GPGPU-Sim PTX: 300600000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3903000  inst.: 295801627 (ipc=75.8) sim_rate=86239 (inst/sec) elapsed = 0:0:57:10 / Thu Apr 12 19:35:22 2018
GPGPU-Sim uArch: cycles simulated: 3904000  inst.: 295839217 (ipc=75.8) sim_rate=86225 (inst/sec) elapsed = 0:0:57:11 / Thu Apr 12 19:35:23 2018
GPGPU-Sim PTX: 300700000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3905500  inst.: 295903304 (ipc=75.8) sim_rate=86218 (inst/sec) elapsed = 0:0:57:12 / Thu Apr 12 19:35:24 2018
GPGPU-Sim PTX: 300800000 instructions simulated : ctaid=(3,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3907000  inst.: 295963535 (ipc=75.8) sim_rate=86211 (inst/sec) elapsed = 0:0:57:13 / Thu Apr 12 19:35:25 2018
GPGPU-Sim uArch: cycles simulated: 3908500  inst.: 296030459 (ipc=75.7) sim_rate=86205 (inst/sec) elapsed = 0:0:57:14 / Thu Apr 12 19:35:26 2018
GPGPU-Sim PTX: 300900000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3909500  inst.: 296066780 (ipc=75.7) sim_rate=86191 (inst/sec) elapsed = 0:0:57:15 / Thu Apr 12 19:35:27 2018
GPGPU-Sim PTX: 301000000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3911000  inst.: 296135918 (ipc=75.7) sim_rate=86186 (inst/sec) elapsed = 0:0:57:16 / Thu Apr 12 19:35:28 2018
GPGPU-Sim uArch: cycles simulated: 3912500  inst.: 296194760 (ipc=75.7) sim_rate=86178 (inst/sec) elapsed = 0:0:57:17 / Thu Apr 12 19:35:29 2018
GPGPU-Sim PTX: 301100000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3914000  inst.: 296248550 (ipc=75.7) sim_rate=86168 (inst/sec) elapsed = 0:0:57:18 / Thu Apr 12 19:35:30 2018
GPGPU-Sim uArch: cycles simulated: 3915500  inst.: 296313666 (ipc=75.7) sim_rate=86162 (inst/sec) elapsed = 0:0:57:19 / Thu Apr 12 19:35:31 2018
GPGPU-Sim PTX: 301200000 instructions simulated : ctaid=(8,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3916500  inst.: 296364370 (ipc=75.7) sim_rate=86152 (inst/sec) elapsed = 0:0:57:20 / Thu Apr 12 19:35:32 2018
GPGPU-Sim PTX: 301300000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3918500  inst.: 296438378 (ipc=75.7) sim_rate=86148 (inst/sec) elapsed = 0:0:57:21 / Thu Apr 12 19:35:33 2018
GPGPU-Sim uArch: cycles simulated: 3920000  inst.: 296497137 (ipc=75.6) sim_rate=86140 (inst/sec) elapsed = 0:0:57:22 / Thu Apr 12 19:35:34 2018
GPGPU-Sim PTX: 301400000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3921000  inst.: 296543964 (ipc=75.6) sim_rate=86129 (inst/sec) elapsed = 0:0:57:23 / Thu Apr 12 19:35:35 2018
GPGPU-Sim uArch: cycles simulated: 3922500  inst.: 296608282 (ipc=75.6) sim_rate=86123 (inst/sec) elapsed = 0:0:57:24 / Thu Apr 12 19:35:36 2018
GPGPU-Sim PTX: 301500000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3924000  inst.: 296673201 (ipc=75.6) sim_rate=86117 (inst/sec) elapsed = 0:0:57:25 / Thu Apr 12 19:35:37 2018
GPGPU-Sim PTX: 301600000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3925500  inst.: 296730884 (ipc=75.6) sim_rate=86108 (inst/sec) elapsed = 0:0:57:26 / Thu Apr 12 19:35:38 2018
GPGPU-Sim uArch: cycles simulated: 3927000  inst.: 296782589 (ipc=75.6) sim_rate=86098 (inst/sec) elapsed = 0:0:57:27 / Thu Apr 12 19:35:39 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3927400,0), 1 CTAs running
GPGPU-Sim PTX: 301700000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3928500  inst.: 296842519 (ipc=75.6) sim_rate=86091 (inst/sec) elapsed = 0:0:57:28 / Thu Apr 12 19:35:40 2018
GPGPU-Sim uArch: cycles simulated: 3930000  inst.: 296903494 (ipc=75.5) sim_rate=86083 (inst/sec) elapsed = 0:0:57:29 / Thu Apr 12 19:35:41 2018
GPGPU-Sim PTX: 301800000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3931500  inst.: 296968062 (ipc=75.5) sim_rate=86077 (inst/sec) elapsed = 0:0:57:30 / Thu Apr 12 19:35:42 2018
GPGPU-Sim PTX: 301900000 instructions simulated : ctaid=(5,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3933000  inst.: 297035847 (ipc=75.5) sim_rate=86072 (inst/sec) elapsed = 0:0:57:31 / Thu Apr 12 19:35:43 2018
GPGPU-Sim uArch: cycles simulated: 3934000  inst.: 297071804 (ipc=75.5) sim_rate=86057 (inst/sec) elapsed = 0:0:57:32 / Thu Apr 12 19:35:44 2018
GPGPU-Sim PTX: 302000000 instructions simulated : ctaid=(6,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3935500  inst.: 297120803 (ipc=75.5) sim_rate=86047 (inst/sec) elapsed = 0:0:57:33 / Thu Apr 12 19:35:45 2018
GPGPU-Sim uArch: cycles simulated: 3937500  inst.: 297198506 (ipc=75.5) sim_rate=86044 (inst/sec) elapsed = 0:0:57:34 / Thu Apr 12 19:35:46 2018
GPGPU-Sim PTX: 302100000 instructions simulated : ctaid=(1,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3938500  inst.: 297239478 (ipc=75.5) sim_rate=86031 (inst/sec) elapsed = 0:0:57:35 / Thu Apr 12 19:35:47 2018
GPGPU-Sim uArch: cycles simulated: 3940000  inst.: 297286726 (ipc=75.5) sim_rate=86020 (inst/sec) elapsed = 0:0:57:36 / Thu Apr 12 19:35:48 2018
GPGPU-Sim PTX: 302200000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3942000  inst.: 297370241 (ipc=75.4) sim_rate=86019 (inst/sec) elapsed = 0:0:57:37 / Thu Apr 12 19:35:49 2018
GPGPU-Sim PTX: 302300000 instructions simulated : ctaid=(7,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3943500  inst.: 297426132 (ipc=75.4) sim_rate=86011 (inst/sec) elapsed = 0:0:57:38 / Thu Apr 12 19:35:50 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3944012,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3945000  inst.: 297483747 (ipc=75.4) sim_rate=86002 (inst/sec) elapsed = 0:0:57:39 / Thu Apr 12 19:35:51 2018
GPGPU-Sim PTX: 302400000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3946500  inst.: 297540400 (ipc=75.4) sim_rate=85994 (inst/sec) elapsed = 0:0:57:40 / Thu Apr 12 19:35:52 2018
GPGPU-Sim uArch: cycles simulated: 3948000  inst.: 297595077 (ipc=75.4) sim_rate=85985 (inst/sec) elapsed = 0:0:57:41 / Thu Apr 12 19:35:53 2018
GPGPU-Sim PTX: 302500000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3949500  inst.: 297650534 (ipc=75.4) sim_rate=85976 (inst/sec) elapsed = 0:0:57:42 / Thu Apr 12 19:35:54 2018
GPGPU-Sim PTX: 302600000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3951000  inst.: 297701700 (ipc=75.3) sim_rate=85966 (inst/sec) elapsed = 0:0:57:43 / Thu Apr 12 19:35:55 2018
GPGPU-Sim uArch: cycles simulated: 3953000  inst.: 297784837 (ipc=75.3) sim_rate=85965 (inst/sec) elapsed = 0:0:57:44 / Thu Apr 12 19:35:56 2018
GPGPU-Sim PTX: 302700000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3954500  inst.: 297841313 (ipc=75.3) sim_rate=85957 (inst/sec) elapsed = 0:0:57:45 / Thu Apr 12 19:35:57 2018
GPGPU-Sim PTX: 302800000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3956000  inst.: 297899243 (ipc=75.3) sim_rate=85949 (inst/sec) elapsed = 0:0:57:46 / Thu Apr 12 19:35:58 2018
GPGPU-Sim uArch: cycles simulated: 3957500  inst.: 297961137 (ipc=75.3) sim_rate=85942 (inst/sec) elapsed = 0:0:57:47 / Thu Apr 12 19:35:59 2018
GPGPU-Sim PTX: 302900000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3959000  inst.: 298012738 (ipc=75.3) sim_rate=85932 (inst/sec) elapsed = 0:0:57:48 / Thu Apr 12 19:36:00 2018
GPGPU-Sim uArch: cycles simulated: 3960500  inst.: 298071010 (ipc=75.3) sim_rate=85924 (inst/sec) elapsed = 0:0:57:49 / Thu Apr 12 19:36:01 2018
GPGPU-Sim PTX: 303000000 instructions simulated : ctaid=(3,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3961500  inst.: 298109089 (ipc=75.3) sim_rate=85910 (inst/sec) elapsed = 0:0:57:50 / Thu Apr 12 19:36:02 2018
GPGPU-Sim uArch: cycles simulated: 3963000  inst.: 298166975 (ipc=75.2) sim_rate=85902 (inst/sec) elapsed = 0:0:57:51 / Thu Apr 12 19:36:03 2018
GPGPU-Sim PTX: 303100000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3964500  inst.: 298231319 (ipc=75.2) sim_rate=85896 (inst/sec) elapsed = 0:0:57:52 / Thu Apr 12 19:36:04 2018
GPGPU-Sim PTX: 303200000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3966000  inst.: 298287389 (ipc=75.2) sim_rate=85887 (inst/sec) elapsed = 0:0:57:53 / Thu Apr 12 19:36:05 2018
GPGPU-Sim uArch: cycles simulated: 3967500  inst.: 298351502 (ipc=75.2) sim_rate=85881 (inst/sec) elapsed = 0:0:57:54 / Thu Apr 12 19:36:06 2018
GPGPU-Sim PTX: 303300000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3969000  inst.: 298401541 (ipc=75.2) sim_rate=85870 (inst/sec) elapsed = 0:0:57:55 / Thu Apr 12 19:36:07 2018
GPGPU-Sim uArch: cycles simulated: 3970500  inst.: 298462842 (ipc=75.2) sim_rate=85863 (inst/sec) elapsed = 0:0:57:56 / Thu Apr 12 19:36:08 2018
GPGPU-Sim PTX: 303400000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3972000  inst.: 298518718 (ipc=75.2) sim_rate=85855 (inst/sec) elapsed = 0:0:57:57 / Thu Apr 12 19:36:09 2018
GPGPU-Sim uArch: cycles simulated: 3973500  inst.: 298571507 (ipc=75.1) sim_rate=85845 (inst/sec) elapsed = 0:0:57:58 / Thu Apr 12 19:36:10 2018
GPGPU-Sim PTX: 303500000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3975000  inst.: 298626534 (ipc=75.1) sim_rate=85836 (inst/sec) elapsed = 0:0:57:59 / Thu Apr 12 19:36:11 2018
GPGPU-Sim PTX: 303600000 instructions simulated : ctaid=(6,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3976500  inst.: 298694186 (ipc=75.1) sim_rate=85831 (inst/sec) elapsed = 0:0:58:00 / Thu Apr 12 19:36:12 2018
GPGPU-Sim uArch: cycles simulated: 3978000  inst.: 298749505 (ipc=75.1) sim_rate=85822 (inst/sec) elapsed = 0:0:58:01 / Thu Apr 12 19:36:13 2018
GPGPU-Sim PTX: 303700000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3979500  inst.: 298809987 (ipc=75.1) sim_rate=85815 (inst/sec) elapsed = 0:0:58:02 / Thu Apr 12 19:36:14 2018
GPGPU-Sim uArch: cycles simulated: 3981000  inst.: 298866188 (ipc=75.1) sim_rate=85807 (inst/sec) elapsed = 0:0:58:03 / Thu Apr 12 19:36:15 2018
GPGPU-Sim PTX: 303800000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3982500  inst.: 298920225 (ipc=75.1) sim_rate=85797 (inst/sec) elapsed = 0:0:58:04 / Thu Apr 12 19:36:16 2018
GPGPU-Sim PTX: 303900000 instructions simulated : ctaid=(6,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3984000  inst.: 298978809 (ipc=75.0) sim_rate=85790 (inst/sec) elapsed = 0:0:58:05 / Thu Apr 12 19:36:17 2018
GPGPU-Sim uArch: cycles simulated: 3985500  inst.: 299039470 (ipc=75.0) sim_rate=85782 (inst/sec) elapsed = 0:0:58:06 / Thu Apr 12 19:36:18 2018
GPGPU-Sim PTX: 304000000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3987000  inst.: 299093853 (ipc=75.0) sim_rate=85773 (inst/sec) elapsed = 0:0:58:07 / Thu Apr 12 19:36:19 2018
GPGPU-Sim uArch: cycles simulated: 3988500  inst.: 299157562 (ipc=75.0) sim_rate=85767 (inst/sec) elapsed = 0:0:58:08 / Thu Apr 12 19:36:20 2018
GPGPU-Sim PTX: 304100000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3990000  inst.: 299210160 (ipc=75.0) sim_rate=85758 (inst/sec) elapsed = 0:0:58:09 / Thu Apr 12 19:36:21 2018
GPGPU-Sim PTX: 304200000 instructions simulated : ctaid=(3,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3991500  inst.: 299272391 (ipc=75.0) sim_rate=85751 (inst/sec) elapsed = 0:0:58:10 / Thu Apr 12 19:36:22 2018
GPGPU-Sim uArch: cycles simulated: 3993000  inst.: 299325209 (ipc=75.0) sim_rate=85741 (inst/sec) elapsed = 0:0:58:11 / Thu Apr 12 19:36:23 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3993277,0), 1 CTAs running
GPGPU-Sim PTX: 304300000 instructions simulated : ctaid=(6,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3994000  inst.: 299360508 (ipc=75.0) sim_rate=85727 (inst/sec) elapsed = 0:0:58:12 / Thu Apr 12 19:36:24 2018
GPGPU-Sim uArch: cycles simulated: 3995500  inst.: 299417609 (ipc=74.9) sim_rate=85719 (inst/sec) elapsed = 0:0:58:13 / Thu Apr 12 19:36:25 2018
GPGPU-Sim PTX: 304400000 instructions simulated : ctaid=(3,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3997000  inst.: 299470791 (ipc=74.9) sim_rate=85710 (inst/sec) elapsed = 0:0:58:14 / Thu Apr 12 19:36:26 2018
GPGPU-Sim uArch: cycles simulated: 3998500  inst.: 299532216 (ipc=74.9) sim_rate=85703 (inst/sec) elapsed = 0:0:58:15 / Thu Apr 12 19:36:27 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3998804,0), 2 CTAs running
GPGPU-Sim PTX: 304500000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4000000  inst.: 299583897 (ipc=74.9) sim_rate=85693 (inst/sec) elapsed = 0:0:58:16 / Thu Apr 12 19:36:28 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4000066,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4001500  inst.: 299635574 (ipc=74.9) sim_rate=85683 (inst/sec) elapsed = 0:0:58:17 / Thu Apr 12 19:36:29 2018
GPGPU-Sim PTX: 304600000 instructions simulated : ctaid=(0,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4003000  inst.: 299688935 (ipc=74.9) sim_rate=85674 (inst/sec) elapsed = 0:0:58:18 / Thu Apr 12 19:36:30 2018
GPGPU-Sim uArch: cycles simulated: 4004500  inst.: 299741326 (ipc=74.9) sim_rate=85664 (inst/sec) elapsed = 0:0:58:19 / Thu Apr 12 19:36:31 2018
GPGPU-Sim PTX: 304700000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4006000  inst.: 299788136 (ipc=74.8) sim_rate=85653 (inst/sec) elapsed = 0:0:58:20 / Thu Apr 12 19:36:32 2018
GPGPU-Sim uArch: cycles simulated: 4007500  inst.: 299835704 (ipc=74.8) sim_rate=85642 (inst/sec) elapsed = 0:0:58:21 / Thu Apr 12 19:36:33 2018
GPGPU-Sim PTX: 304800000 instructions simulated : ctaid=(5,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4009000  inst.: 299884400 (ipc=74.8) sim_rate=85632 (inst/sec) elapsed = 0:0:58:22 / Thu Apr 12 19:36:34 2018
GPGPU-Sim PTX: 304900000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4010500  inst.: 299947603 (ipc=74.8) sim_rate=85625 (inst/sec) elapsed = 0:0:58:23 / Thu Apr 12 19:36:35 2018
GPGPU-Sim uArch: cycles simulated: 4012000  inst.: 299998464 (ipc=74.8) sim_rate=85616 (inst/sec) elapsed = 0:0:58:24 / Thu Apr 12 19:36:36 2018
GPGPU-Sim PTX: 305000000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4013500  inst.: 300051967 (ipc=74.8) sim_rate=85606 (inst/sec) elapsed = 0:0:58:25 / Thu Apr 12 19:36:37 2018
GPGPU-Sim uArch: cycles simulated: 4015000  inst.: 300112081 (ipc=74.7) sim_rate=85599 (inst/sec) elapsed = 0:0:58:26 / Thu Apr 12 19:36:38 2018
GPGPU-Sim PTX: 305100000 instructions simulated : ctaid=(6,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4017000  inst.: 300176067 (ipc=74.7) sim_rate=85593 (inst/sec) elapsed = 0:0:58:27 / Thu Apr 12 19:36:39 2018
GPGPU-Sim uArch: cycles simulated: 4018500  inst.: 300225153 (ipc=74.7) sim_rate=85582 (inst/sec) elapsed = 0:0:58:28 / Thu Apr 12 19:36:40 2018
GPGPU-Sim PTX: 305200000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4020000  inst.: 300289647 (ipc=74.7) sim_rate=85576 (inst/sec) elapsed = 0:0:58:29 / Thu Apr 12 19:36:41 2018
GPGPU-Sim PTX: 305300000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4021500  inst.: 300341605 (ipc=74.7) sim_rate=85567 (inst/sec) elapsed = 0:0:58:30 / Thu Apr 12 19:36:42 2018
GPGPU-Sim uArch: cycles simulated: 4023000  inst.: 300400741 (ipc=74.7) sim_rate=85559 (inst/sec) elapsed = 0:0:58:31 / Thu Apr 12 19:36:43 2018
GPGPU-Sim PTX: 305400000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4024500  inst.: 300454481 (ipc=74.7) sim_rate=85550 (inst/sec) elapsed = 0:0:58:32 / Thu Apr 12 19:36:44 2018
GPGPU-Sim uArch: cycles simulated: 4026000  inst.: 300508869 (ipc=74.6) sim_rate=85541 (inst/sec) elapsed = 0:0:58:33 / Thu Apr 12 19:36:45 2018
GPGPU-Sim PTX: 305500000 instructions simulated : ctaid=(0,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4028000  inst.: 300570756 (ipc=74.6) sim_rate=85535 (inst/sec) elapsed = 0:0:58:34 / Thu Apr 12 19:36:46 2018
GPGPU-Sim uArch: cycles simulated: 4029000  inst.: 300602936 (ipc=74.6) sim_rate=85520 (inst/sec) elapsed = 0:0:58:35 / Thu Apr 12 19:36:47 2018
GPGPU-Sim PTX: 305600000 instructions simulated : ctaid=(2,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4031000  inst.: 300674248 (ipc=74.6) sim_rate=85515 (inst/sec) elapsed = 0:0:58:36 / Thu Apr 12 19:36:48 2018
GPGPU-Sim PTX: 305700000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4032500  inst.: 300726473 (ipc=74.6) sim_rate=85506 (inst/sec) elapsed = 0:0:58:37 / Thu Apr 12 19:36:49 2018
GPGPU-Sim uArch: cycles simulated: 4034000  inst.: 300772131 (ipc=74.6) sim_rate=85495 (inst/sec) elapsed = 0:0:58:38 / Thu Apr 12 19:36:50 2018
GPGPU-Sim uArch: cycles simulated: 4035500  inst.: 300822896 (ipc=74.5) sim_rate=85485 (inst/sec) elapsed = 0:0:58:39 / Thu Apr 12 19:36:51 2018
GPGPU-Sim PTX: 305800000 instructions simulated : ctaid=(6,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4037000  inst.: 300864962 (ipc=74.5) sim_rate=85473 (inst/sec) elapsed = 0:0:58:40 / Thu Apr 12 19:36:52 2018
GPGPU-Sim PTX: 305900000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4039000  inst.: 300938303 (ipc=74.5) sim_rate=85469 (inst/sec) elapsed = 0:0:58:41 / Thu Apr 12 19:36:53 2018
GPGPU-Sim uArch: cycles simulated: 4040500  inst.: 300985195 (ipc=74.5) sim_rate=85458 (inst/sec) elapsed = 0:0:58:42 / Thu Apr 12 19:36:54 2018
GPGPU-Sim uArch: cycles simulated: 4041500  inst.: 301016734 (ipc=74.5) sim_rate=85443 (inst/sec) elapsed = 0:0:58:43 / Thu Apr 12 19:36:55 2018
GPGPU-Sim PTX: 306000000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4043000  inst.: 301066900 (ipc=74.5) sim_rate=85433 (inst/sec) elapsed = 0:0:58:44 / Thu Apr 12 19:36:56 2018
GPGPU-Sim PTX: 306100000 instructions simulated : ctaid=(6,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4044500  inst.: 301120698 (ipc=74.5) sim_rate=85424 (inst/sec) elapsed = 0:0:58:45 / Thu Apr 12 19:36:57 2018
GPGPU-Sim uArch: cycles simulated: 4046000  inst.: 301161702 (ipc=74.4) sim_rate=85411 (inst/sec) elapsed = 0:0:58:46 / Thu Apr 12 19:36:58 2018
GPGPU-Sim uArch: cycles simulated: 4047500  inst.: 301208626 (ipc=74.4) sim_rate=85400 (inst/sec) elapsed = 0:0:58:47 / Thu Apr 12 19:36:59 2018
GPGPU-Sim PTX: 306200000 instructions simulated : ctaid=(6,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4049000  inst.: 301267156 (ipc=74.4) sim_rate=85393 (inst/sec) elapsed = 0:0:58:48 / Thu Apr 12 19:37:00 2018
GPGPU-Sim PTX: 306300000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4050500  inst.: 301318329 (ipc=74.4) sim_rate=85383 (inst/sec) elapsed = 0:0:58:49 / Thu Apr 12 19:37:01 2018
GPGPU-Sim uArch: cycles simulated: 4052000  inst.: 301363106 (ipc=74.4) sim_rate=85371 (inst/sec) elapsed = 0:0:58:50 / Thu Apr 12 19:37:02 2018
GPGPU-Sim PTX: 306400000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4053500  inst.: 301414953 (ipc=74.4) sim_rate=85362 (inst/sec) elapsed = 0:0:58:51 / Thu Apr 12 19:37:03 2018
GPGPU-Sim uArch: cycles simulated: 4055000  inst.: 301466321 (ipc=74.3) sim_rate=85352 (inst/sec) elapsed = 0:0:58:52 / Thu Apr 12 19:37:04 2018
GPGPU-Sim PTX: 306500000 instructions simulated : ctaid=(3,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4056500  inst.: 301517558 (ipc=74.3) sim_rate=85343 (inst/sec) elapsed = 0:0:58:53 / Thu Apr 12 19:37:05 2018
GPGPU-Sim uArch: cycles simulated: 4058000  inst.: 301566209 (ipc=74.3) sim_rate=85332 (inst/sec) elapsed = 0:0:58:54 / Thu Apr 12 19:37:06 2018
GPGPU-Sim PTX: 306600000 instructions simulated : ctaid=(6,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4060000  inst.: 301634362 (ipc=74.3) sim_rate=85327 (inst/sec) elapsed = 0:0:58:55 / Thu Apr 12 19:37:07 2018
GPGPU-Sim uArch: cycles simulated: 4061500  inst.: 301682204 (ipc=74.3) sim_rate=85317 (inst/sec) elapsed = 0:0:58:56 / Thu Apr 12 19:37:08 2018
GPGPU-Sim PTX: 306700000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4063000  inst.: 301728487 (ipc=74.3) sim_rate=85306 (inst/sec) elapsed = 0:0:58:57 / Thu Apr 12 19:37:09 2018
GPGPU-Sim uArch: cycles simulated: 4064500  inst.: 301780641 (ipc=74.2) sim_rate=85296 (inst/sec) elapsed = 0:0:58:58 / Thu Apr 12 19:37:10 2018
GPGPU-Sim PTX: 306800000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4066000  inst.: 301834004 (ipc=74.2) sim_rate=85287 (inst/sec) elapsed = 0:0:58:59 / Thu Apr 12 19:37:11 2018
GPGPU-Sim uArch: cycles simulated: 4067500  inst.: 301877142 (ipc=74.2) sim_rate=85276 (inst/sec) elapsed = 0:0:59:00 / Thu Apr 12 19:37:12 2018
GPGPU-Sim PTX: 306900000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4069000  inst.: 301930625 (ipc=74.2) sim_rate=85267 (inst/sec) elapsed = 0:0:59:01 / Thu Apr 12 19:37:13 2018
GPGPU-Sim uArch: cycles simulated: 4071000  inst.: 301990857 (ipc=74.2) sim_rate=85259 (inst/sec) elapsed = 0:0:59:02 / Thu Apr 12 19:37:14 2018
GPGPU-Sim PTX: 307000000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4072500  inst.: 302031872 (ipc=74.2) sim_rate=85247 (inst/sec) elapsed = 0:0:59:03 / Thu Apr 12 19:37:15 2018
GPGPU-Sim PTX: 307100000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4074500  inst.: 302105261 (ipc=74.1) sim_rate=85244 (inst/sec) elapsed = 0:0:59:04 / Thu Apr 12 19:37:16 2018
GPGPU-Sim uArch: cycles simulated: 4076000  inst.: 302155118 (ipc=74.1) sim_rate=85234 (inst/sec) elapsed = 0:0:59:05 / Thu Apr 12 19:37:17 2018
GPGPU-Sim PTX: 307200000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4078000  inst.: 302214703 (ipc=74.1) sim_rate=85226 (inst/sec) elapsed = 0:0:59:06 / Thu Apr 12 19:37:18 2018
GPGPU-Sim uArch: cycles simulated: 4079500  inst.: 302261222 (ipc=74.1) sim_rate=85216 (inst/sec) elapsed = 0:0:59:07 / Thu Apr 12 19:37:19 2018
GPGPU-Sim PTX: 307300000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4081000  inst.: 302307238 (ipc=74.1) sim_rate=85204 (inst/sec) elapsed = 0:0:59:08 / Thu Apr 12 19:37:20 2018
GPGPU-Sim uArch: cycles simulated: 4083000  inst.: 302378747 (ipc=74.1) sim_rate=85201 (inst/sec) elapsed = 0:0:59:09 / Thu Apr 12 19:37:21 2018
GPGPU-Sim PTX: 307400000 instructions simulated : ctaid=(6,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4084500  inst.: 302427074 (ipc=74.0) sim_rate=85190 (inst/sec) elapsed = 0:0:59:10 / Thu Apr 12 19:37:22 2018
GPGPU-Sim uArch: cycles simulated: 4086000  inst.: 302480699 (ipc=74.0) sim_rate=85181 (inst/sec) elapsed = 0:0:59:11 / Thu Apr 12 19:37:23 2018
GPGPU-Sim PTX: 307500000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4087500  inst.: 302530154 (ipc=74.0) sim_rate=85171 (inst/sec) elapsed = 0:0:59:12 / Thu Apr 12 19:37:24 2018
GPGPU-Sim PTX: 307600000 instructions simulated : ctaid=(6,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4089000  inst.: 302580218 (ipc=74.0) sim_rate=85161 (inst/sec) elapsed = 0:0:59:13 / Thu Apr 12 19:37:25 2018
GPGPU-Sim uArch: cycles simulated: 4090500  inst.: 302634101 (ipc=74.0) sim_rate=85153 (inst/sec) elapsed = 0:0:59:14 / Thu Apr 12 19:37:26 2018
GPGPU-Sim PTX: 307700000 instructions simulated : ctaid=(6,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4092000  inst.: 302682301 (ipc=74.0) sim_rate=85142 (inst/sec) elapsed = 0:0:59:15 / Thu Apr 12 19:37:27 2018
GPGPU-Sim uArch: cycles simulated: 4093500  inst.: 302725892 (ipc=74.0) sim_rate=85131 (inst/sec) elapsed = 0:0:59:16 / Thu Apr 12 19:37:28 2018
GPGPU-Sim PTX: 307800000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4095000  inst.: 302784696 (ipc=73.9) sim_rate=85123 (inst/sec) elapsed = 0:0:59:17 / Thu Apr 12 19:37:29 2018
GPGPU-Sim uArch: cycles simulated: 4096500  inst.: 302837345 (ipc=73.9) sim_rate=85114 (inst/sec) elapsed = 0:0:59:18 / Thu Apr 12 19:37:30 2018
GPGPU-Sim PTX: 307900000 instructions simulated : ctaid=(8,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4098000  inst.: 302890051 (ipc=73.9) sim_rate=85105 (inst/sec) elapsed = 0:0:59:19 / Thu Apr 12 19:37:31 2018
GPGPU-Sim uArch: cycles simulated: 4099500  inst.: 302945021 (ipc=73.9) sim_rate=85096 (inst/sec) elapsed = 0:0:59:20 / Thu Apr 12 19:37:32 2018
GPGPU-Sim PTX: 308000000 instructions simulated : ctaid=(0,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4101000  inst.: 302996973 (ipc=73.9) sim_rate=85087 (inst/sec) elapsed = 0:0:59:21 / Thu Apr 12 19:37:33 2018
GPGPU-Sim uArch: cycles simulated: 4102500  inst.: 303049378 (ipc=73.9) sim_rate=85078 (inst/sec) elapsed = 0:0:59:22 / Thu Apr 12 19:37:34 2018
GPGPU-Sim PTX: 308100000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4104000  inst.: 303102115 (ipc=73.9) sim_rate=85069 (inst/sec) elapsed = 0:0:59:23 / Thu Apr 12 19:37:35 2018
GPGPU-Sim uArch: cycles simulated: 4105000  inst.: 303142509 (ipc=73.8) sim_rate=85056 (inst/sec) elapsed = 0:0:59:24 / Thu Apr 12 19:37:36 2018
GPGPU-Sim PTX: 308200000 instructions simulated : ctaid=(3,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4106500  inst.: 303193307 (ipc=73.8) sim_rate=85047 (inst/sec) elapsed = 0:0:59:25 / Thu Apr 12 19:37:37 2018
GPGPU-Sim uArch: cycles simulated: 4108000  inst.: 303250780 (ipc=73.8) sim_rate=85039 (inst/sec) elapsed = 0:0:59:26 / Thu Apr 12 19:37:38 2018
GPGPU-Sim PTX: 308300000 instructions simulated : ctaid=(2,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4109000  inst.: 303286802 (ipc=73.8) sim_rate=85025 (inst/sec) elapsed = 0:0:59:27 / Thu Apr 12 19:37:39 2018
GPGPU-Sim uArch: cycles simulated: 4111000  inst.: 303354822 (ipc=73.8) sim_rate=85020 (inst/sec) elapsed = 0:0:59:28 / Thu Apr 12 19:37:40 2018
GPGPU-Sim PTX: 308400000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4112500  inst.: 303402560 (ipc=73.8) sim_rate=85010 (inst/sec) elapsed = 0:0:59:29 / Thu Apr 12 19:37:41 2018
GPGPU-Sim PTX: 308500000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4114000  inst.: 303458951 (ipc=73.8) sim_rate=85002 (inst/sec) elapsed = 0:0:59:30 / Thu Apr 12 19:37:42 2018
GPGPU-Sim uArch: cycles simulated: 4115500  inst.: 303508839 (ipc=73.7) sim_rate=84992 (inst/sec) elapsed = 0:0:59:31 / Thu Apr 12 19:37:43 2018
GPGPU-Sim PTX: 308600000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4117500  inst.: 303584758 (ipc=73.7) sim_rate=84990 (inst/sec) elapsed = 0:0:59:32 / Thu Apr 12 19:37:44 2018
GPGPU-Sim uArch: cycles simulated: 4119000  inst.: 303640305 (ipc=73.7) sim_rate=84981 (inst/sec) elapsed = 0:0:59:33 / Thu Apr 12 19:37:45 2018
GPGPU-Sim PTX: 308700000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4120500  inst.: 303694980 (ipc=73.7) sim_rate=84973 (inst/sec) elapsed = 0:0:59:34 / Thu Apr 12 19:37:46 2018
GPGPU-Sim uArch: cycles simulated: 4122000  inst.: 303742935 (ipc=73.7) sim_rate=84963 (inst/sec) elapsed = 0:0:59:35 / Thu Apr 12 19:37:47 2018
GPGPU-Sim PTX: 308800000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4123000  inst.: 303777479 (ipc=73.7) sim_rate=84948 (inst/sec) elapsed = 0:0:59:36 / Thu Apr 12 19:37:48 2018
GPGPU-Sim uArch: cycles simulated: 4124500  inst.: 303840108 (ipc=73.7) sim_rate=84942 (inst/sec) elapsed = 0:0:59:37 / Thu Apr 12 19:37:49 2018
GPGPU-Sim PTX: 308900000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4126500  inst.: 303909354 (ipc=73.6) sim_rate=84938 (inst/sec) elapsed = 0:0:59:38 / Thu Apr 12 19:37:50 2018
GPGPU-Sim uArch: cycles simulated: 4127500  inst.: 303941378 (ipc=73.6) sim_rate=84923 (inst/sec) elapsed = 0:0:59:39 / Thu Apr 12 19:37:51 2018
GPGPU-Sim PTX: 309000000 instructions simulated : ctaid=(7,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4129000  inst.: 303994457 (ipc=73.6) sim_rate=84914 (inst/sec) elapsed = 0:0:59:40 / Thu Apr 12 19:37:52 2018
GPGPU-Sim PTX: 309100000 instructions simulated : ctaid=(8,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4130500  inst.: 304049842 (ipc=73.6) sim_rate=84906 (inst/sec) elapsed = 0:0:59:41 / Thu Apr 12 19:37:53 2018
GPGPU-Sim uArch: cycles simulated: 4132000  inst.: 304104458 (ipc=73.6) sim_rate=84897 (inst/sec) elapsed = 0:0:59:42 / Thu Apr 12 19:37:54 2018
GPGPU-Sim PTX: 309200000 instructions simulated : ctaid=(4,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4133000  inst.: 304145925 (ipc=73.6) sim_rate=84885 (inst/sec) elapsed = 0:0:59:43 / Thu Apr 12 19:37:55 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4133023,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4134500  inst.: 304200358 (ipc=73.6) sim_rate=84877 (inst/sec) elapsed = 0:0:59:44 / Thu Apr 12 19:37:56 2018
GPGPU-Sim PTX: 309300000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4136500  inst.: 304267310 (ipc=73.6) sim_rate=84872 (inst/sec) elapsed = 0:0:59:45 / Thu Apr 12 19:37:57 2018
GPGPU-Sim uArch: cycles simulated: 4138000  inst.: 304323198 (ipc=73.5) sim_rate=84864 (inst/sec) elapsed = 0:0:59:46 / Thu Apr 12 19:37:58 2018
GPGPU-Sim PTX: 309400000 instructions simulated : ctaid=(6,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4139500  inst.: 304384356 (ipc=73.5) sim_rate=84857 (inst/sec) elapsed = 0:0:59:47 / Thu Apr 12 19:37:59 2018
GPGPU-Sim uArch: cycles simulated: 4141000  inst.: 304431548 (ipc=73.5) sim_rate=84847 (inst/sec) elapsed = 0:0:59:48 / Thu Apr 12 19:38:00 2018
GPGPU-Sim PTX: 309500000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4142500  inst.: 304482052 (ipc=73.5) sim_rate=84837 (inst/sec) elapsed = 0:0:59:49 / Thu Apr 12 19:38:01 2018
GPGPU-Sim uArch: cycles simulated: 4143500  inst.: 304514883 (ipc=73.5) sim_rate=84823 (inst/sec) elapsed = 0:0:59:50 / Thu Apr 12 19:38:02 2018
GPGPU-Sim PTX: 309600000 instructions simulated : ctaid=(6,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4145000  inst.: 304580691 (ipc=73.5) sim_rate=84817 (inst/sec) elapsed = 0:0:59:51 / Thu Apr 12 19:38:03 2018
GPGPU-Sim PTX: 309700000 instructions simulated : ctaid=(6,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4146500  inst.: 304635537 (ipc=73.5) sim_rate=84809 (inst/sec) elapsed = 0:0:59:52 / Thu Apr 12 19:38:04 2018
GPGPU-Sim uArch: cycles simulated: 4148500  inst.: 304702909 (ipc=73.4) sim_rate=84804 (inst/sec) elapsed = 0:0:59:53 / Thu Apr 12 19:38:05 2018
GPGPU-Sim PTX: 309800000 instructions simulated : ctaid=(3,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4150000  inst.: 304763734 (ipc=73.4) sim_rate=84797 (inst/sec) elapsed = 0:0:59:54 / Thu Apr 12 19:38:06 2018
GPGPU-Sim uArch: cycles simulated: 4151500  inst.: 304817185 (ipc=73.4) sim_rate=84789 (inst/sec) elapsed = 0:0:59:55 / Thu Apr 12 19:38:07 2018
GPGPU-Sim PTX: 309900000 instructions simulated : ctaid=(6,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4153000  inst.: 304864909 (ipc=73.4) sim_rate=84778 (inst/sec) elapsed = 0:0:59:56 / Thu Apr 12 19:38:08 2018
GPGPU-Sim PTX: 310000000 instructions simulated : ctaid=(2,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4155000  inst.: 304936962 (ipc=73.4) sim_rate=84775 (inst/sec) elapsed = 0:0:59:57 / Thu Apr 12 19:38:09 2018
GPGPU-Sim uArch: cycles simulated: 4156000  inst.: 304967275 (ipc=73.4) sim_rate=84760 (inst/sec) elapsed = 0:0:59:58 / Thu Apr 12 19:38:10 2018
GPGPU-Sim PTX: 310100000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4158000  inst.: 305047816 (ipc=73.4) sim_rate=84759 (inst/sec) elapsed = 0:0:59:59 / Thu Apr 12 19:38:11 2018
GPGPU-Sim uArch: cycles simulated: 4159500  inst.: 305101946 (ipc=73.4) sim_rate=84750 (inst/sec) elapsed = 0:1:00:00 / Thu Apr 12 19:38:12 2018
GPGPU-Sim PTX: 310200000 instructions simulated : ctaid=(7,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4161000  inst.: 305150664 (ipc=73.3) sim_rate=84740 (inst/sec) elapsed = 0:1:00:01 / Thu Apr 12 19:38:13 2018
GPGPU-Sim uArch: cycles simulated: 4162500  inst.: 305201629 (ipc=73.3) sim_rate=84731 (inst/sec) elapsed = 0:1:00:02 / Thu Apr 12 19:38:14 2018
GPGPU-Sim PTX: 310300000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4164000  inst.: 305246562 (ipc=73.3) sim_rate=84720 (inst/sec) elapsed = 0:1:00:03 / Thu Apr 12 19:38:15 2018
GPGPU-Sim uArch: cycles simulated: 4165500  inst.: 305298781 (ipc=73.3) sim_rate=84711 (inst/sec) elapsed = 0:1:00:04 / Thu Apr 12 19:38:16 2018
GPGPU-Sim PTX: 310400000 instructions simulated : ctaid=(8,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4167000  inst.: 305354909 (ipc=73.3) sim_rate=84703 (inst/sec) elapsed = 0:1:00:05 / Thu Apr 12 19:38:17 2018
GPGPU-Sim PTX: 310500000 instructions simulated : ctaid=(8,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4169000  inst.: 305416347 (ipc=73.3) sim_rate=84696 (inst/sec) elapsed = 0:1:00:06 / Thu Apr 12 19:38:18 2018
GPGPU-Sim uArch: cycles simulated: 4170500  inst.: 305473301 (ipc=73.2) sim_rate=84689 (inst/sec) elapsed = 0:1:00:07 / Thu Apr 12 19:38:19 2018
GPGPU-Sim PTX: 310600000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4172000  inst.: 305520874 (ipc=73.2) sim_rate=84678 (inst/sec) elapsed = 0:1:00:08 / Thu Apr 12 19:38:20 2018
GPGPU-Sim uArch: cycles simulated: 4173500  inst.: 305580800 (ipc=73.2) sim_rate=84671 (inst/sec) elapsed = 0:1:00:09 / Thu Apr 12 19:38:21 2018
GPGPU-Sim PTX: 310700000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4175000  inst.: 305634815 (ipc=73.2) sim_rate=84663 (inst/sec) elapsed = 0:1:00:10 / Thu Apr 12 19:38:22 2018
GPGPU-Sim PTX: 310800000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4177000  inst.: 305701074 (ipc=73.2) sim_rate=84658 (inst/sec) elapsed = 0:1:00:11 / Thu Apr 12 19:38:23 2018
GPGPU-Sim uArch: cycles simulated: 4178500  inst.: 305753328 (ipc=73.2) sim_rate=84649 (inst/sec) elapsed = 0:1:00:12 / Thu Apr 12 19:38:24 2018
GPGPU-Sim PTX: 310900000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4180000  inst.: 305812421 (ipc=73.2) sim_rate=84642 (inst/sec) elapsed = 0:1:00:13 / Thu Apr 12 19:38:25 2018
GPGPU-Sim uArch: cycles simulated: 4181000  inst.: 305842355 (ipc=73.2) sim_rate=84627 (inst/sec) elapsed = 0:1:00:14 / Thu Apr 12 19:38:26 2018
GPGPU-Sim PTX: 311000000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4183000  inst.: 305911813 (ipc=73.1) sim_rate=84622 (inst/sec) elapsed = 0:1:00:15 / Thu Apr 12 19:38:27 2018
GPGPU-Sim uArch: cycles simulated: 4184000  inst.: 305952802 (ipc=73.1) sim_rate=84610 (inst/sec) elapsed = 0:1:00:16 / Thu Apr 12 19:38:28 2018
GPGPU-Sim PTX: 311100000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4186000  inst.: 306020291 (ipc=73.1) sim_rate=84606 (inst/sec) elapsed = 0:1:00:17 / Thu Apr 12 19:38:29 2018
GPGPU-Sim uArch: cycles simulated: 4187000  inst.: 306056596 (ipc=73.1) sim_rate=84592 (inst/sec) elapsed = 0:1:00:18 / Thu Apr 12 19:38:30 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4187513,0), 1 CTAs running
GPGPU-Sim PTX: 311200000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4188500  inst.: 306108215 (ipc=73.1) sim_rate=84583 (inst/sec) elapsed = 0:1:00:19 / Thu Apr 12 19:38:31 2018
GPGPU-Sim uArch: cycles simulated: 4190500  inst.: 306178070 (ipc=73.1) sim_rate=84579 (inst/sec) elapsed = 0:1:00:20 / Thu Apr 12 19:38:32 2018
GPGPU-Sim PTX: 311300000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4192000  inst.: 306228400 (ipc=73.1) sim_rate=84570 (inst/sec) elapsed = 0:1:00:21 / Thu Apr 12 19:38:33 2018
GPGPU-Sim uArch: cycles simulated: 4193500  inst.: 306279514 (ipc=73.0) sim_rate=84560 (inst/sec) elapsed = 0:1:00:22 / Thu Apr 12 19:38:34 2018
GPGPU-Sim PTX: 311400000 instructions simulated : ctaid=(7,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4195000  inst.: 306332894 (ipc=73.0) sim_rate=84552 (inst/sec) elapsed = 0:1:00:23 / Thu Apr 12 19:38:35 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4195297,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4196500  inst.: 306378898 (ipc=73.0) sim_rate=84541 (inst/sec) elapsed = 0:1:00:24 / Thu Apr 12 19:38:36 2018
GPGPU-Sim PTX: 311500000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4198000  inst.: 306422320 (ipc=73.0) sim_rate=84530 (inst/sec) elapsed = 0:1:00:25 / Thu Apr 12 19:38:37 2018
GPGPU-Sim uArch: cycles simulated: 4199500  inst.: 306476048 (ipc=73.0) sim_rate=84521 (inst/sec) elapsed = 0:1:00:26 / Thu Apr 12 19:38:38 2018
GPGPU-Sim PTX: 311600000 instructions simulated : ctaid=(6,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4201500  inst.: 306546694 (ipc=73.0) sim_rate=84517 (inst/sec) elapsed = 0:1:00:27 / Thu Apr 12 19:38:39 2018
GPGPU-Sim PTX: 311700000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4203000  inst.: 306590986 (ipc=72.9) sim_rate=84506 (inst/sec) elapsed = 0:1:00:28 / Thu Apr 12 19:38:40 2018
GPGPU-Sim uArch: cycles simulated: 4204500  inst.: 306635419 (ipc=72.9) sim_rate=84495 (inst/sec) elapsed = 0:1:00:29 / Thu Apr 12 19:38:41 2018
GPGPU-Sim PTX: 311800000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4206500  inst.: 306702674 (ipc=72.9) sim_rate=84491 (inst/sec) elapsed = 0:1:00:30 / Thu Apr 12 19:38:42 2018
GPGPU-Sim uArch: cycles simulated: 4208000  inst.: 306753530 (ipc=72.9) sim_rate=84481 (inst/sec) elapsed = 0:1:00:31 / Thu Apr 12 19:38:43 2018
GPGPU-Sim PTX: 311900000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4209500  inst.: 306799461 (ipc=72.9) sim_rate=84471 (inst/sec) elapsed = 0:1:00:32 / Thu Apr 12 19:38:44 2018
GPGPU-Sim uArch: cycles simulated: 4211000  inst.: 306854363 (ipc=72.9) sim_rate=84463 (inst/sec) elapsed = 0:1:00:33 / Thu Apr 12 19:38:45 2018
GPGPU-Sim PTX: 312000000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4212500  inst.: 306898422 (ipc=72.9) sim_rate=84451 (inst/sec) elapsed = 0:1:00:34 / Thu Apr 12 19:38:46 2018
GPGPU-Sim uArch: cycles simulated: 4214000  inst.: 306950449 (ipc=72.8) sim_rate=84443 (inst/sec) elapsed = 0:1:00:35 / Thu Apr 12 19:38:47 2018
GPGPU-Sim PTX: 312100000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4215500  inst.: 307003896 (ipc=72.8) sim_rate=84434 (inst/sec) elapsed = 0:1:00:36 / Thu Apr 12 19:38:48 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4216873,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4217000  inst.: 307055064 (ipc=72.8) sim_rate=84425 (inst/sec) elapsed = 0:1:00:37 / Thu Apr 12 19:38:49 2018
GPGPU-Sim PTX: 312200000 instructions simulated : ctaid=(6,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4219000  inst.: 307115405 (ipc=72.8) sim_rate=84418 (inst/sec) elapsed = 0:1:00:38 / Thu Apr 12 19:38:50 2018
GPGPU-Sim uArch: cycles simulated: 4220500  inst.: 307158703 (ipc=72.8) sim_rate=84407 (inst/sec) elapsed = 0:1:00:39 / Thu Apr 12 19:38:51 2018
GPGPU-Sim PTX: 312300000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4220845,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4222000  inst.: 307201859 (ipc=72.8) sim_rate=84396 (inst/sec) elapsed = 0:1:00:40 / Thu Apr 12 19:38:52 2018
GPGPU-Sim PTX: 312400000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4224000  inst.: 307270099 (ipc=72.7) sim_rate=84391 (inst/sec) elapsed = 0:1:00:41 / Thu Apr 12 19:38:53 2018
GPGPU-Sim uArch: cycles simulated: 4225500  inst.: 307316731 (ipc=72.7) sim_rate=84381 (inst/sec) elapsed = 0:1:00:42 / Thu Apr 12 19:38:54 2018
GPGPU-Sim PTX: 312500000 instructions simulated : ctaid=(5,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4227500  inst.: 307375654 (ipc=72.7) sim_rate=84374 (inst/sec) elapsed = 0:1:00:43 / Thu Apr 12 19:38:55 2018
GPGPU-Sim uArch: cycles simulated: 4229000  inst.: 307424689 (ipc=72.7) sim_rate=84364 (inst/sec) elapsed = 0:1:00:44 / Thu Apr 12 19:38:56 2018
GPGPU-Sim PTX: 312600000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4231000  inst.: 307486906 (ipc=72.7) sim_rate=84358 (inst/sec) elapsed = 0:1:00:45 / Thu Apr 12 19:38:57 2018
GPGPU-Sim uArch: cycles simulated: 4232500  inst.: 307533794 (ipc=72.7) sim_rate=84348 (inst/sec) elapsed = 0:1:00:46 / Thu Apr 12 19:38:58 2018
GPGPU-Sim PTX: 312700000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4234500  inst.: 307596619 (ipc=72.6) sim_rate=84342 (inst/sec) elapsed = 0:1:00:47 / Thu Apr 12 19:38:59 2018
GPGPU-Sim uArch: cycles simulated: 4236000  inst.: 307639810 (ipc=72.6) sim_rate=84331 (inst/sec) elapsed = 0:1:00:48 / Thu Apr 12 19:39:00 2018
GPGPU-Sim PTX: 312800000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4237000  inst.: 307675168 (ipc=72.6) sim_rate=84317 (inst/sec) elapsed = 0:1:00:49 / Thu Apr 12 19:39:01 2018
GPGPU-Sim uArch: cycles simulated: 4239000  inst.: 307741450 (ipc=72.6) sim_rate=84312 (inst/sec) elapsed = 0:1:00:50 / Thu Apr 12 19:39:02 2018
GPGPU-Sim PTX: 312900000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4240500  inst.: 307786723 (ipc=72.6) sim_rate=84302 (inst/sec) elapsed = 0:1:00:51 / Thu Apr 12 19:39:03 2018
GPGPU-Sim uArch: cycles simulated: 4242000  inst.: 307831950 (ipc=72.6) sim_rate=84291 (inst/sec) elapsed = 0:1:00:52 / Thu Apr 12 19:39:04 2018
GPGPU-Sim PTX: 313000000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4243500  inst.: 307883752 (ipc=72.6) sim_rate=84282 (inst/sec) elapsed = 0:1:00:53 / Thu Apr 12 19:39:05 2018
GPGPU-Sim uArch: cycles simulated: 4245000  inst.: 307929561 (ipc=72.5) sim_rate=84271 (inst/sec) elapsed = 0:1:00:54 / Thu Apr 12 19:39:06 2018
GPGPU-Sim PTX: 313100000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4246031,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4246500  inst.: 307976038 (ipc=72.5) sim_rate=84261 (inst/sec) elapsed = 0:1:00:55 / Thu Apr 12 19:39:07 2018
GPGPU-Sim uArch: cycles simulated: 4248500  inst.: 308032314 (ipc=72.5) sim_rate=84253 (inst/sec) elapsed = 0:1:00:56 / Thu Apr 12 19:39:08 2018
GPGPU-Sim PTX: 313200000 instructions simulated : ctaid=(6,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4250500  inst.: 308084749 (ipc=72.5) sim_rate=84245 (inst/sec) elapsed = 0:1:00:57 / Thu Apr 12 19:39:09 2018
GPGPU-Sim PTX: 313300000 instructions simulated : ctaid=(4,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4252500  inst.: 308146359 (ipc=72.5) sim_rate=84239 (inst/sec) elapsed = 0:1:00:58 / Thu Apr 12 19:39:10 2018
GPGPU-Sim uArch: cycles simulated: 4254000  inst.: 308190383 (ipc=72.4) sim_rate=84228 (inst/sec) elapsed = 0:1:00:59 / Thu Apr 12 19:39:11 2018
GPGPU-Sim PTX: 313400000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4256000  inst.: 308255078 (ipc=72.4) sim_rate=84222 (inst/sec) elapsed = 0:1:01:00 / Thu Apr 12 19:39:12 2018
GPGPU-Sim uArch: cycles simulated: 4257500  inst.: 308296407 (ipc=72.4) sim_rate=84210 (inst/sec) elapsed = 0:1:01:01 / Thu Apr 12 19:39:13 2018
GPGPU-Sim PTX: 313500000 instructions simulated : ctaid=(3,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4259500  inst.: 308349027 (ipc=72.4) sim_rate=84202 (inst/sec) elapsed = 0:1:01:02 / Thu Apr 12 19:39:14 2018
GPGPU-Sim uArch: cycles simulated: 4261500  inst.: 308410482 (ipc=72.4) sim_rate=84196 (inst/sec) elapsed = 0:1:01:03 / Thu Apr 12 19:39:15 2018
GPGPU-Sim PTX: 313600000 instructions simulated : ctaid=(8,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4263000  inst.: 308451069 (ipc=72.4) sim_rate=84184 (inst/sec) elapsed = 0:1:01:04 / Thu Apr 12 19:39:16 2018
GPGPU-Sim uArch: cycles simulated: 4265000  inst.: 308502554 (ipc=72.3) sim_rate=84175 (inst/sec) elapsed = 0:1:01:05 / Thu Apr 12 19:39:17 2018
GPGPU-Sim PTX: 313700000 instructions simulated : ctaid=(7,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4267000  inst.: 308556926 (ipc=72.3) sim_rate=84167 (inst/sec) elapsed = 0:1:01:06 / Thu Apr 12 19:39:18 2018
GPGPU-Sim uArch: cycles simulated: 4268500  inst.: 308600895 (ipc=72.3) sim_rate=84156 (inst/sec) elapsed = 0:1:01:07 / Thu Apr 12 19:39:19 2018
GPGPU-Sim PTX: 313800000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4270500  inst.: 308662472 (ipc=72.3) sim_rate=84150 (inst/sec) elapsed = 0:1:01:08 / Thu Apr 12 19:39:20 2018
GPGPU-Sim uArch: cycles simulated: 4272500  inst.: 308709448 (ipc=72.3) sim_rate=84139 (inst/sec) elapsed = 0:1:01:09 / Thu Apr 12 19:39:21 2018
GPGPU-Sim PTX: 313900000 instructions simulated : ctaid=(6,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4274000  inst.: 308752612 (ipc=72.2) sim_rate=84128 (inst/sec) elapsed = 0:1:01:10 / Thu Apr 12 19:39:22 2018
GPGPU-Sim uArch: cycles simulated: 4275500  inst.: 308790879 (ipc=72.2) sim_rate=84116 (inst/sec) elapsed = 0:1:01:11 / Thu Apr 12 19:39:23 2018
GPGPU-Sim PTX: 314000000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4277000  inst.: 308835799 (ipc=72.2) sim_rate=84105 (inst/sec) elapsed = 0:1:01:12 / Thu Apr 12 19:39:24 2018
GPGPU-Sim uArch: cycles simulated: 4279000  inst.: 308892467 (ipc=72.2) sim_rate=84098 (inst/sec) elapsed = 0:1:01:13 / Thu Apr 12 19:39:25 2018
GPGPU-Sim PTX: 314100000 instructions simulated : ctaid=(7,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4281000  inst.: 308943048 (ipc=72.2) sim_rate=84089 (inst/sec) elapsed = 0:1:01:14 / Thu Apr 12 19:39:26 2018
GPGPU-Sim uArch: cycles simulated: 4282500  inst.: 308988258 (ipc=72.2) sim_rate=84078 (inst/sec) elapsed = 0:1:01:15 / Thu Apr 12 19:39:27 2018
GPGPU-Sim PTX: 314200000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4284500  inst.: 309042463 (ipc=72.1) sim_rate=84070 (inst/sec) elapsed = 0:1:01:16 / Thu Apr 12 19:39:28 2018
GPGPU-Sim uArch: cycles simulated: 4286000  inst.: 309081677 (ipc=72.1) sim_rate=84058 (inst/sec) elapsed = 0:1:01:17 / Thu Apr 12 19:39:29 2018
GPGPU-Sim PTX: 314300000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4287318,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4288000  inst.: 309135418 (ipc=72.1) sim_rate=84049 (inst/sec) elapsed = 0:1:01:18 / Thu Apr 12 19:39:30 2018
GPGPU-Sim uArch: cycles simulated: 4289500  inst.: 309169052 (ipc=72.1) sim_rate=84036 (inst/sec) elapsed = 0:1:01:19 / Thu Apr 12 19:39:31 2018
GPGPU-Sim PTX: 314400000 instructions simulated : ctaid=(6,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4291500  inst.: 309217141 (ipc=72.1) sim_rate=84026 (inst/sec) elapsed = 0:1:01:20 / Thu Apr 12 19:39:32 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4291811,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4293000  inst.: 309254522 (ipc=72.0) sim_rate=84013 (inst/sec) elapsed = 0:1:01:21 / Thu Apr 12 19:39:33 2018
GPGPU-Sim PTX: 314500000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4295500  inst.: 309315031 (ipc=72.0) sim_rate=84007 (inst/sec) elapsed = 0:1:01:22 / Thu Apr 12 19:39:34 2018
GPGPU-Sim uArch: cycles simulated: 4297500  inst.: 309365240 (ipc=72.0) sim_rate=83998 (inst/sec) elapsed = 0:1:01:23 / Thu Apr 12 19:39:35 2018
GPGPU-Sim PTX: 314600000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4299500  inst.: 309417978 (ipc=72.0) sim_rate=83989 (inst/sec) elapsed = 0:1:01:24 / Thu Apr 12 19:39:36 2018
GPGPU-Sim uArch: cycles simulated: 4301500  inst.: 309469556 (ipc=71.9) sim_rate=83980 (inst/sec) elapsed = 0:1:01:25 / Thu Apr 12 19:39:37 2018
GPGPU-Sim uArch: cycles simulated: 4303000  inst.: 309505174 (ipc=71.9) sim_rate=83967 (inst/sec) elapsed = 0:1:01:26 / Thu Apr 12 19:39:38 2018
GPGPU-Sim PTX: 314700000 instructions simulated : ctaid=(8,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4305500  inst.: 309563390 (ipc=71.9) sim_rate=83960 (inst/sec) elapsed = 0:1:01:27 / Thu Apr 12 19:39:39 2018
GPGPU-Sim PTX: 314800000 instructions simulated : ctaid=(8,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4307500  inst.: 309610679 (ipc=71.9) sim_rate=83950 (inst/sec) elapsed = 0:1:01:28 / Thu Apr 12 19:39:40 2018
GPGPU-Sim uArch: cycles simulated: 4309500  inst.: 309662482 (ipc=71.9) sim_rate=83942 (inst/sec) elapsed = 0:1:01:29 / Thu Apr 12 19:39:41 2018
GPGPU-Sim uArch: cycles simulated: 4311500  inst.: 309698811 (ipc=71.8) sim_rate=83929 (inst/sec) elapsed = 0:1:01:30 / Thu Apr 12 19:39:42 2018
GPGPU-Sim PTX: 314900000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4313500  inst.: 309752172 (ipc=71.8) sim_rate=83920 (inst/sec) elapsed = 0:1:01:31 / Thu Apr 12 19:39:43 2018
GPGPU-Sim PTX: 315000000 instructions simulated : ctaid=(4,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4315500  inst.: 309799435 (ipc=71.8) sim_rate=83911 (inst/sec) elapsed = 0:1:01:32 / Thu Apr 12 19:39:44 2018
GPGPU-Sim uArch: cycles simulated: 4317500  inst.: 309850137 (ipc=71.8) sim_rate=83902 (inst/sec) elapsed = 0:1:01:33 / Thu Apr 12 19:39:45 2018
GPGPU-Sim PTX: 315100000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4320000  inst.: 309905625 (ipc=71.7) sim_rate=83894 (inst/sec) elapsed = 0:1:01:34 / Thu Apr 12 19:39:46 2018
GPGPU-Sim uArch: cycles simulated: 4322000  inst.: 309959022 (ipc=71.7) sim_rate=83886 (inst/sec) elapsed = 0:1:01:35 / Thu Apr 12 19:39:47 2018
GPGPU-Sim PTX: 315200000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4324000  inst.: 310010805 (ipc=71.7) sim_rate=83877 (inst/sec) elapsed = 0:1:01:36 / Thu Apr 12 19:39:48 2018
GPGPU-Sim uArch: cycles simulated: 4326000  inst.: 310056474 (ipc=71.7) sim_rate=83867 (inst/sec) elapsed = 0:1:01:37 / Thu Apr 12 19:39:49 2018
GPGPU-Sim PTX: 315300000 instructions simulated : ctaid=(8,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4328000  inst.: 310104456 (ipc=71.7) sim_rate=83857 (inst/sec) elapsed = 0:1:01:38 / Thu Apr 12 19:39:50 2018
GPGPU-Sim uArch: cycles simulated: 4329500  inst.: 310138325 (ipc=71.6) sim_rate=83843 (inst/sec) elapsed = 0:1:01:39 / Thu Apr 12 19:39:51 2018
GPGPU-Sim PTX: 315400000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4331500  inst.: 310189374 (ipc=71.6) sim_rate=83834 (inst/sec) elapsed = 0:1:01:40 / Thu Apr 12 19:39:52 2018
GPGPU-Sim uArch: cycles simulated: 4333500  inst.: 310231119 (ipc=71.6) sim_rate=83823 (inst/sec) elapsed = 0:1:01:41 / Thu Apr 12 19:39:53 2018
GPGPU-Sim uArch: cycles simulated: 4335500  inst.: 310279246 (ipc=71.6) sim_rate=83813 (inst/sec) elapsed = 0:1:01:42 / Thu Apr 12 19:39:54 2018
GPGPU-Sim PTX: 315500000 instructions simulated : ctaid=(5,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4338000  inst.: 310338688 (ipc=71.5) sim_rate=83807 (inst/sec) elapsed = 0:1:01:43 / Thu Apr 12 19:39:55 2018
GPGPU-Sim PTX: 315600000 instructions simulated : ctaid=(4,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4340000  inst.: 310385378 (ipc=71.5) sim_rate=83797 (inst/sec) elapsed = 0:1:01:44 / Thu Apr 12 19:39:56 2018
GPGPU-Sim uArch: cycles simulated: 4342000  inst.: 310429891 (ipc=71.5) sim_rate=83786 (inst/sec) elapsed = 0:1:01:45 / Thu Apr 12 19:39:57 2018
GPGPU-Sim uArch: cycles simulated: 4343500  inst.: 310466630 (ipc=71.5) sim_rate=83774 (inst/sec) elapsed = 0:1:01:46 / Thu Apr 12 19:39:58 2018
GPGPU-Sim PTX: 315700000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4345500  inst.: 310515974 (ipc=71.5) sim_rate=83764 (inst/sec) elapsed = 0:1:01:47 / Thu Apr 12 19:39:59 2018
GPGPU-Sim uArch: cycles simulated: 4347500  inst.: 310562832 (ipc=71.4) sim_rate=83754 (inst/sec) elapsed = 0:1:01:48 / Thu Apr 12 19:40:00 2018
GPGPU-Sim PTX: 315800000 instructions simulated : ctaid=(5,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4349000  inst.: 310597583 (ipc=71.4) sim_rate=83741 (inst/sec) elapsed = 0:1:01:49 / Thu Apr 12 19:40:01 2018
GPGPU-Sim uArch: cycles simulated: 4351500  inst.: 310655341 (ipc=71.4) sim_rate=83734 (inst/sec) elapsed = 0:1:01:50 / Thu Apr 12 19:40:02 2018
GPGPU-Sim PTX: 315900000 instructions simulated : ctaid=(7,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4353500  inst.: 310698225 (ipc=71.4) sim_rate=83723 (inst/sec) elapsed = 0:1:01:51 / Thu Apr 12 19:40:03 2018
GPGPU-Sim uArch: cycles simulated: 4355500  inst.: 310746566 (ipc=71.3) sim_rate=83714 (inst/sec) elapsed = 0:1:01:52 / Thu Apr 12 19:40:04 2018
GPGPU-Sim PTX: 316000000 instructions simulated : ctaid=(8,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4357000  inst.: 310782051 (ipc=71.3) sim_rate=83701 (inst/sec) elapsed = 0:1:01:53 / Thu Apr 12 19:40:05 2018
GPGPU-Sim uArch: cycles simulated: 4359500  inst.: 310836322 (ipc=71.3) sim_rate=83693 (inst/sec) elapsed = 0:1:01:54 / Thu Apr 12 19:40:06 2018
GPGPU-Sim PTX: 316100000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4361500  inst.: 310884673 (ipc=71.3) sim_rate=83683 (inst/sec) elapsed = 0:1:01:55 / Thu Apr 12 19:40:07 2018
GPGPU-Sim uArch: cycles simulated: 4363500  inst.: 310927221 (ipc=71.3) sim_rate=83672 (inst/sec) elapsed = 0:1:01:56 / Thu Apr 12 19:40:08 2018
GPGPU-Sim PTX: 316200000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4365500  inst.: 310976060 (ipc=71.2) sim_rate=83663 (inst/sec) elapsed = 0:1:01:57 / Thu Apr 12 19:40:09 2018
GPGPU-Sim uArch: cycles simulated: 4367500  inst.: 311029615 (ipc=71.2) sim_rate=83655 (inst/sec) elapsed = 0:1:01:58 / Thu Apr 12 19:40:10 2018
GPGPU-Sim PTX: 316300000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4369500  inst.: 311069043 (ipc=71.2) sim_rate=83643 (inst/sec) elapsed = 0:1:01:59 / Thu Apr 12 19:40:11 2018
GPGPU-Sim uArch: cycles simulated: 4371500  inst.: 311118037 (ipc=71.2) sim_rate=83633 (inst/sec) elapsed = 0:1:02:00 / Thu Apr 12 19:40:12 2018
GPGPU-Sim PTX: 316400000 instructions simulated : ctaid=(4,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4373500  inst.: 311171930 (ipc=71.1) sim_rate=83625 (inst/sec) elapsed = 0:1:02:01 / Thu Apr 12 19:40:13 2018
GPGPU-Sim uArch: cycles simulated: 4376000  inst.: 311221789 (ipc=71.1) sim_rate=83616 (inst/sec) elapsed = 0:1:02:02 / Thu Apr 12 19:40:14 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4377232,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 316500000 instructions simulated : ctaid=(8,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4377500  inst.: 311260508 (ipc=71.1) sim_rate=83604 (inst/sec) elapsed = 0:1:02:03 / Thu Apr 12 19:40:15 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4377687,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4380000  inst.: 311313535 (ipc=71.1) sim_rate=83596 (inst/sec) elapsed = 0:1:02:04 / Thu Apr 12 19:40:16 2018
GPGPU-Sim uArch: cycles simulated: 4382000  inst.: 311356495 (ipc=71.1) sim_rate=83585 (inst/sec) elapsed = 0:1:02:05 / Thu Apr 12 19:40:17 2018
GPGPU-Sim PTX: 316600000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4384500  inst.: 311408651 (ipc=71.0) sim_rate=83577 (inst/sec) elapsed = 0:1:02:06 / Thu Apr 12 19:40:18 2018
GPGPU-Sim uArch: cycles simulated: 4386500  inst.: 311451316 (ipc=71.0) sim_rate=83566 (inst/sec) elapsed = 0:1:02:07 / Thu Apr 12 19:40:19 2018
GPGPU-Sim PTX: 316700000 instructions simulated : ctaid=(7,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4389000  inst.: 311504861 (ipc=71.0) sim_rate=83558 (inst/sec) elapsed = 0:1:02:08 / Thu Apr 12 19:40:20 2018
GPGPU-Sim uArch: cycles simulated: 4391000  inst.: 311542630 (ipc=71.0) sim_rate=83545 (inst/sec) elapsed = 0:1:02:09 / Thu Apr 12 19:40:21 2018
GPGPU-Sim PTX: 316800000 instructions simulated : ctaid=(8,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4393000  inst.: 311581772 (ipc=70.9) sim_rate=83533 (inst/sec) elapsed = 0:1:02:10 / Thu Apr 12 19:40:22 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4394897,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4395000  inst.: 311626121 (ipc=70.9) sim_rate=83523 (inst/sec) elapsed = 0:1:02:11 / Thu Apr 12 19:40:23 2018
GPGPU-Sim PTX: 316900000 instructions simulated : ctaid=(6,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4397500  inst.: 311674394 (ipc=70.9) sim_rate=83514 (inst/sec) elapsed = 0:1:02:12 / Thu Apr 12 19:40:24 2018
GPGPU-Sim uArch: cycles simulated: 4399000  inst.: 311702425 (ipc=70.9) sim_rate=83499 (inst/sec) elapsed = 0:1:02:13 / Thu Apr 12 19:40:25 2018
GPGPU-Sim PTX: 317000000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4401500  inst.: 311748302 (ipc=70.8) sim_rate=83489 (inst/sec) elapsed = 0:1:02:14 / Thu Apr 12 19:40:26 2018
GPGPU-Sim uArch: cycles simulated: 4404000  inst.: 311791122 (ipc=70.8) sim_rate=83478 (inst/sec) elapsed = 0:1:02:15 / Thu Apr 12 19:40:27 2018
GPGPU-Sim uArch: cycles simulated: 4406000  inst.: 311831105 (ipc=70.8) sim_rate=83466 (inst/sec) elapsed = 0:1:02:16 / Thu Apr 12 19:40:28 2018
GPGPU-Sim PTX: 317100000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4408500  inst.: 311880017 (ipc=70.7) sim_rate=83457 (inst/sec) elapsed = 0:1:02:17 / Thu Apr 12 19:40:29 2018
GPGPU-Sim uArch: cycles simulated: 4410500  inst.: 311921428 (ipc=70.7) sim_rate=83446 (inst/sec) elapsed = 0:1:02:18 / Thu Apr 12 19:40:30 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4411147,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4411976,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 317200000 instructions simulated : ctaid=(3,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4413000  inst.: 311962433 (ipc=70.7) sim_rate=83434 (inst/sec) elapsed = 0:1:02:19 / Thu Apr 12 19:40:31 2018
GPGPU-Sim uArch: cycles simulated: 4415500  inst.: 311998139 (ipc=70.7) sim_rate=83421 (inst/sec) elapsed = 0:1:02:20 / Thu Apr 12 19:40:32 2018
GPGPU-Sim PTX: 317300000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4418500  inst.: 312051326 (ipc=70.6) sim_rate=83413 (inst/sec) elapsed = 0:1:02:21 / Thu Apr 12 19:40:33 2018
GPGPU-Sim uArch: cycles simulated: 4421500  inst.: 312103385 (ipc=70.6) sim_rate=83405 (inst/sec) elapsed = 0:1:02:22 / Thu Apr 12 19:40:34 2018
GPGPU-Sim PTX: 317400000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4424000  inst.: 312144776 (ipc=70.6) sim_rate=83394 (inst/sec) elapsed = 0:1:02:23 / Thu Apr 12 19:40:35 2018
GPGPU-Sim uArch: cycles simulated: 4426500  inst.: 312183861 (ipc=70.5) sim_rate=83382 (inst/sec) elapsed = 0:1:02:24 / Thu Apr 12 19:40:36 2018
GPGPU-Sim uArch: cycles simulated: 4429500  inst.: 312232412 (ipc=70.5) sim_rate=83373 (inst/sec) elapsed = 0:1:02:25 / Thu Apr 12 19:40:37 2018
GPGPU-Sim PTX: 317500000 instructions simulated : ctaid=(8,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4432500  inst.: 312276016 (ipc=70.5) sim_rate=83362 (inst/sec) elapsed = 0:1:02:26 / Thu Apr 12 19:40:38 2018
GPGPU-Sim uArch: cycles simulated: 4435000  inst.: 312321793 (ipc=70.4) sim_rate=83352 (inst/sec) elapsed = 0:1:02:27 / Thu Apr 12 19:40:39 2018
GPGPU-Sim PTX: 317600000 instructions simulated : ctaid=(7,6,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4437123,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4438000  inst.: 312358103 (ipc=70.4) sim_rate=83339 (inst/sec) elapsed = 0:1:02:28 / Thu Apr 12 19:40:40 2018
GPGPU-Sim uArch: cycles simulated: 4441000  inst.: 312407371 (ipc=70.3) sim_rate=83330 (inst/sec) elapsed = 0:1:02:29 / Thu Apr 12 19:40:41 2018
GPGPU-Sim PTX: 317700000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4444000  inst.: 312450471 (ipc=70.3) sim_rate=83320 (inst/sec) elapsed = 0:1:02:30 / Thu Apr 12 19:40:42 2018
GPGPU-Sim uArch: cycles simulated: 4447000  inst.: 312502548 (ipc=70.3) sim_rate=83311 (inst/sec) elapsed = 0:1:02:31 / Thu Apr 12 19:40:43 2018
GPGPU-Sim PTX: 317800000 instructions simulated : ctaid=(6,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4450000  inst.: 312545556 (ipc=70.2) sim_rate=83301 (inst/sec) elapsed = 0:1:02:32 / Thu Apr 12 19:40:44 2018
GPGPU-Sim uArch: cycles simulated: 4453500  inst.: 312599337 (ipc=70.2) sim_rate=83293 (inst/sec) elapsed = 0:1:02:33 / Thu Apr 12 19:40:45 2018
GPGPU-Sim PTX: 317900000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4456500  inst.: 312648094 (ipc=70.2) sim_rate=83283 (inst/sec) elapsed = 0:1:02:34 / Thu Apr 12 19:40:46 2018
GPGPU-Sim uArch: cycles simulated: 4459000  inst.: 312680610 (ipc=70.1) sim_rate=83270 (inst/sec) elapsed = 0:1:02:35 / Thu Apr 12 19:40:47 2018
GPGPU-Sim PTX: 318000000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4462000  inst.: 312728407 (ipc=70.1) sim_rate=83261 (inst/sec) elapsed = 0:1:02:36 / Thu Apr 12 19:40:48 2018
GPGPU-Sim uArch: cycles simulated: 4464500  inst.: 312759536 (ipc=70.1) sim_rate=83247 (inst/sec) elapsed = 0:1:02:37 / Thu Apr 12 19:40:49 2018
GPGPU-Sim uArch: cycles simulated: 4467000  inst.: 312802930 (ipc=70.0) sim_rate=83236 (inst/sec) elapsed = 0:1:02:38 / Thu Apr 12 19:40:50 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4467027,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 318100000 instructions simulated : ctaid=(7,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4469500  inst.: 312847866 (ipc=70.0) sim_rate=83226 (inst/sec) elapsed = 0:1:02:39 / Thu Apr 12 19:40:51 2018
GPGPU-Sim uArch: cycles simulated: 4472500  inst.: 312887120 (ipc=70.0) sim_rate=83214 (inst/sec) elapsed = 0:1:02:40 / Thu Apr 12 19:40:52 2018
GPGPU-Sim PTX: 318200000 instructions simulated : ctaid=(7,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4475500  inst.: 312926315 (ipc=69.9) sim_rate=83202 (inst/sec) elapsed = 0:1:02:41 / Thu Apr 12 19:40:53 2018
GPGPU-Sim uArch: cycles simulated: 4479000  inst.: 312985294 (ipc=69.9) sim_rate=83196 (inst/sec) elapsed = 0:1:02:42 / Thu Apr 12 19:40:54 2018
GPGPU-Sim PTX: 318300000 instructions simulated : ctaid=(8,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4482000  inst.: 313018820 (ipc=69.8) sim_rate=83183 (inst/sec) elapsed = 0:1:02:43 / Thu Apr 12 19:40:55 2018
GPGPU-Sim uArch: cycles simulated: 4485000  inst.: 313067303 (ipc=69.8) sim_rate=83174 (inst/sec) elapsed = 0:1:02:44 / Thu Apr 12 19:40:56 2018
GPGPU-Sim uArch: cycles simulated: 4488000  inst.: 313107157 (ipc=69.8) sim_rate=83162 (inst/sec) elapsed = 0:1:02:45 / Thu Apr 12 19:40:57 2018
GPGPU-Sim PTX: 318400000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4491500  inst.: 313160037 (ipc=69.7) sim_rate=83154 (inst/sec) elapsed = 0:1:02:46 / Thu Apr 12 19:40:58 2018
GPGPU-Sim PTX: 318500000 instructions simulated : ctaid=(3,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4495000  inst.: 313214191 (ipc=69.7) sim_rate=83146 (inst/sec) elapsed = 0:1:02:47 / Thu Apr 12 19:40:59 2018
GPGPU-Sim uArch: cycles simulated: 4498500  inst.: 313257729 (ipc=69.6) sim_rate=83136 (inst/sec) elapsed = 0:1:02:48 / Thu Apr 12 19:41:00 2018
GPGPU-Sim PTX: 318600000 instructions simulated : ctaid=(8,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4501500  inst.: 313305017 (ipc=69.6) sim_rate=83126 (inst/sec) elapsed = 0:1:02:49 / Thu Apr 12 19:41:01 2018
GPGPU-Sim uArch: cycles simulated: 4504500  inst.: 313350830 (ipc=69.6) sim_rate=83116 (inst/sec) elapsed = 0:1:02:50 / Thu Apr 12 19:41:02 2018
GPGPU-Sim uArch: cycles simulated: 4507500  inst.: 313392880 (ipc=69.5) sim_rate=83106 (inst/sec) elapsed = 0:1:02:51 / Thu Apr 12 19:41:03 2018
GPGPU-Sim PTX: 318700000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4511000  inst.: 313446582 (ipc=69.5) sim_rate=83098 (inst/sec) elapsed = 0:1:02:52 / Thu Apr 12 19:41:04 2018
GPGPU-Sim uArch: cycles simulated: 4514000  inst.: 313490203 (ipc=69.4) sim_rate=83087 (inst/sec) elapsed = 0:1:02:53 / Thu Apr 12 19:41:05 2018
GPGPU-Sim PTX: 318800000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4517000  inst.: 313533791 (ipc=69.4) sim_rate=83077 (inst/sec) elapsed = 0:1:02:54 / Thu Apr 12 19:41:06 2018
GPGPU-Sim uArch: cycles simulated: 4520000  inst.: 313579045 (ipc=69.4) sim_rate=83067 (inst/sec) elapsed = 0:1:02:55 / Thu Apr 12 19:41:07 2018
GPGPU-Sim PTX: 318900000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4521706,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4523000  inst.: 313617125 (ipc=69.3) sim_rate=83055 (inst/sec) elapsed = 0:1:02:56 / Thu Apr 12 19:41:08 2018
GPGPU-Sim uArch: cycles simulated: 4526000  inst.: 313657350 (ipc=69.3) sim_rate=83044 (inst/sec) elapsed = 0:1:02:57 / Thu Apr 12 19:41:09 2018
GPGPU-Sim PTX: 319000000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4529500  inst.: 313698812 (ipc=69.3) sim_rate=83033 (inst/sec) elapsed = 0:1:02:58 / Thu Apr 12 19:41:10 2018
GPGPU-Sim uArch: cycles simulated: 4532500  inst.: 313736655 (ipc=69.2) sim_rate=83021 (inst/sec) elapsed = 0:1:02:59 / Thu Apr 12 19:41:11 2018
GPGPU-Sim uArch: cycles simulated: 4536000  inst.: 313780723 (ipc=69.2) sim_rate=83010 (inst/sec) elapsed = 0:1:03:00 / Thu Apr 12 19:41:12 2018
GPGPU-Sim PTX: 319100000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4539000  inst.: 313817983 (ipc=69.1) sim_rate=82998 (inst/sec) elapsed = 0:1:03:01 / Thu Apr 12 19:41:13 2018
GPGPU-Sim uArch: cycles simulated: 4542500  inst.: 313856407 (ipc=69.1) sim_rate=82986 (inst/sec) elapsed = 0:1:03:02 / Thu Apr 12 19:41:14 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4543349,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4545500  inst.: 313884069 (ipc=69.1) sim_rate=82972 (inst/sec) elapsed = 0:1:03:03 / Thu Apr 12 19:41:15 2018
GPGPU-Sim PTX: 319200000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4549000  inst.: 313924276 (ipc=69.0) sim_rate=82960 (inst/sec) elapsed = 0:1:03:04 / Thu Apr 12 19:41:16 2018
GPGPU-Sim uArch: cycles simulated: 4552000  inst.: 313958657 (ipc=69.0) sim_rate=82948 (inst/sec) elapsed = 0:1:03:05 / Thu Apr 12 19:41:17 2018
GPGPU-Sim PTX: 319300000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4555000  inst.: 313991823 (ipc=68.9) sim_rate=82934 (inst/sec) elapsed = 0:1:03:06 / Thu Apr 12 19:41:18 2018
GPGPU-Sim uArch: cycles simulated: 4558500  inst.: 314028588 (ipc=68.9) sim_rate=82922 (inst/sec) elapsed = 0:1:03:07 / Thu Apr 12 19:41:19 2018
GPGPU-Sim uArch: cycles simulated: 4562000  inst.: 314062322 (ipc=68.8) sim_rate=82909 (inst/sec) elapsed = 0:1:03:08 / Thu Apr 12 19:41:20 2018
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4562090,0), 1 CTAs running
GPGPU-Sim PTX: 319400000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4565000  inst.: 314090124 (ipc=68.8) sim_rate=82895 (inst/sec) elapsed = 0:1:03:09 / Thu Apr 12 19:41:21 2018
GPGPU-Sim uArch: cycles simulated: 4568500  inst.: 314124163 (ipc=68.8) sim_rate=82882 (inst/sec) elapsed = 0:1:03:10 / Thu Apr 12 19:41:22 2018
GPGPU-Sim uArch: cycles simulated: 4572000  inst.: 314157725 (ipc=68.7) sim_rate=82869 (inst/sec) elapsed = 0:1:03:11 / Thu Apr 12 19:41:23 2018
GPGPU-Sim PTX: 319500000 instructions simulated : ctaid=(5,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4575000  inst.: 314185461 (ipc=68.7) sim_rate=82854 (inst/sec) elapsed = 0:1:03:12 / Thu Apr 12 19:41:24 2018
GPGPU-Sim uArch: cycles simulated: 4578500  inst.: 314221728 (ipc=68.6) sim_rate=82842 (inst/sec) elapsed = 0:1:03:13 / Thu Apr 12 19:41:25 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4579169,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4581500  inst.: 314245394 (ipc=68.6) sim_rate=82826 (inst/sec) elapsed = 0:1:03:14 / Thu Apr 12 19:41:26 2018
GPGPU-Sim PTX: 319600000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4585500  inst.: 314280541 (ipc=68.5) sim_rate=82814 (inst/sec) elapsed = 0:1:03:15 / Thu Apr 12 19:41:27 2018
GPGPU-Sim uArch: cycles simulated: 4589500  inst.: 314316240 (ipc=68.5) sim_rate=82801 (inst/sec) elapsed = 0:1:03:16 / Thu Apr 12 19:41:28 2018
GPGPU-Sim uArch: cycles simulated: 4593500  inst.: 314346158 (ipc=68.4) sim_rate=82788 (inst/sec) elapsed = 0:1:03:17 / Thu Apr 12 19:41:29 2018
GPGPU-Sim PTX: 319700000 instructions simulated : ctaid=(4,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4598000  inst.: 314387088 (ipc=68.4) sim_rate=82777 (inst/sec) elapsed = 0:1:03:18 / Thu Apr 12 19:41:30 2018
GPGPU-Sim uArch: cycles simulated: 4602000  inst.: 314421124 (ipc=68.3) sim_rate=82764 (inst/sec) elapsed = 0:1:03:19 / Thu Apr 12 19:41:31 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4604272,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4606000  inst.: 314453434 (ipc=68.3) sim_rate=82750 (inst/sec) elapsed = 0:1:03:20 / Thu Apr 12 19:41:32 2018
GPGPU-Sim PTX: 319800000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4610500  inst.: 314488071 (ipc=68.2) sim_rate=82738 (inst/sec) elapsed = 0:1:03:21 / Thu Apr 12 19:41:33 2018
GPGPU-Sim uArch: cycles simulated: 4614500  inst.: 314517346 (ipc=68.2) sim_rate=82724 (inst/sec) elapsed = 0:1:03:22 / Thu Apr 12 19:41:34 2018
GPGPU-Sim uArch: cycles simulated: 4618500  inst.: 314548779 (ipc=68.1) sim_rate=82710 (inst/sec) elapsed = 0:1:03:23 / Thu Apr 12 19:41:35 2018
GPGPU-Sim PTX: 319900000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4623000  inst.: 314579383 (ipc=68.0) sim_rate=82696 (inst/sec) elapsed = 0:1:03:24 / Thu Apr 12 19:41:36 2018
GPGPU-Sim uArch: cycles simulated: 4627000  inst.: 314610833 (ipc=68.0) sim_rate=82683 (inst/sec) elapsed = 0:1:03:25 / Thu Apr 12 19:41:37 2018
GPGPU-Sim uArch: cycles simulated: 4631000  inst.: 314641343 (ipc=67.9) sim_rate=82669 (inst/sec) elapsed = 0:1:03:26 / Thu Apr 12 19:41:38 2018
GPGPU-Sim PTX: 320000000 instructions simulated : ctaid=(8,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4635500  inst.: 314675095 (ipc=67.9) sim_rate=82656 (inst/sec) elapsed = 0:1:03:27 / Thu Apr 12 19:41:39 2018
GPGPU-Sim uArch: cycles simulated: 4640000  inst.: 314709798 (ipc=67.8) sim_rate=82644 (inst/sec) elapsed = 0:1:03:28 / Thu Apr 12 19:41:40 2018
GPGPU-Sim uArch: cycles simulated: 4644000  inst.: 314738780 (ipc=67.8) sim_rate=82630 (inst/sec) elapsed = 0:1:03:29 / Thu Apr 12 19:41:41 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4644856,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 320100000 instructions simulated : ctaid=(5,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4648000  inst.: 314766660 (ipc=67.7) sim_rate=82615 (inst/sec) elapsed = 0:1:03:30 / Thu Apr 12 19:41:42 2018
GPGPU-Sim uArch: cycles simulated: 4652500  inst.: 314794516 (ipc=67.7) sim_rate=82601 (inst/sec) elapsed = 0:1:03:31 / Thu Apr 12 19:41:43 2018
GPGPU-Sim uArch: cycles simulated: 4657500  inst.: 314826624 (ipc=67.6) sim_rate=82588 (inst/sec) elapsed = 0:1:03:32 / Thu Apr 12 19:41:44 2018
GPGPU-Sim uArch: cycles simulated: 4662000  inst.: 314857653 (ipc=67.5) sim_rate=82574 (inst/sec) elapsed = 0:1:03:33 / Thu Apr 12 19:41:45 2018
GPGPU-Sim PTX: 320200000 instructions simulated : ctaid=(8,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4666500  inst.: 314884576 (ipc=67.5) sim_rate=82560 (inst/sec) elapsed = 0:1:03:34 / Thu Apr 12 19:41:46 2018
GPGPU-Sim uArch: cycles simulated: 4670500  inst.: 314910734 (ipc=67.4) sim_rate=82545 (inst/sec) elapsed = 0:1:03:35 / Thu Apr 12 19:41:47 2018
GPGPU-Sim uArch: cycles simulated: 4675500  inst.: 314944034 (ipc=67.4) sim_rate=82532 (inst/sec) elapsed = 0:1:03:36 / Thu Apr 12 19:41:48 2018
GPGPU-Sim PTX: 320300000 instructions simulated : ctaid=(8,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4680000  inst.: 314972139 (ipc=67.3) sim_rate=82518 (inst/sec) elapsed = 0:1:03:37 / Thu Apr 12 19:41:49 2018
GPGPU-Sim uArch: cycles simulated: 4685000  inst.: 315005746 (ipc=67.2) sim_rate=82505 (inst/sec) elapsed = 0:1:03:38 / Thu Apr 12 19:41:50 2018
GPGPU-Sim uArch: cycles simulated: 4689500  inst.: 315033627 (ipc=67.2) sim_rate=82491 (inst/sec) elapsed = 0:1:03:39 / Thu Apr 12 19:41:51 2018
GPGPU-Sim PTX: 320400000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4694000  inst.: 315063719 (ipc=67.1) sim_rate=82477 (inst/sec) elapsed = 0:1:03:40 / Thu Apr 12 19:41:52 2018
GPGPU-Sim uArch: cycles simulated: 4698000  inst.: 315088199 (ipc=67.1) sim_rate=82462 (inst/sec) elapsed = 0:1:03:41 / Thu Apr 12 19:41:53 2018
GPGPU-Sim uArch: cycles simulated: 4702500  inst.: 315117878 (ipc=67.0) sim_rate=82448 (inst/sec) elapsed = 0:1:03:42 / Thu Apr 12 19:41:54 2018
GPGPU-Sim uArch: cycles simulated: 4707000  inst.: 315145341 (ipc=67.0) sim_rate=82434 (inst/sec) elapsed = 0:1:03:43 / Thu Apr 12 19:41:55 2018
GPGPU-Sim PTX: 320500000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4711500  inst.: 315173378 (ipc=66.9) sim_rate=82419 (inst/sec) elapsed = 0:1:03:44 / Thu Apr 12 19:41:56 2018
GPGPU-Sim uArch: cycles simulated: 4715500  inst.: 315200265 (ipc=66.8) sim_rate=82405 (inst/sec) elapsed = 0:1:03:45 / Thu Apr 12 19:41:57 2018
GPGPU-Sim uArch: cycles simulated: 4720000  inst.: 315226253 (ipc=66.8) sim_rate=82390 (inst/sec) elapsed = 0:1:03:46 / Thu Apr 12 19:41:58 2018
GPGPU-Sim PTX: 320600000 instructions simulated : ctaid=(8,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4724500  inst.: 315256425 (ipc=66.7) sim_rate=82376 (inst/sec) elapsed = 0:1:03:47 / Thu Apr 12 19:41:59 2018
GPGPU-Sim uArch: cycles simulated: 4729500  inst.: 315283157 (ipc=66.7) sim_rate=82362 (inst/sec) elapsed = 0:1:03:48 / Thu Apr 12 19:42:00 2018
GPGPU-Sim uArch: cycles simulated: 4734000  inst.: 315309830 (ipc=66.6) sim_rate=82347 (inst/sec) elapsed = 0:1:03:49 / Thu Apr 12 19:42:01 2018
GPGPU-Sim uArch: cycles simulated: 4738500  inst.: 315338850 (ipc=66.5) sim_rate=82333 (inst/sec) elapsed = 0:1:03:50 / Thu Apr 12 19:42:02 2018
GPGPU-Sim PTX: 320700000 instructions simulated : ctaid=(5,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4743500  inst.: 315374966 (ipc=66.5) sim_rate=82321 (inst/sec) elapsed = 0:1:03:51 / Thu Apr 12 19:42:03 2018
GPGPU-Sim uArch: cycles simulated: 4747500  inst.: 315394614 (ipc=66.4) sim_rate=82305 (inst/sec) elapsed = 0:1:03:52 / Thu Apr 12 19:42:04 2018
GPGPU-Sim uArch: cycles simulated: 4753000  inst.: 315424632 (ipc=66.4) sim_rate=82291 (inst/sec) elapsed = 0:1:03:53 / Thu Apr 12 19:42:05 2018
GPGPU-Sim PTX: 320800000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4757500  inst.: 315446638 (ipc=66.3) sim_rate=82276 (inst/sec) elapsed = 0:1:03:54 / Thu Apr 12 19:42:06 2018
GPGPU-Sim uArch: cycles simulated: 4762500  inst.: 315472294 (ipc=66.2) sim_rate=82261 (inst/sec) elapsed = 0:1:03:55 / Thu Apr 12 19:42:07 2018
GPGPU-Sim uArch: cycles simulated: 4767000  inst.: 315496846 (ipc=66.2) sim_rate=82246 (inst/sec) elapsed = 0:1:03:56 / Thu Apr 12 19:42:08 2018
GPGPU-Sim uArch: cycles simulated: 4772000  inst.: 315523488 (ipc=66.1) sim_rate=82231 (inst/sec) elapsed = 0:1:03:57 / Thu Apr 12 19:42:09 2018
GPGPU-Sim PTX: 320900000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4776500  inst.: 315547420 (ipc=66.1) sim_rate=82216 (inst/sec) elapsed = 0:1:03:58 / Thu Apr 12 19:42:10 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4780913,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4781000  inst.: 315571768 (ipc=66.0) sim_rate=82201 (inst/sec) elapsed = 0:1:03:59 / Thu Apr 12 19:42:11 2018
GPGPU-Sim uArch: cycles simulated: 4786000  inst.: 315595640 (ipc=65.9) sim_rate=82186 (inst/sec) elapsed = 0:1:04:00 / Thu Apr 12 19:42:12 2018
GPGPU-Sim uArch: cycles simulated: 4791000  inst.: 315617748 (ipc=65.9) sim_rate=82170 (inst/sec) elapsed = 0:1:04:01 / Thu Apr 12 19:42:13 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4791490,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4795500  inst.: 315631201 (ipc=65.8) sim_rate=82152 (inst/sec) elapsed = 0:1:04:02 / Thu Apr 12 19:42:14 2018
GPGPU-Sim PTX: 321000000 instructions simulated : ctaid=(5,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4801500  inst.: 315648581 (ipc=65.7) sim_rate=82135 (inst/sec) elapsed = 0:1:04:03 / Thu Apr 12 19:42:15 2018
GPGPU-Sim uArch: cycles simulated: 4806500  inst.: 315664251 (ipc=65.7) sim_rate=82118 (inst/sec) elapsed = 0:1:04:04 / Thu Apr 12 19:42:16 2018
GPGPU-Sim uArch: cycles simulated: 4811500  inst.: 315678471 (ipc=65.6) sim_rate=82101 (inst/sec) elapsed = 0:1:04:05 / Thu Apr 12 19:42:17 2018
GPGPU-Sim uArch: cycles simulated: 4816500  inst.: 315693932 (ipc=65.5) sim_rate=82083 (inst/sec) elapsed = 0:1:04:06 / Thu Apr 12 19:42:18 2018
GPGPU-Sim uArch: cycles simulated: 4822000  inst.: 315709966 (ipc=65.5) sim_rate=82066 (inst/sec) elapsed = 0:1:04:07 / Thu Apr 12 19:42:19 2018
GPGPU-Sim uArch: cycles simulated: 4827500  inst.: 315726172 (ipc=65.4) sim_rate=82049 (inst/sec) elapsed = 0:1:04:08 / Thu Apr 12 19:42:20 2018
GPGPU-Sim PTX: 321100000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4833500  inst.: 315745520 (ipc=65.3) sim_rate=82033 (inst/sec) elapsed = 0:1:04:09 / Thu Apr 12 19:42:21 2018
GPGPU-Sim uArch: cycles simulated: 4838000  inst.: 315760500 (ipc=65.3) sim_rate=82015 (inst/sec) elapsed = 0:1:04:10 / Thu Apr 12 19:42:22 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4843395,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4843500  inst.: 315777556 (ipc=65.2) sim_rate=81998 (inst/sec) elapsed = 0:1:04:11 / Thu Apr 12 19:42:23 2018
GPGPU-Sim uArch: cycles simulated: 4848500  inst.: 315789612 (ipc=65.1) sim_rate=81980 (inst/sec) elapsed = 0:1:04:12 / Thu Apr 12 19:42:24 2018
GPGPU-Sim uArch: cycles simulated: 4853500  inst.: 315801520 (ipc=65.1) sim_rate=81962 (inst/sec) elapsed = 0:1:04:13 / Thu Apr 12 19:42:25 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4853650,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4856291,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 3.
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 4856292
gpu_sim_insn = 315805040
gpu_ipc =      65.0301
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3765 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8754
	minimum = 6
	maximum = 616
Network latency average = 14.4514
	minimum = 6
	maximum = 578
Slowest packet = 5529
Flit latency average = 12.3143
	minimum = 6
	maximum = 577
Slowest flit = 15709
Fragmentation average = 0.0135835
	minimum = 0
	maximum = 450
Injected packet rate average = 0.0401232
	minimum = 0.0317594 (at node 14)
	maximum = 0.0479691 (at node 18)
Accepted packet rate average = 0.0401232
	minimum = 0.0317116 (at node 14)
	maximum = 0.0480441 (at node 18)
Injected flit rate average = 0.112935
	minimum = 0.0539224 (at node 14)
	maximum = 0.192874 (at node 18)
Accepted flit rate average= 0.112935
	minimum = 0.0733957 (at node 16)
	maximum = 0.168477 (at node 3)
Injected packet length average = 2.81471
Accepted packet length average = 2.81471
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 13 sec (3853 sec)
gpgpu_simulation_rate = 81963 (inst/sec)
gpgpu_simulation_rate = 1260 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81963

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4856292
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      65.0301
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 522001
gpu_stall_icnt2sh    = 3826515
gpu_total_sim_rate=81942

========= Core RFC stats =========
	Total RFC Accesses     = 28097924
	Total RFC Misses       = 17539019
	Total RFC Read Misses  = 6472962
	Total RFC Write Misses = 11066057
	Total RFC Evictions    = 11961663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880885
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29352618
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108506, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 124300
	L1D_cache_core[1]: Access = 152832, Miss = 130519, Miss_rate = 0.854, Pending_hits = 2, Reservation_fails = 183340
	L1D_cache_core[2]: Access = 154595, Miss = 132438, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 208507
	L1D_cache_core[3]: Access = 169362, Miss = 141049, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 176678
	L1D_cache_core[4]: Access = 143091, Miss = 119007, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 131920
	L1D_cache_core[5]: Access = 141063, Miss = 117998, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 145332
	L1D_cache_core[6]: Access = 134966, Miss = 113348, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 136973
	L1D_cache_core[7]: Access = 154025, Miss = 126118, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 158288
	L1D_cache_core[8]: Access = 134697, Miss = 113726, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 128856
	L1D_cache_core[9]: Access = 146459, Miss = 120754, Miss_rate = 0.824, Pending_hits = 1, Reservation_fails = 135088
	L1D_cache_core[10]: Access = 130601, Miss = 111191, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 135942
	L1D_cache_core[11]: Access = 135418, Miss = 115025, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 167261
	L1D_cache_core[12]: Access = 131596, Miss = 111563, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 152176
	L1D_cache_core[13]: Access = 130745, Miss = 108722, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 119151
	L1D_cache_core[14]: Access = 126092, Miss = 105866, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 127323
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1775830
	L1D_total_cache_miss_rate = 0.8391
	L1D_total_cache_pending_hits = 4
	L1D_total_cache_reservation_fails = 2231135
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1056
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4178
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1681822
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5839
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151473
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 122835
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154940
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373627
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4391
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267729
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 52851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29352618
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3517577
gpgpu_n_mem_read_local = 151473
gpgpu_n_mem_write_local = 267733
gpgpu_n_mem_read_global = 1155979
gpgpu_n_mem_write_global = 416249
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4178
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4178
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3513399
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344554	W0_Idle:23525545	W0_Scoreboard:97814082	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247832 {8:1155979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5127160 {8:640895,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 521424 {136:3834,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211784 {8:151473,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34607784 {40:5362,72:20143,136:242228,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157213144 {136:1155979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87161720 {136:640895,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20600328 {136:151473,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2141864 {8:267733,}
maxmrqlatency = 725 
maxdqlatency = 0 
maxmflatency = 1164 
averagemflatency = 276 
max_icnt2mem_latency = 821 
max_icnt2sh_latency = 4856291 
mrq_lat_table:982380 	28187 	22171 	84495 	402208 	197312 	78146 	11370 	377 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	620203 	1329409 	38036 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702871 	527460 	244081 	88066 	45159 	24326 	426 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	398680 	572237 	299738 	36604 	253 	0 	0 	0 	0 	132 	969 	2179 	20414 	25491 	27271 	83423 	81806 	140754 	279432 	18277 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3766 	5819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        22        46        38        34        30        38        34        26        20        36        40        26        30        20        22 
dram[1]:        36        28        26        22        44        42        24        44        34        36        46        34        38        30        24        28 
dram[2]:        38        18        16        24        42        32        26        20        44        48        28        30        40        46        28        30 
dram[3]:        36        20        20        22        30        36        32        28        54        56        20        42        44        48        20        22 
dram[4]:        28        32        20        20        14        28        30        44        40        40        30        34        34        40        40        30 
dram[5]:        20        24        28        28        14        20        30        26        24        26        42        40        30        18        30        20 
maximum service time to same row:
dram[0]:     69836     56200     38841     33290     42287     39295     55206     71366     68705     41689     50805     72872     38825     59587     57216     41931 
dram[1]:     22337     36678     29469     39297     39547     25407     26753     35287     31382     25822     23707     46786     28962     32823     45529     26221 
dram[2]:     63500     52459     68997    103021     74901     55622     69906     71254     42364     73737     57757     73924     78689     83105     67821     48906 
dram[3]:     53323     39370     52842     59650     64538     57059     51392     28175     51193     55647     49011     69067     78031     65640     48571     34424 
dram[4]:     28771     20608     28871     29109     23260     27957     25668     31261     24330     31696     24075     26285     36137     24910     44387     21928 
dram[5]:     62352     70797     67800     49887     54275     39213     61351     65997     51863     79837     52811     52809     36094     64156     67245     42931 
average row accesses per activate:
dram[0]:  1.777113  1.750407  1.723010  1.715337  1.710087  1.716807  1.743307  1.742239  1.777946  1.755448  1.745356  1.739744  1.745955  1.759840  1.764491  1.751220 
dram[1]:  1.756163  1.730848  1.684494  1.693109  1.691128  1.702650  1.727363  1.726032  1.758547  1.747331  1.723258  1.738335  1.756359  1.750046  1.752016  1.733994 
dram[2]:  1.756490  1.749811  1.702057  1.707844  1.704886  1.718202  1.743515  1.736809  1.773509  1.767442  1.735833  1.734986  1.764662  1.761153  1.747040  1.744058 
dram[3]:  1.761128  1.767134  1.710777  1.724560  1.705000  1.707022  1.739945  1.728706  1.760008  1.754047  1.737764  1.748051  1.767657  1.761509  1.742450  1.746792 
dram[4]:  1.741464  1.751215  1.694523  1.708922  1.706222  1.696050  1.727886  1.708737  1.741003  1.739823  1.729437  1.726098  1.735663  1.744500  1.723953  1.725741 
dram[5]:  1.738891  1.741985  1.717491  1.718254  1.709276  1.708872  1.753058  1.726658  1.760583  1.757172  1.736974  1.726973  1.746527  1.764953  1.747049  1.750461 
average row locality = 1806657/1040700 = 1.736002
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12403     12466     12649     12685     13341     13270     12328     12306     12581     12646     12466     12481     12620     12684     12173     12212 
dram[1]:     12521     12674     12844     12835     13395     13487     12551     12563     12593     12722     12520     12481     12723     12861     12333     12299 
dram[2]:     12543     12667     12914     12875     13430     13378     12508     12642     12713     12702     12529     12590     12708     12822     12466     12370 
dram[3]:     12552     12617     12736     12660     13253     13240     12409     12488     12654     12657     12626     12582     12625     12701     12392     12293 
dram[4]:     12660     12561     12684     12738     13328     13330     12426     12371     12695     12757     12593     12625     12741     12656     12258     12212 
dram[5]:     12553     12506     12792     12752     13219     13387     12399     12400     12768     12593     12486     12617     12698     12737     12347     12349 
total reads: 1216293
bank skew: 13487/12173 = 1.11
chip skew: 203857/201311 = 1.01
number of total write accesses:
dram[0]:      5720      5796      5944      5971      6443      6475      6491      6552      6251      6204      6232      6263      6156      6229      5666      5724 
dram[1]:      5787      5853      5928      6011      6447      6497      6659      6665      6285      6261      6329      6333      6265      6358      5704      5712 
dram[2]:      5793      5825      6035      6024      6391      6493      6580      6614      6260      6222      6218      6304      6188      6246      5684      5681 
dram[3]:      5806      5793      5932      5948      6421      6500      6539      6488      6252      6199      6227      6255      6121      6163      5726      5678 
dram[4]:      5803      5811      5971      6014      6471      6507      6541      6502      6268      6261      6225      6350      6235      6216      5728      5715 
dram[5]:      5761      5750      5963      5989      6424      6453      6520      6481      6197      6149      6216      6264      6161      6208      5707      5686 
total reads: 590364
bank skew: 6665/5666 = 1.18
chip skew: 99094/97929 = 1.01
average mf latency per bank:
dram[0]:        301       300       305       306       295       297       296       296       302       305       307       308       304       304       310       309
dram[1]:        299       301       305       306       296       296       296       298       303       305       306       308       304       303       308       309
dram[2]:        301       303       303       308       295       297       296       298       303       306       304       308       303       305       309       313
dram[3]:        302       302       308       307       300       298       300       300       306       308       310       311       308       307       313       312
dram[4]:        297       302       300       305       293       297       294       297       301       305       303       306       303       307       306       310
dram[5]:        301       300       304       304       296       295       297       299       306       307       308       308       308       307       310       310
maximum mf latency per bank:
dram[0]:        895       850       955      1085       947       970       916       920      1027       941       939       908       968       892       925       918
dram[1]:        908       904       922       926      1074       857       931       894       928       984       927       980      1008       986       871       857
dram[2]:        831       875       874       862       886       847       903       853       794       917       876       941       953       940       812       880
dram[3]:       1031       867       969       867       927       913      1164       981       958       978       958       948       930       829       897       877
dram[4]:        906       912      1012      1005       826       888       813       886       858       895       762       883       813       840       849       898
dram[5]:        993      1021      1082       983       842       825       936       957       917       837       889       848       931       964       919       868

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5488807 n_act=171673 n_pre=171657 n_req=299428 n_rd=402622 n_write=175546 bw_util=0.1804
n_activity=3567081 dram_eff=0.3242
bk0: 24806a 5885328i bk1: 24932a 5865129i bk2: 25298a 5857919i bk3: 25370a 5838427i bk4: 26682a 5827739i bk5: 26540a 5810880i bk6: 24656a 5842406i bk7: 24612a 5829110i bk8: 25162a 5860020i bk9: 25292a 5840780i bk10: 24932a 5846336i bk11: 24962a 5830299i bk12: 25240a 5855101i bk13: 25368a 5840576i bk14: 24346a 5881210i bk15: 24424a 5864149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.921982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5476410 n_act=174984 n_pre=174968 n_req=302496 n_rd=406804 n_write=177139 bw_util=0.1822
n_activity=3643279 dram_eff=0.3206
bk0: 25042a 5881637i bk1: 25348a 5857620i bk2: 25688a 5847114i bk3: 25670a 5833273i bk4: 26790a 5824236i bk5: 26974a 5804741i bk6: 25102a 5830555i bk7: 25126a 5815304i bk8: 25186a 5855666i bk9: 25444a 5836257i bk10: 25040a 5840856i bk11: 24962a 5834617i bk12: 25446a 5853732i bk13: 25722a 5830842i bk14: 24666a 5875881i bk15: 24598a 5861530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5478934 n_act=173811 n_pre=173795 n_req=302415 n_rd=407714 n_write=176051 bw_util=0.1821
n_activity=3604970 dram_eff=0.3239
bk0: 25086a 5879208i bk1: 25334a 5858284i bk2: 25828a 5842890i bk3: 25750a 5834037i bk4: 26860a 5824246i bk5: 26756a 5808337i bk6: 25016a 5832679i bk7: 25284a 5813471i bk8: 25426a 5852934i bk9: 25404a 5835645i bk10: 25058a 5845428i bk11: 25180a 5826039i bk12: 25416a 5854006i bk13: 25644a 5835415i bk14: 24932a 5871859i bk15: 24740a 5858374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484741 n_act=172635 n_pre=172619 n_req=300533 n_rd=404970 n_write=175340 bw_util=0.1811
n_activity=3585316 dram_eff=0.3237
bk0: 25104a 5878274i bk1: 25234a 5863886i bk2: 25472a 5856081i bk3: 25320a 5842215i bk4: 26506a 5828739i bk5: 26480a 5811955i bk6: 24818a 5837220i bk7: 24976a 5821046i bk8: 25308a 5855175i bk9: 25314a 5839956i bk10: 25252a 5847591i bk11: 25164a 5831407i bk12: 25250a 5861757i bk13: 25402a 5840821i bk14: 24784a 5871062i bk15: 24586a 5864962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.917861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5479321 n_act=174667 n_pre=174651 n_req=301253 n_rd=405270 n_write=176396 bw_util=0.1815
n_activity=3638283 dram_eff=0.3197
bk0: 25320a 5874508i bk1: 25122a 5867913i bk2: 25368a 5851223i bk3: 25476a 5837194i bk4: 26656a 5825677i bk5: 26660a 5809031i bk6: 24852a 5837920i bk7: 24742a 5823374i bk8: 25390a 5851036i bk9: 25514a 5835063i bk10: 25186a 5846288i bk11: 25250a 5824860i bk12: 25482a 5849786i bk13: 25312a 5839947i bk14: 24516a 5871485i bk15: 24424a 5858218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.906831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0034700, atomic=0 1 entries : 0x7fd15c95a290 :  mf: uid=41121410, sid03:w04, part=5, addr=0xc0034700, load , size=128, unknown  status = IN_PARTITION_DRAM (4856291), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6410305 n_nop=5484128 n_act=172983 n_pre=172967 n_req=300532 n_rd=405205 n_write=175022 bw_util=0.181
n_activity=3602163 dram_eff=0.3222
bk0: 25106a 5877027i bk1: 25012a 5867321i bk2: 25584a 5856392i bk3: 25504a 5840458i bk4: 26438a 5830377i bk5: 26774a 5811721i bk6: 24798a 5840923i bk7: 24800a 5826830i bk8: 25536a 5858144i bk9: 25185a 5848269i bk10: 24972a 5851386i bk11: 25234a 5832028i bk12: 25396a 5853263i bk13: 25474a 5837675i bk14: 24694a 5874964i bk15: 24698a 5859597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.905202

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220874, Miss = 100561, Miss_rate = 0.455, Pending_hits = 2594, Reservation_fails = 1177
L2_cache_bank[1]: Access = 210512, Miss = 100750, Miss_rate = 0.479, Pending_hits = 2721, Reservation_fails = 1369
L2_cache_bank[2]: Access = 209740, Miss = 101480, Miss_rate = 0.484, Pending_hits = 2611, Reservation_fails = 1257
L2_cache_bank[3]: Access = 233316, Miss = 101922, Miss_rate = 0.437, Pending_hits = 2707, Reservation_fails = 1423
L2_cache_bank[4]: Access = 216135, Miss = 101811, Miss_rate = 0.471, Pending_hits = 2489, Reservation_fails = 1052
L2_cache_bank[5]: Access = 230406, Miss = 102046, Miss_rate = 0.443, Pending_hits = 2501, Reservation_fails = 950
L2_cache_bank[6]: Access = 212792, Miss = 101247, Miss_rate = 0.476, Pending_hits = 2551, Reservation_fails = 498
L2_cache_bank[7]: Access = 215753, Miss = 101238, Miss_rate = 0.469, Pending_hits = 2598, Reservation_fails = 1221
L2_cache_bank[8]: Access = 217216, Miss = 101385, Miss_rate = 0.467, Pending_hits = 2615, Reservation_fails = 1177
L2_cache_bank[9]: Access = 226625, Miss = 101250, Miss_rate = 0.447, Pending_hits = 2571, Reservation_fails = 1203
L2_cache_bank[10]: Access = 219768, Miss = 101262, Miss_rate = 0.461, Pending_hits = 2523, Reservation_fails = 1214
L2_cache_bank[11]: Access = 219252, Miss = 101341, Miss_rate = 0.462, Pending_hits = 2488, Reservation_fails = 1107
L2_total_cache_accesses = 2632389
L2_total_cache_misses = 1216293
L2_total_cache_miss_rate = 0.4620
L2_total_cache_pending_hits = 30969
L2_total_cache_reservation_fails = 13648
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 710079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10089
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7755
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2503
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141215
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 82
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24018
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7219
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236496
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 640
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2467
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1367
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 637747
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 421
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2727
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2614
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10422063
icnt_total_pkts_simt_to_mem=4385953
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
