Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 20 12:56:03 2024
| Host         : LAPTOP-59TOG2H2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Op[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Op[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 4.654ns (46.527%)  route 5.349ns (53.473%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  A_IBUF[0]_inst/O
                         net (fo=11, routed)          1.890     2.846    A_IBUF[0]
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.152     2.998 r  S_reg_i_5/O
                         net (fo=3, routed)           0.842     3.840    S_reg_i_5_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.326     4.166 r  Y_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.750     4.916    data1[2]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.040 r  Y_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.040    Y_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y13          MUXF7 (Prop_muxf7_I0_O)      0.241     5.281 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     7.148    Y_OBUF[2]
    W10                  OBUF (Prop_obuf_I_O)         2.856    10.003 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.003    Y[2]
    W10                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.498ns  (logic 4.660ns (49.058%)  route 4.839ns (50.942%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  A_IBUF[0]_inst/O
                         net (fo=11, routed)          1.890     2.846    A_IBUF[0]
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.152     2.998 r  S_reg_i_5/O
                         net (fo=3, routed)           0.454     3.452    S_reg_i_5_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.326     3.778 r  Y_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.620     4.398    data1[3]
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.522 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.522    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     4.734 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.875     6.608    Y_OBUF[3]
    W8                   OBUF (Prop_obuf_I_O)         2.890     9.498 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.498    Y[3]
    W8                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.010ns (44.012%)  route 5.101ns (55.988%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  A_IBUF[1]_inst/O
                         net (fo=10, routed)          2.055     3.006    A_IBUF[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.130 r  Y_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.433     3.563    Y_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.687 r  Y_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.789     4.475    Y_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.124     4.599 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.825     6.424    Y_OBUF[0]
    U9                   OBUF (Prop_obuf_I_O)         2.688     9.111 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.111    Y[0]
    U9                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.966ns  (logic 4.368ns (48.723%)  route 4.597ns (51.277%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  A_IBUF[1]_inst/O
                         net (fo=10, routed)          1.849     2.800    A_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     2.924 r  Y_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.452     3.376    Y_OBUF[1]_inst_i_6_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     3.500 r  Y_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.429     3.928    data1[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.124     4.052 r  Y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.052    Y_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y13          MUXF7 (Prop_muxf7_I0_O)      0.209     4.261 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.868     6.129    Y_OBUF[1]
    W9                   OBUF (Prop_obuf_I_O)         2.837     8.966 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.966    Y[1]
    W9                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg/G
                            (positive level-sensitive latch)
  Destination:            S
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 3.274ns (63.713%)  route 1.865ns (36.287%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  S_reg/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  S_reg/Q
                         net (fo=1, routed)           1.865     2.424    S_OBUF
    V8                   OBUF (Prop_obuf_I_O)         2.715     5.138 r  S_OBUF_inst/O
                         net (fo=0)                   0.000     5.138    S
    V8                                                                r  S (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.945ns  (logic 1.558ns (31.502%)  route 3.387ns (68.498%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  A_IBUF[0]_inst/O
                         net (fo=11, routed)          1.890     2.846    A_IBUF[0]
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.152     2.998 r  S_reg_i_5/O
                         net (fo=3, routed)           0.458     3.456    S_reg_i_5_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.326     3.782 r  S_reg_i_4/O
                         net (fo=1, routed)           0.495     4.277    S_reg_i_4_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.124     4.401 r  S_reg_i_1/O
                         net (fo=1, routed)           0.544     4.945    S_reg_i_1_n_0
    SLICE_X1Y13          LDCE                                         r  S_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.265ns (29.413%)  route 0.637ns (70.586%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           0.448     0.668    A_IBUF[3]
    SLICE_X1Y12          LUT5 (Prop_lut5_I3_O)        0.045     0.713 r  S_reg_i_1/O
                         net (fo=1, routed)           0.188     0.902    S_reg_i_1_n_0
    SLICE_X1Y13          LDCE                                         r  S_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S_reg/G
                            (positive level-sensitive latch)
  Destination:            S
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.389ns (77.527%)  route 0.403ns (22.473%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  S_reg/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S_reg/Q
                         net (fo=1, routed)           0.403     0.561    S_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.231     1.791 r  S_OBUF_inst/O
                         net (fo=0)                   0.000     1.791    S
    V8                                                                r  S (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.496ns (65.482%)  route 0.788ns (34.518%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  Op[0] (IN)
                         net (fo=0)                   0.000     0.000    Op[0]
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  Op_IBUF[0]_inst/O
                         net (fo=9, routed)           0.397     0.643    Op_IBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.688 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.080    Y_OBUF[0]
    U9                   OBUF (Prop_obuf_I_O)         1.204     2.284 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.284    Y[0]
    U9                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op[2]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.566ns (65.105%)  route 0.839ns (34.895%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Op[2] (IN)
                         net (fo=0)                   0.000     0.000    Op[2]
    U8                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Op_IBUF[2]_inst/O
                         net (fo=4, routed)           0.427     0.659    Op_IBUF[2]
    SLICE_X0Y13          MUXF7 (Prop_muxf7_S_O)       0.090     0.749 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.161    Y_OBUF[1]
    W9                   OBUF (Prop_obuf_I_O)         1.243     2.405 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.405    Y[1]
    W9                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op[2]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.589ns (66.003%)  route 0.819ns (33.997%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  Op[2] (IN)
                         net (fo=0)                   0.000     0.000    Op[2]
    U8                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Op_IBUF[2]_inst/O
                         net (fo=4, routed)           0.413     0.646    Op_IBUF[2]
    SLICE_X0Y13          MUXF7 (Prop_muxf7_S_O)       0.096     0.742 r  Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.147    Y_OBUF[2]
    W10                  OBUF (Prop_obuf_I_O)         1.261     2.408 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.408    Y[2]
    W10                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.630ns (65.553%)  route 0.857ns (34.447%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[3]_inst/O
                         net (fo=8, routed)           0.431     0.660    B_IBUF[3]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.705 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.705    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.062     0.767 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.192    Y_OBUF[3]
    W8                   OBUF (Prop_obuf_I_O)         1.294     2.486 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.486    Y[3]
    W8                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





