# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv --trace -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/data/test1.x_ -DVCD -DVCD_FILE=test1.vcd --cc /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/constants.svh /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/memory.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/fetch.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/branch_control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/decode.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/execute.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/igen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/register_file.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/writeback.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/pd4.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/clockgen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/design_wrapper.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/test_pd.sv --exe /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/test_pd.cpp -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests -top-module top --Mdir /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/data/test1.x_ +define+TEST_VECTOR=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test1.trace_ +define+LINE_COUNT=154 +define+PATTERN_FILE=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/data/test1.pattern_ +define+PATTERN_LINE_COUNT=1371 +define+PATTERN_DUMP_FILE=_test1.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=_test1.vcd_ +define+TIMEOUT=50000"
S      2074 208909467  1762502047           0  1762502047           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/branch_control.sv"
S      2282 210266423  1763172395           0  1763172395           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/constants.svh"
S      9051 208909469  1762705738           0  1762705738           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/control.sv"
S      2491 208909470  1763174941           0  1763174941           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/decode.sv"
S      4799 209436617  1763181131           0  1763181131           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/execute.sv"
S      1461 208909471  1762705680           0  1762705680           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/fetch.sv"
S      2224 208909472  1762502047           0  1762502047           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/igen.sv"
S      8909 210266425  1763181108           0  1763181108           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/memory.sv"
S      6472 210266426  1763174891           0  1763174891           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/pd4.sv"
S      2103 208909475  1763181119           0  1763181119           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/register_file.sv"
S      1532 208909476  1763181124           0  1763181124           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/code/writeback.sv"
S       332 205749416  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/design_wrapper.sv"
S      1263 208909477  1762696602           0  1762696602           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/design/probes.svh"
T      4948 210266435  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop.cpp"
T      3576 210266436  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop.h"
T      2209 210266437  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop.mk"
T      1219 210266442  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__ConstPool_0.cpp"
T       913 210266443  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       688 210266444  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633 210266445  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1541 210266446  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1395 210266447  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290 210266448  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T     22691 210266449  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     59148 210266450  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      7310 210266451  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root.h"
T     41679 210266452  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       845 210266453  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T     78211 210266454  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0.cpp"
T     77454 210266455  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 210266456  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       627 210266457  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       467 210266458  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_h1e8fffb9__0__Slow.cpp"
T       620 210266459  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       773 210266460  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__pch.h"
T      4942 210266461  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1974 210266463  1763181219           0  1763181219           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       893 205749437  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/clockgen.sv"
S      1159 207654032  1761797824           0  1761797824           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/fields.h"
S      1197 208901545  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/pattern_check.h"
S      2280 207654033  1761797824           0  1761797824           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/pattern_dump.h"
S      6659 207654034  1761797824           0  1761797824           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/tasks.h"
S      1328 207654035  1761797824           0  1761797824           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/test_pd.sv"
S      1473 208901546  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/trace_dump.h"
S      1317 208901547  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd4/verif/tests/tracegen.v"
S  10869344 203033992  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 203034111  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 203034112  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
