// Seed: 1746564749
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    output wand id_2
);
  assign id_2 = id_1;
  module_0(
      id_1, id_1, id_1
  );
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign id_4 = id_5;
  wire id_7, id_8;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  final $display(1, 1'b0);
  logic [7:0] id_4 = id_4[1 : $display];
  module_2(
      id_3, id_3, id_1, id_3
  );
endmodule
