HiğŸ‘‹, I'm Sneha Varshney, and I'm currently immersing myself in the world of VLSIğŸ¯, focusing on RTL design using Verilog HDL. My goal is to learn RTL, and I rely on Xilinx Vivado 2022.2 Design SuiteğŸš€ for synthesizing and simulating RTL codesğŸ‘¨ğŸ¼â€ğŸ’». This powerful tool allows me to efficiently develop complex digital circuits, including FPGAs and ASICs. I'm excited about my journey and the potential it holds for equipping me with valuable skills that I can apply to real-world problems in the future.
