[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-01-23T18:13:56+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi,</p> <p>I am setting up a company with a new and innovative model for low volume MPW manufacturing of ASICs. Initially the targeted technology will be 22nm SOI for quantities up to 1500 dies (16mm\u00b2) at a fixed price/die, and at this stage for unpackaged and untested dies.</p> <p>So I have two very simple questions:</p> <ol> <li>Would you be interested in such an offer ?</li> <li>What technology would you like to have access to ?</li> </ol> <p>Thanks for your feedback.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Kortak130\"> /u/Kortak130 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i89uwo/asics_small_volume_manufacturing_around_150die/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i89uwo/asics_small_volume_manufacturing_around_150die/\">[comments]</a></span>",
        "id": 1966132,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1i89uwo/asics_small_volume_manufacturing_around_150die",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "ASICs small volume manufacturing around 150$/die ... interested ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-01-23T17:51:36+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;ve got a VisionFive 2 v1.3B sbc. I&#39;m booting from sd card using a serial connection to minicom I see:</p> <pre><code>U-Boot SPL 2021.10 (Nov 24 2023 - 07:17:17 +0000) LPDDR4: 8G version: g8ad50857. Trying to boot from MMC2 OpenSBI JH7110_VF2_515_v3.9.3 ... then lots of OpenSBI messaging ... U-Boot 2021.10 (Nov 24 2023 - 07:17:17 +0000), Build: jenkins-VisionFive2-SDK-Components-228 CPU: rv64imacu_zba_zbb Model: StarFive VisionFive V2 DRAM: 8 GiB MMC: sdio0@16010000: 0, sdio1@16020000: 1 Loading Environment from SPIFlash... SF: Detected gd25lq128 with page size 256 Bytes, erase size 4 KiB, total 16 MiB *** Warning - bad CRC, using default environment StarFive EEPROM format v2 --------EEPROM INFO-------- Vendor : StarFive Technology Co., Ltd. Product full SN: VF7110B1-2253-D008E000-00002877 data version: 0x2 PCB revision: 0xb2 BOM revision: A Ethernet MAC0 address: 6c:cf:39:00:38:43 Ethernet MAC1 address: 6c:cf:39:00:38:44 </code></pre> <p>..",
        "id": 1966133,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1i89b0n/starfive_visionfive_2_boot_problem",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Starfive VisionFive 2 boot problem:",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-01-23T12:36:32+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi.</p> <p>Is there any open source RV32 CPU (Ideally RV32IM) available that has U+S+M and a PLIC ? Looking for one to put on an Arty A7 FPGA board for misc TEE specific quantification experiments. S-Mode is needed and so is the PLIC.</p> <p>Any advice appreciated!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fork-bomber\"> /u/fork-bomber </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i82dnt/looking_for_an_opensource_rv32_cpu_with_usm/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1i82dnt/looking_for_an_opensource_rv32_cpu_with_usm/\">[comments]</a></span>",
        "id": 1963903,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1i82dnt/looking_for_an_opensource_rv32_cpu_with_usm",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Looking for an open-source RV32 CPU with U+S+M Privilege Modes and a PLIC",
        "vote": 0
    }
]