/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module primitive_example_design_13(clk_in, pll_clk, reset, i1, i2, load_word, channel_bond_sync_in, data_out, OE_OUT, CHANNEL_BOND_SYNC_OUT);
  input load_word;
  input [3:0] i2;
  input [3:0] i1;
  output data_out;
  input clk_in;
  input channel_bond_sync_in;
  output OE_OUT;
  output CHANNEL_BOND_SYNC_OUT;
  input pll_clk;
  input reset;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$767 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$766 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$765 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$764 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$763 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$762 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$761 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$760 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$759 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$758 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$757 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$756 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$755 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$clkbufmap.cc:298:execute$733 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$CHANNEL_BOND_SYNC_OUT ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$OE_OUT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:4.9-4.14" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.reset ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$clk_in ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$data_out ;
  wire [3:0] \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i1 ;
  wire [3:0] \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i2 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$load_word ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:3.9-3.16" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.pll_clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:16.5-16.18" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.output_enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:11.14-11.35" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.CHANNEL_BOND_SYNC_OUT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:10.14-10.20" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.OE_OUT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:8.9-8.29" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.channel_bond_sync_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:2.9-2.15" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.clk_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  wire [3:0] \$auto$rs_design_edit.cc:820:execute$778.data_in ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:9.14-9.22" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.data_out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:15.5-15.18" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.data_out_flop ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:5.14-5.16" *)
  wire [3:0] \$auto$rs_design_edit.cc:820:execute$778.i1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:6.14-6.16" *)
  wire [3:0] \$auto$rs_design_edit.cc:820:execute$778.i2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:7.9-7.18" *)
  wire \$auto$rs_design_edit.cc:820:execute$778.load_word ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:7.9-7.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:7.9-7.18" *)
  wire load_word;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:6.14-6.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:6.14-6.16" *)
  wire [3:0] i2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:5.14-5.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:5.14-5.16" *)
  wire [3:0] i1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:15.5-15.18" *)
  wire data_out_flop;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:9.14-9.22" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:9.14-9.22" *)
  wire data_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:14.11-14.18" *)
  wire [3:0] data_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:2.9-2.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:2.9-2.15" *)
  wire clk_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:8.9-8.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:8.9-8.29" *)
  wire channel_bond_sync_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:10.14-10.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:10.14-10.20" *)
  wire OE_OUT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:11.14-11.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:11.14-11.35" *)
  wire CHANNEL_BOND_SYNC_OUT;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:16.5-16.18" *)
  wire output_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:3.9-3.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:3.9-3.16" *)
  wire pll_clk;
  wire \$iopadmap$load_word ;
  wire [3:0] \$iopadmap$i2 ;
  wire [3:0] \$iopadmap$i1 ;
  wire \$iopadmap$data_out ;
  wire \$iopadmap$clk_in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:4.9-4.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:4.9-4.14" *)
  wire reset;
  wire \$iopadmap$OE_OUT ;
  wire \$iopadmap$CHANNEL_BOND_SYNC_OUT ;
  wire \$auto$clkbufmap.cc:298:execute$733 ;
  wire \$auto$rs_design_edit.cc:568:execute$755 ;
  wire \$auto$rs_design_edit.cc:568:execute$756 ;
  wire \$auto$rs_design_edit.cc:568:execute$757 ;
  wire \$auto$rs_design_edit.cc:568:execute$758 ;
  wire \$auto$rs_design_edit.cc:568:execute$759 ;
  wire \$auto$rs_design_edit.cc:568:execute$760 ;
  wire \$auto$rs_design_edit.cc:568:execute$761 ;
  wire \$auto$rs_design_edit.cc:568:execute$762 ;
  wire \$auto$rs_design_edit.cc:568:execute$763 ;
  wire \$auto$rs_design_edit.cc:568:execute$764 ;
  wire \$auto$rs_design_edit.cc:568:execute$765 ;
  wire \$auto$rs_design_edit.cc:568:execute$766 ;
  wire \$auto$rs_design_edit.cc:568:execute$767 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 ;
  wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.i2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$764 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.i2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i2 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.load_word  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$765 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.load_word ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$load_word )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.pll_clk  (
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.pll_clk ),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$766 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.reset  (
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.reset ),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$767 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/results_dir/.././rtl/primitive_example_design_13.v:21.3-33.2" *)
  O_SERDES #(
    .DATA_RATE("SDR"),
    .WIDTH(32'sd4)
  ) \$auto$rs_design_edit.cc:820:execute$778.inst  (
    .RST(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 ),
    .CHANNEL_BOND_SYNC_OUT(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$CHANNEL_BOND_SYNC_OUT ),
    .CLK_IN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$clkbufmap.cc:298:execute$733 ),
    .D(\$auto$rs_design_edit.cc:820:execute$778.data_in ),
    .LOAD_WORD(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$load_word ),
    .OE_IN(\$auto$rs_design_edit.cc:820:execute$778.output_enable ),
    .OE_OUT(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$OE_OUT ),
    .CHANNEL_BOND_SYNC_IN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 ),
    .PLL_LOCK(\$auto$rs_design_edit.cc:820:execute$778.output_enable ),
    .Q(\$auto$rs_design_edit.cc:820:execute$778.data_out_flop ),
    .PLL_CLK(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$clkbufmap.cc:265:execute$731  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$clk_in ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$clkbufmap.cc:298:execute$733 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.CHANNEL_BOND_SYNC_OUT  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$CHANNEL_BOND_SYNC_OUT ),
    .O(\$auto$rs_design_edit.cc:820:execute$778.CHANNEL_BOND_SYNC_OUT )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.OE_OUT  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$OE_OUT ),
    .O(\$auto$rs_design_edit.cc:820:execute$778.OE_OUT )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.channel_bond_sync_in  (
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.channel_bond_sync_in ),
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$755 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.clk_in  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$756 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.clk_in ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$clk_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.data_out  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$data_out ),
    .O(\$auto$rs_design_edit.cc:820:execute$778.data_out )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.i1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$757 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.i1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.i1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$758 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.i1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.i1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$759 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.i1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.i1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$760 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.i1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.i2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$761 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.i2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.i2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$762 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.i2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$primitive_example_design_13.i2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$763 ),
    .I(\$auto$rs_design_edit.cc:820:execute$778.i2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i2 [2])
  );
  fabric_primitive_example_design_13 \$auto$rs_design_edit.cc:818:execute$777  (
    .\$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 (\$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 ),
    .\$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 (\$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 ),
    .\$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 (\$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 ),
    .\$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 (\$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ),
    .\$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 (\$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ),
    .\$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 (\$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ),
    .\$auto$rs_design_edit.cc:568:execute$767 (\$auto$rs_design_edit.cc:568:execute$767 ),
    .\$auto$rs_design_edit.cc:568:execute$766 (\$auto$rs_design_edit.cc:568:execute$766 ),
    .\$auto$rs_design_edit.cc:568:execute$765 (\$auto$rs_design_edit.cc:568:execute$765 ),
    .\$auto$rs_design_edit.cc:568:execute$764 (\$auto$rs_design_edit.cc:568:execute$764 ),
    .\$auto$rs_design_edit.cc:568:execute$763 (\$auto$rs_design_edit.cc:568:execute$763 ),
    .\$auto$rs_design_edit.cc:568:execute$762 (\$auto$rs_design_edit.cc:568:execute$762 ),
    .\$auto$rs_design_edit.cc:568:execute$761 (\$auto$rs_design_edit.cc:568:execute$761 ),
    .\$auto$rs_design_edit.cc:568:execute$760 (\$auto$rs_design_edit.cc:568:execute$760 ),
    .\$auto$rs_design_edit.cc:568:execute$759 (\$auto$rs_design_edit.cc:568:execute$759 ),
    .\$auto$rs_design_edit.cc:568:execute$758 (\$auto$rs_design_edit.cc:568:execute$758 ),
    .\$auto$rs_design_edit.cc:568:execute$757 (\$auto$rs_design_edit.cc:568:execute$757 ),
    .\$auto$rs_design_edit.cc:568:execute$756 (\$auto$rs_design_edit.cc:568:execute$756 ),
    .\$auto$rs_design_edit.cc:568:execute$755 (\$auto$rs_design_edit.cc:568:execute$755 ),
    .\$auto$clkbufmap.cc:298:execute$733 (\$auto$clkbufmap.cc:298:execute$733 ),
    .\$iopadmap$data_out (\$iopadmap$data_out ),
    .\$iopadmap$i1 (\$iopadmap$i1 ),
    .\$iopadmap$i2 (\$iopadmap$i2 ),
    .data_in(data_in),
    .data_out_flop(data_out_flop),
    .output_enable(output_enable)
  );
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$773  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$772  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$771  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 ;
  assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770  = \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ;
  assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769  = \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ;
  assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768  = \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$767  = \$auto$rs_design_edit.cc:568:execute$767 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$766  = \$auto$rs_design_edit.cc:568:execute$766 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$765  = \$auto$rs_design_edit.cc:568:execute$765 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$764  = \$auto$rs_design_edit.cc:568:execute$764 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$763  = \$auto$rs_design_edit.cc:568:execute$763 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$762  = \$auto$rs_design_edit.cc:568:execute$762 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$761  = \$auto$rs_design_edit.cc:568:execute$761 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$760  = \$auto$rs_design_edit.cc:568:execute$760 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$759  = \$auto$rs_design_edit.cc:568:execute$759 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$758  = \$auto$rs_design_edit.cc:568:execute$758 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$757  = \$auto$rs_design_edit.cc:568:execute$757 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$756  = \$auto$rs_design_edit.cc:568:execute$756 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$rs_design_edit.cc:568:execute$755  = \$auto$rs_design_edit.cc:568:execute$755 ;
  assign \$auto$clkbufmap.cc:298:execute$733  = \$flatten$auto$rs_design_edit.cc:820:execute$778.$auto$clkbufmap.cc:298:execute$733 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$data_out  = \$iopadmap$data_out ;
  assign \$iopadmap$i1  = \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i1 ;
  assign \$iopadmap$i2  = \$flatten$auto$rs_design_edit.cc:820:execute$778.$iopadmap$i2 ;
  assign CHANNEL_BOND_SYNC_OUT = \$auto$rs_design_edit.cc:820:execute$778.CHANNEL_BOND_SYNC_OUT ;
  assign OE_OUT = \$auto$rs_design_edit.cc:820:execute$778.OE_OUT ;
  assign \$auto$rs_design_edit.cc:820:execute$778.channel_bond_sync_in  = channel_bond_sync_in;
  assign \$auto$rs_design_edit.cc:820:execute$778.clk_in  = clk_in;
  assign \$auto$rs_design_edit.cc:820:execute$778.data_in  = data_in;
  assign data_out = \$auto$rs_design_edit.cc:820:execute$778.data_out ;
  assign data_out_flop = \$auto$rs_design_edit.cc:820:execute$778.data_out_flop ;
  assign \$auto$rs_design_edit.cc:820:execute$778.i1  = i1;
  assign \$auto$rs_design_edit.cc:820:execute$778.i2  = i2;
  assign \$auto$rs_design_edit.cc:820:execute$778.load_word  = load_word;
  assign \$auto$rs_design_edit.cc:820:execute$778.output_enable  = output_enable;
  assign \$auto$rs_design_edit.cc:820:execute$778.pll_clk  = pll_clk;
  assign \$auto$rs_design_edit.cc:820:execute$778.reset  = reset;
endmodule
