{
    "components": [
        "testBench"
    ],
    "dependencies": {
        "transitive": [
            "Proto.topEntity"
        ]
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "Proto_testBench_types.vhdl",
            "sha256": "14aa21f2b3724c2d32b595b1bf19c227d612905c7d3986307fe0c7937fa63e3f"
        },
        {
            "name": "testBench.vhdl",
            "sha256": "6e93fcd7b1ce9e28de26e8dd549e30cffc436b1c2e0365f50f42890d83e24c2e"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "2d803a52b9b2aac9f5afc3fdcffcdf5538608d6b527e85d1ff178590f7a4ec90",
    "top_component": {
        "name": "testBench",
        "ports_flat": [
            {
                "direction": "out",
                "is_clock": false,
                "name": "result",
                "type_name": "std_logic_vector(17 downto 0)",
                "width": 18
            }
        ]
    },
    "version": "unstable"
}