/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.08
Build    : 1.1.52
Hash     : c00c9ee
Date     : Aug 28 2024
Type     : Engineering
Log Time   : Wed Aug 28 17:14:45 2024 GMT

[ 22:14:45 ] Analysis has started
[ 22:14:45 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/08_28_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-08-28-16-14-48_T11892R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/design67_15_45_top/run_1/synth_1_1/analysis/design67_15_45_top_analyzer.cmd
[ 22:14:45 ] Duration: 261 ms. Max utilization: 43 MB
[ 22:14:45 ] Synthesize has started
[ 22:14:45 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/08_28_2024_09_15_02/bin/yosys -s design67_15_45_top.ys -l design67_15_45_top_synth.log
[ 22:25:24 ] Duration: 639452 ms. Max utilization: 1178 MB
