#Input size: 64
#Data parallelism: 2
#Stride: 0
#Switch ctrl in input stages:
#Stage 0:
#Switch 0: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
#Switch ctrl in output stages:
#Stage 0:
#Switch 0: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
#Memory addresses: 
#Memory block 0: 
0 8 4 c 2 a 6 e 1 9 5 d 3 b 7 f 10 18 14 1c 12 1a 16 1e 11 19 15 1d 13 1b 17 1f 0 1 2 3 4 5 6 7 8 9 a b c d e f 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f 
#Memory block 1: 
10 18 14 1c 12 1a 16 1e 11 19 15 1d 13 1b 17 1f 0 8 4 c 2 a 6 e 1 9 5 d 3 b 7 f 0 1 2 3 4 5 6 7 8 9 a b c d e f 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f 
