#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 23 04:42:01 2025
# Process ID: 31460
# Current directory: C:/Users/asus/Documents/Projects/Vivado/DMA1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37232 C:\Users\asus\Documents\Projects\Vivado\DMA1\DMA1.xpr
# Log file: C:/Users/asus/Documents/Projects/Vivado/DMA1/vivado.log
# Journal file: C:/Users/asus/Documents/Projects/Vivado/DMA1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/asus/Documents/Vivado/DMA1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1126.938 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:inverter:1.0 - inverter_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/inverter_0'.
Given inputs for module-source, Top-module name : inverter, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Successfully read diagram <design_1> from block design file <C:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.801 ; gain = 115.410
create_bd_cell -type module -reference stream stream_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'axi_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins stream_0/axi_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins stream_0/axi_reset_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins stream_0/s_axis_valid] [get_bd_pins axi_dma_0/m_axis_mm2s_tvalid]
connect_bd_net [get_bd_pins stream_0/s_axis_data] [get_bd_pins axi_dma_0/m_axis_mm2s_tdata]
connect_bd_net [get_bd_pins stream_0/m_axis_ready] [get_bd_pins axi_dma_0/s_axis_s2mm_tready]
delete_bd_objs [get_bd_nets inverter_0_s_axis_ready]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets inverter_0_s_axis_ready]'
delete_bd_objs [get_bd_nets inverter_0_s_axis_ready]
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tready] [get_bd_pins stream_0/s_axis_ready]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/m_axis_mm2s_tready> is being overridden by the user with net <stream_0_s_axis_ready>. This pin will not be connected as a part of interface connection <M_AXIS_MM2S>.
delete_bd_objs [get_bd_nets inverter_0_m_axis_valid]
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid] [get_bd_pins stream_0/m_axis_valid]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tvalid> is being overridden by the user with net <stream_0_m_axis_valid>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>.
delete_bd_objs [get_bd_nets inverter_0_m_axis_data]
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tdata] [get_bd_pins stream_0/m_axis_data]
WARNING: [BD 41-1306] The connection to interface pin </axi_dma_0/s_axis_s2mm_tdata> is being overridden by the user with net <stream_0_m_axis_data>. This pin will not be connected as a part of interface connection <S_AXIS_S2MM>.
delete_bd_objs [get_bd_cells inverter_0]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\asus\Documents\Projects\Vivado\DMA1\DMA1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
Wrote  : <C:\Users\asus\Documents\Projects\Vivado\DMA1\DMA1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 49a6968113a25fe4; cache size = 10.322 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = b3c5e821bd002132; cache size = 10.322 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 1d3036182057bcbd; cache size = 10.322 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = ffe5c9bae0f02f22; cache size = 10.322 MB.
[Tue Dec 23 04:49:43 2025] Launched design_1_stream_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_stream_0_0_synth_1: C:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.runs/design_1_stream_0_0_synth_1/runme.log
synth_1: C:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.runs/synth_1/runme.log
[Tue Dec 23 04:49:43 2025] Launched impl_1...
Run output will be captured here: C:/Users/asus/Documents/Projects/Vivado/DMA1/DMA1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1682.070 ; gain = 226.531
write_hw_platform -fixed -include_bit -force -file C:/Users/asus/Documents/Projects/Vivado/DMA1/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/asus/Documents/Projects/Vivado/DMA1/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 4 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/asus/Documents/Projects/Vivado/DMA1/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1880.879 ; gain = 173.898
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 05:28:03 2025...
