

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Tue Oct 28 17:21:40 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106348|   106348|  1.063 ms|  1.063 ms|  106348|  106348|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                |                                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_753     |conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2     |    18498|    18498|   0.185 ms|   0.185 ms|  18498|  18498|       no|
        |grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827  |conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_fu_880      |conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8      |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6_fu_903                            |conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6                            |      292|      292|   2.920 us|   2.920 us|    292|    292|       no|
        |grp_conv2_Pipeline_tile_height_loop_fu_925                                      |conv2_Pipeline_tile_height_loop                                      |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop9_fu_966                                     |conv2_Pipeline_tile_height_loop9                                     |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop10_fu_1007                                   |conv2_Pipeline_tile_height_loop10                                    |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop11_fu_1048                                   |conv2_Pipeline_tile_height_loop11                                    |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_feature_loop_CONV2  |    69344|    69344|      2167|          -|          -|    32|        no|
        | + in_feature_loop_conv2  |     1872|     1872|       117|          -|          -|    16|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      58|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|   14635|    4205|    -|
|Memory           |      102|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    9076|    -|
|Register         |        -|     -|    1266|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      102|     0|   15901|   13339|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       35|     0|       6|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827  |conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |        0|   0|    43|  591|    0|
    |grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6_fu_903                            |conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6                            |        0|   0|   376|  299|    0|
    |grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_fu_880      |conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8      |        0|   0|    49|  364|    0|
    |grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_753     |conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2     |        0|   0|    59|  267|    0|
    |grp_conv2_Pipeline_tile_height_loop_fu_925                                      |conv2_Pipeline_tile_height_loop                                      |        0|   0|  3527|  671|    0|
    |grp_conv2_Pipeline_tile_height_loop10_fu_1007                                   |conv2_Pipeline_tile_height_loop10                                    |        0|   0|  3527|  671|    0|
    |grp_conv2_Pipeline_tile_height_loop11_fu_1048                                   |conv2_Pipeline_tile_height_loop11                                    |        0|   0|  3527|  671|    0|
    |grp_conv2_Pipeline_tile_height_loop9_fu_966                                     |conv2_Pipeline_tile_height_loop9                                     |        0|   0|  3527|  671|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                           |                                                                     |        0|   0| 14635| 4205|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_tile_U             |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_1_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_2_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_3_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_4_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_5_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_6_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_7_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_8_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_9_U           |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_10_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_11_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_12_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_13_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_14_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_15_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_16_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_17_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_18_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_19_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_20_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_21_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_22_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_23_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_24_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_25_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_26_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_27_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_28_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_29_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_30_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_31_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_32_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_33_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_34_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_35_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_36_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_37_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_38_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_39_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_40_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_41_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_42_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_43_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_44_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_45_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_46_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_47_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_48_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_49_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_50_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_51_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_52_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_53_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_54_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_55_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_56_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_57_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_58_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_59_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_60_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_61_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_62_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_63_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_64_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_65_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_66_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |input_tile_67_U          |conv2_input_tile_RAM_AUTO_1R1W          |        1|  0|   0|    0|   272|   32|     1|         8704|
    |layer2_output_tile_U     |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_1_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_2_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_3_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_4_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_5_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_6_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_7_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_8_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_9_U   |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_10_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_11_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_12_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_13_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_14_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_15_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    |layer2_output_tile_16_U  |conv2_layer2_output_tile_RAM_AUTO_1R1W  |        2|  0|   0|    0|   544|   32|     1|        17408|
    +-------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                        |      102|  0|   0|    0| 27744| 2720|    85|       887808|
    +-------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_1231_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln55_fu_1289_p2   |         +|   0|  0|  14|           7|           3|
    |add_ln63_fu_1249_p2   |         +|   0|  0|  17|          10|          10|
    |icmp_ln53_fu_1225_p2  |      icmp|   0|  0|  14|           6|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  58|          29|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  89|         18|    1|         18|
    |conv1_to_conv2_read             |   9|          2|    1|          2|
    |conv2_to_conv3_write            |   9|          2|    1|          2|
    |feat_fu_154                     |   9|          2|    6|         12|
    |grp_fu_1746_ce                  |  26|          5|    1|          5|
    |grp_fu_1746_p0                  |  26|          5|   32|        160|
    |grp_fu_1746_p1                  |  26|          5|   32|        160|
    |grp_fu_1750_ce                  |  26|          5|    1|          5|
    |grp_fu_1750_p0                  |  26|          5|   32|        160|
    |grp_fu_1750_p1                  |  26|          5|   32|        160|
    |grp_fu_1754_ce                  |  26|          5|    1|          5|
    |grp_fu_1754_p0                  |  26|          5|   32|        160|
    |grp_fu_1754_p1                  |  26|          5|   32|        160|
    |grp_fu_1758_ce                  |  26|          5|    1|          5|
    |grp_fu_1758_p0                  |  26|          5|   32|        160|
    |grp_fu_1758_p1                  |  26|          5|   32|        160|
    |grp_fu_1762_ce                  |  26|          5|    1|          5|
    |grp_fu_1762_p0                  |  26|          5|   32|        160|
    |grp_fu_1762_p1                  |  26|          5|   32|        160|
    |grp_fu_1766_ce                  |  26|          5|    1|          5|
    |grp_fu_1766_p0                  |  26|          5|   32|        160|
    |grp_fu_1766_p1                  |  26|          5|   32|        160|
    |grp_fu_1770_ce                  |  26|          5|    1|          5|
    |grp_fu_1770_p0                  |  26|          5|   32|        160|
    |grp_fu_1770_p1                  |  26|          5|   32|        160|
    |grp_fu_1774_ce                  |  26|          5|    1|          5|
    |grp_fu_1774_p0                  |  26|          5|   32|        160|
    |grp_fu_1774_p1                  |  26|          5|   32|        160|
    |grp_fu_1778_ce                  |  26|          5|    1|          5|
    |grp_fu_1778_p0                  |  26|          5|   32|        160|
    |grp_fu_1778_p1                  |  26|          5|   32|        160|
    |grp_fu_1782_ce                  |  26|          5|    1|          5|
    |grp_fu_1782_p0                  |  26|          5|   32|        160|
    |grp_fu_1782_p1                  |  26|          5|   32|        160|
    |grp_fu_1786_ce                  |  26|          5|    1|          5|
    |grp_fu_1786_p0                  |  26|          5|   32|        160|
    |grp_fu_1786_p1                  |  26|          5|   32|        160|
    |grp_fu_1790_ce                  |  26|          5|    1|          5|
    |grp_fu_1790_p0                  |  26|          5|   32|        160|
    |grp_fu_1790_p1                  |  26|          5|   32|        160|
    |grp_fu_1794_ce                  |  26|          5|    1|          5|
    |grp_fu_1794_p0                  |  26|          5|   32|        160|
    |grp_fu_1794_p1                  |  26|          5|   32|        160|
    |grp_fu_1798_ce                  |  26|          5|    1|          5|
    |grp_fu_1798_p0                  |  26|          5|   32|        160|
    |grp_fu_1798_p1                  |  26|          5|   32|        160|
    |grp_fu_1802_ce                  |  26|          5|    1|          5|
    |grp_fu_1802_p0                  |  26|          5|   32|        160|
    |grp_fu_1802_p1                  |  26|          5|   32|        160|
    |grp_fu_1806_ce                  |  26|          5|    1|          5|
    |grp_fu_1806_p0                  |  26|          5|   32|        160|
    |grp_fu_1806_p1                  |  26|          5|   32|        160|
    |grp_fu_1810_ce                  |  26|          5|    1|          5|
    |grp_fu_1810_p0                  |  26|          5|   32|        160|
    |grp_fu_1810_p1                  |  26|          5|   32|        160|
    |grp_fu_1814_ce                  |  26|          5|    1|          5|
    |grp_fu_1814_p0                  |  26|          5|   32|        160|
    |grp_fu_1814_p1                  |  26|          5|   32|        160|
    |grp_fu_1818_ce                  |  26|          5|    1|          5|
    |grp_fu_1818_p0                  |  26|          5|   32|        160|
    |grp_fu_1818_p1                  |  26|          5|   32|        160|
    |grp_fu_1822_ce                  |  26|          5|    1|          5|
    |grp_fu_1822_p0                  |  26|          5|   32|        160|
    |grp_fu_1822_p1                  |  26|          5|   32|        160|
    |grp_fu_1826_ce                  |  26|          5|    1|          5|
    |grp_fu_1826_p0                  |  26|          5|   32|        160|
    |grp_fu_1826_p1                  |  26|          5|   32|        160|
    |grp_fu_1830_ce                  |  26|          5|    1|          5|
    |grp_fu_1830_p0                  |  26|          5|   32|        160|
    |grp_fu_1830_p1                  |  26|          5|   32|        160|
    |grp_fu_1834_ce                  |  26|          5|    1|          5|
    |grp_fu_1834_p0                  |  26|          5|   32|        160|
    |grp_fu_1834_p1                  |  26|          5|   32|        160|
    |grp_fu_1838_ce                  |  26|          5|    1|          5|
    |grp_fu_1838_p0                  |  26|          5|   32|        160|
    |grp_fu_1838_p1                  |  26|          5|   32|        160|
    |grp_fu_1842_ce                  |  26|          5|    1|          5|
    |grp_fu_1842_p0                  |  26|          5|   32|        160|
    |grp_fu_1842_p1                  |  26|          5|   32|        160|
    |grp_fu_1846_ce                  |  26|          5|    1|          5|
    |grp_fu_1846_p0                  |  26|          5|   32|        160|
    |grp_fu_1846_p1                  |  26|          5|   32|        160|
    |grp_fu_1850_ce                  |  26|          5|    1|          5|
    |grp_fu_1850_p0                  |  26|          5|   32|        160|
    |grp_fu_1850_p1                  |  26|          5|   32|        160|
    |grp_fu_1854_ce                  |  26|          5|    1|          5|
    |grp_fu_1854_p0                  |  26|          5|   32|        160|
    |grp_fu_1854_p1                  |  26|          5|   32|        160|
    |grp_fu_1858_ce                  |  26|          5|    1|          5|
    |grp_fu_1858_p0                  |  26|          5|   32|        160|
    |grp_fu_1858_p1                  |  26|          5|   32|        160|
    |grp_fu_1862_ce                  |  26|          5|    1|          5|
    |grp_fu_1862_p0                  |  26|          5|   32|        160|
    |grp_fu_1862_p1                  |  26|          5|   32|        160|
    |grp_fu_1866_ce                  |  26|          5|    1|          5|
    |grp_fu_1866_p0                  |  26|          5|   32|        160|
    |grp_fu_1866_p1                  |  26|          5|   32|        160|
    |grp_fu_1870_ce                  |  26|          5|    1|          5|
    |grp_fu_1870_p0                  |  26|          5|   32|        160|
    |grp_fu_1870_p1                  |  26|          5|   32|        160|
    |grp_fu_1874_ce                  |  26|          5|    1|          5|
    |grp_fu_1874_p0                  |  26|          5|   32|        160|
    |grp_fu_1874_p1                  |  26|          5|   32|        160|
    |grp_fu_1878_ce                  |  26|          5|    1|          5|
    |grp_fu_1878_p0                  |  26|          5|   32|        160|
    |grp_fu_1878_p1                  |  26|          5|   32|        160|
    |grp_fu_1882_ce                  |   9|          2|    1|          2|
    |in_feat_reg_742                 |   9|          2|    7|         14|
    |input_tile_10_address0          |  14|          3|    9|         27|
    |input_tile_10_ce0               |  14|          3|    1|          3|
    |input_tile_10_we0               |   9|          2|    1|          2|
    |input_tile_11_address0          |  14|          3|    9|         27|
    |input_tile_11_ce0               |  14|          3|    1|          3|
    |input_tile_11_we0               |   9|          2|    1|          2|
    |input_tile_12_address0          |  14|          3|    9|         27|
    |input_tile_12_ce0               |  14|          3|    1|          3|
    |input_tile_12_we0               |   9|          2|    1|          2|
    |input_tile_13_address0          |  14|          3|    9|         27|
    |input_tile_13_ce0               |  14|          3|    1|          3|
    |input_tile_13_we0               |   9|          2|    1|          2|
    |input_tile_14_address0          |  14|          3|    9|         27|
    |input_tile_14_ce0               |  14|          3|    1|          3|
    |input_tile_14_we0               |   9|          2|    1|          2|
    |input_tile_15_address0          |  14|          3|    9|         27|
    |input_tile_15_ce0               |  14|          3|    1|          3|
    |input_tile_15_we0               |   9|          2|    1|          2|
    |input_tile_16_address0          |  14|          3|    9|         27|
    |input_tile_16_ce0               |  14|          3|    1|          3|
    |input_tile_16_we0               |   9|          2|    1|          2|
    |input_tile_17_address0          |  14|          3|    9|         27|
    |input_tile_17_ce0               |  14|          3|    1|          3|
    |input_tile_17_we0               |   9|          2|    1|          2|
    |input_tile_18_address0          |  14|          3|    9|         27|
    |input_tile_18_ce0               |  14|          3|    1|          3|
    |input_tile_18_we0               |   9|          2|    1|          2|
    |input_tile_19_address0          |  14|          3|    9|         27|
    |input_tile_19_ce0               |  14|          3|    1|          3|
    |input_tile_19_we0               |   9|          2|    1|          2|
    |input_tile_1_address0           |  14|          3|    9|         27|
    |input_tile_1_ce0                |  14|          3|    1|          3|
    |input_tile_1_we0                |   9|          2|    1|          2|
    |input_tile_20_address0          |  14|          3|    9|         27|
    |input_tile_20_ce0               |  14|          3|    1|          3|
    |input_tile_20_we0               |   9|          2|    1|          2|
    |input_tile_21_address0          |  14|          3|    9|         27|
    |input_tile_21_ce0               |  14|          3|    1|          3|
    |input_tile_21_we0               |   9|          2|    1|          2|
    |input_tile_22_address0          |  14|          3|    9|         27|
    |input_tile_22_ce0               |  14|          3|    1|          3|
    |input_tile_22_we0               |   9|          2|    1|          2|
    |input_tile_23_address0          |  14|          3|    9|         27|
    |input_tile_23_ce0               |  14|          3|    1|          3|
    |input_tile_23_we0               |   9|          2|    1|          2|
    |input_tile_24_address0          |  14|          3|    9|         27|
    |input_tile_24_ce0               |  14|          3|    1|          3|
    |input_tile_24_we0               |   9|          2|    1|          2|
    |input_tile_25_address0          |  14|          3|    9|         27|
    |input_tile_25_ce0               |  14|          3|    1|          3|
    |input_tile_25_we0               |   9|          2|    1|          2|
    |input_tile_26_address0          |  14|          3|    9|         27|
    |input_tile_26_ce0               |  14|          3|    1|          3|
    |input_tile_26_we0               |   9|          2|    1|          2|
    |input_tile_27_address0          |  14|          3|    9|         27|
    |input_tile_27_ce0               |  14|          3|    1|          3|
    |input_tile_27_we0               |   9|          2|    1|          2|
    |input_tile_28_address0          |  14|          3|    9|         27|
    |input_tile_28_ce0               |  14|          3|    1|          3|
    |input_tile_28_we0               |   9|          2|    1|          2|
    |input_tile_29_address0          |  14|          3|    9|         27|
    |input_tile_29_ce0               |  14|          3|    1|          3|
    |input_tile_29_we0               |   9|          2|    1|          2|
    |input_tile_2_address0           |  14|          3|    9|         27|
    |input_tile_2_ce0                |  14|          3|    1|          3|
    |input_tile_2_we0                |   9|          2|    1|          2|
    |input_tile_30_address0          |  14|          3|    9|         27|
    |input_tile_30_ce0               |  14|          3|    1|          3|
    |input_tile_30_we0               |   9|          2|    1|          2|
    |input_tile_31_address0          |  14|          3|    9|         27|
    |input_tile_31_ce0               |  14|          3|    1|          3|
    |input_tile_31_we0               |   9|          2|    1|          2|
    |input_tile_32_address0          |  14|          3|    9|         27|
    |input_tile_32_ce0               |  14|          3|    1|          3|
    |input_tile_32_we0               |   9|          2|    1|          2|
    |input_tile_33_address0          |  14|          3|    9|         27|
    |input_tile_33_ce0               |  14|          3|    1|          3|
    |input_tile_33_we0               |   9|          2|    1|          2|
    |input_tile_34_address0          |  14|          3|    9|         27|
    |input_tile_34_ce0               |  14|          3|    1|          3|
    |input_tile_34_we0               |   9|          2|    1|          2|
    |input_tile_35_address0          |  14|          3|    9|         27|
    |input_tile_35_ce0               |  14|          3|    1|          3|
    |input_tile_35_we0               |   9|          2|    1|          2|
    |input_tile_36_address0          |  14|          3|    9|         27|
    |input_tile_36_ce0               |  14|          3|    1|          3|
    |input_tile_36_we0               |   9|          2|    1|          2|
    |input_tile_37_address0          |  14|          3|    9|         27|
    |input_tile_37_ce0               |  14|          3|    1|          3|
    |input_tile_37_we0               |   9|          2|    1|          2|
    |input_tile_38_address0          |  14|          3|    9|         27|
    |input_tile_38_ce0               |  14|          3|    1|          3|
    |input_tile_38_we0               |   9|          2|    1|          2|
    |input_tile_39_address0          |  14|          3|    9|         27|
    |input_tile_39_ce0               |  14|          3|    1|          3|
    |input_tile_39_we0               |   9|          2|    1|          2|
    |input_tile_3_address0           |  14|          3|    9|         27|
    |input_tile_3_ce0                |  14|          3|    1|          3|
    |input_tile_3_we0                |   9|          2|    1|          2|
    |input_tile_40_address0          |  14|          3|    9|         27|
    |input_tile_40_ce0               |  14|          3|    1|          3|
    |input_tile_40_we0               |   9|          2|    1|          2|
    |input_tile_41_address0          |  14|          3|    9|         27|
    |input_tile_41_ce0               |  14|          3|    1|          3|
    |input_tile_41_we0               |   9|          2|    1|          2|
    |input_tile_42_address0          |  14|          3|    9|         27|
    |input_tile_42_ce0               |  14|          3|    1|          3|
    |input_tile_42_we0               |   9|          2|    1|          2|
    |input_tile_43_address0          |  14|          3|    9|         27|
    |input_tile_43_ce0               |  14|          3|    1|          3|
    |input_tile_43_we0               |   9|          2|    1|          2|
    |input_tile_44_address0          |  14|          3|    9|         27|
    |input_tile_44_ce0               |  14|          3|    1|          3|
    |input_tile_44_we0               |   9|          2|    1|          2|
    |input_tile_45_address0          |  14|          3|    9|         27|
    |input_tile_45_ce0               |  14|          3|    1|          3|
    |input_tile_45_we0               |   9|          2|    1|          2|
    |input_tile_46_address0          |  14|          3|    9|         27|
    |input_tile_46_ce0               |  14|          3|    1|          3|
    |input_tile_46_we0               |   9|          2|    1|          2|
    |input_tile_47_address0          |  14|          3|    9|         27|
    |input_tile_47_ce0               |  14|          3|    1|          3|
    |input_tile_47_we0               |   9|          2|    1|          2|
    |input_tile_48_address0          |  14|          3|    9|         27|
    |input_tile_48_ce0               |  14|          3|    1|          3|
    |input_tile_48_we0               |   9|          2|    1|          2|
    |input_tile_49_address0          |  14|          3|    9|         27|
    |input_tile_49_ce0               |  14|          3|    1|          3|
    |input_tile_49_we0               |   9|          2|    1|          2|
    |input_tile_4_address0           |  14|          3|    9|         27|
    |input_tile_4_ce0                |  14|          3|    1|          3|
    |input_tile_4_we0                |   9|          2|    1|          2|
    |input_tile_50_address0          |  14|          3|    9|         27|
    |input_tile_50_ce0               |  14|          3|    1|          3|
    |input_tile_50_we0               |   9|          2|    1|          2|
    |input_tile_51_address0          |  14|          3|    9|         27|
    |input_tile_51_ce0               |  14|          3|    1|          3|
    |input_tile_51_we0               |   9|          2|    1|          2|
    |input_tile_52_address0          |  14|          3|    9|         27|
    |input_tile_52_ce0               |  14|          3|    1|          3|
    |input_tile_52_we0               |   9|          2|    1|          2|
    |input_tile_53_address0          |  14|          3|    9|         27|
    |input_tile_53_ce0               |  14|          3|    1|          3|
    |input_tile_53_we0               |   9|          2|    1|          2|
    |input_tile_54_address0          |  14|          3|    9|         27|
    |input_tile_54_ce0               |  14|          3|    1|          3|
    |input_tile_54_we0               |   9|          2|    1|          2|
    |input_tile_55_address0          |  14|          3|    9|         27|
    |input_tile_55_ce0               |  14|          3|    1|          3|
    |input_tile_55_we0               |   9|          2|    1|          2|
    |input_tile_56_address0          |  14|          3|    9|         27|
    |input_tile_56_ce0               |  14|          3|    1|          3|
    |input_tile_56_we0               |   9|          2|    1|          2|
    |input_tile_57_address0          |  14|          3|    9|         27|
    |input_tile_57_ce0               |  14|          3|    1|          3|
    |input_tile_57_we0               |   9|          2|    1|          2|
    |input_tile_58_address0          |  14|          3|    9|         27|
    |input_tile_58_ce0               |  14|          3|    1|          3|
    |input_tile_58_we0               |   9|          2|    1|          2|
    |input_tile_59_address0          |  14|          3|    9|         27|
    |input_tile_59_ce0               |  14|          3|    1|          3|
    |input_tile_59_we0               |   9|          2|    1|          2|
    |input_tile_5_address0           |  14|          3|    9|         27|
    |input_tile_5_ce0                |  14|          3|    1|          3|
    |input_tile_5_we0                |   9|          2|    1|          2|
    |input_tile_60_address0          |  14|          3|    9|         27|
    |input_tile_60_ce0               |  14|          3|    1|          3|
    |input_tile_60_we0               |   9|          2|    1|          2|
    |input_tile_61_address0          |  14|          3|    9|         27|
    |input_tile_61_ce0               |  14|          3|    1|          3|
    |input_tile_61_we0               |   9|          2|    1|          2|
    |input_tile_62_address0          |  14|          3|    9|         27|
    |input_tile_62_ce0               |  14|          3|    1|          3|
    |input_tile_62_we0               |   9|          2|    1|          2|
    |input_tile_63_address0          |  14|          3|    9|         27|
    |input_tile_63_ce0               |  14|          3|    1|          3|
    |input_tile_63_we0               |   9|          2|    1|          2|
    |input_tile_64_address0          |  14|          3|    9|         27|
    |input_tile_64_ce0               |  14|          3|    1|          3|
    |input_tile_64_we0               |   9|          2|    1|          2|
    |input_tile_65_address0          |  14|          3|    9|         27|
    |input_tile_65_ce0               |  14|          3|    1|          3|
    |input_tile_65_we0               |   9|          2|    1|          2|
    |input_tile_66_address0          |  14|          3|    9|         27|
    |input_tile_66_ce0               |  14|          3|    1|          3|
    |input_tile_66_we0               |   9|          2|    1|          2|
    |input_tile_67_address0          |  14|          3|    9|         27|
    |input_tile_67_ce0               |  14|          3|    1|          3|
    |input_tile_67_we0               |   9|          2|    1|          2|
    |input_tile_6_address0           |  14|          3|    9|         27|
    |input_tile_6_ce0                |  14|          3|    1|          3|
    |input_tile_6_we0                |   9|          2|    1|          2|
    |input_tile_7_address0           |  14|          3|    9|         27|
    |input_tile_7_ce0                |  14|          3|    1|          3|
    |input_tile_7_we0                |   9|          2|    1|          2|
    |input_tile_8_address0           |  14|          3|    9|         27|
    |input_tile_8_ce0                |  14|          3|    1|          3|
    |input_tile_8_we0                |   9|          2|    1|          2|
    |input_tile_9_address0           |  14|          3|    9|         27|
    |input_tile_9_ce0                |  14|          3|    1|          3|
    |input_tile_9_we0                |   9|          2|    1|          2|
    |input_tile_address0             |  14|          3|    9|         27|
    |input_tile_ce0                  |  14|          3|    1|          3|
    |input_tile_we0                  |   9|          2|    1|          2|
    |layer2_output_tile_10_address0  |  43|          8|   10|         80|
    |layer2_output_tile_10_address1  |  31|          6|   10|         60|
    |layer2_output_tile_10_ce0       |  43|          8|    1|          8|
    |layer2_output_tile_10_ce1       |  31|          6|    1|          6|
    |layer2_output_tile_10_d0        |  37|          7|   32|        224|
    |layer2_output_tile_10_we0       |  37|          7|    1|          7|
    |layer2_output_tile_11_address0  |  43|          8|   10|         80|
    |layer2_output_tile_11_address1  |  31|          6|   10|         60|
    |layer2_output_tile_11_ce0       |  43|          8|    1|          8|
    |layer2_output_tile_11_ce1       |  31|          6|    1|          6|
    |layer2_output_tile_11_d0        |  37|          7|   32|        224|
    |layer2_output_tile_11_we0       |  37|          7|    1|          7|
    |layer2_output_tile_12_address0  |  43|          8|   10|         80|
    |layer2_output_tile_12_address1  |  31|          6|   10|         60|
    |layer2_output_tile_12_ce0       |  43|          8|    1|          8|
    |layer2_output_tile_12_ce1       |  31|          6|    1|          6|
    |layer2_output_tile_12_d0        |  37|          7|   32|        224|
    |layer2_output_tile_12_we0       |  37|          7|    1|          7|
    |layer2_output_tile_13_address0  |  43|          8|   10|         80|
    |layer2_output_tile_13_address1  |  31|          6|   10|         60|
    |layer2_output_tile_13_ce0       |  43|          8|    1|          8|
    |layer2_output_tile_13_ce1       |  31|          6|    1|          6|
    |layer2_output_tile_13_d0        |  37|          7|   32|        224|
    |layer2_output_tile_13_we0       |  37|          7|    1|          7|
    |layer2_output_tile_14_address0  |  43|          8|   10|         80|
    |layer2_output_tile_14_address1  |  31|          6|   10|         60|
    |layer2_output_tile_14_ce0       |  43|          8|    1|          8|
    |layer2_output_tile_14_ce1       |  31|          6|    1|          6|
    |layer2_output_tile_14_d0        |  37|          7|   32|        224|
    |layer2_output_tile_14_we0       |  37|          7|    1|          7|
    |layer2_output_tile_15_address0  |  43|          8|   10|         80|
    |layer2_output_tile_15_address1  |  31|          6|   10|         60|
    |layer2_output_tile_15_ce0       |  43|          8|    1|          8|
    |layer2_output_tile_15_ce1       |  31|          6|    1|          6|
    |layer2_output_tile_15_d0        |  37|          7|   32|        224|
    |layer2_output_tile_15_we0       |  37|          7|    1|          7|
    |layer2_output_tile_16_address0  |  43|          8|   10|         80|
    |layer2_output_tile_16_address1  |  31|          6|   10|         60|
    |layer2_output_tile_16_ce0       |  43|          8|    1|          8|
    |layer2_output_tile_16_ce1       |  31|          6|    1|          6|
    |layer2_output_tile_16_d0        |  37|          7|   32|        224|
    |layer2_output_tile_16_we0       |  37|          7|    1|          7|
    |layer2_output_tile_1_address0   |  43|          8|   10|         80|
    |layer2_output_tile_1_address1   |  31|          6|   10|         60|
    |layer2_output_tile_1_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_1_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_1_d0         |  37|          7|   32|        224|
    |layer2_output_tile_1_we0        |  37|          7|    1|          7|
    |layer2_output_tile_2_address0   |  43|          8|   10|         80|
    |layer2_output_tile_2_address1   |  31|          6|   10|         60|
    |layer2_output_tile_2_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_2_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_2_d0         |  37|          7|   32|        224|
    |layer2_output_tile_2_we0        |  37|          7|    1|          7|
    |layer2_output_tile_3_address0   |  43|          8|   10|         80|
    |layer2_output_tile_3_address1   |  31|          6|   10|         60|
    |layer2_output_tile_3_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_3_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_3_d0         |  37|          7|   32|        224|
    |layer2_output_tile_3_we0        |  37|          7|    1|          7|
    |layer2_output_tile_4_address0   |  43|          8|   10|         80|
    |layer2_output_tile_4_address1   |  31|          6|   10|         60|
    |layer2_output_tile_4_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_4_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_4_d0         |  37|          7|   32|        224|
    |layer2_output_tile_4_we0        |  37|          7|    1|          7|
    |layer2_output_tile_5_address0   |  43|          8|   10|         80|
    |layer2_output_tile_5_address1   |  31|          6|   10|         60|
    |layer2_output_tile_5_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_5_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_5_d0         |  37|          7|   32|        224|
    |layer2_output_tile_5_we0        |  37|          7|    1|          7|
    |layer2_output_tile_6_address0   |  43|          8|   10|         80|
    |layer2_output_tile_6_address1   |  31|          6|   10|         60|
    |layer2_output_tile_6_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_6_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_6_d0         |  37|          7|   32|        224|
    |layer2_output_tile_6_we0        |  37|          7|    1|          7|
    |layer2_output_tile_7_address0   |  43|          8|   10|         80|
    |layer2_output_tile_7_address1   |  31|          6|   10|         60|
    |layer2_output_tile_7_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_7_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_7_d0         |  37|          7|   32|        224|
    |layer2_output_tile_7_we0        |  37|          7|    1|          7|
    |layer2_output_tile_8_address0   |  43|          8|   10|         80|
    |layer2_output_tile_8_address1   |  31|          6|   10|         60|
    |layer2_output_tile_8_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_8_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_8_d0         |  37|          7|   32|        224|
    |layer2_output_tile_8_we0        |  37|          7|    1|          7|
    |layer2_output_tile_9_address0   |  43|          8|   10|         80|
    |layer2_output_tile_9_address1   |  31|          6|   10|         60|
    |layer2_output_tile_9_ce0        |  43|          8|    1|          8|
    |layer2_output_tile_9_ce1        |  31|          6|    1|          6|
    |layer2_output_tile_9_d0         |  37|          7|   32|        224|
    |layer2_output_tile_9_we0        |  37|          7|    1|          7|
    |layer2_output_tile_address0     |  43|          8|   10|         80|
    |layer2_output_tile_address1     |  31|          6|   10|         60|
    |layer2_output_tile_ce0          |  43|          8|    1|          8|
    |layer2_output_tile_ce1          |  31|          6|    1|          6|
    |layer2_output_tile_d0           |  37|          7|   32|        224|
    |layer2_output_tile_we0          |  37|          7|    1|          7|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |9076|       1796| 3910|      19821|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln53_reg_1658                                                                            |   6|   0|    6|          0|
    |add_ln55_reg_1693                                                                            |   7|   0|    7|          0|
    |add_ln63_reg_1663                                                                            |  10|   0|   10|          0|
    |ap_CS_fsm                                                                                    |  17|   0|   17|          0|
    |conv2_weights_3_load_reg_1736                                                                |  32|   0|   32|          0|
    |empty_134_reg_1492                                                                           |  32|   0|   32|          0|
    |empty_135_reg_1497                                                                           |  32|   0|   32|          0|
    |empty_136_reg_1502                                                                           |  32|   0|   32|          0|
    |empty_137_reg_1507                                                                           |  32|   0|   32|          0|
    |empty_138_reg_1512                                                                           |  32|   0|   32|          0|
    |empty_139_reg_1517                                                                           |  32|   0|   32|          0|
    |empty_140_reg_1522                                                                           |  32|   0|   32|          0|
    |empty_141_reg_1527                                                                           |  32|   0|   32|          0|
    |empty_142_reg_1532                                                                           |  32|   0|   32|          0|
    |empty_143_reg_1537                                                                           |  32|   0|   32|          0|
    |empty_144_reg_1542                                                                           |  32|   0|   32|          0|
    |empty_145_reg_1547                                                                           |  32|   0|   32|          0|
    |empty_146_reg_1552                                                                           |  32|   0|   32|          0|
    |empty_147_reg_1557                                                                           |  32|   0|   32|          0|
    |empty_148_reg_1562                                                                           |  32|   0|   32|          0|
    |empty_149_reg_1567                                                                           |  32|   0|   32|          0|
    |empty_150_reg_1572                                                                           |  32|   0|   32|          0|
    |empty_151_reg_1577                                                                           |  32|   0|   32|          0|
    |empty_152_reg_1582                                                                           |  32|   0|   32|          0|
    |empty_153_reg_1587                                                                           |  32|   0|   32|          0|
    |empty_154_reg_1592                                                                           |  32|   0|   32|          0|
    |empty_155_reg_1597                                                                           |  32|   0|   32|          0|
    |empty_156_reg_1602                                                                           |  32|   0|   32|          0|
    |empty_157_reg_1607                                                                           |  32|   0|   32|          0|
    |empty_158_reg_1612                                                                           |  32|   0|   32|          0|
    |empty_159_reg_1617                                                                           |  32|   0|   32|          0|
    |empty_160_reg_1622                                                                           |  32|   0|   32|          0|
    |empty_161_reg_1627                                                                           |  32|   0|   32|          0|
    |empty_162_reg_1632                                                                           |  32|   0|   32|          0|
    |empty_163_reg_1637                                                                           |  32|   0|   32|          0|
    |empty_164_reg_1642                                                                           |  32|   0|   32|          0|
    |empty_165_reg_1647                                                                           |  32|   0|   32|          0|
    |empty_168_reg_1706                                                                           |  32|   0|   32|          0|
    |empty_169_reg_1716                                                                           |  32|   0|   32|          0|
    |empty_170_reg_1731                                                                           |  32|   0|   32|          0|
    |empty_171_reg_1741                                                                           |  32|   0|   32|          0|
    |feat_fu_154                                                                                  |   6|   0|    6|          0|
    |grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6_fu_903_ap_start_reg                            |   1|   0|    1|          0|
    |grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_fu_880_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_753_ap_start_reg     |   1|   0|    1|          0|
    |grp_conv2_Pipeline_tile_height_loop10_fu_1007_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_tile_height_loop11_fu_1048_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_tile_height_loop9_fu_966_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_conv2_Pipeline_tile_height_loop_fu_925_ap_start_reg                                      |   1|   0|    1|          0|
    |in_feat_reg_742                                                                              |   7|   0|    7|          0|
    |lshr_ln_reg_1675                                                                             |   4|   0|    4|          0|
    |or_ln_reg_1698                                                                               |   8|   0|    8|          0|
    |tmp_40_cast_reg_1681                                                                         |   9|   0|   64|         55|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        |1266|   0| 1321|         55|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|                  conv2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|                  conv2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|                  conv2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11819_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11819_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11819_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11819_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11819_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11823_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11823_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11823_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11823_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11823_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11827_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11827_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11827_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11827_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11827_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11831_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11831_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11831_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11831_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11831_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11835_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11835_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11835_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11835_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11835_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11839_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11839_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11839_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11839_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11839_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11843_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11843_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11843_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11843_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11843_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11847_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11847_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11847_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11847_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11847_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11851_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11851_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11851_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11851_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11851_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11855_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11855_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11855_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11855_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11855_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11859_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11859_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11859_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11859_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11859_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11863_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11863_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11863_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11863_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11863_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11867_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11867_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11867_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11867_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11867_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11871_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11871_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11871_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11871_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11871_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11875_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11875_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11875_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11875_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11875_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11879_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11879_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11879_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11879_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11879_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11883_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11883_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11883_p_opcode     |  out|    2|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11883_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11883_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11887_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11887_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11887_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11887_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11891_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11891_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11891_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11891_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11895_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11895_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11895_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11895_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11899_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11899_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11899_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11899_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11903_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11903_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11903_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11903_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11907_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11907_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11907_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11907_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11911_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11911_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11911_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11911_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11915_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11915_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11915_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11915_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11919_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11919_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11919_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11919_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11923_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11923_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11923_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11923_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11927_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11927_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11927_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11927_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11931_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11931_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11931_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11931_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11935_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11935_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11935_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11935_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11939_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11939_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11939_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11939_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11943_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11943_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11943_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11943_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11947_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11947_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11947_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11947_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11951_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11951_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11951_p_dout0      |   in|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11951_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11958_p_din0       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11958_p_din1       |  out|   32|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11958_p_opcode     |  out|    5|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11958_p_dout0      |   in|    1|  ap_ctrl_hs|                  conv2|  return value|
|grp_fu_11958_p_ce         |  out|    1|  ap_ctrl_hs|                  conv2|  return value|
|conv1_to_conv2_dout       |   in|   32|     ap_fifo|         conv1_to_conv2|       pointer|
|conv1_to_conv2_empty_n    |   in|    1|     ap_fifo|         conv1_to_conv2|       pointer|
|conv1_to_conv2_read       |  out|    1|     ap_fifo|         conv1_to_conv2|       pointer|
|conv2_weights_0_address0  |  out|    9|   ap_memory|        conv2_weights_0|         array|
|conv2_weights_0_ce0       |  out|    1|   ap_memory|        conv2_weights_0|         array|
|conv2_weights_0_q0        |   in|   32|   ap_memory|        conv2_weights_0|         array|
|conv2_weights_1_address0  |  out|    9|   ap_memory|        conv2_weights_1|         array|
|conv2_weights_1_ce0       |  out|    1|   ap_memory|        conv2_weights_1|         array|
|conv2_weights_1_q0        |   in|   32|   ap_memory|        conv2_weights_1|         array|
|conv2_weights_2_address0  |  out|    9|   ap_memory|        conv2_weights_2|         array|
|conv2_weights_2_ce0       |  out|    1|   ap_memory|        conv2_weights_2|         array|
|conv2_weights_2_q0        |   in|   32|   ap_memory|        conv2_weights_2|         array|
|conv2_weights_3_address0  |  out|    9|   ap_memory|        conv2_weights_3|         array|
|conv2_weights_3_ce0       |  out|    1|   ap_memory|        conv2_weights_3|         array|
|conv2_weights_3_q0        |   in|   32|   ap_memory|        conv2_weights_3|         array|
|conv2_biases_read         |   in|   32|     ap_none|      conv2_biases_read|        scalar|
|conv2_biases_read_95      |   in|   32|     ap_none|   conv2_biases_read_95|        scalar|
|conv2_biases_read_96      |   in|   32|     ap_none|   conv2_biases_read_96|        scalar|
|conv2_biases_read_97      |   in|   32|     ap_none|   conv2_biases_read_97|        scalar|
|conv2_biases_read_98      |   in|   32|     ap_none|   conv2_biases_read_98|        scalar|
|conv2_biases_read_99      |   in|   32|     ap_none|   conv2_biases_read_99|        scalar|
|conv2_biases_read_100     |   in|   32|     ap_none|  conv2_biases_read_100|        scalar|
|conv2_biases_read_101     |   in|   32|     ap_none|  conv2_biases_read_101|        scalar|
|conv2_biases_read_102     |   in|   32|     ap_none|  conv2_biases_read_102|        scalar|
|conv2_biases_read_103     |   in|   32|     ap_none|  conv2_biases_read_103|        scalar|
|conv2_biases_read_104     |   in|   32|     ap_none|  conv2_biases_read_104|        scalar|
|conv2_biases_read_105     |   in|   32|     ap_none|  conv2_biases_read_105|        scalar|
|conv2_biases_read_106     |   in|   32|     ap_none|  conv2_biases_read_106|        scalar|
|conv2_biases_read_107     |   in|   32|     ap_none|  conv2_biases_read_107|        scalar|
|conv2_biases_read_108     |   in|   32|     ap_none|  conv2_biases_read_108|        scalar|
|conv2_biases_read_109     |   in|   32|     ap_none|  conv2_biases_read_109|        scalar|
|conv2_biases_read_110     |   in|   32|     ap_none|  conv2_biases_read_110|        scalar|
|conv2_biases_read_111     |   in|   32|     ap_none|  conv2_biases_read_111|        scalar|
|conv2_biases_read_112     |   in|   32|     ap_none|  conv2_biases_read_112|        scalar|
|conv2_biases_read_113     |   in|   32|     ap_none|  conv2_biases_read_113|        scalar|
|conv2_biases_read_114     |   in|   32|     ap_none|  conv2_biases_read_114|        scalar|
|conv2_biases_read_115     |   in|   32|     ap_none|  conv2_biases_read_115|        scalar|
|conv2_biases_read_116     |   in|   32|     ap_none|  conv2_biases_read_116|        scalar|
|conv2_biases_read_117     |   in|   32|     ap_none|  conv2_biases_read_117|        scalar|
|conv2_biases_read_118     |   in|   32|     ap_none|  conv2_biases_read_118|        scalar|
|conv2_biases_read_119     |   in|   32|     ap_none|  conv2_biases_read_119|        scalar|
|conv2_biases_read_120     |   in|   32|     ap_none|  conv2_biases_read_120|        scalar|
|conv2_biases_read_121     |   in|   32|     ap_none|  conv2_biases_read_121|        scalar|
|conv2_biases_read_122     |   in|   32|     ap_none|  conv2_biases_read_122|        scalar|
|conv2_biases_read_123     |   in|   32|     ap_none|  conv2_biases_read_123|        scalar|
|conv2_biases_read_124     |   in|   32|     ap_none|  conv2_biases_read_124|        scalar|
|conv2_biases_read_125     |   in|   32|     ap_none|  conv2_biases_read_125|        scalar|
|conv2_to_conv3_din        |  out|   32|     ap_fifo|         conv2_to_conv3|       pointer|
|conv2_to_conv3_full_n     |   in|    1|     ap_fifo|         conv2_to_conv3|       pointer|
|conv2_to_conv3_write      |  out|    1|     ap_fifo|         conv2_to_conv3|       pointer|
+--------------------------+-----+-----+------------+-----------------------+--------------+

