// Seed: 458197531
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_9;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output supply0 id_2
    , id_6, id_7,
    output wor id_3,
    output wire id_4
);
  wire id_8;
  logic [-1 : 1] id_9;
  assign id_2 = -1 | id_8 + "" * id_8 + 1'b0;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_7,
      id_7
  );
endmodule
