#Timing report of worst 37 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                         13.754    13.754
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    15.455
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                        2.841    18.296
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462    19.758
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       3.582    23.341
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    24.747
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.104    27.851
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    29.102
g_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            2.330    31.432
g_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605    33.038
g_LUT3_O_I2_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                           3.367    36.405
g_LUT3_O_I2_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                            1.251    37.656
a_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                      2.483    40.140
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    41.445
d_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                      5.763    47.208
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.251    48.459
$iopadmap$helloworldfpga.d.O_DAT[0] (BIDIR_CELL)                                     5.086    53.544
$iopadmap$helloworldfpga.d.O_PAD_$out[0] (BIDIR_CELL)                                9.809    63.353
out:d.outpad[0] (.output)                                                            0.000    63.353
data arrival time                                                                             63.353

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -63.353
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -63.353


#Path 2
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
num_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.550    67.771
num_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    68.767
num_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     2.765    71.532
num_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.406    72.938
num_dffe_Q.QEN[0] (Q_FRAG)                                                                      2.363    75.301
data arrival time                                                                                        75.301

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                                     12.964    12.964
clock uncertainty                                                                               0.000    12.964
cell setup time                                                                                -0.591    12.373
data required time                                                                                       12.373
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       12.373
data arrival time                                                                                       -75.301
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -62.928


#Path 3
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                   13.754    13.754
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.701    15.455
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                  2.841    18.296
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.462    19.758
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                 3.582    23.341
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    24.747
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       3.725    28.472
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    29.934
e_mux4x0_Q_B_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     4.660    34.594
e_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.519    36.113
g_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      3.349    39.462
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.251    40.713
e_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                              3.062    43.775
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                               1.462    45.237
$iopadmap$helloworldfpga.e.O_DAT[0] (BIDIR_CELL)                                               6.293    51.530
$iopadmap$helloworldfpga.e.O_PAD_$out[0] (BIDIR_CELL)                                          9.809    61.339
out:e.outpad[0] (.output)                                                                      0.000    61.339
data arrival time                                                                                       61.339

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                      -61.339
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -61.339


#Path 4
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                   13.754    13.754
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.701    15.455
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                  2.841    18.296
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.462    19.758
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                 3.582    23.341
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    24.747
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       3.725    28.472
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    29.934
e_mux4x0_Q_B_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     4.660    34.594
e_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.519    36.113
g_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      3.349    39.462
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.251    40.713
g_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                3.315    44.028
g_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                 1.462    45.490
$iopadmap$helloworldfpga.g.O_DAT[0] (BIDIR_CELL)                                               5.932    51.422
$iopadmap$helloworldfpga.g.O_PAD_$out[0] (BIDIR_CELL)                                          9.809    61.231
out:g.outpad[0] (.output)                                                                      0.000    61.231
data arrival time                                                                                       61.231

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                      -61.231
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -61.231


#Path 5
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                                   13.754    13.754
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                   1.701    15.455
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                  2.841    18.296
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.462    19.758
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                 3.582    23.341
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    24.747
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       3.725    28.472
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    29.934
e_mux4x0_Q_B_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     4.660    34.594
e_mux4x0_Q_B_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.519    36.113
g_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      3.349    39.462
g_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.251    40.713
b_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                              2.486    43.199
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                               1.462    44.661
$iopadmap$helloworldfpga.b.O_DAT[0] (BIDIR_CELL)                                               6.687    51.348
$iopadmap$helloworldfpga.b.O_PAD_$out[0] (BIDIR_CELL)                                          9.809    61.157
out:b.outpad[0] (.output)                                                                      0.000    61.157
data arrival time                                                                                       61.157

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                      -61.157
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -61.157


#Path 6
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
num_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                           4.550    67.771
num_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            0.996    68.767
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                                        4.138    72.905
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                                         1.305    74.210
num_dff_Q_4.QD[0] (Q_FRAG)                                                                      0.000    74.210
data arrival time                                                                                        74.210

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_4.QCK[0] (Q_FRAG)                                                                    12.988    12.988
clock uncertainty                                                                               0.000    12.988
cell setup time                                                                                 0.105    13.093
data required time                                                                                       13.093
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.093
data arrival time                                                                                       -74.210
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -61.117


#Path 7
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
num_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.357    66.578
num_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    67.829
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 4.183    72.012
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    73.474
num_dff_Q_5.QD[0] (Q_FRAG)                                                                      0.000    73.474
data arrival time                                                                                        73.474

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_5.QCK[0] (Q_FRAG)                                                                    13.015    13.015
clock uncertainty                                                                               0.000    13.015
cell setup time                                                                                 0.105    13.120
data required time                                                                                       13.120
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.120
data arrival time                                                                                       -73.474
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -60.354


#Path 8
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
num_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.357    66.578
num_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    67.829
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                          3.784    71.613
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.462    73.075
num_dffe_Q.QD[0] (Q_FRAG)                                                                       0.000    73.075
data arrival time                                                                                        73.075

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                                     12.964    12.964
clock uncertainty                                                                               0.000    12.964
cell setup time                                                                                 0.105    13.069
data required time                                                                                       13.069
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.069
data arrival time                                                                                       -73.075
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -60.006


#Path 9
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                         13.754    13.754
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    15.455
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                        2.841    18.296
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462    19.758
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       3.582    23.341
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    24.747
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.104    27.851
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    29.102
g_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            2.330    31.432
g_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605    33.038
g_LUT3_O_I2_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                           3.367    36.405
g_LUT3_O_I2_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                            1.251    37.656
c_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                      3.306    40.963
c_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.462    42.425
$iopadmap$helloworldfpga.c.O_DAT[0] (BIDIR_CELL)                                     7.699    50.124
$iopadmap$helloworldfpga.c.O_PAD_$out[0] (BIDIR_CELL)                                9.809    59.933
out:c.outpad[0] (.output)                                                            0.000    59.933
data arrival time                                                                             59.933

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -59.933
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -59.933


#Path 10
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                         13.754    13.754
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    15.455
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                        2.841    18.296
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462    19.758
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       3.582    23.341
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    24.747
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.104    27.851
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    29.102
g_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            2.330    31.432
g_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605    33.038
g_LUT3_O_I2_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                           3.367    36.405
g_LUT3_O_I2_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                            1.251    37.656
a_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                      2.483    40.140
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.305    41.445
$iopadmap$helloworldfpga.a.O_DAT[0] (BIDIR_CELL)                                     8.107    49.552
$iopadmap$helloworldfpga.a.O_PAD_$out[0] (BIDIR_CELL)                                9.809    59.361
out:a.outpad[0] (.output)                                                            0.000    59.361
data arrival time                                                                             59.361

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -59.361
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -59.361


#Path 11
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
num_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                           3.357    66.578
num_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.251    67.829
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                               3.330    71.159
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                1.462    72.621
num_dff_Q_6.QD[0] (Q_FRAG)                                                                      0.000    72.621
data arrival time                                                                                        72.621

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
num_dff_Q_6.QCK[0] (Q_FRAG)                                                                    13.824    13.824
clock uncertainty                                                                               0.000    13.824
cell setup time                                                                                 0.105    13.930
data required time                                                                                       13.930
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.930
data arrival time                                                                                       -72.621
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -58.692


#Path 12
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O_8.t_frag.XA2[0] (T_FRAG)                                                 6.105    69.327
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                  1.605    70.932
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                   0.000    70.932
data arrival time                                                                                        70.932

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                 12.228    12.228
clock uncertainty                                                                               0.000    12.228
cell setup time                                                                                 0.105    12.333
data required time                                                                                       12.333
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       12.333
data arrival time                                                                                       -70.932
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -58.599


#Path 13
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_14.t_frag.XSL[0] (T_FRAG)                                                5.146    68.367
delay_dff_Q_9_D_LUT2_O_14.t_frag.XZ[0] (T_FRAG)                                                 1.462    69.829
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                   0.000    69.829
data arrival time                                                                                        69.829

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                 11.243    11.243
clock uncertainty                                                                               0.000    11.243
cell setup time                                                                                 0.105    11.349
data required time                                                                                       11.349
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       11.349
data arrival time                                                                                       -69.829
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -58.480


#Path 14
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_13.t_frag.XSL[0] (T_FRAG)                                                5.199    68.421
delay_dff_Q_9_D_LUT2_O_13.t_frag.XZ[0] (T_FRAG)                                                 1.462    69.883
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                   0.000    69.883
data arrival time                                                                                        69.883

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                 12.240    12.240
clock uncertainty                                                                               0.000    12.240
cell setup time                                                                                 0.105    12.345
data required time                                                                                       12.345
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       12.345
data arrival time                                                                                       -69.883
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -57.538


#Path 15
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O_7.t_frag.XA2[0] (T_FRAG)                                                 5.404    68.626
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                  1.605    70.231
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                   0.000    70.231
data arrival time                                                                                        70.231

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                 12.938    12.938
clock uncertainty                                                                               0.000    12.938
cell setup time                                                                                 0.105    13.043
data required time                                                                                       13.043
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.043
data arrival time                                                                                       -70.231
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -57.188


#Path 16
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_15.t_frag.XSL[0] (T_FRAG)                                                6.193    69.414
delay_dff_Q_9_D_LUT2_O_15.t_frag.XZ[0] (T_FRAG)                                                 1.462    70.876
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                   0.000    70.876
data arrival time                                                                                        70.876

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
clock uncertainty                                                                               0.000    13.825
cell setup time                                                                                 0.105    13.930
data required time                                                                                       13.930
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.930
data arrival time                                                                                       -70.876
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -56.946


#Path 17
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                                 5.318    68.539
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                                  1.462    70.001
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                   0.000    70.001
data arrival time                                                                                        70.001

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                 12.964    12.964
clock uncertainty                                                                               0.000    12.964
cell setup time                                                                                 0.105    13.069
data required time                                                                                       13.069
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.069
data arrival time                                                                                       -70.001
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -56.932


#Path 18
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_12.t_frag.XSL[0] (T_FRAG)                                                4.819    68.041
delay_dff_Q_9_D_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                                 1.462    69.503
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                   0.000    69.503
data arrival time                                                                                        69.503

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                 12.965    12.965
clock uncertainty                                                                               0.000    12.965
cell setup time                                                                                 0.105    13.070
data required time                                                                                       13.070
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.070
data arrival time                                                                                       -69.503
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -56.432


#Path 19
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O_3.t_frag.XA2[0] (T_FRAG)                                                 4.802    68.024
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                  1.605    69.629
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                   0.000    69.629
data arrival time                                                                                        69.629

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                 13.127    13.127
clock uncertainty                                                                               0.000    13.127
cell setup time                                                                                 0.105    13.233
data required time                                                                                       13.233
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.233
data arrival time                                                                                       -69.629
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -56.397


#Path 20
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                                 5.702    68.924
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                                  1.462    70.386
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                   0.000    70.386
data arrival time                                                                                        70.386

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                 13.972    13.972
clock uncertainty                                                                               0.000    13.972
cell setup time                                                                                 0.105    14.078
data required time                                                                                       14.078
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.078
data arrival time                                                                                       -70.386
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -56.308


#Path 21
Startpoint: num_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
num_dff_Q_2.QCK[0] (Q_FRAG)                                                         13.754    13.754
num_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                         1.701    15.455
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                        2.841    18.296
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462    19.758
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       3.582    23.341
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.406    24.747
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.104    27.851
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    29.102
g_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            2.330    31.432
g_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605    33.038
g_LUT3_O_I2_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                           3.367    36.405
g_LUT3_O_I2_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                            1.251    37.656
f_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                      3.323    40.979
f_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       1.406    42.385
$iopadmap$helloworldfpga.f.O_DAT[0] (BIDIR_CELL)                                     4.110    46.495
$iopadmap$helloworldfpga.f.O_PAD_$out[0] (BIDIR_CELL)                                9.809    56.304
out:f.outpad[0] (.output)                                                            0.000    56.304
data arrival time                                                                             56.304

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -56.304
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -56.304


#Path 22
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                                 5.481    68.702
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                                  1.462    70.164
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                    0.000    70.164
data arrival time                                                                                        70.164

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                  13.993    13.993
clock uncertainty                                                                               0.000    13.993
cell setup time                                                                                 0.105    14.098
data required time                                                                                       14.098
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.098
data arrival time                                                                                       -70.164
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -56.066


#Path 23
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O_5.t_frag.XA2[0] (T_FRAG)                                                 5.146    68.367
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                  1.605    69.973
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                   0.000    69.973
data arrival time                                                                                        69.973

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                 13.996    13.996
clock uncertainty                                                                               0.000    13.996
cell setup time                                                                                 0.105    14.102
data required time                                                                                       14.102
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.102
data arrival time                                                                                       -69.973
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -55.871


#Path 24
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                                                 3.710    66.932
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                  1.605    68.537
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                   0.000    68.537
data arrival time                                                                                        68.537

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                 13.825    13.825
clock uncertainty                                                                               0.000    13.825
cell setup time                                                                                 0.105    13.931
data required time                                                                                       13.931
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.931
data arrival time                                                                                       -68.537
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -54.606


#Path 25
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_9.t_frag.XSL[0] (T_FRAG)                                                 3.486    66.707
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                                  1.462    68.169
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                   0.000    68.169
data arrival time                                                                                        68.169

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                 13.797    13.797
clock uncertainty                                                                               0.000    13.797
cell setup time                                                                                 0.105    13.902
data required time                                                                                       13.902
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.902
data arrival time                                                                                       -68.169
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -54.267


#Path 26
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                                                 3.481    66.702
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                                  1.462    68.164
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                    0.000    68.164
data arrival time                                                                                        68.164

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                  13.798    13.798
clock uncertainty                                                                               0.000    13.798
cell setup time                                                                                 0.105    13.904
data required time                                                                                       13.904
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       13.904
data arrival time                                                                                       -68.164
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -54.260


#Path 27
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                                                 4.535    67.757
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                                  1.462    69.219
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                    0.000    69.219
data arrival time                                                                                        69.219

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                  14.853    14.853
clock uncertainty                                                                               0.000    14.853
cell setup time                                                                                 0.105    14.958
data required time                                                                                       14.958
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.958
data arrival time                                                                                       -69.219
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -54.260


#Path 28
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                   3.459    66.680
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                    1.605    68.285
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                    0.000    68.285
data arrival time                                                                                        68.285

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                  13.988    13.988
clock uncertainty                                                                               0.000    13.988
cell setup time                                                                                 0.105    14.093
data required time                                                                                       14.093
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.093
data arrival time                                                                                       -68.285
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -54.192


#Path 29
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                                 3.355    66.576
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                  1.605    68.182
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                   0.000    68.182
data arrival time                                                                                        68.182

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                 13.948    13.948
clock uncertainty                                                                               0.000    13.948
cell setup time                                                                                 0.105    14.054
data required time                                                                                       14.054
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.054
data arrival time                                                                                       -68.182
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -54.128


#Path 30
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_11.t_frag.XSL[0] (T_FRAG)                                                5.251    68.472
delay_dff_Q_9_D_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                                 1.462    69.934
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                   0.000    69.934
data arrival time                                                                                        69.934

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                 15.744    15.744
clock uncertainty                                                                               0.000    15.744
cell setup time                                                                                 0.105    15.850
data required time                                                                                       15.850
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       15.850
data arrival time                                                                                       -69.934
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -54.085


#Path 31
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                   4.026    67.247
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                    1.462    68.709
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                    0.000    68.709
data arrival time                                                                                        68.709

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                  14.821    14.821
clock uncertainty                                                                               0.000    14.821
cell setup time                                                                                 0.105    14.926
data required time                                                                                       14.926
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.926
data arrival time                                                                                       -68.709
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -53.783


#Path 32
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_10.t_frag.XSL[0] (T_FRAG)                                                5.643    68.865
delay_dff_Q_9_D_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                                 1.462    70.327
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                   0.000    70.327
data arrival time                                                                                        70.327

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                 16.577    16.577
clock uncertainty                                                                               0.000    16.577
cell setup time                                                                                 0.105    16.683
data required time                                                                                       16.683
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       16.683
data arrival time                                                                                       -70.327
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -53.644


#Path 33
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                                 4.590    67.812
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                                  1.462    69.274
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                    0.000    69.274
data arrival time                                                                                        69.274

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                  15.717    15.717
clock uncertainty                                                                               0.000    15.717
cell setup time                                                                                 0.105    15.822
data required time                                                                                       15.822
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       15.822
data arrival time                                                                                       -69.274
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -53.451


#Path 34
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                                                 4.202    67.423
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                  1.605    69.029
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                   0.000    69.029
data arrival time                                                                                        69.029

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                 15.650    15.650
clock uncertainty                                                                               0.000    15.650
cell setup time                                                                                 0.105    15.755
data required time                                                                                       15.755
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       15.755
data arrival time                                                                                       -69.029
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -53.274


#Path 35
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                                 3.329    66.550
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                  1.462    68.012
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                    0.000    68.012
data arrival time                                                                                        68.012

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                  14.686    14.686
clock uncertainty                                                                               0.000    14.686
cell setup time                                                                                 0.105    14.791
data required time                                                                                       14.791
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.791
data arrival time                                                                                       -68.012
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -53.221


#Path 36
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                                 3.378    66.599
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                  1.605    68.204
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                    0.000    68.204
data arrival time                                                                                        68.204

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                  14.928    14.928
clock uncertainty                                                                               0.000    14.928
cell setup time                                                                                 0.105    15.034
data required time                                                                                       15.034
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       15.034
data arrival time                                                                                       -68.204
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -53.171


#Path 37
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 13.825    13.825
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701    15.526
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                       3.761    19.288
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        0.996    20.284
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                      3.631    23.915
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                       0.996    24.910
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                            3.936    28.846
delay_dff_Q_9_D_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                             0.996    29.842
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                      6.131    35.973
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       0.996    36.968
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                     2.603    39.572
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      1.721    41.293
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      5.566    46.859
delay_dff_Q_9_D_LUT2_O_8_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    48.297
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.TAB[0] (C_FRAG)                                      2.672    50.968
delay_dff_Q_9_D_LUT2_O_4_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.437    52.406
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       4.740    57.146
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    58.142
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.673    61.815
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.406    63.221
delay_dff_Q_9_D_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                                 2.551    65.772
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                                  1.462    67.234
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                   0.000    67.234
data arrival time                                                                                        67.234

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                 14.801    14.801
clock uncertainty                                                                               0.000    14.801
cell setup time                                                                                 0.105    14.906
data required time                                                                                       14.906
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       14.906
data arrival time                                                                                       -67.234
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -52.328


#End of timing report
